
*** Running vivado
    with args -log Mayo_keygen_no_zynq_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Mayo_keygen_no_zynq_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Mayo_keygen_no_zynq_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/TRNG_project/TRNG_project.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/shake_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top Mayo_keygen_no_zynq_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_MAYO_KEYGEN_FSM_0_0/Mayo_keygen_no_zynq_MAYO_KEYGEN_FSM_0_0.dcp' for cell 'Mayo_keygen_no_zynq_i/MAYO_KEYGEN_FSM_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_mayo_add_vectors_0_0/Mayo_keygen_no_zynq_mayo_add_vectors_0_0.dcp' for cell 'Mayo_keygen_no_zynq_i/mayo_add_vectors_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_mayo_linear_combinat_0_0/Mayo_keygen_no_zynq_mayo_linear_combinat_0_0.dcp' for cell 'Mayo_keygen_no_zynq_i/mayo_linear_combinat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_mayo_negate_0_0/Mayo_keygen_no_zynq_mayo_negate_0_0.dcp' for cell 'Mayo_keygen_no_zynq_i/mayo_negate_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_mayo_reduce_0_0/Mayo_keygen_no_zynq_mayo_reduce_0_0.dcp' for cell 'Mayo_keygen_no_zynq_i/mayo_reduce_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_mayo_sample_oil_space_0_0/Mayo_keygen_no_zynq_mayo_sample_oil_space_0_0.dcp' for cell 'Mayo_keygen_no_zynq_i/mayo_sample_oil_space_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_BIG_BRAM512K_0/Mayo_keygen_no_zynq_BIG_BRAM512K_0.dcp' for cell 'Mayo_keygen_no_zynq_i/BRAM_big/BIG_BRAM512K'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_arbit_brama1_0/Mayo_keygen_no_zynq_arbit_brama1_0.dcp' for cell 'Mayo_keygen_no_zynq_i/BRAM_big/arbit_brama1'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_Small_BRAM8k_0/Mayo_keygen_no_zynq_Small_BRAM8k_0.dcp' for cell 'Mayo_keygen_no_zynq_i/BRAM_small/Small_BRAM8k'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_arbit_brama0_0/Mayo_keygen_no_zynq_arbit_brama0_0.dcp' for cell 'Mayo_keygen_no_zynq_i/BRAM_small/arbit_brama0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_arbit_bramb0_0/Mayo_keygen_no_zynq_arbit_bramb0_0.dcp' for cell 'Mayo_keygen_no_zynq_i/BRAM_small/arbit_bramb0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_TRNG_0_0/Mayo_keygen_no_zynq_TRNG_0_0.dcp' for cell 'Mayo_keygen_no_zynq_i/TRNG/TRNG_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_mayo_trng_arbiter_0_0/Mayo_keygen_no_zynq_mayo_trng_arbiter_0_0.dcp' for cell 'Mayo_keygen_no_zynq_i/TRNG/mayo_trng_arbiter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_MAYO_SHAKE_0_0/Mayo_keygen_no_zynq_MAYO_SHAKE_0_0.dcp' for cell 'Mayo_keygen_no_zynq_i/hash/MAYO_SHAKE_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_mayo_hash_bram_arbit_0_0/Mayo_keygen_no_zynq_mayo_hash_bram_arbit_0_0.dcp' for cell 'Mayo_keygen_no_zynq_i/hash/mayo_hash_bram_arbit_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2525.582 ; gain = 0.000 ; free physical = 4946 ; free virtual = 21615
INFO: [Netlist 29-17] Analyzing 3944 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_TRNG_0_0/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'Mayo_keygen_no_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0'
Finished Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_TRNG_0_0/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'Mayo_keygen_no_zynq_i/TRNG/TRNG_0/U0/fifo_inst/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2525.582 ; gain = 0.000 ; free physical = 4847 ; free virtual = 21515
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2525.582 ; gain = 0.000 ; free physical = 4846 ; free virtual = 21515
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2525.582 ; gain = 0.000 ; free physical = 4823 ; free virtual = 21504

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8e40c2a9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2664.496 ; gain = 138.914 ; free physical = 4432 ; free virtual = 21110

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 927b4028

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2838.402 ; gain = 1.000 ; free physical = 4293 ; free virtual = 20972
INFO: [Opt 31-389] Phase Retarget created 802 cells and removed 938 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a438b9cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2838.402 ; gain = 1.000 ; free physical = 4290 ; free virtual = 20969
INFO: [Opt 31-389] Phase Constant propagation created 257 cells and removed 884 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: bb1fc311

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2838.402 ; gain = 1.000 ; free physical = 4286 ; free virtual = 20964
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1739 cells
INFO: [Opt 31-1021] In phase Sweep, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 21594 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 132486ca4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2838.402 ; gain = 1.000 ; free physical = 4284 ; free virtual = 20963
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 132486ca4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2838.402 ; gain = 1.000 ; free physical = 4284 ; free virtual = 20963
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 132486ca4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2838.402 ; gain = 1.000 ; free physical = 4283 ; free virtual = 20962
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             802  |             938  |                                              1  |
|  Constant propagation         |             257  |             884  |                                              1  |
|  Sweep                        |               0  |            1739  |                                             11  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2838.402 ; gain = 0.000 ; free physical = 4284 ; free virtual = 20963
Ending Logic Optimization Task | Checksum: a59226a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2838.402 ; gain = 1.000 ; free physical = 4284 ; free virtual = 20963

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 136 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 272
Ending PowerOpt Patch Enables Task | Checksum: a59226a5

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4193 ; free virtual = 20875
Ending Power Optimization Task | Checksum: a59226a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3271.879 ; gain = 433.477 ; free physical = 4233 ; free virtual = 20916

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a59226a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4233 ; free virtual = 20916

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4233 ; free virtual = 20916
Ending Netlist Obfuscation Task | Checksum: a59226a5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4233 ; free virtual = 20916
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3271.879 ; gain = 746.297 ; free physical = 4233 ; free virtual = 20916
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_no_zynq_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Mayo_keygen_no_zynq_wrapper_drc_opted.rpt -pb Mayo_keygen_no_zynq_wrapper_drc_opted.pb -rpx Mayo_keygen_no_zynq_wrapper_drc_opted.rpx
Command: report_drc -file Mayo_keygen_no_zynq_wrapper_drc_opted.rpt -pb Mayo_keygen_no_zynq_wrapper_drc_opted.pb -rpx Mayo_keygen_no_zynq_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_no_zynq_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4093 ; free virtual = 20794
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a43a5343

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4093 ; free virtual = 20794
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4093 ; free virtual = 20794

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f9fb3215

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4137 ; free virtual = 20841

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c56d7054

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4136 ; free virtual = 20829

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c56d7054

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4136 ; free virtual = 20829
Phase 1 Placer Initialization | Checksum: 1c56d7054

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4132 ; free virtual = 20825

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c56d7054

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4126 ; free virtual = 20819

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c56d7054

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4126 ; free virtual = 20819

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 1f79beb86

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4074 ; free virtual = 20769
Phase 2 Global Placement | Checksum: 1f79beb86

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4079 ; free virtual = 20774

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f79beb86

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4081 ; free virtual = 20776

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12b104849

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4082 ; free virtual = 20777

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17df36042

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4080 ; free virtual = 20775

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19d61b9f6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4083 ; free virtual = 20778

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1db73aa97

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4036 ; free virtual = 20731

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1db73aa97

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4033 ; free virtual = 20728

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1db73aa97

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4033 ; free virtual = 20728
Phase 3 Detail Placement | Checksum: 1db73aa97

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4051 ; free virtual = 20747

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1db73aa97

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4051 ; free virtual = 20746

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1db73aa97

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4051 ; free virtual = 20746

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|              16x16|                4x4|
|___________|___________________|___________________|
|       West|                4x4|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1db73aa97

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4050 ; free virtual = 20745
Phase 4.3 Placer Reporting | Checksum: 1db73aa97

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4048 ; free virtual = 20743

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4048 ; free virtual = 20743

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4048 ; free virtual = 20743
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17f4b3130

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4048 ; free virtual = 20743
Ending Placer Task | Checksum: 13bc07e47

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4048 ; free virtual = 20743
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4102 ; free virtual = 20797
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4026 ; free virtual = 20784
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_no_zynq_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Mayo_keygen_no_zynq_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4068 ; free virtual = 20786
INFO: [runtcl-4] Executing : report_utilization -file Mayo_keygen_no_zynq_wrapper_utilization_placed.rpt -pb Mayo_keygen_no_zynq_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Mayo_keygen_no_zynq_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 4078 ; free virtual = 20796
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 3954 ; free virtual = 20723
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_no_zynq_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e8ffa644 ConstDB: 0 ShapeSum: 52c0d803 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 47675010

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 3875 ; free virtual = 20591
Post Restoration Checksum: NetGraph: 4748fc6b NumContArr: 1e53a5 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 47675010

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 3840 ; free virtual = 20557

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 47675010

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 3840 ; free virtual = 20558
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 7e21f613

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 3806 ; free virtual = 20524

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 33140
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 33140
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 7e21f613

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3271.879 ; gain = 0.000 ; free physical = 3803 ; free virtual = 20521
Phase 3 Initial Routing | Checksum: ee799683

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3298.234 ; gain = 26.355 ; free physical = 3806 ; free virtual = 20524

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3103
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: cee23e52

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3298.234 ; gain = 26.355 ; free physical = 3792 ; free virtual = 20511
Phase 4 Rip-up And Reroute | Checksum: cee23e52

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3298.234 ; gain = 26.355 ; free physical = 3792 ; free virtual = 20511

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: cee23e52

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3298.234 ; gain = 26.355 ; free physical = 3792 ; free virtual = 20510

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: cee23e52

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3298.234 ; gain = 26.355 ; free physical = 3793 ; free virtual = 20511
Phase 6 Post Hold Fix | Checksum: cee23e52

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3298.234 ; gain = 26.355 ; free physical = 3792 ; free virtual = 20510

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.4476 %
  Global Horizontal Routing Utilization  = 14.9244 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X51Y27 -> INT_R_X51Y27
   INT_L_X50Y26 -> INT_L_X50Y26
   INT_L_X48Y25 -> INT_L_X48Y25
   INT_L_X50Y25 -> INT_L_X50Y25
   INT_R_X45Y22 -> INT_R_X45Y22
West Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X55Y24 -> INT_R_X55Y24
   INT_R_X57Y22 -> INT_R_X57Y22
   INT_R_X61Y21 -> INT_R_X61Y21
   INT_R_X55Y20 -> INT_R_X55Y20
   INT_R_X59Y20 -> INT_R_X59Y20

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.25

Phase 7 Route finalize | Checksum: cee23e52

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3298.234 ; gain = 26.355 ; free physical = 3793 ; free virtual = 20511

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cee23e52

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3298.234 ; gain = 26.355 ; free physical = 3792 ; free virtual = 20510

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b2de02a8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 3330.250 ; gain = 58.371 ; free physical = 3796 ; free virtual = 20514
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 3330.250 ; gain = 58.371 ; free physical = 3845 ; free virtual = 20563

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 3330.250 ; gain = 58.371 ; free physical = 3845 ; free virtual = 20563
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3330.250 ; gain = 0.000 ; free physical = 3746 ; free virtual = 20539
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_no_zynq_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Mayo_keygen_no_zynq_wrapper_drc_routed.rpt -pb Mayo_keygen_no_zynq_wrapper_drc_routed.pb -rpx Mayo_keygen_no_zynq_wrapper_drc_routed.rpx
Command: report_drc -file Mayo_keygen_no_zynq_wrapper_drc_routed.rpt -pb Mayo_keygen_no_zynq_wrapper_drc_routed.pb -rpx Mayo_keygen_no_zynq_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_no_zynq_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Mayo_keygen_no_zynq_wrapper_methodology_drc_routed.rpt -pb Mayo_keygen_no_zynq_wrapper_methodology_drc_routed.pb -rpx Mayo_keygen_no_zynq_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Mayo_keygen_no_zynq_wrapper_methodology_drc_routed.rpt -pb Mayo_keygen_no_zynq_wrapper_methodology_drc_routed.pb -rpx Mayo_keygen_no_zynq_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_no_zynq_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Mayo_keygen_no_zynq_wrapper_power_routed.rpt -pb Mayo_keygen_no_zynq_wrapper_power_summary_routed.pb -rpx Mayo_keygen_no_zynq_wrapper_power_routed.rpx
Command: report_power -file Mayo_keygen_no_zynq_wrapper_power_routed.rpt -pb Mayo_keygen_no_zynq_wrapper_power_summary_routed.pb -rpx Mayo_keygen_no_zynq_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
102 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Mayo_keygen_no_zynq_wrapper_route_status.rpt -pb Mayo_keygen_no_zynq_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Mayo_keygen_no_zynq_wrapper_timing_summary_routed.rpt -pb Mayo_keygen_no_zynq_wrapper_timing_summary_routed.pb -rpx Mayo_keygen_no_zynq_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Mayo_keygen_no_zynq_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Mayo_keygen_no_zynq_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Mayo_keygen_no_zynq_wrapper_bus_skew_routed.rpt -pb Mayo_keygen_no_zynq_wrapper_bus_skew_routed.pb -rpx Mayo_keygen_no_zynq_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Dec 20 21:55:31 2022...
