/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [21:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [17:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_0z[2] ? celloutsig_0_1z[9] : in_data[64]);
  assign celloutsig_1_5z = !(celloutsig_1_3z ? celloutsig_1_1z[4] : celloutsig_1_4z);
  assign celloutsig_0_9z = !(celloutsig_0_0z[3] ? celloutsig_0_1z[5] : celloutsig_0_1z[8]);
  assign celloutsig_0_15z = !(celloutsig_0_8z ? in_data[75] : celloutsig_0_10z);
  assign celloutsig_0_20z = !(celloutsig_0_5z[5] ? celloutsig_0_4z : celloutsig_0_2z);
  assign celloutsig_1_0z = in_data[174] ^ in_data[143];
  assign celloutsig_1_3z = celloutsig_1_1z[2] ^ celloutsig_1_2z[6];
  assign celloutsig_1_16z = celloutsig_1_8z[15] ^ celloutsig_1_14z[3];
  assign celloutsig_0_6z = celloutsig_0_3z ^ celloutsig_0_5z[5];
  assign celloutsig_0_8z = celloutsig_0_5z[2] ^ celloutsig_0_2z;
  assign celloutsig_0_10z = celloutsig_0_2z ^ celloutsig_0_0z[4];
  assign celloutsig_0_12z = celloutsig_0_5z[2] ^ celloutsig_0_5z[0];
  assign celloutsig_0_31z = { celloutsig_0_25z[20:15], celloutsig_0_27z } + { celloutsig_0_5z[0], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[182:168], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } + { celloutsig_1_2z[10:3], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z } + celloutsig_1_10z;
  assign celloutsig_0_1z = in_data[69:59] + { in_data[84:81], celloutsig_0_0z };
  reg [20:0] _16_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 21'h000000;
    else _16_ <= { celloutsig_0_11z[11:8], celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_3z };
  assign out_data[20:0] = _16_;
  assign celloutsig_0_24z = { celloutsig_0_1z[5:0], celloutsig_0_2z, celloutsig_0_19z } >= { celloutsig_0_14z[9:3], celloutsig_0_15z };
  assign celloutsig_1_4z = in_data[117] & ~(celloutsig_1_0z);
  assign celloutsig_1_6z = celloutsig_1_1z[3] & ~(celloutsig_1_3z);
  assign celloutsig_1_12z = celloutsig_1_3z & ~(celloutsig_1_11z[3]);
  assign celloutsig_1_18z = celloutsig_1_17z[4] & ~(celloutsig_1_17z[3]);
  assign celloutsig_1_19z = celloutsig_1_14z[5] & ~(celloutsig_1_17z[3]);
  assign celloutsig_0_4z = celloutsig_0_2z & ~(celloutsig_0_3z);
  assign celloutsig_0_17z = celloutsig_0_12z & ~(celloutsig_0_4z);
  assign celloutsig_0_19z = celloutsig_0_4z & ~(celloutsig_0_5z[0]);
  assign celloutsig_0_22z = celloutsig_0_10z & ~(celloutsig_0_11z[17]);
  assign celloutsig_0_2z = celloutsig_0_0z[4] & ~(celloutsig_0_0z[4]);
  assign celloutsig_0_0z = in_data[5] ? in_data[42:36] : in_data[52:46];
  assign celloutsig_1_7z = celloutsig_1_5z ? celloutsig_1_2z[5:0] : { in_data[100:97], celloutsig_1_4z, 1'h0 };
  assign celloutsig_1_11z[9:0] = celloutsig_1_1z[3] ? { 1'h1, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z } : { 1'h0, celloutsig_1_1z[2], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_11z = celloutsig_0_6z ? in_data[80:62] : { 1'h0, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_3z ? { celloutsig_0_4z, celloutsig_0_6z, 1'h1 } : { celloutsig_0_10z, 1'h0, celloutsig_0_4z };
  assign celloutsig_0_18z = celloutsig_0_2z ? { celloutsig_0_5z, celloutsig_0_9z } : { celloutsig_0_5z[2], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_10z, 1'h0, celloutsig_0_12z, 1'h0 };
  assign celloutsig_1_1z = ~ in_data[158:154];
  assign celloutsig_1_13z = ~ celloutsig_1_1z[4:2];
  assign celloutsig_0_5z = ~ celloutsig_0_1z[7:2];
  assign celloutsig_1_2z = in_data[159:147] | { in_data[167:162], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_11z[8:5], celloutsig_1_5z } | { celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_15z };
  assign celloutsig_0_14z = { celloutsig_0_5z[3:1], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z } | { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_5z[5:3], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_10z } | { celloutsig_0_18z[5:1], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_2z };
  assign celloutsig_0_27z = celloutsig_0_13z | celloutsig_0_23z[3:1];
  assign celloutsig_1_10z = { celloutsig_1_8z[3:2], celloutsig_1_3z } >> in_data[106:104];
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_0z } >> { celloutsig_1_13z[1:0], celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_25z = { in_data[47], celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_24z } >> { celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_22z };
  assign celloutsig_1_11z[10] = celloutsig_1_1z[4];
  assign { out_data[128], out_data[96], out_data[40:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z };
endmodule
