S1D13504 Graphics LCD/CRT S1D13504 TECHNICAL MANUAL X19A-Q-002-14 Copyright Research and Inc. Rights Information this to without You and this products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 TECHNICAL MANUAL X19A-Q-002-14 THIS PAGE LEFT BLANK
Research and Customer Information Comprehensive Demonstration Chip Software Application Corporation Devices 20/F., Harbour Harbour TECHNICAL MANUAL S1D13504 X19A-Q-002-14 to the and OEM of and the of graphics Assembled and tested graphics board with and schematics. To borrow board, please Technical includes Application Notes, and Reference. OEM Software. To these Application Support. and by: North America America, Inc. River CA USA 10F, East
Research and S1D13504 TECHNICAL MANUAL X19A-Q-002-14 THIS PAGE LEFT BLANK
S1D13504 COLOR GRAPHICS LCD/CRT CONTROLLER February DESCRIPTION The S1D13504 LCD/CRT interfacing to of CPUs and The S1D13504 architecture to the of such as Office and where CE as operating The S1D13504 LCD interfaces with to Rate Modulation (FRM), of LCD to LCD, and 64K active TFT LCD CRT through the of RAMDAC interface allowing of both the CRT and LCD memory interface to 2M of FPM- DRAM or EDO-DRAM. Supports operating from 2.7V to 5.5V. FEATURES Memory Interface EDO-DRAM or FPM-DRAM interface. Memory options: 512K 256K 2M 1M as CPU Interface Supports the following interfaces: SH-3. M68K. ISA MPU interface with READY. MIPS PR31500/31700. NEC MIPS CPU write LCD interface. LCD interface. displays. Direct TFT; TFT ported to 64K RAMDAC the of the LCD the RAMDAC of CRT and or TFT of of of X19A-C-002-11 ENERGY SAVING EPSON LCD. CRT. to of FRM LCD to LCD to 64K active TFT LCD allows to displayed. Support: displays than the through the of smooth mation and instantaneous of to CPU. Clock Source clock input both and memory clocks. Memory clock input clock or (input clock/2), to CPU clock as input. clock memory clock or (memory clock/ (memory clock/3) or (memory clock/4). software LCD IO to IO to QFP15 mount QFP20 mount GRAPHICS S1D13504
GRAPHICS S1D13504 SYSTEM BLOCK DIAGRAM CPU CONTACT YOUR SALES REPRESENTATIVE FOR THESE COMPREHENSIVE DESIGN TOOLS: S1D13504 Technical S5U13504 Boards CE CPU Software Corporation Devices 20/F., Harbour Harbour Copyright Research and Inc. rights VDC Information this to without You and this EPSON products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. Microsoft, and the CE of Microsoft Corporation. X19A-C-002-11 S1D13504 Clock North America America, Inc. River CA USA EDO-DRAM FPM-DRAM RAMDAC CRT FOR SYSTEM INTEGRATION SERVICES FOR WINDOWS CE CONTACT: Research Inc. Horseshoe B.C., V7A 5H7 R.O.C. 10F, East R.O.C.
S1D13504 Graphics LCD/CRT Functional X19A-A-002-18 Copyright Research and Inc. Rights Information this to without You and this only products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 Functional Specification X19A-A-002-18 THIS PAGE LEFT BLANK
Research and S1D13504 Interface Table Memory Interface LCD Interface Table Clock Table CRT and RAMDAC Interface Table Summary of On Table Interface Table Memory Interface Table LCD, CRT, RAMDAC Interface Table Recommended Conditions Table Specifications Table Specifications Table SH-3 Interface MC68K Interface Table MC68K Interface Table MPU Interface Synchronous MPU Interface Table Clock EDO DRAM EDO DRAM EDO DRAM Read-Write Table EDO-DRAM CAS RAS Refresh Table EDO-DRAM Self-Refresh FPM DRAM FPM-DRAM Table FPM-DRAM Read-Write FPM-DRAM CAS# RAS# Refresh Table FPM-DRAM CBR Self-Refresh Table LCD Table LCD Table A.C. A.C. A.C. Table A.C. (Format A.C. (Format A.C. Functional Specification S1D13504 X19A-A-002-18 of
Research and Table A.C. Table A.C. A.C. TFT A.C. CRT A.C. Table RAMDAC Read S1D13504 Addressing DRAM Refresh Rate Selection Table Selection Table FPLINE Polarity Selection FPFRAME Polarity Selection Table Option Selection Table of Selection Table Selection Table PCLK Selection Table Refresh Selection Table Memory Selection RAS-to-CAS Select Table RAS Select Table NRC, NRP, and NRCD MCLK RGB Index Selection Table S1D13504 Table PCLK with EDO-DRAM Table PCLK with FPM-DRAM Rates Table Table Function Summary Table States S1D13504 Functional Specification X19A-A-002-18
Research and Typical SH-3 FPM/EDO-DRAM Typical MC68K FPM/EDO-DRAM MC68000) Typical MC68K FPM/EDO-DRAM MC68030) Typical FPM/EDO-DRAM Showing of F00A of F01A of F02A SH-3 Interface MC68K Interface MC68K Interface MPU Interface Synchronous MPU Interface Asynchronous Clock EDO-DRAM Read EDO-DRAM EDO-DRAM Read-Write EDO-DRAM CAS RAS Refresh EDO-DRAM Self-Refresh FPM-DRAM FPM-DRAM FPM-DRAM Read-Write FPM-DRAM CAS# RAS# Refresh FPM-DRAM CBR Self-Refresh LCD LCD A.C. A.C. A.C. (Format A.C. (Format (Format A.C. (Format A.C. A.C. Functional S1D13504 X19A-A-002-18 of
Research and A.C. A.C. TFT TFT A.C. CRT CRT A.C. RAMDAC Read Format Memory Format Memory Architecture Architecture Table Architecture Table Architecture Architecture Table Architecture Table Architecture Mechanical QFP15-128 Mechanical TQFP15-128 Mechanical QFP20-144 S1D13504 Functional X19A-A-002-18
Research and Introduction Functional Specification S1D13504 X19A-A-002-18 This the Functional the S1D13504 Graphics LCD/CRT Chip. Included this AC and DC characteristics, tions, and This and Software The S1D13504 LCD/CRT interfacing to of CPUs and The S1D13504 architecture to the of such as Office and where CE as operating The S1D13504 LCD interfaces with to Rate Modulation (FRM), of LCD to and 64K active TFT LCD CRT through the of RAMDAC interface allowing of both the CRT and LCD memory interface to 2M of FPM-DRAM or EDO- DRAM. operating from 2.7V to 5.5V
Research and Memory Interface CPU Interface S1D13504 Functional Specification X19A-A-002-18 DRAM interface: EDO-DRAM to (80M second). FPM-DRAM to (50M second). Memory 512K 256K 2M 1M to performance the memory output to the DRAM Supports the following interfaces: SH-3 interface. interface to MC68K MIPS PR31500 PR31700. NEC MIPS interface write CPU writes. memory-mapped; M/R# selects memory and The 2M directly and through the or LCD interface displays. or LCD interface displays. Direct TFT, TFT to 64K RAMDAC using the of the LCD the RAMDAC of CRT and or TFT Normal where LCD and CRT of LCD and CRT. and of LCD and CRT.
Research and Clock Source and Functional Specification S1D13504 X19A-A-002-18 LCD. CRT. to of FRM LCD to these shades. to LCD three to these directly the of the red, and to 64K TFT allows to displayed. displays than the through the of and scrolling. buffering smooth and instantaneous Fast-Update to CPU clock input both and memory clocks. Memory clock input clock or (input clock)/2 this to CPU clock as input clock. clock memory clock, (memory clock)/2, (memory clock)/3 or (memory clock)/4. The memory MD[15:0], to the to GPIO0 GPIO[3:1] Memory DRAM GPIO[11:4] there RAMDAC. initiated or software. The SUSPEND# as input to initiate or as that to the LCD backlight its polarity selected MD S1D13504 S1D13504F00A QFP15 S1D13504F01A TQFP15 S1D13504F02A QFP20
Research and Typical SH-3 BUS A[20:0] D[15:0] WE1# BS# RD/WR# RD# WE0# WAIT# CKIO RESET# S1D13504 Functional Specification X19A-A-002-18 M/R# A21 CS# AB[20:0] DB[15:0] WE1# BS# RD/WR# RD# WE0# WAIT# BUSCLK RESET# Typical SH-3 FPM/EDO-DRAM SUSPEND# CLKI S1D13504 FPFRAME MA[11:0] MD[15:0] UCAS# LCAS# RAS# WE# A[11:0] D[15:0] RAS# LCAS# UCAS# WE# FPM/EDO-DRAM FPDAT[15:8] UD[7:0] FPDAT[7:0] LD[7:0] FPSHIFT FPSHIFT LCD FPFRAME FPLINE FPLINE DRDY MOD LCDPWR
Research and MC68000 BUS MC68030 BUS Functional S1D13504 X19A-A-002-18 A[23:21] FC0, FC1 A[20:1] D[15:0] LDS# UDS# AS# R/W# DTACK# BCLK RESET# Typical MC68K FPM/EDO-DRAM MC68000) A[31:21] FC0, FC1 A[20:0] D[31:16] DS# AS# R/W# SIZ1 SIZ0 DSACK1# BCLK RESET# Typical MC68K FPM/EDO-DRAM MC68030) CLKI SUSPEND# M/R# CS# AB[20:1] DB[15:0] S1D13504 FPFRAME AB0# WE1# BS# RD/WR# WAIT# MD[15:0] MA[11:0] BUSCLK UCAS# LCAS# RAS# WE# RESET# A[11:0] D[15:0] LCAS# UCAS# WE# RAS# FPM/EDO-DRAM CLKI SUSPEND# M/R# CS# AB[20:0] DB[15:0] WE1# S1D13504 FPFRAME BS# RD/WR# RD# WE0# WAIT# MD[15:0] BUSCLK UCAS# MA[8:0] LCAS# RAS# WE# RESET# D[15:0] RAS# LCAS# UCAS# WE# A[8:0] FPM/EDO-DRAM FPDAT[15:8] UD[7:0] FPDAT[7:0] LD[7:0] FPSHIFT FPSHIFT FPFRAME FPLINE FPLINE DRDY MOD LCDPWR FPDAT[15:8] UD[7:0] FPDAT[7:0] LD[7:0] FPSHIFT FPSHIFT FPFRAME FPLINE FPLINE DRDY MOD LCDPWR LCD LCD
Research and GENERIC BUS A21 A[20:0] D[15:0] WE0# WE0# WE1# RD0# RD1# WAIT# BCLK RESET# S1D13504 Functional Specification X19A-A-002-18 M/R# CS# AB[20:0] DB[15:0] WE1# RD# RD/WR# WAIT# BUSCLK RESET# Typical FPM/EDO-DRAM SUSPEND# CLKI S1D13504 FPFRAME MD[15:0] MA[11:0] UCAS# LCAS# RAS# WE# A[11:0] D[15:0] RAS# LCAS# UCAS# WE# FPM/EDO-DRAM FPDAT[15:8] UD[7:0] FPDAT[7:0] LD[7:0] FPSHIFT FPSHIFT LCD FPFRAME FPLINE FPLINE DRDY MOD LCDPWR
Research and Block Functional Block CPU MPU Functional Interface Memory FIFO Functional Specification S1D13504 X19A-A-002-18 CPU R/W I/F Clock Memory Clock Clock Block Showing The Interface the the CPU/MPU to with the and internal of the interfaces. The Memory CPU and refresh as as the to interface to of the memory (FPM- DRAM or EDO-DRAM). The FIFO fetches from the Memory refresh. FPM/EDO DRAM Memory FIFO LCD I/F Table CRTC LCD DAC DAC
Research and Table LCD Interface S1D13504 Functional Specification X19A-A-002-18 The Table three each of these selected and used. The LCD Interface LCD It the and LCD and TFT The the
Research and S1D13504F00A COREVDD DACP0 DACWR# DACRS0 DACRS1 HRTC VRTC VSS CLKI SUSPEND# TESTEN BUSCLK VSS IOVDD AB20 AB19 AB18 AB17 AB16 AB15 AB14 AB13 AB12 AB11 AB10 AB9 AB8 AB7 AB6 AB5 AB4 AB3 type: mount QFP15 Functional Specification S1D13504 X19A-A-002-18 FPDAT13 FPDAT10 FPDAT15 FPDAT14 VSS VSS FPDAT8 FPDAT9 FPDAT12 FPDAT11 RD/WR# WE1# WE0# M/R# BS# AB1 AB2 RD# CS# AB0 FPDAT3 DACCLK IOVDD FPDAT2 FPDAT4 FPDAT5 FPDAT7 DACRD# BLANK# FPDAT1 FPDAT6 S1D13504F00A RESET# WAIT# IOVDD GPIO0 DB15 DB14 DB12 DB13 DB10 DB11 VSS of F00A VSS FPSHIFT DRDY LCDPWR FPLINE FPFRAME VSS MD15 MD0 FPDAT0 DB8 DB5 DB3 DB2 DB1 DB0 DB4 DB7 DB9 DB6 MD14 MD1 MD13 MD2 MD12 MD3 MD11 MD4 MD10 MD5 MD9 MD6 MD8 MD7 VSS LCAS# UCAS# WE# RAS# IOVDD MA9 MA11 MA8 MA10 MA7 MA0 MA6 MA1 MA5 MA2 MA4 MA3 COREVDD VSS
Research and S1D13504F01A VSS COREVDD DACP0 DACWR# DACRS0 DACRS1 HRTC VRTC VSS CLKI SUSPEND# TESTEN BUSCLK VSS IOVDD AB20 AB19 AB18 AB17 AB16 AB15 AB14 AB13 AB12 AB11 AB10 AB9 AB8 AB7 AB6 AB5 AB4 AB3 AB2 type: mount TQFP15 S1D13504 Functional Specification X19A-A-002-18 DACCLK FPDAT13 FPDAT10 FPDAT15 FPDAT14 VSS FPDAT8 FPDAT9 FPDAT12 FPDAT11 RD/WR# RESET# WE1# WE0# M/R# BS# AB1 RD# CS# AB0 of F01A FPDAT3 IOVDD FPDAT2 FPDAT4 FPDAT5 FPDAT7 DACRD# BLANK# FPDAT0 FPDAT1 FPDAT6 S1D13504F01A WAIT# IOVDD GPIO0 DB15 DB14 DB12 DB13 DB10 DB11 VSS DB9 VSS FPSHIFT DRDY LCDPWR FPLINE FPFRAME VSS MD15 MD14 MD0 COREVDD VSS DB8 DB5 DB3 DB2 DB1 DB0 DB4 DB7 DB6 MD1 MD13 MD2 MD12 MD3 MD11 MD4 MD10 MD5 MD9 MD6 MD8 MD7 VSS LCAS# UCAS# WE# RAS# IOVDD MA9 MA11 MA8 MA10 MA7 MA0 MA6 MA1 MA5 MA2 MA4 MA3
Research and S1D13504F02A NC NC NC COREVDD DACP0 DACWR# DACRS0 DACRS1 HRTC VRTC VSS CLKI SUSPEND# TESTEN BUSCLK VSS IOVDD AB20 AB19 AB18 AB17 AB16 AB15 AB14 AB13 AB12 AB11 AB10 AB9 AB8 AB7 AB6 AB5 AB4 AB3 NC NC type: mount QFP20 Functional Specification S1D13504 X19A-A-002-18 FPDAT13 FPDAT10 FPDAT15 FPDAT14 VSS VSS FPDAT8 FPDAT9 FPDAT12 FPDAT11 NC RD/WR# WE1# WE0# M/R# RD# AB2 BS# CS# AB0 AB1 NC NC FPDAT3 DACCLK IOVDD FPDAT2 FPDAT4 FPDAT5 FPDAT7 DACRD# BLANK# FPDAT0 FPDAT1 FPDAT6 S1D13504F02A RESET# IOVDD WAIT# GPIO0 DB15 DB14 DB12 DB13 DB10 DB11 VSS of F02A VSS FPSHIFT DRDY LCDPWR FPLINE FPFRAME VSS MD15 MD14 MD0 NC NC DB8 DB5 DB3 DB2 DB1 DB0 DB4 DB7 VSS DB9 DB6 NC NC NC MD1 MD13 MD2 MD12 MD3 MD11 MD4 MD10 MD5 MD9 MD6 MD8 MD7 VSS LCAS# UCAS# WE# RAS# IOVDD MA9 MA11 MA8 MA10 MA7 MA0 MA6 MA1 MA5 MA2 MA4 MA3 COREVDD NC NC NC
Research and IO Bi-Directional C CMOS input CD CMOS input with pull-down (typical of 100K /180K 5V/3.3V respectively) CS CMOS input CMOS type CMOS type CMOS with pull-down (typical of 100K /180K 5V/3.3V respectively), type CMOS type Interface F00A F02A F01A AB0 CS AB[20:1] C DB[15:0] IO C/TS2 S1D13504 Functional X19A-A-002-18 Interface This SH-3 this (A0). MC68K this the (LDS#). MC68K this (A0). this (A0). Interface summary. Unused should to IO DD SH-3 these connected to D[15:0]. MC68K these connected to D[15:0]. MC68K these connected to D[31:16] MC68030) or D[15:0] MC68340). these connected to D[15:0]. Table Interface summary.
Research and F00A F02A F01A WE1# CS M/R# C Chip input. Table Interface CS# C clock. Table Interface BUSCLK C BS# CS RD/WR# CS RD# CS Functional S1D13504 X19A-A-002-18 Interface (Continued) This SH-3 this the write the (WE1#). MC68K this inputs the (UDS#). MC68K this the (DS#). this the write the (WE1#). Table Interface This input to the memory and of the S1D13504. M/R# high to the memory and to the Section Table Interface This SH-3 this the (BS#). MC68K this the (AS#). MC68K this the (AS#). this to IO DD Interface This SH-3 this the RD/WR# The S1D13504 this early of the MC68K this the R/W# MC68K this the R/W# this the command the (RD1#). Table Interface This SH-3 this the (RD#). MC68K this to IO DD MC68K this the (SIZ1). this the the (RD0#). Table Interface
Research and F00A F02A F01A WE0# CS WAIT# TS2 Active input to clear internal and to force RESET# CS to their inactive S1D13504 Functional X19A-A-002-18 Interface (Continued) This SH-3 this the write the (WE0#). MC68K this to IO DD. MC68K this the (SIZ0). this the write the (WE0#). Table Interface The active polarity of the WAIT# the of RESET# Section Summary of This SH-3 this outputs the (WAIT#); MD5 the internal pull-down MC68K this the acknowledge (DTACK#); MD5 pulled high MC68K this the and acknowledge (DSACK1#); MD5 pulled high this outputs the (WAIT#); MD5 pulled the internal pull-down Table Interface
Research and Memory Interface LCAS# CO1 UCAS# CO1 WE# CO1 RAS# CO1 MD[15:0] IO Functional Specification S1D13504 X19A-A-002-18 Table Memory Interface F00A F02A F01A CD2/TS1 (pulled This CAS# DRAM, this the the (LCAS#). CAS# DRAM, this the (CAS#). Memory Interface summary. This CAS# DRAM, this the the (UCAS#). CAS# DRAM, this the write the (UWE#). Memory Interface summary. This CAS# DRAM, this the write (WE#). CAS# DRAM, this the write the (LWE#). Memory Interface summary. These memory these and their the of RESET# to the pull-down (typical of 100K / 100K / 120K 5.0V/3.3V/3.0V respectively) the to to the to Section Summary of
Research and F00A F02A F01A MA[8:0] MA9 IO C/TS1 MA10 IO C/TS1 MA11 IO C/TS1 as IO S1D13504 Functional X19A-A-002-18 Table Memory Interface (Continued) CO1 memory This 2M DRAM, this memory (MA9). asymmetrical 512K DRAM, this memory (MA9). symmetrical 512K DRAM, this as IO (GPIO3). Memory Interface summary. This asymmetrical 2M DRAM, this memory (MA10). symmetrical 2M DRAM and 512K DRAM, this as IO (GPIO1). Memory Interface summary. This asymmetrical 2M DRAM, this memory (MA11). symmetrical 2M DRAM and 512K DRAM, this as IO (GPIO2). Memory Interface summary.
Research and LCD Interface FPDAT[8:0] CN3 FPDAT[15:9] CN3 FPFRAME CN3 FPLINE CN3 FPSHIFT CN3 Clock LCDPWR CO1 DRDY CN3 or Clock F00A F02A F01A clock the internal clock (PCLK) and memory CLKI C clock (MCLK). PCLK and MCLK from CLKI Functional Specification S1D13504 X19A-A-002-18 LCD Interface F00A F02A F!A Clock These RAMDAC Table LCD, CRT, RAMDAC Interface LCD The active polarity of this selected the of MD10 the of RESET# Section Summary of This the Section This which selected type used. TFT this the (DRDY). with Format interfaces, this the Clock (FPSHIFT2). other LCD this the LCD backplane (MOD). LCD, CRT, RAMDAC Interface and
Research and CRT and RAMDAC Interface F00A F02A F01A DACRD# IO C/TS1 DACWR# IO C/TS1 DACRS1 IO C/TS1 DACRS0 IO C/TS1 DACP0 IO C/CN3 S1D13504 Functional Specification X19A-A-002-18 Table CRT and RAMDAC Interface This Read RAMDAC IO (GPIO4). LCD, CRT, RAMDAC Interface This RAMDAC IO (GPIO7). LCD, CRT, RAMDAC Interface This RAMDAC IO (GPIO9). Table LCD, CRT, RAMDAC Interface This Select RAMDAC IO (GPIO8). LCD, CRT, RAMDAC Interface This RAMDAC IO (GPIO6). Table LCD, CRT, RAMDAC Interface
Research and F00A F02A F01A HRTC IO C/CN3 VRTC IO C/CN3 BLANK# IO C/CN3 DACCLK C/CN3 Clock RAMDAC. as IO Functional Specification S1D13504 X19A-A-002-18 CRT and RAMDAC Interface (Continued) This CRT. IO (GPIO10). LCD, CRT, RAMDAC Interface This CRT. IO (GPIO11). LCD, CRT, RAMDAC Interface This DAC. IO (GPIO5). Table LCD, CRT, RAMDAC Interface
Research and F00A F02A F01A SUSPEND# IO CS/TS1 GPIO0 IO C/TS1 IO This should connected to SS TSTEN CD (pulled operation. NC as IO or COREVDD Core DD IOVDD IO DD VSS S1D13504 Functional Specification X19A-A-002-18 Table Table F00A F02A F01A This MD9 of RESET#, this active-low input to the S1D13504 Section MD[10:9] of RESET#, this with of Its MD[10:9] of RESET#, this with of Its Common SS
Research and Summary of this of RESET# to MD0 interface interface MD[3:1] MD4 Endian MD5 WAIT# active high WAIT# active MD[7:6] DACRD#, BLANK#, DACP0, DACWR#, MD8 DACRS0, DACRS1, HRTC, VRTC as IO (GPIO[11:4]). MD9 SUSPEND# as GPO SUSPEND# as SUSPEND# input. MD10 Active LCDPWR or GPO Active high LCDPWR or GPO MD[15:11] Not used. Functional Specification S1D13504 X19A-A-002-18 Table Summary of On Select interface: SH-3 interface MC68K MC68000) MC68K MC68030) interface MIPS PR31500/PR31700; NEC MIPS 1XX Memory Address/GPIO symmetrical 256K DRAM. MA[8:0] DRAM MA[11:9] GPIO[2:1] and GPIO3. symmetrical 1M DRAM. MA[9:0] DRAM MA[11:10] GPIO[2:1]. asymmetrical 256K DRAM. MA[9:0] DRAM MA[11:10] GPIO[2:1]. asymmetrical 1M DRAM. MA[11:0] DRAM DACRD#, BLANK#, DACP0, DACWR#, DACRS0, DACRS1, HRTC, VRTC as DAC and CRT
Research and Function S1D13504 SH-3 MC68K MC68K MPU AB[20:1] A[20:1] A[20:1] A[20:1] A[20:1] AB0 A0 LDS# A0 A0 DB[15:0] D[15:0] D[15:0] D[31:16] D[15:0] WE1# WE1# UDS# DS# WE1# M/R# CS# BUSCLK CKIO CLK CLK BCLK BS# BS# AS# AS# to IO DD RD/WR# RD/WR# R/W# R/W# RD1# RD# RD# to IO DD SIZ1 RD0# WE0# WE0# to IO DD SIZ0 WE0# WAIT# WAIT# DTACK# DSACK1# WAIT# RESET# RESET# RESET# RESET# RESET# S1D13504 MD[15:0] DQ[15:0] MA[8:0] A[8:0] GPIO3 MA9 A9 GPIO1 MA10 A10 GPIO2 MA11 A11 UCAS# UCAS# UWE# UCAS# UWE# UCAS# UWE# UCAS# UWE# LCAS# LCAS# CAS# LCAS# CAS# LCAS# CAS# LCAS# CAS# WE# WE# LWE# WE# LWE# WE# LWE# WE# LWE# RAS# RAS# S1D13504 Functional X19A-A-002-18 Table Interface Table Memory Interface 2-CAS# 2-WE# 2-CAS# 2-WE# 2-CAS# 2-WE# 2-CAS# 2-WE# GPIO to input and otherwise should connected to SS or IO DD used. FPM/EDO-DRAM
Research and S1D13504 FPFRAME FPFRAME FPLINE FPLINE FPSHIFT FPSHIFT DRDY MOD FPSHIFT2 MOD DRDY FPDAT0 D0 LD0 D0 D0 LD0 LD0 R2 R3 R5 FPDAT1 D1 LD1 D1 D1 LD1 LD1 R1 R2 R4 FPDAT2 D2 LD2 D2 D2 LD2 LD2 R0 R1 R3 FPDAT3 D3 LD3 D3 D3 LD3 LD3 G2 G3 G5 FPDAT4 D0 D4 UD0 D0 D4 D4 UD0 UD0 G1 G2 G4 FPDAT5 D1 D5 UD1 D1 D5 D5 UD1 UD1 G0 G1 G3 FPDAT6 D2 D6 UD2 D2 D6 D6 UD2 UD2 B2 B3 B5 FPDAT7 D3 D7 UD3 D3 D7 D7 UD3 UD3 B1 B2 B4 FPDAT8 LD4 B0 B1 B3 FPDAT9 LD5 R0 R2 DACP7 FPDAT10 LD6 R1 DACP6 FPDAT11 LD7 G0 G2 DACP5 FPDAT12 UD4 G1 DACP4 FPDAT13 UD5 G0 DACP3 FPDAT14 UD6 B0 B2 DACP2 FPDAT15 UD7 B1 DACP1 GPIO4 DACRD# DACRD# GPIO5 BLANK# BLANK# GPIO6 DACP0 DACP0 GPIO7 DACWR# DACWR# GPIO8 DACRS0 DACRS0 GPIO9 DACRS1 DACRS1 GPIO10 HRTC HRTC GPIO11 VRTC VRTC DACCLK DACCLK Functional S1D13504 X19A-A-002-18 LCD, CRT, RAMDAC Interface TFT CRT Although TFT (64K R0 and B0 used. If LCD active these GPIO to input and otherwise should connected to SS or IO DD used. Format Format
Research and D.C. Characteristics Units Core DD Supply SS to IO DD SS to IN SS to IO DD OUT SS to IO DD STG to C SOL C Condition Units Core DD SS IO DD SS IN SS IO DD OPR C Condition Units IO DD IL CMOS inputs High IO DD IH CMOS Positive-Going Threshold IO DD T+ CMOS Negative-Going Threshold IO DD T- CMOS DD IZ Current IH IO DD IL SS C IN IN DD HR PD S1D13504 Functional X19A-A-002-18 Table Recommended Conditions Table Specifications
Research and Condition Units OL OH IO DD OZ OH DD OL SS C OUT C BID Bidirectional Functional S1D13504 X19A-A-002-18 TS1, CO1, TS1D TS2, CO2 TS3, CO3 High TS1, CO1, TS1D TS2, CO2 TS3, CO3 Specifications OL OL OL OL OL OL IO DD
Research and A.C. Characteristics CPU Interface SH-3 Interface CKIO A[20:0], M/R# RD/WR# BS# RD# WAIT# D[15:0](write) D[15:0](read) S1D13504 Functional Specification X19A-A-002-18 Conditions: IO DD 2.7V to 5.5V otherwise specified C to C and C MPU Interface) C (LCD Interface) C Interface) C (CRT DAC Interface) SH-3 Interface The SH-3 State the which the S1D13504 to
Research and Units to WAIT# Functional Specification S1D13504 X19A-A-002-18 Clock Clock high Clock width A[20:0], M/R#, RD/WR# to CKIO A[20:0], M/R#, RD/WR# from CS# BS# BS# RD# to D[15:0] to WAIT# CKIO to WAIT# D[15:0] to first CKIO BS# (write D[15:0] (write D[15:0] to WAIT# RD# to D[15:0] If the S1D13504 interface the WAIT# to the of or the first of CKIO A[20:0] and M/R# become whichever If the S1D13504 interface the D[15:0] to the of RD# or the first of CKIO A[20:0] and M/R# become whichever SH-3 Interface
Research and MC68K Interface MC68000) CLK A[20:1] M/R# CS# AS# UDS# LDS# R/W# DTACK# D[15:0](write) D[15:0](read) S1D13504 Functional X19A-A-002-18 MC68K Interface
Research and Units of UDS#=0 or LDS# to D[15:0] Functional S1D13504 X19A-A-002-18 Table MC68K Interface Clock Clock high Clock A[20:1], M/R# to first CLK where CS# AS# and UDS#=0 or LDS# A[20:1], M/R# from AS# CS# from AS# R/W# to to UDS#=0 or LDS# R/W# from AS# AS# and CS# to DTACK# high AS# high to DTACK# high D[15:0] to CLK where CS# AS# and UDS#=0 or LDS# (write D[15:0] from of DTACK# (write D[15:0] to DTACK# UDS# and LDS# high to D[15:0] invalid/high AS# high to CLK If the S1D13504 interface the DTACK# high to the of AS# or the first of CLK A[20:1] and M/R# become whichever If the S1D13504 interface the D[15:0] to the of UDS#/LDS# or the first of CLK A[20:1] and M/R# become whichever
Research and MC68K Interface MC68030) CLK A[20:0] SIZ[1:0] M/R# CS# AS# DS# R/W# DSACK1# D[31:16](write) D[31:16](read) S1D13504 Functional Specification X19A-A-002-18 MC68K Interface
Research and Units of UDS# or LDS# to D[31:16] Functional Specification S1D13504 X19A-A-002-18 Table MC68K Interface Clock Clock high Clock A[20:0], SIZ[1:0], M/R# to first CLK where CS# AS# and UDS#=0 or LDS# A[20:0], SIZ[1:0], M/R# from AS# CS# from AS# R/W# to DS# R/W# from AS# AS# and CS# to DSACK1# high AS# high to DSACK1# high D[31:16] to CLK where CS# AS# and UDS#=0 or LDS# (write D[31:16] from of DSACK1# (write D[31:16] to DSACK1# UDS# and LDS# high to D[31:16] invalid/high AS# high to CLK If the S1D13504 interface the DSACK1# high to the of AS# or the first of CLK A[20:0] and M/R# become whichever If the S1D13504 interface the D[15:0] to the of UDS#/LDS# or the first of CLK A[20:1] and M/R# becomes whichever
Research and MPU Interface Synchronous BCLK A[20:0] M/R# CS# RD0#,RD1# WE0#,WE1# WAIT# D[15:0](write) D[15:0](read) S1D13504 Functional X19A-A-002-18 BCLK MPU Interface Synchronous
Research and Units BCLK clock A[20:0], M/R#, CS#, RD0#,RD1#,WE0#,WE1# A[20:0], M/R#, CS#, RD0#,RD1#,WE0#,WE1# RD0#,RD1#,WE0#,WE1# high to A[20:0], M/R# and CS# high RD0#,RD1#,WE0#,WE1# and CS# to WAIT# BCLK to WAIT# high RD0#,RD1#,WE0#,WE1# high to WAIT# high D[15:0] to BCLK where RD0#,RD1#,WE0#,WE1# and CS# (write D[15:0] from WE0#, WE1# high (write RD0#,RD1# to D[15:0] D[15:0] to WAIT# high RD0#, RD1# high to D[15:0] high Functional Specification S1D13504 X19A-A-002-18 Table MPU Interface Synchronous If the S1D13504 interface the WAIT# relative to the of CS# and RD0#, RD1#, WE0#, WE1# or the first of BCLK A[20:0] and M/R# become whichever If the S1D13504 interface the D[15:0] to the of RD0#, RD1# or the first of BCLK A[20:0] and M/R# become whichever
Research and MPU Interface Asynchronous BCLK A[20:0] M/R# CS# RD0#,RD1# WE0#,WE1# WAIT# D[15:0](write) D[15:0](read) S1D13504 Functional X19A-A-002-18 BCLK MPU Interface Asynchronous
Research and Units BCLK clock RD0#, RD1#, WE0#, WE1# to CS# A[20:0], M/R# to RD0#, RD1#, WE0#, WE1# RD0#, RD1#, WE0#, WE1# high to A[20:0], CS#, M/R# and CS# high CS# to WAIT# RD0#, RD1#, WE0#, WE1# high to WAIT# high WE0#, WE1# to D[15:0] (write D[15:0] from WE0#, WE1# high (write RD0#, RD1# to D[15:0] D[15:0] to WAIT# high RD0#, RD1# high to D[15:0] high Functional Specification S1D13504 X19A-A-002-18 Table MPU Interface Asynchronous If the S1D13504 interface the WAIT# to the of CS# or the first of BCLK A[20:0] and M/R# become whichever If the S1D13504 interface the D[15:0] to the of RD0#, RD1# or the first of BCLK A[20:0] and M/R# become whichever
Research and Clock Clock Units CLKI Clock (CLKI) PCLK Clock (PCLK) shown MCLK Memory Clock (MCLK) shown PWH Clock High (CLKI) CLKI PWL Clock Width (CLKI) CLKI S1D13504 Functional Specification X19A-A-002-18 VIH VIL Clock Table Clock CLKI than to (MCLK CLKI/2). There CLKI. CLKI
Research and Memory Interface EDO-DRAM Memory Clock MA RAS# CAS# MD(Read) Functional Specification S1D13504 X19A-A-002-18 C1 C2 EDO-DRAM Read C3 C4
Research and Units Memory clock or write or write Random or write or CAS# CAS# precharge RAS# RAS# precharge RAS# precharge RAS# precharge RAS# to CAS# and or RAS# to CAS# and or RAS# to CAS# Access from RAS# and or Access from RAS# and or Access from RAS# Access from CAS# Access from CAS# precharge, CAS# Read turn-off from RAS# S1D13504 Functional X19A-A-002-18 Table EDO DRAM
Research and EDO-DRAM Memory Clock MA RAS# CAS# WE# Functional Specification S1D13504 X19A-A-002-18 C1 C2 C3 C4 EDO-DRAM
Research and Units Memory clock or write or write or write or CAS# CAS# precharge RAS# RAS# precharge RAS# precharge RAS# precharge RAS# to CAS# and or RAS# to CAS# and or RAS# to CAS# command S1D13504 Functional X19A-A-002-18 EDO DRAM
Research and EDO-DRAM Read-Write Memory Clock MA RAS# CAS# WE# MD(Read) Functional Specification S1D13504 X19A-A-002-18 C1 C2 C3 EDO-DRAM Read-Write
Research and Units Memory clock or write or write or write or RAS# precharge RAS# precharge RAS# precharge RAS# to CAS# and or RAS# to CAS# and or RAS# to CAS# turn-off from WE# from WE# from WE# S1D13504 Functional X19A-A-002-18 Table EDO DRAM Read-Write
Research and EDO-DRAM CAS RAS Refresh Memory Clock RAS# CAS# Units Memory clock RAS# to CAS# precharge RAS# to CAS# precharge or or write or write or write CAS# precharge CAS# precharge or CAS# or CAS# RAS# precharge RAS# precharge RAS# precharge Functional Specification S1D13504 X19A-A-002-18 EDO-DRAM CAS RAS Refresh Table EDO-DRAM CAS RAS Refresh
Research and EDO-DRAM Self-Refresh Memory Clock RAS# CAS# Units Memory clock RAS# to CAS# precharge RAS# to CAS# precharge or CAS# precharge CAS# precharge or CAS# or CAS# RAS# precharge RAS# precharge RAS# precharge S1D13504 Functional Specification X19A-A-002-18 Restarted active EDO-DRAM Self-Refresh Table EDO-DRAM Self-Refresh
Research and FPM-DRAM Memory Clock MA RAS# CAS# MD(Read) Functional S1D13504 X19A-A-002-18 C1 C4 FPM-DRAM C2 C3
Research and Units Memory clock or write or write or write or CAS# CAS# precharge RAS# RAS# precharge RAS# precharge RAS# precharge RAS# to CAS# and or RAS# to CAS# and or RAS# to CAS# and RAS# to CAS# and Access from RAS# and or Access from RAS# and or Access from RAS# and Access from RAS# and Access from CAS# from CAS# precharge from CAS# or RAS# S1D13504 Functional Specification X19A-A-002-18 Table FPM DRAM
Research and FPM-DRAM Memory Clock MA RAS# CAS# WE# Functional Specification S1D13504 X19A-A-002-18 C1 FPM-DRAM C4 C2 C3
Research and Units Memory clock or write or write or write or CAS# CAS# precharge RAS# RAS# precharge RAS# precharge RAS# precharge RAS# to CAS# and or RAS# to CAS# and or RAS# to CAS# and RAS# to CAS# and S1D13504 Functional X19A-A-002-18 Table FPM-DRAM
Research and FPM-DRAM Read-Write Memory Clock MA RAS# CAS# WE# MD(Read) Functional S1D13504 X19A-A-002-18 C2 C3 FPM-DRAM Read-Write C1
Research and Units Memory clock or write or write or write or RAS# precharge RAS# precharge RAS# precharge RAS# to CAS# and or RAS# to CAS# and or RAS# to CAS# and RAS# to CAS# and turn-off from CAS# from WE# S1D13504 Functional Specification X19A-A-002-18 Table FPM-DRAM Read-Write
Research and FPM-DRAM CAS# RAS# Refresh Memory Clock RAS# CAS# Units Memory clock RAS# to CAS# precharge RAS# to CAS# precharge or or write or write or write CAS# precharge CAS# precharge or CAS# (CAS# RAS# refresh) RAS# precharge RAS# precharge or Functional S1D13504 X19A-A-002-18 FPM-DRAM CAS# RAS# Refresh Table FPM-DRAM CAS# RAS# Refresh
Research and FPM-DRAM Self-Refresh Memory Clock RAS# CAS# Units Memory clock RAS# to CAS# precharge RAS# to CAS# precharge or CAS# precharge CAS# precharge or CAS# (CAS# RAS# refresh) RAS# precharge RAS# precharge or S1D13504 Functional Specification X19A-A-002-18 active FPM-DRAM CBR Self-Refresh Table FPM-DRAM CBR Self-Refresh
Research and Interface LCD ENABLE FPDAT[15:0] DRDY Units RESET# RESET# LCD high to FPLINE, FPSHIFT, FPDAT[15:0], DRDY FPFRAME 6T PCLK active FPLINE, FPSHIFT, FPDAT[15:0], DRDY active to LCDPWR, and FPFRAME active Functional Specification S1D13504 X19A-A-002-18 RESET# RESET# LCDPWR FPFRAME FPLINE FPSHIFT LCD Table LCD Where FPFRAME the of FPFRAME and PCLK the of the clock. Active Inactive Active Active
Research and SUSPEND# Software CLKI LCDPWR FPFRAME FPLINE DRDY FPSHIFT FPDAT[15:0] Memory Access Allowed Allowed Not Allowed Units LCDPWR inactive to CLKI inactive SUSPEND# active to FPFRAME, LCDPWR inactive First CLKI SUSPEND# inactive to FPFRAME, LCDPWR active LCDPWR inactive to FPLINE, FPSHIFT, FPDAT[15:0], DRDY active First CLKI SUSPEND# inactive to FPLINE, FPSHIFT, FPDAT[15:0], DRDY active MCLK LCDPWR inactive to Memory Access allowed MCLK CLKI SUSPEND# inactive to Memory Access S1D13504 Functional Specification X19A-A-002-18 Inactive Active Active Active Active Active Active LCD Table LCD and measured from the first CLKI SUSPEND# inactive. CLKI active throughout SUSPEND# active. Where MCLK the of the memory clock. Inactive
Research and FPFRAME UD[3:0], UD[3:0] with FPLINE VDP VNDP HDP HNDP Non-Display Functional Specification S1D13504 X19A-A-002-18 FPLINE MOD LINE1 LINE2 LINE3 LINE4 LINE239 LINE240 FPLINE MOD FPSHIFT UD3 UD2 UD1 UD0 VDP HDP HNDP VNDP LINE1 LINE2
Research and Units FPFRAME to FPLINE FPFRAME from FPLINE FPLINE FPLINE MOD to FPLINE FPSHIFT to FPLINE FPLINE to FPSHIFT FPSHIFT FPSHIFT to FPLINE FPLINE to FPSHIFT FPSHIFT high FPSHIFT UD[3:0] to FPSHIFT UD[3:0] to FPSHIFT clock memory clock, [memory clock]/2, [memory clock]/3, [memory clock]/4 S1D13504 Functional Specification X19A-A-002-18 FPFRAME FPLINE MOD FPLINE FPSHIFT UD[3:0] A.C. Table A.C.
Research and FPFRAME FPLINE UD[3:0], LD[3:0] FPLINE FPSHIFT with FPLINE VDP VNDP HDP HNDP Functional S1D13504 X19A-A-002-18 MOD LINE1 LINE2 LINE3 LINE4 LINE479 LINE480 MOD UD3 UD2 UD1 UD0 LD3 LD2 LD1 LD0 VDP HDP VNDP LINE1 LINE2 HNDP
Research and Units FPFRAME to FPLINE FPFRAME from FPLINE FPLINE FPLINE MOD to FPLINE FPSHIFT to FPLINE FPLINE to FPSHIFT FPSHIFT FPSHIFT to FPLINE FPLINE to FPSHIFT FPSHIFT high FPSHIFT UD[3:0], LD[3:0] to FPSHIFT UD[3:0], LD[3:0] to FPSHIFT clock memory clock, [memory clock]/2, [memory clock]/3, [memory clock]/4 S1D13504 Functional Specification X19A-A-002-18 FPFRAME FPLINE MOD FPLINE FPSHIFT UD[3:0] LD[3:0] A.C. Table A.C.
Research and FPFRAME FPLINE MOD UD[3:0] LINE1 LINE2 LINE3 LINE4 LINE479 LINE480 FPLINE MOD FPSHIFT UD3 UD2 UD1 UD0 with FPLINE VDP VNDP HDP HNDP Functional Specification S1D13504 X19A-A-002-18 1-R1 1-G2 1-G1 1-B2 1-B1 1-R3 1-R2 1-G3 VDP HDP HNDP 1-B3 1-R4 1-G4 1-B4 VNDP LINE1 LINE2 1-B319 1-R320 1-G320 1-B320
Research and Units FPFRAME to FPLINE FPFRAME from FPLINE FPLINE FPLINE MOD to FPLINE FPSHIFT to FPLINE FPLINE to FPSHIFT FPSHIFT FPSHIFT to FPLINE FPLINE to FPSHIFT FPSHIFT high FPSHIFT UD[3:0], to FPSHIFT UD[3:0], from FPSHIFT clock memory clock, [memory clock]/2, [memory clock]/3, [memory clock]/4 S1D13504 Functional X19A-A-002-18 FPFRAME FPLINE MOD FPLINE FPSHIFT UD[3:0] A.C. Table A.C.
Research and (Format FPFRAME UD[3:0], LD[3:0] FPSHIFT FPSHIFT2 with FPLINE VDP VNDP HDP HNDP Functional Specification S1D13504 X19A-A-002-18 FPLINE LINE1 LINE2 LINE3 LINE4 LINE479 LINE480 FPLINE UD3 1-R1 UD2 1-B1 UD1 1-G2 UD0 1-R3 LD3 1-B3 LD2 1-G4 LD1 1-R5 LD0 1-B5 (Format VDP HDP 1-G1 1-G6 1-B6 1-B11 1-R12 1-R2 1-R7 1-G7 1-G12 1-B12 1-B2 1-B7 1-R8 1-R13 1-G13 1-G3 1-G8 1-B8 1-B13 1-R14 1-R4 1-R9 1-G9 1-G14 1-B14 1-B4 1-B9 1-R10 1-R15 1-G15 1-G5 1-G10 1-B10 1-B15 1-R16 1-R6 1-R11 1-G11 1-G16 1-B16 VNDP LINE1 LINE2 HNDP 1-R636 1-B636 1-G637 1-R638 1-B638 1-G639 1-R640 1-B640
Research and Units FPFRAME to FPLINE FPFRAME from FPLINE FPLINE FPLINE FPSHIFT2 to FPLINE FPSHIFT to FPLINE FPLINE to FPSHIFT2 FPSHIFT FPSHIFT2, FPSHIFT FPSHIFT to FPLINE FPSHIFT2 to FPLINE FPLINE to FPSHIFT FPSHIFT2, FPSHIFT high FPSHIFT2, FPSHIFT UD[3:0], LD[3:0] to FPSHIFT2 FPSHIFT UD[3:0], LD[3:0] from FPSHIFT2 FPSHIFT clock memory clock, [memory clock]/2, [memory clock]/3, [memory clock]/4 27]+T11 18]+T11 S1D13504 Functional X19A-A-002-18 FPFRAME FPLINE FPLINE FPSHIFT FPSHIFT2 UD[3:0] LD[3:0] A.C. (Format Table A.C. (Format
Research and (Format FPFRAME FPLINE UD[3:0], LD[3:0] LINE1 LINE2 LINE3 LINE4 LINE479 LINE480 FPLINE FPSHIFT with FPLINE VDP VNDP Non-Display HDP HNDP Functional S1D13504 X19A-A-002-18 MOD MOD UD3 1-R1 UD2 1-G1 UD1 1-B1 UD0 1-R2 LD3 1-G2 LD2 1-B2 LD1 1-R3 LD0 1-G3 (Format VDP HDP HNDP 1-B3 1-G6 1-R4 1-B6 1-G4 1-R7 1-B4 1-G7 1-R5 1-B7 1-G5 1-R8 1-B5 1-G8 1-R6 1-B8 VNDP LINE1 LINE2 1-G638 1-B638 1-R639 1-G639 1-B639 1-R640 1-G640 1-B640
Research and Units FPFRAME to FPLINE FPFRAME from FPLINE FPLINE FPLINE MOD to FPLINE FPSHIFT to FPLINE FPSHIFT to FPLINE FPLINE to FPSHIFT FPSHIFT FPSHIFT FPSHIFT high UD[3:0], LD[3:0] to FPSHIFT UD[3:0], LD[3:0] to FPSHIFT FPLINE to FPSHIFT clock memory clock, [memory clock]/2, [memory clock]/3, [memory clock]/4 S1D13504 Functional X19A-A-002-18 FPFRAME FPLINE MOD FPLINE FPSHIFT UD[3:0] LD[3:0] A.C. (Format A.C. (Format
Research and FPFRAME UD[7:0], LD[7:0] LINE1 LINE2 LINE3 LINE4 LINE479 LINE480 FPSHIFT with FPLINE VDP VNDP HDP HNDP Functional S1D13504 X19A-A-002-18 FPLINE MOD FPLINE MOD UD7 1-R1 1-G6 1-G635 UD6 1-G636 1-B1 1-R7 UD5 1-B7 1-R637 1-G2 UD4 1-G8 1-B637 1-R3 UD3 1-B3 1-R9 1-G638 UD2 1-G4 1-B9 1-R639 UD1 1-R5 1-G10 1-B639 UD0 1-G16 1-B5 1-R11 1-G640 1-G1 1-B6 1-R636 LD7 LD6 1-R2 1-G7 1-B636 1-R8 1-B2 1-G637 LD5 1-G3 1-B8 1-R638 LD4 1-B638 1-R4 1-G9 LD3 LD2 1-B4 1-R10 1-G639 LD1 1-G5 1-B10 1-R640 LD0 1-R6 1-G11 1-B640 VDP HDP 1-B11 1-G12 1-R13 1-B13 1-G14 1-R15 1-B15 1-R12 1-B12 1-G13 1-R14 1-B14 1-G15 1-R16 1-B16 VNDP LINE1 LINE2 HNDP
Research and Units FPFRAME to FPLINE FPFRAME from FPLINE FPLINE FPLINE MOD to FPLINE FPSHIFT to FPLINE FPSHIFT to FPLINE FPLINE to FPSHIFT FPSHIFT FPSHIFT FPSHIFT high UD[7:0], LD[7:0] to FPSHIFT UD[7:0], LD[7:0] to FPSHIFT FPLINE to FPSHIFT clock memory clock, [memory clock]/2, [memory clock]/3, [memory clock]/4 S1D13504 Functional X19A-A-002-18 FPFRAME FPLINE MOD FPLINE FPSHIFT UD[7:0] LD[7:0] A.C. Table A.C.
Research and FPFRAME FPLINE UD[3:0], LD[3:0] FPLINE FPSHIFT with FPLINE VDP VNDP Non-Display HDP HNDP Non-Display Functional S1D13504 X19A-A-002-18 MOD LINE LINE LINE LINE LINE LINE LINE LINE MOD UD3 UD2 UD1 UD0 LD3 LD2 LD1 LD0 VDP HDP VNDP HNDP
Research and Units FPFRAME to FPLINE FPFRAME from FPLINE FPLINE FPLINE MOD to FPLINE FPSHIFT to FPLINE FPSHIFT to FPLINE FPLINE to FPSHIFT FPSHIFT FPSHIFT FPSHIFT high UD[3:0], LD[3:0] to FPSHIFT UD[3:0], LD[3:0] to FPSHIFT FPLINE to FPSHIFT clock memory clock, [memory clock]/2, [memory clock]/3, [memory clock]/4 S1D13504 Functional X19A-A-002-18 FPFRAME FPLINE MOD FPLINE FPSHIFT UD[3:0] LD[3:0] A.C. A.C.
Research and FPFRAME FPLINE UD[3:0], LD[3:0] FPLINE FPSHIFT with FPLINE VDP VNDP Non-Display HDP HNDP Functional S1D13504 X19A-A-002-18 MOD LINE LINE LINE LINE LINE MOD UD3 1-R1 UD2 1-G1 UD1 1-B1 UD0 1-R2 LD3 241-R1 LD2 241-G1 LD1 241-B1 LD0 241-R2 VDP HDP HNDP 1-G2 1-B3 1-R5 1-G6 1-B7 1-B2 1-R4 1-G5 1-B6 1-R8 1-R3 1-R7 1-G8 1-G4 1-B5 1-B8 1-G3 1-B4 1-R6 1-G7 241-G2 241-B3 241-R5 241-G6 241-B7 241-B2 241-R4 241-G5 241-B6 241-R8 241-R3 241-G4 241-B5 241-R7 241-G8 241-G3 241-B4 241-R6 241-G7 241-B8 VNDP 1-B639 1-R640 1-G640 1-B640 B639 R640 G640 B640
Research and Units FPFRAME to FPLINE FPFRAME from FPLINE FPLINE FPLINE MOD to FPLINE FPSHIFT to FPLINE FPSHIFT to FPLINE FPLINE to FPSHIFT FPSHIFT FPSHIFT width FPSHIFT high UD[3:0], LD[3:0] to FPSHIFT UD[3:0], LD[3:0] to FPSHIFT FPLINE to FPSHIFT clock memory clock, [memory clock]/2, [memory clock]/3, [memory clock]/4 S1D13504 Functional X19A-A-002-18 FPFRAME FPLINE MOD FPLINE FPSHIFT UD[3:0] LD[3:0] A.C. Table A.C.
Research and FPFRAME UD[7:0], LD[7:0] FPSHIFT UD7, LD7 UD6, LD6 UD5, LD5 UD4, LD4 UD3, LD3 UD2, LD2 UD1, LD1 UD0, LD0 VDP VNDP HDP HNDP Non-Display Functional S1D13504 X19A-A-002-18 FPLINE MOD LINE LINE LINE LINE LINE LINE LINE LINE FPLINE MOD 1-R1, 1-B3, 1-G638, 241-B3 241-R1 241-G638 1-G1, 1-R4, 1-B638, 241-G1 241-R4 241-B638 1-B1, 1-G4, 1-R639, 241-B1 241-G4 241-R639 1-R2, 1-B4, 1-G639, 241-R2 241-B4 241-G63 1-B639, 1-G2, 1-R5, 241-B639 241-G2 241-R5 1-B2, 1-G5, 1-R640, 241-B2 241-G5 241-R640 1-R3, 1-B5, 1-G640, 241-R3 241-B5 241-G640 1-G3, 1-R6, 1-B640, 241-G3 241-R6 241-B640 with FPLINE VDP HDP HNDP VNDP
Research and Units FPFRAME to FPLINE FPFRAME from FPLINE FPLINE FPLINE MOD to FPLINE FPSHIFT to FPLINE FPSHIFT to FPLINE FPLINE to FPSHIFT FPSHIFT FPSHIFT FPSHIFT high UD[7:0], LD[7:0] to FPSHIFT UD[7:0], LD[7:0] to FPSHIFT FPLINE to FPSHIFT clock memory clock, [memory clock]/2, [memory clock]/3, [memory clock]/4 S1D13504 Functional X19A-A-002-18 FPFRAME FPLINE MOD FPLINE FPSHIFT UD[7:0] LD[7:0] A.C. A.C.
Research and TFT R[5:1], G[5:0], B[5:1] VDP VNDP HDP HNDP HNDP HNDP Functional S1D13504 X19A-A-002-18 FPFRAME FPLINE LINE480 DRDY FPLINE FPSHIFT DRDY R[5:1] G[5:0] B[5:1] DRDY to the first VNDP LINE1 LINE480 HDP HNDP HNDP TFT VDP
Research and FPFRAME FPLINE FPLINE DRDY FPSHIFT R[5:1] G[5:0] B[5:1] DRDY to the first S1D13504 Functional Specification X19A-A-002-18 TFT A.C.
Research and Units FPSHIFT FPSHIFT high FPSHIFT to FPSHIFT from FPSHIFT FPLINE FPLINE FPFRAME FPFRAME FPLINE to FPSHIFT FPFRAME to FPLINE phase DRDY to FPSHIFT DRDY DRDY to FPLINE DRDY from FPSHIFT FPLINE to DRDY active clock memory clock, [memory clock]/2, [memory clock]/3, [memory clock]/4 Functional S1D13504 X19A-A-002-18 Table TFT A.C.
Research and CRT CRT VRTC HRTC DACP[7:0] BLANK# HRTC DACCLK BLANK# DACD[7:0] VDP VNDP HDP HNDP HNDP HNDP S1D13504 Functional X19A-A-002-18 VNDP LINE480 HNDP VDP LINE1 LINE480 HDP CRT HNDP
Research and VRTC HRTC HRTC BLANK# DACCLK DACD[7:0] Functional S1D13504 X19A-A-002-18 CRT A.C.
Research and Units DACCLK DACCLK high DACCLK to DACCLK from DACCLK HRTC HRTC (shown active VRTC VRTC (shown active HRTC to DACCLK VRTC to FPLINE phase BLANK# to DACCLK BLANK# BLANK# to HRTC BLANK# from DACCLK clock memory clock, [memory clock]/2, [memory clock]/3, [memory clock]/4 S1D13504 Functional X19A-A-002-18 CRT A.C.
Research and RAMDAC Read DACRS[1:0] RD# Command CPU WR# CPU Units BCLK clock AB[20:0], CS#, M/R# to DACRS[1:0] DACRS[1:0] from AB[20:0], CS#, M/R# RD# to DACRS[1:0] DACRD# from RD# BCLK WR# to DACWR# BCLK BCLK DACWR# Functional Specification S1D13504 X19A-A-002-18 AB[20:0] CS# M/R# DACRD# DACWR# RAMDAC RAMDAC
Research and Revision Revision RO Product Product Product Product Product Product Revision Revision Product This read-only that the of the The Revision This read-only that the of the The S1D13504 Functional X19A-A-002-18 The S1D13504 memory mapped. The the through the CS# and M/R# input CS# and M/R# the AB[5:0], to AB[5:0] to AB[5:0] the below: Table S1D13504 CS# M/R# Access Memory access: the 2M AB[20:0] S1D13504 selected specified otherwise, to should written when otherwise noted. access: when AB[5:0] when AB[5:0] when AB[5:0]
Research and Memory Memory RW Refresh Rate Refresh Rate Refresh Rate WE# Memory DRAM Refresh Rate Select These the amount of from the input clock (CLKI) to the DRAM refresh clock which to (ValueOfTheseBits WE# this 2-WE# DRAM selected. this 2-CAS# DRAM selected. Memory this FPM-DRAM selected. this EDO-DRAM selected. This should when there read/write DRAM This when both the FIFO and the information, S1D13504 Notes and Functional S1D13504 X19A-A-002-18 DRAM Refresh Rate Selection Refresh Rate Refresh Rate DRAM Refresh CLKI Amount CLKI
Research and RW Format Select Select These LCD/TFT LCD TFT Format Select this LCD selected. This to other LCD Select this LCD selected. this LCD selected. Select this LCD selected. this LCD selected. this should only when the The or while information, S1D13504 Notes and TFT/Passive LCD Select this TFT selected. this LCD selected. MOD Rate RW MOD Rate MOD Rate MOD Rate MOD Rate MOD Rate MOD Rate MOD Rate these the of FPLINE of the MOD these the MOD every FPFRAME. These LCD only. S1D13504 Functional Specification X19A-A-002-18 Selection TFT/Passive LCD Select
Research and RW These the LCD and/or the CRT as follows. Non-Display RW These specify the as follows. HRTC/FPLINE RW HRTC/ FPLINE HRTC/FPLINE and TFTs, these the from the of the to the leading of the HRTC and FPLINE respectively. Functional Specification S1D13504 X19A-A-002-18 of this LCD the and TFT LCD the The This such that of this Non-Display The which should this The which this 1F, which of This such that and of this (HRTC/FPLINE The HRTC This such that Non-Display HRTC/ FPLINE HRTC/ FPLINE HRTC/ FPLINE HRTC/ FPLINE
Research and HRTC/FPLINE RW HRTC Polarity Select FPLINE HRTC/ Polarity FPLINE Select HRTC Polarity Select CRTs, this selects the polarity of the HRTC. this the HRTC active high. this the HRTC active FPLINE Polarity Select This selects the polarity of the FPLINE TFT and LCD. this the FPLINE active high TFT and active LCD. this the FPLINE active TFT and active high LCD. FPLINE Polarity Select LCD FPLINE Polarity TFT FPLINE Polarity HRTC/FPLINE and TFTs, these specify the of HRTC and FPLINE respectively. FPLINE created and these RW Height Height Height RW Height Height These specify the LCD and/or the CRT LCD this should to the S1D13504 Functional X19A-A-002-18 FPLINE Selection active high active active active high HRTC/FPLINE (HRTC/FPLINE The HRTC This such that Height Height height of The height HRTC/ FPLINE Height HRTC/ FPLINE HRTC/ FPLINE Height Height
Research and RW (RO) This read-only that occurring. that These the height VRTC/FPFRAME RW VRTC/FPFRAME and TFTs, these specify the from the of the to the leading of the VRTC and FPFRAME respectively. FPFRAME created and these Functional Specification S1D13504 X19A-A-002-18 this the height of The height This such that and VRTC/ FPFRAME VRTC/FPFRAME VRTC/FPFRAME The VRTC This such that Non-Display VRTC/ FPFRAME VRTC/ FPFRAME Non-Display VRTC/ FPFRAME VRTC/ FPFRAME VRTC/ FPFRAME
Research and VRTC/FPFRAME RW FPFRAME Polarity Select VRTC Polarity Select VRTC Polarity Select CRTs, this selects the polarity of the VRTC. this the VRTC active high. this the VRTC active FPFRAME Polarity Select This selects the polarity of the FPFRAME TFT and LCD. this the FPFRAME active high TFT and active LCD. this the FRAME active TFT and active high LCD. LCD FPFRAME FPFRAME Polarity Select TFT FPFRAME Polarity Polarity VRTC/FPFRAME and TFTs, these specify the of VRTC and FPFRAME respectively. FPFRAME created and these S1D13504 Functional Specification X19A-A-002-18 FPFRAME Polarity Selection active high active active active high VRTC/FPFRAME VRTC/FPFRAME The VRTC This such that VRTC/ FPFRAME VRTC/ FPFRAME VRTC/ FPFRAME
Research and RW Option These to of four options: Normal, or Scan Only. The of these to the of the that fits both CRT, typically and LCD. The following of the four CRT as Option Select Option Functional S1D13504 X19A-A-002-18 Option Select Option Select Table Option Selection Normal Doubling Scan option with Considerations LCD and the to This the LCD which then Normal the the both displays, CRT the LCD The LCD appear to washed to the of the CRT. Doubling each to the CRT which aspect The the LCD each FPLINE. This of which to the LCD of the the LCD the as that of LCD. and The the CRT while the the LCD appear to squashed, though text Scan the the CRT The LCD the The the LCD to Select Select CRT LCD Select
Research and of Select These the of the Select of CRT This the CRT LCD This the LCD this from to the LCD this from to the LCD power-off S1D13504 Functional Specification X19A-A-002-18 and the LUT and as and TFT These CRT. Format Memory Organization, of of Selection when CRT only
Research and RW Screen Screen Screen RW the and with This the that the RW RW RW This the the of the the that this of these the first of memory, of the of memory, and Section Functional Specification S1D13504 X19A-A-002-18 of Where of these The the than the The the The the Section and S1D13504 Notes and Section operation this than the height and to
Research and Screen RW RW RW RW This the the of the the that this of these the first of memory, of the of memory, and Section Memory RW Memory Memory Memory RW Memory REG[16] Memory REG[17] These the offset from the of to the of This to both and S1D13504 Functional Specification X19A-A-002-18 Memory Memory This and this to than the of the The the Section Memory Memory Memory Memory Memory
Research and RW Screen Screen Clock Clock RW MCLK PCLK PCLK Select Select Select MCLK Select this the memory clock (MCLK) of the input clock this the memory clock to the input clock PCLK Select These the amount of from the memory clock to the clock (PCLK): Functional S1D13504 X19A-A-002-18 This to the of and Each to the its respective to This the of The the as shown the below. of Screen Used Smooth of this and the Section and S1D13504 Notes and Section PCLK Select MCLK/PCLK Ratio Section Rate selection of PCLK Screen Table Selection Table PCLK Selection Screen
Research and RW LCD LCD this the LCDPWR directly forced to the The LCDPWR MD10 the of RESET#. this the LCDPWR the on/off Summary of On Refresh Select These specify the type of DRAM refresh to Software this software this software RW Interface Interface This to to the Interface. This high this high, memory and (read-only), through and S1D13504 Functional Specification X19A-A-002-18 Refresh Selection Refresh Select DRAM Refresh CBR Refresh Self-Refresh Refresh These should when Refresh Select Refresh Select Software
Research and This to the this the this the selected, the and this MD Readback RO MD7 MD6 MD5 MD4 MD3 MD2 MD1 MD0 MD Readback RO MD15 MD14 MD13 MD12 MD11 MD10 MD9 MD8 MD[15:0] These read-only the MD[15:0] the of RESET#. GPIO RW GPIO7 GPIO6 GPIO5 GPIO4 GPIO3 GPIO2 GPIO1 GPIO0 IO IO IO IO IO IO IO IO GPIO7 IO this GPIO7 as this GPIO7 as input. the MD8 high the of RESET# to GPIO7, otherwise the DACWR# and this GPIO6 IO this GPIO6 as this GPIO6 as input. the MD8 high the of RESET# to GPIO6, otherwise the DACP0 and this Functional S1D13504 X19A-A-002-18 The to the reduces memory and increases the clock reduced the LCD This normally such as CRT and LCD. Section The should when The when or while information, S1D13504 Notes and Table Summary of On
Research and GPIO5 IO this GPIO5 as this GPIO5 as input. the MD8 high the of RESET# to GPIO5, otherwise the BLANK# and this GPIO4 IO this GPIO4 as this GPIO4 as input. the MD8 high the of RESET# to GPIO4, otherwise the DACRD# and this GPIO3 IO this GPIO3 as this GPIO3 as input. the MD[7:6] properly the of RESET# to GPIO3, otherwise the MA9 and this GPIO2 IO this GPIO2 as this GPIO2 as input. the MD[7:6] properly the of RESET# to GPIO2, otherwise the MA11 and this GPIO1 IO this GPIO1 as this GPIO1 as input. the MD[7:6] properly the of RESET# to GPIO1, otherwise the MA10 and this GPIO0 IO this GPIO0 as this GPIO0 as input. S1D13504 Functional X19A-A-002-18
Research and GPIO RW GPIO11 GPIO10 GPIO9 GPIO8 IO IO IO IO GPIO11 IO this GPIO11 as this GPIO11 as input. the MD8 high the of RESET# to GPIO11, otherwise the VRTC and this GPIO10 IO this GPIO10 as this GPIO10 as input. the MD8 high the of RESET# to GPIO10, otherwise the HRTC and this GPIO9 IO this GPIO9 as this GPIO9 as input. GPIO8 IO this GPIO8 as this GPIO8 as input. Functional Specification S1D13504 X19A-A-002-18 GPIO9 and GPIO8 to the function (both to input or both to The MD8 high the of RESET# to GPIO9, otherwise the DACRS1 and this GPIO8 and GPIO9 to the function (both to input or both to The MD8 high the of RESET# to GPIO8, otherwise the DACRS0 and this
Research and GPIO RW GPIO7 GPIO6 GPIO5 GPIO4 GPIO3 GPIO2 GPIO1 GPIO0 IO IO IO IO IO IO IO IO GPIO7 IO GPIO7 as this GPIO7 to high and this GPIO7 to GPIO7 as input, from this the of GPIO7. the MD8 high the of RESET# to GPIO7, other- the DACWR# and this GPIO6 IO GPIO6 as this GPIO6 to high and this GPIO6 to GPIO6 as input, from this the of GPIO6. the MD8 high the of RESET# to GPIO6, other- the DACP0 and this GPIO5 IO GPIO5 as this GPIO5 to high and this GPIO5 to GPIO5 as input, from this the of GPIO5. the MD8 high the of RESET# to GPIO5, other- the BLANK# and this GPIO4 IO GPIO4 as this GPIO4 to high and this GPIO4 to GPIO4 as input, from this the of GPIO4. the MD8 high the of RESET# to GPIO4, other- the DACRD# and this GPIO3 IO GPIO3 as this GPIO3 to high and this GPIO3 to GPIO3 as input, from this the of GPIO3. the MD[7:6] properly the of RESET# to GPIO3, otherwise the MA9 and this GPIO2 IO GPIO2 as this GPIO2 to high and this GPIO2 to GPIO2 as input, from this the of GPIO2. the MD[7:6] properly the of RESET# to GPIO2, otherwise the MA11 and this GPIO1 IO GPIO1 as this GPIO1 to high and this GPIO1 to GPIO1 as input, from this the of GPIO1. the MD[7:6] properly the of RESET# to GPIO1, otherwise the MA10 and this GPIO0 IO GPIO0 as this GPIO0 to high and this GPIO0 to GPIO0 as input, from this the of GPIO0. S1D13504 Functional X19A-A-002-18
Research and GPIO RW GPO GPIO11 GPIO10 GPIO9 GPIO8 IO IO IO IO GPO This to the of the SUSPEND# when as GPO. The SUS- PEND# as input (SUSPEND#) or as (GPO) possibly the LCD backlight GPIO11 IO GPIO11 as this GPIO11 to high and this GPIO11 to GPIO11 as input, from this the of GPIO11. the MD8 high the of RESET# to GPIO11, otherwise the VRTC and this GPIO10 IO GPIO10 as this GPIO10 to high and this GPIO10 to GPIO10 as input, from this the of GPIO10. the MD8 high the of RESET# to GPIO10, otherwise the HRTC and this GPIO9 IO GPIO9 as this GPIO9 to high and this GPIO9 to GPIO9 as input, from this the of GPIO9. the MD8 high the of RESET# to GPIO9, other- the DACRS1 and this GPIO8 IO GPIO8 as this GPIO8 to high and this GPIO8 to GPIO8 as input, from this the of GPIO8. the MD8 high the of RESET# to GPIO8, other- the DACRS0 and this Functional Specification S1D13504 X19A-A-002-18 MD9 of RESET#, SUSPEND# active-low input to the S1D13504 Section MD[10:9] of RESET#, SUSPEND# with of MD[10:9] of RESET#, SUSPEND# with of this the GPO to the this the GPO to the of the
Research and Performance RW EDO Read- RC RC RAS# to CAS# EDO Read-Write This EDO-DRAM to the the read-write selects MCLK the read-write selects MCLK the read-write DRAM. This FPM-DRAM which MCLK the read-write tion. This to when the MCLK than RC (N RC These the DRAM RC These the (N RC of MCLK (T to RC RC should chosen to RC as as RAS the RAS the following to RC then choose the these MCLK of RAS# to CAS# (N RCD This selects the DRAM RAS# to CAS# RCD This the (N RCD of MCLK (T to RCD RCD chosen to the RAS# RAC these MCLK of S1D13504 Functional X19A-A-002-18 this to or to should when there read/write DRAM This when both the FIFO and the information, S1D13504 Notes and RC Round-Up RC /T RC Round-Up RAS /T RP RP or Round-Up RAS /T RP The RC related to RC as follows: RC (N RC Table Memory Selection RC RC RCD Round-Up((t RAC 5)/T EDO and RP or EDO and RP Round-Up(t RAC /T FPM and RP or Round-Up(t RAC /T FPM and RP RAS# RAS#
Research and RAS# (N RP Memory RAS precharge These the DRAM RAS# RP These the (N RP of MCLK (T to RP the following these MCLK of to Functional Specification S1D13504 X19A-A-002-18 that EDO-DRAM and RP this forced to to MCLK RCD This to the CAS# ASC The RC related to RCD as follows: RC (N RCD EDO and RP or RC EDO and RP RC (N RCD FPM and RP or RC (N RCD FPM and RP Table RAS-to-CAS Select RCD RAS# to CAS# RCD RP RP /T RP /T RP /T The RC related to RP as follows: RC (N RP FPM refresh and RP or RC (N RP other Table RAS Select RP RAS# RP DRAM The following the optimally of RC RP and RCD DRAM types, MCLK RC RP and RCD MCLK DRAM DRAM RC RP RCD (#MCLK) (#MCLK) (#MCLK) EDO FPM
Research and RAMDAC RAMDAC Read or RW RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC Read CPU or write to this DACRD# or DACWR# and DACRS1 and DACRS0 to the RAMDAC access. The RAMDAC directly the and the RAMDAC through Little-Endian or RAMDAC or RW RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC CPU or write to this DACRD# or DACWR# and DACRS1 and DACRS0 to the RAMDAC access. The RAM- DAC directly the and the RAMDAC through Little-Endian or RAMDAC or RW RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC CPU or write to this DACRD# or DACWR# and DACRS1 and DACRS0 to the RAMDAC write-mode access. The RAM- DAC directly the and the RAMDAC through Little-Endian or S1D13504 Functional Specification X19A-A-002-18 Little-Endian architecture, the RAMDAC should connected to the of the CPU and the following the each and architecture, the RAMDAC should to the high of the CPU and the following the higher each and the RAMDAC with of the architectures the prohibited. To the RAMDAC the CRT to
Research and RAMDAC or RW RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC RAMDAC CPU or write to this DACRD# or DACWR# and DACRS1 and DACRS0 to the RAMDAC access. The RAMDAC directly the and the RAMDAC through Little-Endian or Functional S1D13504 X19A-A-002-18
Research and S1D13504 Functional X19A-A-002-18 The the through the CS#, M/R#, and AB[20:0] input CS# and M/R# the AB[20:0] as shown the following Table S1D13504 Addressing CS# M/R# Access Memory access: the 2M AB[20:0] S1D13504 selected The 2M bytes. the physical 512K or 2M bytes. Section Summary of The 512K replicated the 2M as shown below. 512K Memory 2M Memory AB[20:0] Half-Frame The and access: when AB[5:0] when AB[5:0] when AB[5:0]
Research and Functional S1D13504 X19A-A-002-18 The the Section Format The displayed image(s) of the the possibly or Section the relationship the and the with the the top of the to the The of the function of the and whether the or bytes) length) factor where factor the 75K bytes. 512K the from to 2M the from to
Research and Format RGB S1D13504 Functional Specification X19A-A-002-18 C C C C C C Format Memory (A (A (A C (R
Research and Functional Specification S1D13504 X19A-A-002-18 Format Memory The Host-to-Display that Little-Endian interface used. the red, and RGB RGB TFT (R (R TFT (R (R
Research and S1D13504 Functional Specification X19A-A-002-18 The below shows and the the The and of or the of the image(s). the of the the of the the within the the within the the of the of the Screen
Research and Clocking MCLK: PCLK Ratios CRT. with Disabled. CRT CRT Monochrome/Color with Disabled. with Enabled. CRT with with Enabled. CRT with CRT. with Disabled. CRT CRT with Disabled. with Enabled. CRT with with Enabled. CRT with Functional Specification S1D13504 X19A-A-002-18 Table PCLK with EDO-DRAM PCLK type RC Table PCLK with FPM-DRAM PCLK allowed type RC MCLK MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK/3 MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK/3 MCLK MCLK MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK/3 MCLK/3 MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK/3 MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK/3 MCLK MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK/3 MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK MCLK MCLK MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK/3 MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK/3 MCLK/2 MCLK/2 MCLK/2 MCLK/2 MCLK/2
Research and Rate DRAM CRT. with Disabled. CRT CRT Monochrome/Color with Disabled. EDO-DRAM RC RP RCD with Enabled. with Enabled. S1D13504 Functional Specification X19A-A-002-18 The using the following PCLK HDP HNDP VDP VNDP Where: VDP VNDP below HDP HNDP Non-Display below Clock PCLK Rates Clock Rate HNDP(T CRT
Research and DRAM EDO-DRAM RC RP RCD FPM-DRAM RC RP RCD Functional S1D13504 X19A-A-002-18 CRT. with Disabled. CRT CRT with Disabled. with Enabled. with Enabled. CRT. with Disabled. CRT CRT with Disabled. with Enabled. with Enabled. RC 4MCLK. Performance 2M of types. 2M of the rates from to If the refresh too high MCLK should reduced or PCLK should Rates Clock Rate HNDP(T CRT
Research and Table Architecture S1D13504 Functional X19A-A-002-18 Table Table Table RED GREEN BLUE Black White of of of of of of of of of of of of of of of Indicates the that The following to the only. The CPU R/W to the affected the Table Architecture Entry output Select
Research and the to the only. The CPU R/W to the affected the Functional S1D13504 X19A-A-002-18 Table Select C Select Table Architecture C Architecture Selected Entry Entry Select
Research and S1D13504 Functional X19A-A-002-18 Table Table Architecture Entry Select Entry Select Entry Select
Research and Functional Specification S1D13504 X19A-A-002-18 Table C C Select Table C Select Architecture Selected Selected Select Selected Select Entry Select Entry Select Entry Select
Research and S1D13504 X19A-A-002-18 Table C C Table C Table Architecture Entry Select Entry Select Entry Select output
Research and Format: R2 R1 R0 G2 G1 G0 B1 B0 Functional S1D13504 X19A-A-002-18 C Select Table C Select C Select Table Architecture Selected Select Selected Select Selected Select Entry Select Entry Select Entry Select
Research and Software S1D13504 Functional X19A-A-002-18 incorporated the S1D13504 to the reduction the These and software read/write disallowed. Memory read/write LCD forced of Section States LCDPWR forced to CRT outputs If CBR refresh selected, internal and clocks the Memory I/F If or selected, internal and clocks read/write allowed RAMDAC Memory read/write disallowed. LCD forced of Section States LCDPWR forced to CRT If CBR refresh selected, internal and clocks the I/F and the Memory I/F If self-refresh or selected, internal and clocks the I/F
Research and Function Summary States LCD Active Forced Forced LCDPWR On DRAM Active Refresh Refresh CRT DAC Active Interface Active Active Functional S1D13504 X19A-A-002-18 Table Function Summary Function Active? Access Memory Interface Memory Interface RAMDAC CBR refresh selected. States FPFRAME and FPLINE forced to their inactive as and respectively. CBR refresh, self-refresh or refresh DACWR#, DACRD#, DACRS0, DACRS1 active DACCLK Active only. (PSM) Normal Software (Active) Normal Software (Active) State
Research and Mechanical QFP15-128 (S1D13504F00A) QFP15 S1D13504 Functional Specification X19A-A-002-18 Index Mechanical QFP15-128 Unit:
Research and TQFP15-128 (S1D13504F01A) TQFP15 Unit: Functional S1D13504 X19A-A-002-18 Mechanical TQFP15-128 INDEX
Research and QFP20-144 (S1D13504F02A) QFP20 Unit: S1D13504 Functional Specification X19A-A-002-18 INDEX Mechanical QFP20-144
S1D13504 Graphics LCD/CRT Notes and X19A-G-002-07 Copyright Research and Inc. Rights Information this to without You and this products. You the Research and Inc. that the of this or The Programs/Technologies this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 Notes and X19A-G-002-07 THIS PAGE LEFT BLANK
Research and the S1D13504 Colors/Gray Shades) One of Colors/Gray One of Table Colors/Gray One of Colors) One of Table Colors) of Colors) of Table Table Recommended LUT Table Recommended LUT Recommended LUT to VGA Recommended LUT Table of Colors Linear LUT LUT Table Recommended LUT Recommended LUT of Table Active Table RAMDAC Little/Big-Endian Related CRT Recommended RAMDAC Table Related Table TFT Screen Notes and S1D13504 X19A-G-002-07 of
Research and S1D13504 Notes and X19A-G-002-07 THIS PAGE LEFT BLANK
Research and Introduction Notes and S1D13504 X19A-G-002-07 This to the S1D13504 Graphics LCD/CRT The the basic of the LCD/CRT and to directly the It of the advanced and the features of the S1D13504. The the Abstraction (HAL), which to the of the S1D13504. and products the HAL allowing to switch chips with relative ease.
Research and the S1D13504 Consideration REG[01] Memory REG[22] Performance REG[02] S1D13504 Notes and X19A-G-002-07 This section to the S1D13504 that It the the S1D13504 and the further information the of the below, to the S1D13504 Functional Specification, This DRAM R/W access. this DRAM Refresh This should and that. BEFORE the internal to R/W the memory Section This DRAM R/W access. this DRAM Refresh This should only and that. BEFORE the internal to R/W the memory Section This while the (HFB) active. This should only and that. it BEFORE the HFB to R/W the memory Section
Research and REG[1B] REG[23] FIFO: Notes and S1D13504 X19A-G-002-07 This while the HFB active. This 'might' reasons: to increase to memory. To the HFB Section the The HFB RESET It to and the DRAM the DUAL HFB This asynchronously The FIFO to DRAM RESET. To the S1D13504 POWER-ON or HARDWARE RESET, the following: the interface the FIFO FIFO to the DRAM. memory type performance other as required. the FIFO The actually to DRAM therefore, this
Research and S1D13504 Notes and X19A-G-002-07 This section of to the S1D13504 the LCD interface; 2M of the S1D13504 the following with the supplied. that this that the RED[16], GREEN[16], BLUE[16] and the RED[2], GREEN[2], and BLUE[2] to the of that there RAMDAC only the LCD Consequently, the RAMDAC Section the S1D13504 Interface the FIFO Memory Performance MOD Rate HSYNC HSYNC Height VSYNC VSYNC Screen Memory Clock I/O
Research and the Notes and S1D13504 X19A-G-002-07 Table the S1D13504 (Continued) I/O Table the FIFO The which the the The Memory DUAL/SINGLE, and the Performance should The ENABLED asynchronously. To DISABLE the the following: the FIFO REG[23] the to (REG[04]=0). the shut-off DRAM within or the VNDP (REG[0A] Waiting FRAME that the the (REG[1B] the to based the RED[16], GREEN[16], and BLUE[16] earlier
Research and Location Memory One Colors/Gray Colors/Gray Shades) One of Memory Colors/Gray Shades) Colors/Gray Shades) One of S1D13504 Notes and X19A-G-002-07 This section the S1D13504 the and where the located. The S1D13504 512K or 2M of memory to the the location of this memory the S5U13504B00C ation board the the 12M location of memory. of as shown below: One of and of the Table (LUT) and of and of the of as shown below: four of through of the LUT and four of through of the Red/Green/Blue
Research and Memory Colors/Gray Shades) Memory Eight Colors) Notes and S1D13504 X19A-G-002-07 of as shown below: Table Colors/Gray Shades) One of of through of the LUT and of through of the Red/Green/Blue One of as shown below: Colors) One of shown the three three red, three and The the LUT, the the LUT, and the the LUT. Although only this memory however of
Research and Memory Colors) Memory Colors) S1D13504 Notes and X19A-G-002-07 One of as shown below: Table Colors) of shown the four red, and and The the LUT and directly the Rate Although only this memory however only of One of as shown below: Table Colors) of shown the three red, and The output the LUT and directly the Rate Although this memory however of
Research and (LUT) Table Read/Write RGB Index RGB Index LUT LUT LUT LUT Table Read/Write LUT LUT LUT LUT Table Read/Write Select Select Select Select Select Notes and S1D13504 X19A-G-002-07 This section of the LUT of the and and of the the and The S1D13504 LUT the interface. The optional RAMDAC to the the CRT. Section CRT Considerations The S1D13504 LUT located offsets and They of LUT and to the S1D13504 Functional fication RGB Index Selects which LUT to If the LUT of the Index selected. Then with writes/reads to then of the then the and the LUT RGB Index to LUT to While count or to write to R, or RGB to R(01b), or LUT to While count or write to LUT LUT Selects of the LUT which to from, or write to. the CPU read/write to the LUT. LUT to write.
Research and S1D13504 Notes and X19A-G-002-07 Select LUT to the choice of colors/gray shades. While the chosen the the of of This when chooses to to and to high intensity. The easily switch and high output using write. these and other the LUT or only the of each of R, G, B. Indexes Indexes Indexes Indexes 0C-0Fh the logically of both and as follows: Indexes Indexes the LUT logically of as follows: Indexes Indexes Indexes Indexes 0C-0Fh The only CPU to the LUT directly as the below: To of the LUT, with to and selected, would LUT to to the
Research and Table Effective Grays/Colors of of of of of of of of of of of of of of of of On TFT the effective the interface to through the Notes and S1D13504 X19A-G-002-07 The Table (LUT) the of as of or of to the first LUT entry; of would to the eighth LUT entry. The each LUT the intensity of the or This and The S1D13504 LUT increasing the LUT or LUT of the bright Table Table RED GREEN BLUE Indicates the that
Research and S1D13504 Notes and X19A-G-002-07 the S1D13504 three, (red, and the selected these from to the LUT to The LUT this The following shows the recommended Black-and-White while Table Recommended LUT 0F 0F 0F 0A 0B 0C 0D 0E 0F the LUT four The following recommended LUT which intensity, high intensity, intensity, inverted high intensity. Recommended LUT 0A 0B 0C 0F 0F 0F 0A 0A 0A 0D 0D 0D 0D 0D 0D 0D 0E 0A 0A 0A 0F 0F 0F 0F
Research and Notes and S1D13504 X19A-G-002-07 the LUT to The LUT this The following recommended of to the VGA. The this to the to the R[0] G[0]=0, B[0]=0, R[1]=1 Recommended LUT to VGA 0A 0F 0A 0A 0F 0A 0A 0B 0F 0F 0A 0C 0F 0A 0A 0D 0F 0F 0A 0A 0E 0F 0F 0A 0A 0A 0F 0F 0F 0F the LUT the LUT and the LUT It recommended that the three to the following Recommended LUT 0A 0F 0B 0B 0D 0D 0F 0F
Research and S1D13504 Notes and X19A-G-002-07 This recommended that only of the three the the following Table of Colors Linear LUT bright bright bright bright bright yellow bright white Since the Table bypassed this the LUT The the from the top of each of Since the bypassed this the LUT The the from the top of each of the S1D13504 the LUT as LUT. the selected this LUT from to The S1D13504 Black-and-White consists of of Black-and-White the LUT as such: Table Recommended LUT 0F
Research and Notes and S1D13504 X19A-G-002-07 the LUT four each four the of LUT The LUT this The this to the to the G[0] G[1]=1, G[2]=2, the S1D13504 the LUT and of the that actually therefore the shades. If this recommended that the to the following and LUT LUT should 0-F as the below: Recommended LUT LUT LUT This recommended LUT that using Table Recommended LUT 0A 0F 0A 0C 0F Table
Research and S1D13504 Notes and X19A-G-002-07 Since the bypassed this the LUT The the from the of the of the of the Table bypassed this the LUT The the from the of the of the of
Research and Advanced Notes and S1D13504 X19A-G-002-07 This section information the following: and when the to than the physical the the or both. To the the physical as or the allowing the user to of the This and scrolled, the to the The of the the amount of the of S1D13504 with 2M of the from to The the off achieved. the required. typical of of around the using and scrolling.
Research and Memory Memory Memory S1D13504 Notes and X19A-G-002-07 Memory Memory and to as the memory This offset the of from the first of of to the first the This account the of non-displayed each of To offset of of the offset The to the offset to write to these the offset of of each therefore each offset to and to the Memory to LCD To the offset to the of the the amount of memory each to there enough memory to the of the S1D13504 Section the of (the this of and there four to every offset that enough memory the height. Each and of than the memory of 512K bytes. It to with these Memory Memory Memory Memory Memory Memory Memory
Research and and Scrolling Notes and S1D13504 X19A-G-002-07 the Memory to and to and typically to within which too to shown completely the Although the actually and to the the appears to the action where the to the right the the appears to to the to the the to appear as to the right. Scrolling the and motion of the Scrolling the to appear to upwards and that appears to On the S1D13504 the than while the allows the Scrolling the There these should to the smoothest the of operations the S1D13504 why the should The latched the of each the latched immediately the the or the tearing or the The these and the the the the The S1D13504 of when with this to the from the The that operations than tear as the of the This noticeable becomes pronounced and lower, the of the tear
Research and Screen S1D13504 Notes and X19A-G-002-07 These three the of the the where from. these of to the depth. to the following to the of affected of to these of Word of The offers than with the this to the displayed the of the used. The following shows this. Table Active
Research and Notes and S1D13504 X19A-G-002-07 the this section that the to to Section and Section with these Right and To to the right, the If the to the then the to and the To to the the If the than to the and the The following to the right Its to to both the and rather than each of these. To to the right off the from the and this the the and the the AND SHR right the and to their respective the outlined the section. Scrolling and To increase the the the of To the the the of LCD. To to each At each each to to the to the the of the three bytes. the LSB to and the MSB to
Research and Screen REG[0E] REG[0F] S1D13504 Notes and X19A-G-002-07 Occasionally the to the to write where the updated and the of the The of the S1D13504 allows to such cation. The below to from to and from to Although this and shown as of the Scan Scan Scan Scan Count The other operations, through and section These known as the the to or than the physical of there the the than the of physically operation this: From the of to the of indicated the from the memory pointed to the Address. displayed the showing from memory.
Research and Screen Screen Notes and S1D13504 X19A-G-002-07 These three the offset to the first that shown the of the memory the first memory displayed the top of the memory. the the fact memory than that of screen from offset the while from offset located thousand While to and to the of and of immediately the and of The the other the with and with from offset the Although necessary, that the to to and the of the know where the located). This the (offset Since specified the to the as the physical offset offset the to the the and with the and respectively.
Research and LCD and Introduction to LCD Introduction to REG[0D] Option Select REG[1A] LCD S1D13504 Notes and X19A-G-002-07 LCD allows the LCD supply to to the LCD to to the and to unsightly and LCD the S1D13504 through software when of software with to These typically information, or to initiating The S1D13504 the the LCD and the the LCD Conversely, the LCD active to the supply simplicity, chosen to the and The the The the S5U13504B00C seconds to supply Below the which The S1D13504 One hardware-initiated the SUSPEND# the other software-initiated through REG[1A] Both as this section highlighted. Option Select of BPP Select Refresh Select should the type of DRAM the Functional Specification, of BPP Select of BPP Select CRT LCD Refresh Refresh Select Software
Research and Shortening the Software Shortening the using SUSPEND# Notes and S1D13504 X19A-G-002-07 other should the write. read, with and write to the when with to the to the LCD The LCD 0V the LCD interface to the LCD using the S1D13504 LCDPWR# or 'other' The following that the LCDPWR# used. (Software REG[1A] or the SUSPEND# input (MA9=0)): LCDPWR# to its inactive within while the LCD interface (with the of FPFRAME which inactive the as LCDPWR#). If enough to allow the LCD supply to to 0V, LCDPWR# manually using REG[1A] the the clock the and DRAM Refresh The the shortened the following the FIFO: the the and to the allowed the Software this however the greatly reduced. the and to their Software the FIFO. to the fact that the the following to shorten the the FIFO: the the and to the as allowed the
Research and LCD LCD LCD using S1D13504 Notes and X19A-G-002-07 this however the greatly reduced. the and to their the FIFO. {REG[1A] or SUSPEND# inactive): LCDPWR# and FPFRAME within while the LCD interface ately. LCD the LCD should both CRT and LCD, this to manually both below. the LCD and associated functionality cally the internal It become to the LCD when switching back and forth to and from the CRT. this when the LCD with to the to the LCD The LCD 0V the LCD interface to REG[0D] immediately the LCD interface FPLINE, FPSHIFT2/DRY of the of this and only completely The LCDPWR# to its active the LCD REG[0D] LCDPWR# to its inactive within while the LCD interface (with the of FPFRAME which inactive the as LCDPWR#). If enough to allow the LCD supply to to 0V, LCDPWR# manually REG[1A]
Research and CRT Considerations Introduction CRT Notes and S1D13504 X19A-G-002-07 The CRT based both the VESA and Rate (Chapter S1D13504 Functional Specification. The following sections CRT considerations. CRT only, the of first to LCD The then to to follow the VESA If the CRT used, to the LCD This reduce To the RAMDAC, the CRT the to Once the CRT the GPIO to the RAMDAC. Next, the RAMDAC and the RAMDAC as to the RAMDAC the RAMDAC to the of the CPU Little-Endian architecture and the high-byte architecture. The RAMDAC mapped as follows: Table RAMDAC Little-Endian RAMDAC RAMDAC RAMDAC RAMDAC the RAMDAC with of the Little-Endian or architectures the prohibited. Table shows CRT only of rates and clocks. the this chapter to Little-Endian and 2M of EDO-DRAM.
Research and HSYNC HSYNC polarity and height height VSYNC VSYNC polarity and and CRT MCLK and PCLK write to RAMDAC S1D13504 Notes and X19A-G-002-07 Related CRT LCD and active TFT used. that the from the CRT and thereby the of supported. The of both CRT and the as Rate (Chapter of the S1D13504 Functional Specification. the of both the clock and CRT and respectively. than the RAMDAC with the as the The S1D13504 than the RAMDAC should to the recommended the as Section The that the of the three (RGB) distributed evenly. Table shows the recommended RAMDAC Table shows the related CRT options with 640X480 PCLK=36.0 Notes PCLK=40.0
Research and 1B 1B 2A 2A 2A 1B 2A 3F 3F 3F 1B 3F 1B 1B 2A 2A 2A 1B 2A 3F 3F 3F 1B 3F 1B 1B 0A 2A 2A 2A 4A 2A 6A 1B 2A 0B 3F 2B 3F 4B 3F 6B 1B 3F 0C 1B 2C 1B 4C 1B 6C 1B 1B 0D 1B 2D 1B 4D 1B 6D 1B 1B 0E 1B 2A 2E 1B 2A 4E 1B 2A 6E 1B 1B 2A 0F 1B 3F 2F 1B 3F 4F 1B 3F 6F 1B 1B 3F 1B 1B 2A 2A 2A 1B 2A 3F 3F 3F 1B 3F 2D 2D 2D 1B 2D 2D 2D 2D 1B 2D 2D 2A 2D 2A 2D 2A 1B 2D 2A 2D 3F 2D 3F 2D 3F 1B 2D 3F 1B 1B 1A 2A 3A 2A 5A 2A 7A 1B 2A 1B 3F 3B 3F 5B 3F 7B 1B 3F 1C 3F 3C 3F 5C 3F 7C 1B 3F 1D 3F 3D 3F 5D 3F 7D 1B 3F 1E 3F 2A 3E 3F 2A 5E 3F 2A 7E 1B 3F 2A 1F 3F 3F 3F 3F 3F 5F 3F 3F 7F 1B 3F 3F Notes and S1D13504 X19A-G-002-07 Table Recommended RAMDAC
Research and A0 2D C0 E0 3F A1 2D C1 E1 3F 2A A2 2D 2A C2 2A E2 3F 2A 3F A3 2D 3F C3 3F E3 3F 3F A4 2D C4 E4 3F A5 2D C5 E5 3F 2A A6 2D 2A C6 2A E6 3F 2A 3F A7 2D 3F C7 3F E7 3F 3F A8 2D C8 E8 3F A9 2D C9 E9 3F 8A 2A AA 2D 2A CA 2A EA 3F 2A 8B 3F AB 2D 3F CB 3F EB 3F 3F 8C 1B AC 2D 1B CC 1B EC 3F 1B 8D 1B AD 2D 1B CD 1B ED 3F 1B 8E 1B 2A AE 2D 1B 2A CE 1B 2A EE 3F 1B 2A 8F 1B 3F AF 2D 1B 3F CF 1B 3F EF 3F 1B 3F B0 2D D0 F0 3F B1 2D D1 F1 3F 2A B2 2D 2A D2 2A F2 3F 2A 3F B3 2D 3F D3 3F F3 3F 3F 2D B4 2D 2D D4 2D F4 3F 2D 2D B5 2D 2D D5 2D F5 3F 2D 2D 2A B6 2D 2D 2A D6 2D 2A F6 3F 2D 2A 2D 3F B7 2D 2D 3F D7 2D 3F F7 3F 2D 3F B8 2D D8 F8 3F B9 2D D9 F9 3F 9A 2A BA 2D 2A DA 2A FA 3F 2A 9B 3F BB 2D 3F DB 3F FB 3F 3F 9C 3F BC 2D 3F DC 3F FC 3F 3F 9D 3F BD 2D 3F DD 3F FD 3F 3F 9E 3F 2A BE 2D 3F 2A DE 3F 2A FE 3F 3F 2A 9F 3F 3F BF 2D 3F 3F DF 3F 3F FF 3F 3F 3F S1D13504 Notes and X19A-G-002-07
Research and Notes and S1D13504 X19A-G-002-07 Table Related HSYNC HSYNC polarity and height height VSYNC VSYNC polarity and and CRT MCLK and PCLK to to write to RAMDAC RAMDAC RAMDAC Notes
Research and the S1D13504 S1D13504 Notes and X19A-G-002-07 previous of products, the S1D13504 power-on/reset. The S1D13504 and products reading The of this the S1D13504F00A
Research and Abstraction (HAL) Introduction API 13504HAL Notes and S1D13504 X19A-G-002-07 The HAL HAL easy to and the S1D13504. HAL allows easy porting from to another and architectures. HAL included the with the S1D13504 The following of the HAL library. and revisions to the HAL include included the following int from the HAL library. ID ERR_OK completed with ERR_INVALID_REG_DEVICE HAL to allocated of VER_SIZE to of STATUS_SIZE to allocated of STAT_REV_SIZE
Research and S1D13504 Notes and X19A-G-002-07 int seGetId(int BYTE *pId) Reads the to the ID. ID to allocated The following the to *pId: ID_S1D13504F00A ID_S1D13703F00A ID_S1D13505F00A ID_UNKNOWN ERR_OK operation completed with ERR_INVALID_REG_DEVICE the platform only), and the terface platforms). int HAL once when below). ERR_OK completed with platforms, once. Consecutive to platforms, the which to the HAL this the int DeviceInfoDef DEVICE_CHIP_DEF *pDeviceChip, int with the HAL library. The the the and *pDeviceChip. memory and the to HAL pDeviceChip to HAL with to allocated INT. This to the ID. ERR_OK operation completed with ERR_INVALID_STD_DEVICE HAL_STDOUT or HAL_STDIN actually
Research and Notes and S1D13504 X19A-G-002-07 int seSetInit(int the to memory clocks, and CRT ID ERR_OK operation completed with ERR_INVALID_REG_DEVICE ERR_FAILED to int the ID ERR_OK completed with ERR_INVALID_REG_DEVICE int the HAL_STDOUT or HAL_STDIN. ID ERR_OK operation completed with ERR_HAL_DEVICE_ERR int seDisplayEnable(int BYTE NewState) the to or the ID NewState the ENABLE and DISABLE. ERR_OK completed with ERR_INVALID_REG_DEVICE ERR_FAILED to
Research and S1D13504 Notes and X19A-G-002-07 int BYTE the of ID ERR_OK, ERR_OK operation completed with ERR_INVALID_REG_DEVICE ERR_COULD_NOT_GET_VALUE from int seGetBytesPerScanline(int int the of of It that the already correctly called. ID to which the of ERR_OK completed with ERR_INVALID_REG_DEVICE int DWORD the of the the which applications. following (such as the It that the already correctly called. ID to which the of ERR_OK operation completed with ERR_INVALID_REG_DEVICE int seGetLinearDispAddr(int DWORD the of the of the This the ID this ERR_OK operation completed with ERR_INVALID_REG_DEVICE
Research and Notes and S1D13504 X19A-G-002-07 int int int the and height of the active (LCD or CRT). ID of height height of ERR_OK completed with ERR_INVALID_REG_DEVICE int seReadDisplayByte(int DWORD BYTE Reads from the ID offset offset bytes) from of the of ERR_OK completed with ERR_INVALID_REG_DEVICE int seReadDisplayWord(int DWORD offset, WORD *pWord) Reads from the ID offset offset bytes) from of the pWord of ERR_OK completed with ERR_INVALID_REG_DEVICE int seReadDisplayDword(int DWORD DWORD Reads from the ID offset offset from of the of ERR_OK completed with ERR_INVALID_REG_DEVICE
Research and S1D13504 Notes and X19A-G-002-07 int BYTE the of This function to ID of ERR_OK operation completed with ERR_INVALID_REG_DEVICE ERR_COULD_NOT_GET_VALUE from ERR_HAL_BAD_ARG int seSplitInit(int DWORD DWORD the ID of top to of the of to of the ERR_OK operation completed with ERR_INVALID_REG_DEVICE first seSplitInit(). This the VNDP and this would the first initialized. int BYTE WhichScreen, int VisibleScanlines) the the or ID WhichScreen of the following SCREEN1 or SCREEN2. SCREEN1 the top VisibleScanlines of to the selected ERR_OK completed with ERR_INVALID_REG_DEVICE ERR_HAL_BAD_ARG VisibleScanlines or than seSplitInit() once seSplitScreen().
Research and Notes and S1D13504 X19A-G-002-07 int seVirtInit(int int Creates with the and the of ID of or to physical of the of and ERR_OK completed with ERR_INVALID_REG_DEVICE ERR_HAL_BAD_ARG too Select such that the Memory The allowable If the with This the VNDP and this would the first initialized. int seVirtMove(int BYTE WhichScreen, int int or the ID WhichScreen of the following SCREEN1 or SCREEN2. SCREEN1 the top ERR_OK completed with ERR_INVALID_REG_DEVICE ERR_HAL_BAD_ARG WhichScreen SCREEN1 or SCREEN2. too HAL (this would the the directly instead of once
Research and S1D13504 Notes and X19A-G-002-07 int seWriteDisplayBytes(int DWORD BYTE DWORD count) Writes or to the ID offset from of the to write count of to write ERR_OK operation completed with ERR_INVALID_REG_DEVICE int seWriteDisplayWords(int DWORD WORD DWORD count) Writes or to the ID offset from of the to write count of to write ERR_OK completed with ERR_INVALID_REG_DEVICE int seWriteDisplayDwords(int DWORD DWORD DWORD count) Writes or to the ID offset from of the to write count of to write ERR_OK completed with ERR_INVALID_REG_DEVICE
Research and Notes and S1D13504 X19A-G-002-07 int seGetDac(int BYTE Reads the DAC ID to of BYTE RED GREEN BLUE ERR_OK completed with ERR_INVALID_REG_DEVICE int seGetDacEntry(int BYTE BYTE *pEntry) Reads DAC entry. ID to DAC to pEntry to of BYTE entry[x][0] RED entry[x][1] GREEN entry[x][2] BLUE ERR_OK operation completed with ERR_INVALID_REG_DEVICE int BYTE Reads the LUT ID to of BYTE RED GREEN BLUE ERR_OK operation completed with ERR_INVALID_REG_DEVICE
Research and S1D13504 Notes and X19A-G-002-07 int seGetLutEntry(int BYTE BYTE *pEntry); Reads LUT entry. ID to LUT to pEntry to of BYTE entry[3] entry[x][0] RED entry[x][1] GREEN entry[x][2] BLUE ERR_OK operation completed with ERR_INVALID_REG_DEVICE int seSetDac(int BYTE Writes the DAC from the DAC ID to of BYTE RED GREEN BLUE ERR_OK operation completed with ERR_INVALID_REG_DEVICE int seSetDacEntry(int BYTE BYTE *pEntry) Writes DAC entry. ID to DAC to pEntry to of BYTE entry[3] RED entry[x][1] GREEN entry[x][2] BLUE ERR_OK completed with ERR_INVALID_REG_DEVICE
Research and Notes and S1D13504 X19A-G-002-07 int seSetLut(int BYTE Writes the LUT from the LUT ID to of BYTE RED GREEN BLUE ERR_OK operation completed with ERR_INVALID_REG_DEVICE int seSetLutEntry(int BYTE BYTE *pEntry) Writes LUT entry. ID to LUT to pEntry to of BYTE entry[3] entry[x][0] RED entry[x][1] GREEN entry[x][2] BLUE ERR_OK completed with ERR_INVALID_REG_DEVICE int seGet15BppInfo(int the the red, and of WORD. ID to the to the to the ERR_OK completed with ERR_INVALID_REG_DEVICE
Research and S1D13504 Notes and X19A-G-002-07 int int int int int DWORD the ID. top of right of below) of and to the which to the respective LUT/DAC and to the which the red, and within WORD. ERR_OK completed with ERR_INVALID_REG_DEVICE and and that the include the int seDrawText(int platforms, text to platforms, text to ID. to formatting to formatting ERR_OK completed with ERR_INVALID_REG_DEVICE ERR_INVALID_STD_DEVICE HAL_STDOUT or HAL_STDIN HAL_STDIN seDrawText()). seDrawText() currently write text to the
Research and Notes and S1D13504 X19A-G-002-07 int seFillRect(int int int int int DWORD the ID top of right of below) of and to the which to the respective LUT/DAC entry. and to the which the red, and within WORD. ERR_OK operation completed with ERR_INVALID_REG_DEVICE seFillRect() the right and int character from platform (typically from Character from platform. int sePutchar(int Writes character to platform (typically to character to to platform ERR_OK operation completed with ERR_FAILED int sePutc(int int Writes character to platform (typically to ID character to to platform ERR_OK operation completed with ERR_FAILED
Research and S1D13504 Notes and X19A-G-002-07 int int int DWORD Writes to the ID of the from of the from BPP: to LUT/DAC. BPP: directly LUT/DAC ERR_OK operation completed with ERR_INVALID_REG_DEVICE int int BYTE Reads ID of the ERR_OK operation completed with ERR_INVALID_REG_DEVICE int int BYTE Writes ID to write to the ERR_OK completed with ERR_INVALID_REG_DEVICE int seDelay(int DWORD Seconds) the amount of platforms, the and the VNDP active (the VNDP as the ID Seconds seconds ERR_OK operation completed with ERR_INVALID_REG_DEVICE ERR_FAILED platforms).
Research and Notes and S1D13504 X19A-G-002-07 WORD BYTE the as as stated to to rotated WORD seRotateByteRight(BYTE BYTE the right as as stated to to rotated
Research and Introduction using 13504HAL API Created Research Copyright Research and Inc. rights #include #include #include <string.h> #include #include "appcfg.h" BYTE ChipId; int switch (seRegisterDevice(&Cfg.DeviceInfo[0], &Cfg.DeviceChip, ERR_OK: HAL_DEVICE_ERR: Too Could S1D13504 S1D13504 Notes and X19A-G-002-07 The following approaches to the S1D13504 graphics with/without using the 13504HAL API. These only.
Research and seGetId(Device, &ChipId); (ChipId ID_S1D13504F00A) (seSetInit(Device) ERR_OK) Could 2M of memory with (white) that bytes. of to seWriteDisplayDwords(Device, without 13504HAL API INIT13504.C the of the S1D13504. release The this to the following BPP input clock. MB of FPM memory. This only! This C used. that the memory (this the the 13504B00B platform to DOS to memory and with writes rather than This allows commenting. the and Notes and S1D13504 X19A-G-002-07
Research and through the writing each to The assignment the offset platforms. Created Research Copyright Research and Inc. rights $Revision: LUT8[8*3] REGISTER_OFFSET to the of the S1D13504 REGISTER_OFFSET int int REGISTER_OFFSET; the the interface. 1B: interface S1D13504 Notes and X19A-G-002-07
Research and the FIFO the memory type Memory refresh, EDO the performance Performance the of the Rate (HDP) (HNDP) PCLK Rate (HDP HNDP) (VDP VNDP) HNDP) VNDP) HNDP and VNDP such that the achieved. Notes and S1D13504 X19A-G-002-07
Research and HRTC/FPLINE to CRT/TFT only. HRTC/FPLINE to CRT/TFT only. Height (VDP) A: (VNDP) This with (HNDP) to arrive the to the B: VRTC/FPFRAME to CRT/TFT only. C: VRTC/FPFRAME to CRT/TFT only. E-F: Screen Screen the first memory. operation. S1D13504 Notes and X19A-G-002-07
Research and Memory this the WORD. At 8BPP WORDS Clock this MCLK to arrive the to 1A: LCD CBR refresh, suspended. 1C-1D: MD Readback write to these 1E-1F: I/O these to to I/O these to to LUT this typical 8BPP LUT 8BPP the first red, first and first used. the to the LUT and the LUT Then, writing each of the RGB LUT LUT8; Notes and S1D13504 X19A-G-002-07
Research and 28-2E: RAMDAC this to the LUT used. Performance FIFO performance. D: BPP, LCD S1D13504 Notes and X19A-G-002-07
Research and Supported A.1 Supported type MOD height height and LCD MCLK and PCLK Table to Table LUT LUT LUT LUT LUT to Notes and S1D13504 X19A-G-002-07 The following related the based clock and 2M of EDO-DRAM. type MOD height height and LCD MCLK and PCLK Table to Table LUT LUT LUT to Table Notes Notes
Research and S1D13504 Notes and X19A-G-002-07 TFT type MOD HSYNC HSYNC polarity and height height VSYNC VSYNC polarity and and LCD MCLK and PCLK Table to Table LUT Table to TFT Notes
RW ERFORMANCE NHANCEMENT EGISTER RW ERFORMANCE NHANCEMENT EGISTER RW -U OOK ABLE DDRESS EGISTER RAS# CAS# RAS# to RC EDO Read/ X19A-Q-001-03 S1D13504F00A Summary FIFO Threshold FIFO RW CREEN ISPLAY TART DDRESS EGISTER RW CREEN ISPLAY TART DDRESS EGISTER RW CREEN ISPLAY TART DDRESS EGISTER FPM/EDO Memory WE# Refresh Rate RW C EMORY ONFIGURATION EGISTER RW ANEL YPE EGISTER R0 C EVISION ODE EGISTER Revision Product S1D13504F00A Summary RW -U OOK ABLE ATA EGISTER RW -U OOK ABLE ANK ELECT EGISTER RW RAMDAC OR IXEL EAD ASK EGISTER RW RAMDAC OR EAD ODE DDRESS EGISTER Select Select Select RGB Table RAMDAC RW CREEN ISPLAY TART DDRESS EGISTER RW CREEN ISPLAY TART DDRESS EGISTER RW EMORY DDRESS FFSET EGISTER RW EMORY DDRESS FFSET EGISTER Screen Memory TFT/Passive Select Select RW OD ATE EGISTER RW ORIZONTAL ISPLAY IDTH EGISTER RW -D ORIZONTAL ON ISPLAY ERIOD EGISTER Non-Display 8(REG 8(REG MOD Rate Format Select Little-Endian the RAMDAC should connected to the of the CPU and the used. the RAMDAC should connected to the high of the CPU and the higher used. RW RAMDAC OR RITE ODE DDRESS EGISTER RW RAMDAC OR ALETTE ATA EGISTER These to the S1D13504 RESET. RAMDAC RAMDAC RAMDAC written should written Notes Memory Software Refresh Select LCD RW IXEL ANNING EGISTER RW C C LOCK ONFIGURATION EGISTER RW C OWER AVE ONFIGURATION EGISTER RW ISCELLANIOUS ISABLE EGISTER PCLK MCLK Height RW HRTC/FPLINE TART OSITION EGISTER RW HRTC/FPLINE ULSE IDTH EGISTER RW ERTICAL ISPLAY EIGHT EGISTER RW ERTICAL ISPLAY EIGHT EGISTER HRTC/FPLINE 8(REG FPLINE Polarity HRTC Polarity HRTC/FPLINE 8(REG Height (REG DRAM Refresh Refresh Rate CLKI CLKI Amount Refresh Rate TFT LCD DRAM Refresh Rate Select Selection Interface MD0 MD1 MD2 MD3 MD4 MD5 MD6 MD7 GPIO0 IO GPIO1 IO GPIO2 IO GPIO3 IO IO GPIO5 IO GPIO6 IO GPIO7 IO GPIO8 IO GPIO9 IO GPIO10 IO GPIO11 IO RW IO C ENERAL INS ONFIGURATION EGISTER RW IO C ENERAL INS ONFIGURATION EGISTER RO MD C ONFIGURATION EADBACK EGISTER RO MD C ONFIGURATION EADBACK EGISTER MD8 MD9 MD10 MD11 MD12 MD13 MD14 MD15 VRTC/FPFRAME (REG FPFRAME Polarity VRTC Polarity CRT LCD Option RW -D ERTICAL ON ISPLAY ERIOD EGISTER RW VRTC/FPFRAME TART OSITION EGISTER RW VRTC/FPFRAME ULSE IDTH EGISTER RW ISPLAY ODE EGISTER Non-Display (VNDP) (REG (RO) VNDP VRTC/FPFRAME (REG GPIO0 IO GPIO1 IO GPIO2 IO GPIO3 IO GPIO4 IO GPIO5 IO GPIO6 IO GPIO7 IO GPIO8 IO GPIO9 IO GPIO10 IO GPIO11 IO GPO RW IO C ENERAL INS TATUS ONTROL EGISTER RW IO C ENERAL INS TATUS ONTROL EGISTER RW C CREEN INE OMPARE EGISTER RW C CREEN INE OMPARE EGISTER RW CREEN ISPLAY TART DDRESS EGISTER
X19A-Q-001-03 S1D13504F00A Summary Option Option Select of Select Scan Doubling Normal Option Selection of Selection MCLK/PCLK Ratio PCLK Select PCLK Selection RC CBR Refresh Self-Refresh Refresh RAS RAS MCLK MCLK MCLK DRAM Refresh Refresh MCLK Memory Selection RAS Select Refresh Selection MCLK MCLK
S1D13504 Graphics LCD/CRT 13504CFG.EXE X19A-B-001-04
Research and Copyright Research and Inc. Rights Information this to without You and this products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners. S1D13504 13504CFG.EXE X19A-B-001-04
Research and 13504CFG.EXE S1D13504 X19A-B-001-04 THIS PAGE LEFT BLANK
Research and 13504CFG 13504CFG 13504CFG 13504CFG 13504CFG 13504CFG Advanced of 13504CFG 13504CFG 13504CFG 13504CFG 13504CFG CRT 13504CFG CRT 13504CFG CRT 13504CFG Advanced Memory 13504CFG Advanced Memory 13504CFG Memory 13504CFG 13504CFG 13504CFG 13504CFG LUT 13504CFG LUT 13504CFG LUT 13504CFG 13504CFG Location, Memory Location, and Memory S1D13504 13504CFG.EXE X19A-B-001-04 of
Research and 13504CFG.EXE S1D13504 X19A-B-001-04 THIS PAGE LEFT BLANK
Research and 13504CFG.EXE S1D13504 13504CFG.EXE X19A-B-001-04 13504CFG software/hardware easy to types, the S1D13504 without recompiling. Once the operating the software/hardware the manually change. 13504CFG the each of the as as software/hardware the Abstraction (HAL) library. 13504CFG reads and the other interactive. the interactive the 13504CFG DOS-based interface to to each section. Each section its own showing of the that section. 13504CFG reads the from EXE platforms, and from S9 platforms. 13504CFG EXE writes. 13504CFG or displays the 13504CFG to to The INI 13504CFG to with of the If the of and the
Research and 13504CFG.EXE S1D13504 X19A-B-001-04 VGA LCD or CRT BIOS VGA BIOS DOS DOS or DOS DOS Screen and OS/2 DOS Copy the following to directory that the DOS 13504CFG.EXE G032.EXE OBJCOPY.EXE G032.EXE and OBJCOPY.EXE 13504CFG.EXE platforms. Neither to of 13504CFG. At the DOS type Where: the to the of HAL displays the 13504CFG the interactive
Research and S1D13504 13504CFG.EXE X19A-B-001-04 13504CFG with the information necessary to the selected which the interactive user interface the that to of the items the the to the the would the following TEST.INI To this the 13504PLAY type the following: 13504CFG 13504PLAY.EXE TEST.INI this of the other the the however, to the properly The of the to 13504CFG included the 13504.INI.
Research and 13504CFG Selections S1D13504 13504CFG.EXE X19A-B-001-04 13504CFG, selection clicking the or the and arrow the the below, there three to and 13504SHOW.EXE the the Click the 13504SHOW.EXE to highlight it the Then the OK button. to the 13504SHOW.EXE with the arrow and the (double-clicking). Press to highlight the (or Press to highlight 13504SHOW.EXE. Press selections 13504CFG of the three 13504CFG
Research and 13504CFG.EXE S1D13504 X19A-B-001-04 The these reads the HAL other command executed. the to the to and/or location. to that the directory as the This function that the (EXE) the 13504CFG 13504CFG
Research and S1D13504 13504CFG.EXE X19A-B-001-04 13504CFG The the and the Advanced of the or Advanced the of only, edited. edited the CRT, Advanced Memory, and the readily as they factors consistency Clock to the S1D13504 Functional Specification and the S1D13504 Notes and and other infor- mation. R&D Inc. to the as of software and commands the Current/Advanced listed, this of 13504CFG.
Research and 13504CFG.EXE S1D13504 X19A-B-001-04 13504CFG 13504CFG Advanced of
Research and S1D13504 13504CFG.EXE X19A-B-001-04 13504CFG The the following where S1D13504 edited: CRT Advanced Memory
Research and 13504CFG.EXE S1D13504 X19A-B-001-04 selected from the the displayed. To assignment, highlight the below, STN highlighted) and OK. If the highlighted assignment and the section Whenever assignment edited or selected the the to The the to OK, and commands, the this of 13504CFG, the 13504CFG
Research and S1D13504 13504CFG.EXE X19A-B-001-04 selection highlighted the and clicked, the displayed. The which edited, as shown below 13504CFG this X highlighted. 13504CFG selection highlighted the and clicked, the displays editing. 13504CFG below. this X edited. 13504CFG
Research and 13504CFG.EXE S1D13504 X19A-B-001-04 CRT CRT CRT selected from the the CRT displayed. To CRT assignment, highlight the below, CRT highlighted) and OK. If the highlighted CRT assignment and the section CRT CRT assignment edited or selected the CRT the to The the to OK, and commands, the CRT this of 13504CFG, the 13504CFG CRT
Research and S1D13504 13504CFG.EXE X19A-B-001-04 CRT selection highlighted the CRT and clicked, the CRT displayed. The CRT which edited, as shown below 13504CFG CRT this highlighted. 13504CFG CRT CRT selection highlighted the CRT and clicked, the CRT displays editing. 13504CFG CRT below. this edited. 13504CFG CRT
Research and 13504CFG.EXE S1D13504 X19A-B-001-04 Advanced Memory Memory Advanced Memory selected from the the Memory displayed. To memory highlight the below, Memory highlighted) and OK. If the highlighted memory assignment and the section Memory memory assignment edited or selected the Memory the to The the ration. to OK, and commands, the Memory this of 13504CFG, the 13504CFG Advanced Memory
Research and S1D13504 13504CFG.EXE X19A-B-001-04 Advanced Memory selection highlighted the Memory and clicked, the Advanced Memory displayed. The Advanced Memory which edited, as shown below 13504CFG Advanced Memory this Refresh highlighted. 13504CFG Advanced Memory Memory selection highlighted editing the Advanced Memory and clicked, the Memory editing. 13504CFG Memory below. this Refresh edited. 13504CFG Memory
Research and 13504CFG.EXE S1D13504 X19A-B-001-04 selected from the the displayed. To assignment, highlight the below, highlighted) and OK. If the highlighted assignment and the section Whenever assignment edited or selected the the to The the ration. to OK, and commands, the this of 13504CFG, the 13504CFG
Research and S1D13504 13504CFG.EXE X19A-B-001-04 selection highlighted the and clicked, the displayed. The which edited, as shown below 13504CFG this Refresh: CBR Refresh highlighted. 13504CFG selection highlighted the and clicked, the displays editing. 13504CFG below. this Refresh: CBR Refresh edited. 13504CFG
Research and 13504CFG.EXE S1D13504 X19A-B-001-04 Table (LUT) LUT selected from the the LUT displayed. To LUT assignment, highlight the below, LUT Color highlighted) and OK. If the highlighted LUT assignment and the section LUT Whenever LUT assignment edited or selected the LUT the to The the to OK, and commands, the LUT this of 13504CFG, the 13504CFG LUT
Research and S1D13504 13504CFG.EXE X19A-B-001-04 LUT selection highlighted the LUT and clicked, the LUT displayed. The LUT which edited, as shown below 13504CFG LUT this highlighted. release of 13504CFG the to edited. the red, and of LUT edited.) 13504CFG LUT LUT selection highlighted editing the LUT and clicked, the LUT displays editing. 13504CFG LUT below. this edited. 13504CFG LUT
Research and 13504CFG.EXE S1D13504 X19A-B-001-04 selected from the the displayed. To Location, Memory Location, or Memory highlight the below, Location: 00C00000 highlighted) and OK. If the highlighted assignment and the section to OK, and commands, the this of 13504CFG, the 13504CFG
Research and 13504CFG Location, Memory Location, and Memory S1D13504 13504CFG.EXE X19A-B-001-04 selection highlighted the and clicked, editing. The Location, Memory Location, and Memory respectively shown below. There three the this of 13504CFG. this of 13504CFG. About: displays copyright and information.
Research and 13504CFG.EXE S1D13504 X19A-B-001-04 It that the 13504CFG with S1D13504 and software. to the S1D13504 Functional Specification, and the S1D13504 Notes and information. the 13504CFG know the the and CRT, and the the platform (such as memory and memory ERROR: Could Could the This from the 13504CFG ILLEGAL VALUE: Choose and of The when the ERROR: to the The selected the HAL therefore 13504CFG.
Research and S1D13504 13504CFG.EXE X19A-B-001-04 THIS PAGE LEFT BLANK
S1D13504 Graphics LCD/CRT 13504SHOW Demonstration X19A-B-002-05 Copyright Research and Inc. Rights Information this to without You and this products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 13504SHOW Demonstration X19A-B-002-05 THIS PAGE LEFT BLANK
Research and 13504SHOW S1D13504 Supported Platforms 13504SHOW Demonstration S1D13504 X19A-B-002-05 13504SHOW S1D13504 the The 13504SHOW and/or to with platform. the 13504CFG.EXE which to 13504SHOW. This software to both and (PC) the that the of downloading software from the PC to the platform. Typically this where the PC to commands and information to the Alternatively, the PC EPROM, which then the platform. with the PC or Ethernet 13504SHOW tested with the following S1D13504 platforms: PC with M68332BCC Card Computer) board, B, with MC68332 M68EC000IDP (Integrated Platform) board, with M68EC000 SH3-LCEVB board, B, with SH-3 HD6417780 If the platform using from the please the S1D13504 Notes and PC platform the 13504SHOW.EXE to directory that the DOS platform the 13504SHOW to the
Research and S1D13504 13504SHOW Demonstration X19A-B-002-05 PC platform the type platform and the type the Where: 13504SHOW specified where or through displays the LCD displays the CRT displays displays the 13504SHOW than the allows. The PC than 12M of memory when with the S5U13504B00C board. Follow operation. To the CRT correctly when to the Rates the S1D13504 Functional Specification, editing 13504CFG with CRT and from the CRT the CRT the If used, the CRT to to closely match the CRT or with interface to the S1D13504 when CRT attached. ERROR: Too There too attached to the HAL. The HAL ERROR: Could S1D13504 found the the the 13504CFG ERROR: S1D13504. The HAL to the the S1D13504. that the S1D13504 and that the platform correctly.
S1D13504 Graphics LCD/CRT 13504SPLT X19A-B-003-05 Copyright Research and Inc. Rights Information this to without You and this products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 13504SPLT X19A-B-003-05 THIS PAGE LEFT BLANK
Research and 13504SPLT S1D13504 Supported Platforms 13504SPLT S1D13504 X19A-B-003-05 13504SPLT S1D13504 showing of memory the Screen shows and shows memory located the of the memory located ately the On input or the to the amount of The 13504SPLT and/or to with platform. the 13504CFG.EXE which to 13504SPLT. This software to both and (PC) the that the of downloading software from the PC to the platform. Typically this where the PC to commands and information to the Alternatively, the PC EPROM, which then the with the PC or Ethernet 13504SPLT tested with the following S1D13504 platforms: PC with M68332BCC Card Computer) board, B, with MC68332 M68EC000IDP (Integrated Platform) board, with M68EC000 SH3-LCEVB board, B, with SH-3 HD6417780 If the platform using from the please the S1D13504 Notes and PC platform the 13504SPLT.EXE to directory that the DOS platform the 13504SPLT to the
Research and 13504SPLT S1D13504 13504SPLT X19A-B-003-05 PC platform the type platform and the type the Where: operation The following commands within the covers with HOME displays only END the of split-screen Both the 13504SPLT ESC to the Press to the from to the and Press <ESC> to the
Research and 13504SPLT S1D13504 X19A-B-003-05 The PC than 12M of memory when with the S5U13504B00C board. Follow operation. To the CRT correctly when to the Rates the S1D13504 Functional Specification, 13504CFG with CRT and from the CRT the CRT the If used, the CRT to to match the CRT or with interface to the S1D13504 when CRT attached. ERROR: Too There too attached to the HAL. The HAL ERROR: Could S1D13504 found the the using the 13504CFG ERROR: S1D13504. The HAL to the the S1D13504. that the S1D13504 and that the platform correctly.
Research and S1D13504 13504SPLT X19A-B-003-05 THIS PAGE LEFT BLANK
S1D13504 Graphics LCD/CRT 13504VIRT X19A-B-004-05 Copyright Research and Inc. Rights Information this to without You and this products. You the Research and Inc. representation that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 13504VIRT X19A-B-004-05 THIS PAGE LEFT BLANK
Research and 13504VIRT S1D13504 Supported Platforms 13504VIRT S1D13504 X19A-B-004-05 13504VIRT shows the of the S1D13504. where the to than the physical (CRT or LCD) and and scrolling. 13504VIRT allows the to as to the The 13504VIRT and/or to with platform. the 13504CFG.EXE which to 13504VIRT. This software to both and (PC) the that the of downloading software from the PC to the Typically this where the PC to commands and information to the Alternatively, the PC EPROM, which then the platforms with the PC or Ethernet 13504VIRT tested with the following S1D13504 platforms: PC with M68332BCC Card Computer) board, B, with MC68332 M68EC000IDP (Integrated Platform) board, with M68EC000 SH3-LCEVB board, B, with SH-3 HD6417780 If the platform from the please the S1D13504 Notes and PC the 13504VIRT.EXE to directory that the DOS platform the 13504VIRT to the
Research and 13504VIRT S1D13504 13504VIRT X19A-B-004-05 PC platform the type [/A] [/W=???] platform and the type the command Where: and manually and the of the which of and than (the the height based the memory and the of the The following commands within the to the to the right the that the right of the HOME shows the right of the the that the of the END shows the of the the of Both the 13504VIRT ESC to and Press to the from to and the following and Press <ESC> to the
Research and 13504VIRT S1D13504 X19A-B-004-05 The and where the The PC than 12M of memory when with the S5U13504B00C board. Follow operation. To the CRT correctly when using to the Rates the S1D13504 Functional Specification, editing 13504CFG with CRT and from the CRT the CRT the If used, the CRT to to closely match the CRT or with to the S1D13504 when CRT attached. ERROR: Too There too attached to the HAL. The HAL ERROR: Could S1D13504 found the the using the 13504CFG ERROR: S1D13504. The HAL to the the S1D13504. that the S1D13504 and that the platform correctly.
Research and S1D13504 13504VIRT X19A-B-004-05 THIS PAGE LEFT BLANK
S1D13504 Graphics LCD/CRT 13504PLAY X19A-B-005-05 Copyright Research and Inc. Rights Information this to without You and this only products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 13504PLAY X19A-B-005-05 THIS PAGE LEFT BLANK
Research and 13504PLAY S1D13504 Supported Platforms 13504PLAY S1D13504 X19A-B-005-05 13504PLAY allows the to read/write to S1D13504 and memory. 13504PLAY to the DOS DEBUG commands received from the input and to the platforms). This the platform to IO 13504PLAY commands interactively using keyboard/monitor or they from Scripting which allows to repeatedly without re-entry. The 13504PLAY and/or to with the 13504CFG.EXE which to 13504PLAY. This software to both and (PC) the that the of downloading software from the PC to the Typically this where the PC to commands and information to the Alternatively, the PC EPROM, which then the with the PC or Ethernet 13504PLAY tested with the following S1D13504 platforms: PC with M68332BCC Card Computer) board, B, with MC68332 M68EC000IDP (Integrated Platform) board, with M68EC000 SH3-LCEVB board, B, with SH-3 HD6417780 If the platform using from the please the S1D13504 Notes and PC platform the 13504PLAY.EXE to directory that the DOS platform the 13504PLAY to the
Research and S1D13504 13504PLAY X19A-B-005-05 PC platform the type platform and the type the command Where: displays information. The following commands within the 13504PLAY Reads/writes the Reads XA Reads/writes DAC Reads DAC DA Reads/writes (LUT) Reads LUT LA or from to with F[W] Reads of or from the R[W] [count] specified If count specified, then bytes/words read. Writes or of to specified W[W] the with specified information. Writes to the specified the when specified; otherwise the read. Writes to the DAC when specified; otherwise the read. consists of bytes: red, Writes to the LUT when specified; otherwise the LUT read. consists of bytes: red, to with repeating of writes the If specified then that
Research and 13504PLAY Scripting 13504PLAY S1D13504 X19A-B-005-05 of This the operations to from off the this information. "13504PLAY" to the to the to the of the to to write to to the first FFFF of memory with AA to 2M of memory. to the first of memory. to the 13504PLAY This when: there and to ASCII text with 13504PLAY with command. On PC platform, typical 13504PLAY This the to and the to to the ASCII text that the commands and This the S1D13504 and the characters This the S5U13504B00B ISA board while operating the with the S5U13504B00C board. to
Research and S1D13504 13504PLAY X19A-B-005-05 to otherwise. Redirecting commands from (PC allows those commands to as though they typed. The PC than 12M of memory when with the S5U13504B00C board. Follow operation. To the CRT correctly when using to the Rates the S1D13504 Functional Specification, 13504CFG with CRT and from the CRT the CRT the If used, the CRT to to closely match the CRT or with interface to the S1D13504 when CRT attached. ERROR: Too There too attached to the HAL. The HAL only ERROR: Could S1D13504 found the the the 13504CFG
S1D13504 Graphics LCD/CRT 13504BMP Demonstration X19A-B-006-04 Copyright Research and Inc. Rights Information this to without You and this only own products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 13504BMP Demonstration X19A-B-006-04 THIS PAGE LEFT BLANK
Research and 13504BMP 13504BMP Demonstration S1D13504 X19A-B-006-04 13504BMP S1D13504 the The 13504BMP to (PC) DOS and to with the 13504CFG.EXE which to 13504BMP. 13504BMP platforms. Copy the 13504BMP.EXE to directory that the DOS At the type Where: displays the seconds displays the LCD displays the CRT displays the 13504BMP currently BMP The PC than 12M of memory when with the S5U13504B00C board. Follow operation. To the CRT correctly when to the Rates the S1D13504 Functional Specification, 13504CFG with CRT and from the CRT the CRT the If used, the CRT to to match the CRT or with interface to the S1D13504 when CRT attached.
Research and S1D13504 13504BMP Demonstration X19A-B-006-04 ERROR: Too There too attached to the HAL. The HAL ERROR: Could S1D13504 found the the the 13504CFG ERROR: S1D13504. The HAL to the the S1D13504. that the S1D13504 and that the platform correctly.
S1D13504 Graphics LCD/CRT 13504PWR Software X19A-B-007-04 Copyright Research and Inc. Rights Information this to without You and this only products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 13504PWR Software X19A-B-007-04 THIS PAGE LEFT BLANK
Research and 13504PWR S1D13504 Supported Platforms 13504PWR Software S1D13504 X19A-B-007-04 The 13504PWR Software or the S1D13504 software and LCD. to the section titled LCD and the S1D13504 Notes and Also, to the S1D13504 Functional Specification, further information. The 13504PWR and/or to with the 13504CFG.EXE which to 13504PWR. This software to both and (PC) the that the of downloading software from the PC to the Typically this where the PC to commands and information to the Alternatively, the PC EPROM, which then the platform. with the PC or Ethernet 13504PWR tested with the following S1D13504 platforms: PC with M68332BCC Card Computer) board, B, with MC68332 M68EC000IDP (Integrated Platform) board, with M68EC000 SH3-LCEVB board, B, with SH-3 HD6417780 If the platform from the please the S1D13504 Notes and PC platform the 13504PWR.EXE to directory that the DOS platform the 13504PWR to the
Research and S1D13504 13504PWR Software X19A-B-007-04 PC platform the type [/software platform and the type the command Where: selects software /software selects the LCD activates software or the LCD software or the LCD displays this To software the following /software To software the following /software To the LCD, the following To the LCD, the following The to when the initialized. The PC than 8M of memory when with the S5U13504B00B board. Follow operation. with CRT. Select whenever using CRT, attached. Also, the section of 13504CFG to CRT the the CRT the If used, the CRT to to match the CRT or when using the CRT.
Research and 13504PWR Software S1D13504 X19A-B-007-04 ERROR: Unknown ERROR: Already selected SOFTWARE. Command /softwar selected than once. Select /software once. ERROR: Already selected HARDWARE. Command selected than once. Select once. ERROR: Already selected ENABLE. Command selected than once. Select once. ERROR: Already selected DISABLE. Command selected than once. Select once. ERROR: Select /software or Neither /software or selected Select /software or ERROR: Select or Neither or selected Select or ERROR: Too There too attached to the HAL. The HAL ERROR: Could S1D13504 found the the using the 13504CFG ERROR: S1D13504. The HAL to the the S1D13504. that the S1D13504 and that the correctly.
Research and S1D13504 13504PWR Software X19A-B-007-04 THIS PAGE LEFT BLANK
S1D13504 Graphics LCD/CRT 13504DCFG X19A-B-008-02 Copyright Research and Inc. Rights Information this to without You and this only products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners Microsoft and of Microsoft Corporation.
Research and S1D13504 13504DCFG X19A-B-008-02 THIS PAGE LEFT BLANK
Research and Memory CRT 13504DCFG S1D13504 X19A-B-008-02 of
Research and S1D13504 13504DCFG X19A-B-008-02 THIS PAGE LEFT BLANK
Research and 13504DCFG 13504DCFG S1D13504 X19A-B-008-02 13504DCFG interactive that text user-specified The header and modex.h) to software/hardware the of of the S1D13504 or other the S1D13504 HAL, the 13504CFG It to recommended and incorrect using 13504DCFG. to the as of Copy the to directory the path. shortcut to the created the Copy the (which types) to the directory as the following the DOS Prompt, type
Research and 13504DCFG S1D13504 13504DCFG X19A-B-008-02 13504DCFG of which selected the top of the The Memory, Clocks, CRT, and The 13504DCFG as follows: the as the each Click the option to the specified header or modex.h) the the header from 13504DCFG to header only. of the S1D13504 or other using the S1D13504 HAL, the 13504CFG
Research and 13504DCFG S1D13504 X19A-B-008-02 The selects the following platform Starting of the Memory Starting of the Platform platform to CPU CPU to PC only). The ISA, IDP IDP and LCEVB platforms of from tested and flect
Research and Memory S1D13504 13504DCFG X19A-B-008-02 The Memory selects the following memory related Memory Access Access memory. Memory of DRAM (EDO or FPM). WE# 2-CAS# or 2-WE#. the read/write EDO memory MCLK 1MCLK R/W MCLK Refresh DRAM Refresh Rate refresh Trac Refresh of DRAM refresh while Memory The amount of memory to the S1D13504. Memory the the DRAM specification. the S5U13504 Board, the shown the The displayed the based the Memory Access
Research and 13504DCFG S1D13504 X19A-B-008-02 The allows selection of the clocks or the From this information 13504DCFG the clocks specified) or the clocks specified). The the clocks when the If clock selections manually or CRT or selected previously. the the the the and CRT Confirm these manually clock If the clock selected both CRT and LCD the LCD clock selections to the CRT
Research and S1D13504 13504DCFG X19A-B-008-02 The allows the to the following CLKI Selects the of CLKI the CLKI the LCD. LCD LCD and CRT selected the the CLKI the CRT. LCD CRT and CRT selected the Selects the ratio to the clock (PCLK) LCD MCLK:PCLK from the memory clock (MCLK) the LCD. Checking the ratio the LCD PCLK. Selects the ratio to the clock (PCLK) CRT MCLK:PCLK from the memory clock (MCLK) the CRT. Checking the ratio the CRT PCLK. BUSCLK Selects the of BUSCLK Selects the ratio to the internal memory MCLK clock (MCLK) from CLKI. further information clocks, the S1D13504 Functional tion
Research and 13504DCFG S1D13504 X19A-B-008-02
Research and S1D13504 13504DCFG X19A-B-008-02 The the following Selects and If The the as this reduce the Selects and If Format STN/TFT Selects LCD and TFT EL EL Selects the LCD interface The Interface STN and TFT FPLINE Polarity Selects the polarity of the FPLINE FPFRAME Polarity Selects the polarity of the FPFRAME Selects the and height of the Selects the HNDP and the VNDP Rate Selects the Clock Selects the clock Selects the and HRTC/FPLINE TFT Selects the and VRTC/FPFRAME TFT Selects from of the Selects LCD of and the S1D13504 Functional Specification,
Research and CRT 13504DCFG S1D13504 X19A-B-008-02 The CRT selects the following CRT CRT Selects the and CRT the CRT CRT only. This option based the other summary of options the S1D13504 Functional Specification,
Research and S1D13504 13504DCFG X19A-B-008-02 The selects the following Select the Three (LCD, Initial CRT, and the S1D13504 software the based the Selects the LCD depth. CRT Selects the CRT depth. The selected this the The and/or to the selections and software.
Research and 13504DCFG S1D13504 X19A-B-008-02 The the that from the chosen ration. clicking the to the warranted when directly these The manually 13504DCFG further the other to the incorrect
Research and S1D13504 13504DCFG X19A-B-008-02 The the the Modex.h the operating to the type of these Selects the the of the header Selects Cursor, software and Cursor
Research and to 13504DCFG S1D13504 X19A-B-008-02 The to ASCII header software/hardware 13504DCFG the the following as CE or other operating and To the to follow the below. each Click the The displayed using the Choose then As.... the Click the
Research and S1D13504 13504DCFG X19A-B-008-02 It that the user with the S1D13504 and software further information the S1D13504, to the S1D13504 tional and the S1D13504 Notes and the CRT or TFT PCLK the as the VESA the VESA The following VESA supported: Rate PCLK Supported DRAM EDO 13504DCFG FPM-DRAM. 13504DCFG TFT with the VESA as CRT, the CRT shown the apply to TFT TFT the CRT and CRT PCLK as CRT from the CRT and the CRT the The PANELS.CFG text containing This edited and to 13504DCFG the directory. 13504DCFG allows of that the memory and LCD the S1D13504 Functional Specification, If this options the of the further EDO, EDO, EDO, FPM EDO, EDO EDO, EDO EDO EDO
S1D13504 Graphics LCD/CRT CE X19A-E-001-04 Copyright Research and Inc. Rights Information this to without You and this products. You the Research and Inc. representation that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners. Microsoft and of Microsoft Corporation.
Research and S1D13504 CE X19A-E-001-04 THIS PAGE LEFT BLANK
Research and WINDOWS CE DISPLAY DRIVERS the D9000 and ETMA ODO CE S1D13504 X19A-E-001-04 The CE to the S1D13504 Graphics LCD/CRT the Microsoft CE operating and updated R&D the World www.erd.epson.com, or or America representative. S1D13504 LCD or CRT CE To CE the D9000 or ETMA ODO follow the instructions below. The instructions the S5U13504-D9000 board and the D9000/ODO and the SEIKO EPSON interface FPGA (ODO.RBF) to interface with the S1D13504. to that the DIP switches the S5U13504-D9000 as follows: ON ON OFF OFF Microsoft NT Microsoft C/C++ the Microsoft CE (ETK) SETUP.EXE from the ETK following the Creating New Directory from the CE ETK the DEMO7 cluded with the ETK Follow the below to SH3 DEMO7 shortcut the NT which the DEMO7 Right the the Click the item Users and the Click the Click the CE the SH3 DEMO1 the the right Click Copy DIP Switch
Research and S1D13504 CE X19A-E-001-04 the SH3 DEMO1 the to SH3 DEMO7 right clicking the and choosing Right the SH3 DEMO7 and to the SH3 DEMO7 the DEMO1 the with DEMO7. Click OK to finish. S1D13504 \wince\platform\odo\drivers\display. Copy the to the S1D13504 subdirectory. the S1D13504 the \wince\platform\odo\drivers\display\dirs. the PLATFORM.BIB such as NOTEPAD) to the to the S1D13504.DLL. S1D13504.DLL created the build. that PLATFORM.BIB located X:\wince\platform\odo\files (where X: the You the following PLATFORM.BIB: IF ODO_NODISPLAY IF ODO_DISPLAY_CITIZEN_8BPP NK SH ENDIF IF ODO_DISPLAY_CITIZEN_2BPP NK SH ENDIF IF ODO_DISPLAY_CITIZEN_8BPP IF ODO_DISPLAY_CITIZEN_2BPP NK SH ENDIF ENDIF ENDIF with this NK SH the MODE.H (located X:\wince\platform\odo\drivers\display\S1D13504) to the and type. The to LCD To of the other the
Research and CEPC (X86) CE S1D13504 X19A-E-001-04 the PLATFORM.REG to the and as MODE.H. PLATFORM.REG located X:\wince\platform\odo\files. The section of PLATFORM.REG should EPSON the types) [HKEY_LOCAL_MACHINE\Drivers\Display\S1D13504] the building double-clicking the SH3 DEMO7). BLDDEMO <ENTER> the DOS of the SH3 DEMO7 to CE (NK.BIN). To CE the CEPC (X86) platform S5U13504B00C board, follow the instructions below: Microsoft NT Microsoft C/C++ the Microsoft CE (ETK) SETUP.EXE from the ETK following the Creating New Directory from the CE ETK Alternately, the DEMO7 cluded with the ETK Follow the below to X86 DEMO7 shortcut the NT which the DEMO7 Right the the Click the item Users and the Click the Click the CE the X86 DEMO1 the the right Click Copy the X86 DEMO1 the to X86 DEMO7 right clicking the and choosing Right the X86 DEMO7 and to the X86 DEMO7 the DEMO1 the with DEMO7. Click OK to finish.
Research and S1D13504 CE X19A-E-001-04 S1D13504 \wince\platform\cepc\drivers\display. Copy the to the S1D13504 subdirectory. the S1D13504 the \wince\platform\cepc\drivers\display\dirs. the CONFIG.BIB text such as NOTEPAD) to the RAM and the S1D13504 IO and that CONFIG.BIB located X:\wince\platform\cepc\files (where X: the the S5U13504B00C the IO to and memory to the CEPC should the CMOS to 4M from to The following should CONFIG.BIB: NK RAMIMGE RAM RAM S1D13504.H should include the following PhysicalVmemSize the PLATFORM.BIB (located X:\wince\platform\cepc\files) to the to the S1D13504.DLL. S1D13504.DLL created the You the following PLATFORM.BIB: IF CEPC_DDI_VGA2BPP NK SH ENDIF IF CEPC_DDI_VGA8BPP NK SH ENDIF IF CEPC_DDI_VGA2BPP IF CEPC_DDI_VGA8BPP NK SH ENDIF ENDIF with this NK SH the MODE.H (located X:\wince\platform\odo\drivers\display\S1D13504) to the and type. The to LCD To of the other the
Research and CE S1D13504 X19A-E-001-04 the PLATFORM.REG to the screen and as MODE.H. PLATFORM.REG located X:\wince\platform\cepc\files. The section of PLATFORM.REG should EPSON the types) [HKEY_LOCAL_MACHINE\Drivers\Display\S1D13504] the building double-clicking the X86 DEMO7). BLDDEMO <ENTER> the DOS of the X86 DEMO7 to CE (NK.BIN).
Research and D9000 and ETMA ODO CEPC S1D13504 CE X19A-E-001-04 Follow the procedures from D9000 and the following to the D9000 Download SEIKO interface FPGA (ODO.RBF) to the EEPROM of the D9000 Download the CE ROM (NK.BIN) to the FLASH memory of the D9000 CE PC or The below: To CEPC from DOS bootable CONFIG.SYS the to the following only. device=a:\himem.sys AUTOEXEC.BAT the to the following /B:9600 /C:1 /D:2 c:\wince\release\nk.bin Copy LOADCEPC.EXE from c:\wince\public\common\oak\bin to the bootable Confirm that NK.BIN located c:\wince\release. the from the bootable To CEPC from Copy LOADCEPC.EXE to the directory of the CONFIG.SYS the to the following only. device=c:\himem.sys AUTOEXEC.BAT the to the following /B:9600 /C:1 /D:2 c:\wince\release\nk.bin Confirm that NK.BIN located c:\wince\release. the from the
Research and CE S1D13504 X19A-E-001-04 of the D9000 to enough LCD to properly. If this the supply should to the The Common Interface FPGA the and IO If the or IO location the the S1D13504.H to S1D13504.H located X:\wince\platform\odo\drivers\display\S1D13504 (where X: the The RAMDAC the The RAMDAC mapped as follows: RAMDAC RAMDAC RAMDAC RAMDAC The CPU another ODO.RBF to other CPUs when the D9000 or ETMA ODO Please with the CPU ODO the of this the tested the SH-3 and CPUs and with of the ETK. constantly the please www.erd.epson.com, or or America
Research and S1D13504 CE X19A-E-001-04 THIS PAGE LEFT BLANK
S1D13504 Graphics LCD/CRT River X19A-E-002-03 Copyright Research and Inc. Rights Information this to without You and this products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 River X19A-E-002-03 THIS PAGE LEFT BLANK
Research and River River S1D13504 X19A-E-002-03 The River the S1D13504 RAMDAC LCD/CRT as reference The both and The written portability and functionality features of the S1D13504. Source to CRT products CRT). The around include which the 13504DCFG. This allows easy of type, clocks, rotation, further information 13504DCFG, the 13504DCFG The as reference only. They to to their These backwards with UGL information the UGL River UGL This and the the updated as Please the America or the Research and the revisions Please
Research and Building S1D13504 River X19A-E-002-03 The following instructions bootable that the UGL These instructions that platform already the where the as with the that directory and the From or GUI interface directory the to the created directory. The to the and the This VxWorks that fits and from the VxWorks to the tions required. the with the x:\13504\8bpp\File\config.h (or x:\13504\16bpp\File\config.h). The and the booting from Rather than the the reference the library. From to the directory x:\Tornado\host\x86-win32\bin and the batch Next, to the directory and type the command: CPU=PENTIUM ROM From the ROM. Select as the BSP and bootrom_uncmp as the bootable A:). From command to the directory x:\Tornado\host\x86-win32\bin and the batch Next, to the directory and type: bootrom_uncmp If necessary,
Research and River S1D13504 X19A-E-002-03 The the to the or type, active (LCD/CRT), rotation, The included with the and ated. The 13504DCFG to If building the the directory If building the should created the 13504DCFG. infor- mation 13504DCFG, the 13504DCFG www.erd.epson.com. the S1D13504 workspace. From the Workspace...->Existing->Browse... and the (or The rather than the ANSI To follow these the Workspace the Builds the Builds (or Builds) clicking the to The expanded the item Right-click and Properties.... appear. Select the C/C++ to the switches the build. the switch from the that -DRW_MULTI_THREAD. to GNU the VxWorks Select the Builds the Workspace Right-click (or and Click OK to Right-click (or and All(vxWorks) to VxWorks. Copy the VxWorks to the From command or through the interface, the (or to the bootable created the VxWorks the PC with the VxWorks bootable to the UGLDEMO matically.
Research and S1D13504 River X19A-E-002-03 THIS PAGE LEFT BLANK
S1D13540 Graphics LCD/CRT River UGL X19A-E-003-02 Copyright Research and Inc. Rights Information this to without You and this products. You the Research and Inc. that the of this or The Programs/Technologies this protected U.S. and/or International EPSON of Corporation. Microsoft and of Microsoft Corporation. other the property of their respective owners.
Research and S1D13504 River UGL X19A-E-003-02 THIS PAGE LEFT BLANK
Research and River UGL River UGL S1D13504 X19A-E-003-02 The River UGL the S1D13504 Graphics LCD/CRT as reference UGL The both and The written portability and functionality of the S1D13504. Source to The UGL around include which the 13504DCFG. This allows easy of type, clocks, further infor- mation 13504DCFG, the 13504DCFG This and the the UGL updated as Please the America or the Research and the revisions Please
Research and Building UGL S1D13504 River UGL X19A-E-003-02 The following instructions bootable that the UGL software. These instructions that the River platform correctly the where the as with the that directory and the UGL command or GUI interface directory the to the created directory. The to the and the This VxWorks that fits and from the VxWorks to the tions the x:\Tornado\target\config\pcPentium\config.h with the x:\13504\8bpp\File\config.h (or x:\13504\16bpp\File\config.h). The and the booting from Rather than the the reference ROM From the ROM. as the BSP and bootrom_uncmp as the bootable A:). From the directory type bootrom_uncmp If necessary, The the to the or type, active (LCD/CRT), The included with the the to CRT If this then The 13504DCFG to If building the If building the
Research and River UGL S1D13504 X19A-E-003-02 should created using the 13504DCFG. infor- mation 13504DCFG, the 13504DCFG the S1D13504 workspace. From the Workspace...->Existing->Browse... and the (or The UGL rather than the ANSI To follow these the Workspace the Builds the Builds (or Builds) clicking the to The expanded the item Right-click and win- appear. Select the C/C++ to the switches the build. the switch from the that -DRW_MULTI_THREAD. to GNU the VxWorks Select the the Workspace Right-click (or and Click OK to Right-click and All(vxWorks) to VxWorks. Copy the VxWorks to the From or through the interface, the (or to the bootable created the VxWorks the PC with the VxWorks bootable to the UGLDEMO matically.
Research and S1D13504 River UGL X19A-E-003-02 THIS PAGE LEFT BLANK
S1D13504 Graphics LCD/CRT S5U13504B00C ISA X19A-G-004-06 Copyright Research and Inc. Rights Information this to without You and this products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 S5U13504B00C ISA X19A-G-004-06 THIS PAGE LEFT BLANK
Research and DIP Switch Table Selection Table LCD Connector (J6) Table CPU/BUS Connector (H1) CPU/BUS Connector (H2) Interface S1D13504B00C of S1D13504B00C of S1D13504B00C of S1D13504B00C of S1D13504B00C of S1D13504B00C of S5U13504B00C ISA S1D13504 X19A-G-004-06 of of
Research and S1D13504 S5U13504B00C ISA X19A-G-004-06 THIS PAGE LEFT BLANK
Research and Introduction S5U13504B00C ISA S1D13504 X19A-G-004-06 This the and of the S5U13504B00C when with the S1D13504 Graphics LCD/CRT the ISA information the S1D13504, to the S1D13504 Functional fication, QFP15 SMT LCD LCD LCD TFT RAMDAC ISA CLKI to 5.0V 1M EDO-DRAM. software 3.3V Core DD supply. 3.3V or 5.0V IO DD supply JP2). On-board LCD BIAS supply (-14V to -24V). On-board LCD BIAS (+23V to +40V). interface header
Research and and NC, JP1 Pulled-up to IO DD ISA BS# selection 68K and other JP2 3.3V/5.0V IO DD selection 5.0V IO DD 3.3V IO DD which which JP3 DRDY selection MOD/DRDY clocks S1D13504 S5U13504B00C ISA X19A-G-004-06 The S1D13504 MD[15:0] which the of RESET#. S1D13504 MD[5:1] this board DIP switch this hard-wired. the S1D13504 Functional Specification, information. the S5U13504B00C with the ISA the following the recommended Switch Closed SW1-1 MD1 Selection below Selection below SW1-2 MD2 SW1-3 MD3 SW1-4 MD4 Endian Endian SW1-5 MD5 active high active The polarity of the DIP Switches closed or high; or ISA MD3 MD2 MD1 Option Interface SH-3 interface MC68K interface MC68000) MC68K interface MC68030) interface ISA Closed or high; or ISA ISA and LCD DIP Switch Table Selection
Research and LCD RAMDAC Interface S1D13504 Connector FPDAT0 R2 R3 R5 LD0 LD0 LD0 FPDAT1 R1 R2 R4 LD1 LD1 LD1 FPDAT2 R0 R1 R3 LD2 LD2 LD2 FPDAT3 G2 G3 G5 LD3 LD3 LD3 FPDAT4 G1 G2 G4 UD0 UD0 UD0 UD0 UD0 FPDAT5 G0 G1 G3 UD1 UD1 UD1 UD1 UD1 FPDAT6 B2 B3 B5 UD2 UD2 UD2 UD2 UD2 FPDAT7 B1 B2 B4 UD3 UD3 UD3 UD3 UD3 FPDAT8 B0 B1 B3 LD4 FPDAT9 R0 R2 LD5 DACP7 FPDAT10 R1 LD6 DACP6 FPDAT11 G0 G2 LD7 DACP5 FPDAT12 G1 UD4 DACP4 FPDAT13 G0 UD5 DACP3 FPDAT14 B0 B2 UD6 DACP2 FPDAT15 B1 UD7 DACP1 FPSHIFT FPSHIFT FPSHIFT FPSHIFT FPSHIFT FPSHIFT FPSHIFT FPSHIFT FPSHIFT DRDY FPSHIFT2 FPLINE FPLINE FPLINE FPLINE FPLINE FPLINE FPLINE FPLINE FPLINE FPFRAME FPFRAME FPFRAME FPFRAME FPFRAME FPFRAME FPFRAME FPFRAME FPFRAME DACP0 DACP0 DACRD# DACRD# DACWR# DACWR# DACRS1 DACRS1 DACRS0 DACRS0 HRTC HRTC VRTC VRTC BLANK# BLANK# DACCLK PCLK GND GND GND GND GND GND GND GND GND GND N/C VLCD VLCD VLCD VCC +5V +5V +5V +5V +5V +5V +5V +5V +12V +12V +12V +12V +12V +12V +12V +12V +12V VDDH VDDH VDDH VDDH DRDY DRDY DRDY DRDY MOD FPSHIFT2 MOD MOD MOD LCD LCD LCD LCD LCD LCD LCD LCD LCD LCDPWR PWR# PWR# PWR# PWR# PWR# PWR# PWR# PWR# PWR# S5U13504B00C ISA S1D13504 X19A-G-004-06 Table LCD Connector (J6) TFT RAMDAC (CRT)
Research and CPU BUS Interface S1D13504 S5U13504B00C ISA X19A-G-004-06 CPU/BUS Connector (H1) Connector Connected to DB0 of the S1D13504 Connected to DB1 of the S1D13504 Connected to DB2 of the S1D13504 Connected to DB3 of the S1D13504 Ground Connected to DB4 of the S1D13504 Connected to DB5 of the S1D13504 Connected to DB6 of the S1D13504 Connected to DB7 of the S1D13504 Ground Ground Connected to DB8 of the S1D13504 Connected to DB9 of the S1D13504 Connected to DB10 of the S1D13504 Connected to DB11 of the S1D13504 Ground Connected to DB12 of the S1D13504 Connected to DB13 of the S1D13504 Connected to DB14 of the S1D13504 Connected to DB15 of the S1D13504 Connected to RESET# of the S1D13504 Ground supply Connected to WE0# of the S1D13504 Connected to WAIT# of the S1D13504 Connected to CS# of the S1D13504 Connected to MR# of the S1D13504 Connected to WE#1 of the S1D13504 Not connected
Research and Table CPU/BUS Connector (H2) S5U13504B00C ISA S1D13504 X19A-G-004-06 Connector Connected to AB0 of the S1D13504 Connected to AB1 of the S1D13504 Connected to AB2 of the S1D13504 Connected to AB3 of the S1D13504 Connected to AB4 of the S1D13504 Connected to AB5 of the S1D13504 Connected to AB6 of the S1D13504 Connected to AB7 of the S1D13504 Ground Ground Connected to AB8 of the S1D13504 Connected to AB9 of the S1D13504 Connected to AB10 of the S1D13504 Connected to AB11 of the S1D13504 Connected to AB12 of the S1D13504 Connected to AB13 of the S1D13504 Connected to AB14 of the S1D13504 Connected to AB14 of the S1D13504 Connected to AB16 of the S1D13504 Connected to AB17 of the S1D13504 Connected to AB18 of the S1D13504 Connected to AB19 of the S1D13504 Ground supply Connected to RD/WR# of the S1D13504 Connected to BS# of the S1D13504 Connected to BUSCLK of the S1D13504 Connected to RD# of the S1D13504 Connected to AB20 of the S1D13504 Not connected
Research and Interface S1D13504 SH-3 MC68K MC68K MPU AB[20:1] A[20:1] A[20:1] A[20:1] A[20:1] AB0 A0 LDS# A0 A0 DB[15:0] D[15:0] D[15:0] D[31:16] D[15:0] WE1# WE1# UDS# DS# WE1# M/R# CS# BUSCLK CKIO CLK CLK BCLK BS# BS# AS# AS# to IO DD RD/WR# RD/WR# R/W# R/W# RD1# RD# RD# to IO DD SIZ1 RD0# WE0# WE0# to IO DD SIZ0 WE0# WAIT# WAIT# DTACK# DSACK1# WAIT# RESET# RESET# RESET# RESET# RESET# S1D13504 S5U13504B00C ISA X19A-G-004-06 Table Interface
Research and Technical ISA S5U13504B00C ISA S1D13504 X19A-G-004-06 The S5U13504B00C directly the ISA the options [MD15:0] hard-wired or through the DIP Switch S1. to Table DIP Switch The ISA the S5U13504B00C The S1D13504 memory-mapped with 2M of memory as as On the S5U13504B00C, the S1D13504 to of and the 2M to of this board PC memory to 12M as than this with the S1D13504 to backwards with the S5U13504B00B Board, which both and CPU interface, third software write to to ISA This to the S1D13504. to the S1D13504 as with the ISA interface through the PAL (U4)) interface. The software this function automatically.
Research and Non-ISA DRAM Clock S1D13504 S5U13504B00C ISA X19A-G-004-06 This specifically to the ISA however, the S1D13504 directly other interfaces. (H1 and H2) and the necessary IO to interface to these buses. Section CPU BUS Interface Connector DIP Switch and Table the header to the interface the following: IO the ISA isolated from the ISA the the header U3, TIBPAL22V10 PAL, currently to the S1D13504 CS# M/R# and other ISA This functionality the PAL from its to conflicts from the input. to Table Interface 3.3V CPU Interface, JP2 to the S1D13504 IO DD to 3.3V. this S1D13504 IO 3.3V LCD DRAM interface, RAMDAC interface, Although the DRAM and RAMDAC 5.0V they TTL IH of 2.4V, therefore they correctly with the CMOS of the S1D13504. The S1D13504 256K as as 1M DRAM (FPM and EDO) symmetrical and asymmetrical The S5U13504B00C 5.0V 1M EDO-DRAM SOJ 2M This board the MPU Interface of the S5U13504 the S1D13504 Functional Specification, the ISA and the S1D13504 through TIBPAL22V10 PAL (U3, The input clock to the S1D13504. (U4, as the clock (CLKI)
Research and LCD LCD TFT LCD CMOS RAMDAC S5U13504B00C ISA S1D13504 X19A-G-004-06 The S1D13504 and and LCD the header J6. The interface nated with grounds the to reduce cross-talk and to Table LCD Connector (J6), information. The S1D13504 directly and LCD the the header J6. The interface nated with grounds the to reduce and The S1D13504 or TFT when CRT FPDAT RAMDAC and LCD. to the S1D13504 Functional Specification, to Table LCD Connector (J6), information. The S1D13504 active TFT the necessary found the LCD J6. The interface alternated with grounds the to reduce and TFT the S1D13504 64K of 262K of the of LCD from the S1D13504. to the S1D13504 Functional Specification, The S1D13504 or TFT when CRT FPDAT RAMDAC and LCD. to the S1D13504 Functional Specification, to Table LCD Connector (J6), information. This CRT with the of RAMDAC BT481A or The of RAMDAC/CRT software once the S1D13504 properly The BT481A RAMDAC the board to of the CRT to the section Support of the S1D13504 Functional cation, The function and supported.
Research and Core DD IO DD LCD Negative LCD S1D13504 S5U13504B00C ISA X19A-G-004-06 The S1D13504F00A and software The the S5U13504B00C. The software the 13504PWR Software 3.3V Core DD National LP2960AIN-3.3 the supply and of supplying 3.3V. The IO DD 3.3V and 5.0V through JP2. the 5.0V interface, IO DD 5.0V, and the 3.3V interface, IO DD 3.3V. to LCD supply to -18V and -23V (I ease of such supply as of this The VLCD R37 to supply from -14V to -23V and the S1D13504 LCDPWR. the and the accordingly connecting the LCD and LCD supply to supply +23V and +40V (I ease of such supply as of this The VDDH R31 to from +23V to +40V and the S1D13504 LCDPWR. the and the accordingly the
Research and Interface Strips Notes S5U13504B00C ISA S1D13504 X19A-G-004-06 of the interface of the S1D13504 connected to the header H1 and H2 easy interface to other than the ISA to Table CPU/BUS Connector (H1) and Table CPU/BUS Connector (H2) These headers the interface from the S1D13504. another interface selected through [MD3:1] MUST to the S1D13504. the section Interface of the S1D13504 Functional Specification, The following schematics reference and Please information
Research and Item Qty/board C13, C14, C19, C28 C1-C12, C15-C18 C20, C21, C30 C23-C25 (LXF63VB10RM5X11LL) C22, C26, C27 LXF35VB56RM6X11LL C29 TO-92 PTH D7 LM385BZ-1.2 TO-92 D1-D6 1N4148 JP1-JP3 PTH; include H1, H2 CON34A J5 PS/2 CONNECTOR Assman A-HDF KG/T or J6 CON40A Shrouded Dual-row, PTH L1-L5, L7-L9 Bead PTH L6 Inductor PTH Q1 2N3906 PNP Transistor TO-92 PTH Q2 2N3903 NPN Transistor TO-92 PTH R10-R16, R18- 10K 10K R19 R27 R26, R33-R34 1K 1K R17, R20-R22, R28-R29 R23-R25 R2-R9 15K 15K R1, R35-R36 100K 100K 100K POT R37 100K 63S104T607 or R30 470K 470K 200K POT R31 200K 63S204T607 or R32 14K 14K S1 SW-DIP-5 Switch DIP U1 S1D13504F00A QFP15-128/128 S1D13504 S5U13504B00C ISA X19A-G-004-06
Research and Item Qty/board NEC EDO, Self-Refresh, DRAM, SOJ U2 UPD4218S165LE-50 U3 TIBPAL22V10-15BCNT Texas PAL DIP U4 or U5 74LS125 SO-14 RAMDAC PLCC PLCC U6 BT481A SMT U7 RD-0412 XENTECK U8 EPN001 XENTECK Negative National 3.3V N16G 16-PIN U9 LP2960AIN-3.3 DIP S5U13504B00C ISA S1D13504 X19A-G-004-06
Research and MA[0..8] MA[0..8] U1 SA[0..19] SA[0..19] S1D13504 S5U13504B00C ISA X19A-G-004-06 MD[0..15] MA11 MA10 MA9 MD[0..15] MD10 MD11 MD12 MD13 MD0 MD1 MD2 MD3 MD4 MD5 MD6 MD7 MD8 MD9 MD14 MD15 MA4 MA2 MA8 MA5 MA3 MA1 MA0 MA7 MA6 MA0 MA1 MA2 MA3 MA4 MA5 MA6 MA7 MD0 MD1 MD2 MD3 MD4 MD5 MD6 MD7 MD8 MD9 MD10 MD12 MD13 MA8 MA9/GPIO3 MA10/GPIO1 MD11 MA11/GPIO2 MD14 MD15 RAS# AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB0 AB1 AB2 AB3 AB4 AB5 AB6 AB7 AB8 AB9 DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 DB8 DB9 SD10 SD11 SD12 SD13 SD14 SD15 SD8 SD9 SA15 SA18 SA11 SA16 SA12 SA14 SA10 SA9 SA17 SA19 SA13 SD0 SD1 SD2 SD3 SD4 SD5 SD6 SD7 A20 SA6 SA4 SA3 SA7 SA8 SA0 SA1 SA5 SA2 SD[0..15] SD[0..15] A20 S1D13504B00C of C C PSHIFT2 MOD/DRDY/F FPD AT[8..15] FPDAT[0..7] LCDPWR# FPFRAME FPSHIFT UCAS# FPLINE LCAS# RAS# WE# FPD AT[8..15] FPDAT[0..7] FPDAT10 FPDAT11 FPDAT12 FPDAT13 FPDAT14 FPDAT15 FPDAT2 FPDAT3 FPDAT4 FPDAT8 FPDAT9 FPDAT0 FPDAT1 FPDAT5 FPDAT6 FPDAT7 FPFRAME FPLINE FPSHIFT FPDAT0 FPDAT1 FPDAT2 FPDAT3 FPDAT5 FPDAT6 FPDAT7 LCDPWR MOD/DRDY/FPSHIFT2 FPDAT12 FPDAT13 LCAS# UCAS# WE# FPDAT8 FPDAT10 FPDAT11 FPDAT9 FPDAT4 SUSPEND #/GPO RD/WR# RESET# BUSCLK WAIT# GPIO0 DB10 DB11 DB12 DB13 DB14 DB15 WE1# WE0# M/R# CLKI CS# RD# BS# 100K R1 IOVDD CS# RD1# WE1# WE0# BUSCLK RESET# RD0# M/R# CLKI READY BS# S5U13504B00C EPSON RESEARCH AND DEVELOPMENT, INC. DACCLK DACRD# DACWR# DACRS0 DACRS1 BLANK# DACP0 HRTC VRTC HRTC/GPIO10 VRTC/GPIO11 DACRS0/GPIO8 DACRS1/GPIO9 FPDAT14 FPDAT15 DACP0/GPIO6 DACCLK BLANK#/GPIO5 DACRD#/GPIO4 DACWR#/GPIO7 S1D13504F00A COREVDD COREVDD TESTEN IOVDD IOVDD IOVDD IOVDD VSS VSS VSS VSS VSS VSS VSS VSS VSS 3.3V IOVDD +12V 3.3V VCC VSS GND +12V VCC 3.3V Monday, of
Research and S5U13504B00C ISA S1D13504 X19A-G-004-06 15K R9 15K R8 15K R7 15K R6 VCC 15K R5 15K R4 15K R3 15K R2 SW DIP-5 S1 MD10 MD6 MD9 MD2 MD1 MD4 MD5 MD3 VCC C3 MD[0..15] C2 C1 MD13 MD10 MD15 MD14 MD12 MD11 MD6 MD1 MD2 MD3 MD0 MD5 MD4 MD8 MD7 MD9 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 VCC VSS DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 VCC VCC A10/NC A11/NC A8R/A8 A9R/A9 /UCAS /LCAS /RAS A0 A1 A2 A3 A4 A5 A6 A7 /W NC NC NC U2 MA0 MA4 MA3 MA7 MA6 MA5 MA8 MA1 MA2 MD[0..15] MA[0..8] MA[0..8] MD[0..15] MA10 MA11 RAS# WE# MA9 UCAS# LCAS# S1D13504B00C of C C RESET# M/R# CS# A20 MEMSEL IOVDD I/O I/O I/O I/O I/O I/O I/O VSS VSS CLK/IN HEADER IN IN IN IN IN IN U3 JP1 165LE-50 LA23 LA22 LA21 LA20 SA0 /OE LA[17..23] SA[0..19] BALE BS# LA[17..23] SA[0..19] EPSON RESEARCH AND DEVELOPMENT, INC. /MEMCS16 CLKI RD0# RD1# WE0# WE1# R10 10K VCC 74LS125 U5A VCC C4 VCC C5 I/O I/O I/O IN VCC VCC GND TIBPAL22V10 GND OUT U4 NC IN IN IN IN +12V 3.3V /SBHE /REFRESH /MEMW /MEMR RESET +12V 3.3V of Sheet S5U13504B00C ISA-BUS VCC VSS GND VCC
Research and R11 10K VCC VCC SD[0..15] SD[0..15] S1D13504 S5U13504B00C ISA X19A-G-004-06 /REFRESH BUSCLK RESET BALE R13 10K VCC +12V GND /SMEMW /SMEMR /IOW /IOR /DACK3 DRQ3 /DACK1 DRQ1 /REFRESH CLK IRQ7 IRQ6 IRQ5 IRQ4 IRQ3 /DACK2 T/C BALE +5V GND RESET +5V IRQ9 -5V DRQ2 -12V OWS +12V J2 IOCHRDY /IOCHCK SA19 SA18 SA17 SA16 SA15 SA14 SA13 SA12 SA11 SA10 SD7 SD6 SD5 SD4 SD3 SD2 SD1 SD0 AEN SA9 SA8 SA7 SA6 SA5 SA4 SA3 SA2 J1 SA19 SA18 SA17 SA16 SA15 SA14 SA13 SA12 SA11 SA10 SA9 SA8 SA7 SA6 SA5 SA4 SA3 SA2 SA1 SA0 SD7 SD6 SD5 SD4 SD3 SD2 SD1 SD0 R12 10K VCC READY S1D13504B00C of C C /MEMCS16 VCC OSC GND /DACK5 DRQ5 /DACK6 DRQ6 /DACK7 DRQ7 +5V MASTER GND /MEMCS16 /IOCS16 IRQ10 IRQ11 IRQ12 IRQ15 IRQ14 /DACK0 DRQ0 AT CON-B AT CON-D J4 AT CON-A AT CON-C /MEMW /MEMR /SBHE SD10 SD11 SD12 SD13 SD14 SD15 LA23 LA22 LA21 LA20 LA19 LA18 LA17 SA1 SA0 SD8 SD9 J3 LA23 LA22 LA17 LA21 LA20 LA19 LA18 SD10 SD11 SD12 SD13 SD14 SD15 SD8 SD9 R14 10K LA[17..23] SA[0..19] VCC R16 10K VCC VCC R15 10K /MEMR /MEMW /SBHE LA[17..23] SA[0..19] S5U13504B00B EPSON RESEARCH AND DEVELOPMENT, INC. COREVDD IOVDD C11 C10 3.3V IOVDD C12 VCC C9 C8 C14 C7 +12V C6 C13 VCC VCC 3.3V HEADER JP2 +12V 3.3V VCC VSS GND +12V VCC 3.3V of
Research and FAI R-RITE S5U13504B00C ISA S1D13504 X19A-G-004-06 AVCC C19 PLACE CLOSE TO RAMDAC AVCC PINS C18 C17 D3 C16 D2 AVCC L2 FERR OXCUBE VK20019-4B D1 PHILL IPS FERRITE BEAD L1 C15 VCC FPDAT15 FPDAT14 FPDAT13 FPDAT12 FPDAT11 FPDAT10 FPDAT9 SD0 SD1 SD2 SD3 SD4 SD5 SD6 SD7 DACP0 P0 P1 P2 P3 P4 P5 P6 P7 D0 D1 D2 D3 D4 D5 D6 D7 U6 R20 R17 R19 10K FPD AT[8..15] R18 10K SD[0..15] IOVDD DACCLK FPD AT[8..15] DACP0 SD[0..15] S1D13504B00C of C C J5 D6 D5 D4 1N4148 1N4148 L3 L4 L5 R25 R24 R23 LM385BZ-1.2 D7 AVCC R26 1K C21 AVCC C20 R27 CLK COMP VREF IREF RED GREEN BLUE OPA /TRUECOL /SENSE /BLANK SETUP /SYNC BT481A AVCC AVCC AVCC /WR RS0 RS1 RS2 GND GND /RD OL0 OL1 OL2 OL3 AVCC R22 R21 BLANK# DACWR# DACRS0 DACRS1 DACRD# R28 R29 +12V 3.3V HRTC VRTC +12V 3.3V of S5U13504B00C EPSON RESEARCH AND DEVELOPMENT, INC. VCC VSS GND VCC
Research and S1D13504 S5U13504B00C ISA X19A-G-004-06 LCDPWR# +12V VCC VDDH VLCD COLOR/MONO LCD CONNECTOR CON40A J6 FPFRAME FPLINE FPSHIFT FPDAT14 FPDAT12 FPDAT11 FPDAT13 FPDAT10 FPDAT15 FPDAT5 FPDAT6 FPDAT4 FPDAT9 FPDAT1 FPDAT3 FPDAT7 FPDAT0 FPDAT8 FPDAT2 FPD AT[8..15] FPDAT[0..7] PSHIFT2 MOD/DRDY/F FPLINE FPFRAME FPSHIFT FPDAT[0..7] FPD AT[8..15] S1D13504B00C of C C SA11 SA13 SA15 SA17 SA19 SA1 SA3 SA7 SA5 SA9 H2 SA10 SA18 SA16 SA12 SA14 SD12 SA4 SA6 SA0 SA8 SA2 HEADER SD11 SD13 SD15 SD1 SD3 SD5 SD7 SD9 JP3 H1 SD10 SD14 RESET# SD0 SD2 SD4 SD6 SD8 S5U13504B00C Card EPSON RESEARCH AND DEVELOPMENT, INC. RD0# VCC BS# HEADER 17X2 RD1# VCC A20 WE1# BUSCLK READY +12V M/R# HEADER 17X2 WE0# +12V CS# +12V VCC VSS 3.3V GND +12V VCC 3.3V of
Research and S5U13504B00C ISA S1D13504 X19A-G-004-06 VDDH C25 ESR C24 L6 ESR C23 470K R30 200K R31 R32 14K DC_OUT VOUT_ADJ NC GND GND GND GND GND GND GND RD-0412 U7 REMOTE DC_IN C22 PSVCC LCDPWR# S1D13504B00C of C C VLCD PSGND 100K R35 PSVCC PSIOVDD 2N3906 Q1 R34 1K 2N3903 Q2 100K R36 R33 1K ESR C27 DC_OUT DC_OUT NC NC NC NC GND GND VOUT_ADJ DC_IN EPN001 U8 DC_IN C26 PSVCC 3.3V C30 PSGND C29 ERR VTAP N/C COUT VREF VOUT SENS LP29 60AIN-3.3 SHTDN FDBK VIN N/C CIN U9 100K R37 C28 VCC PSGND PSIOVDD IOVDD PSVCC +12V 3.3V L8 L7 L9 VCC +12V 3.3V of S5U13504B00C EPSON RESEARCH AND DEVELOPMENT, INC. VCC VSS GND VCC
Research and S1D13504 S5U13504B00C ISA X19A-G-004-06 THIS PAGE LEFT BLANK
ENERGY SAVING EPSON S5U13504-D9000 X19A-G-003-05 Copyright Research and Inc. Rights Information this to without You and this only own products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S5U13504-D9000 X19A-G-003-05 THIS PAGE LEFT BLANK
Research and Table LCD Connector Interface Table Connector A7 Connectors A6 DIP Switch S5U13504-D9000 of S5U13504-D9000 of S5U13504-D9000 of S5U13504-D9000 of S5U13504-D9000 Perspective S5U13504-D9000 X19A-G-003-05 of of
Research and S5U13504-D9000 X19A-G-003-05 THIS PAGE LEFT BLANK
Research and Introduction Reference S5U13504-D9000 X19A-G-003-05 The D9000 boards to to interface peripherals to the FPGA This the S5U13504-D9000 to LCD the CE S1D13504 Functional Specification, D9000
Research and S1D13504 Graphics LCD S5U13504-D9000 X19A-G-003-05 S1D13504 graphics LCD CRT On-board 2M EDO-DRAM LCD interface. LCD interface. displays. displays. TFT. TFT to 64K CRT On-board LCD BIAS supply. factor The S1D13504 LCD/CRT of facing to of CPUs and LCD displays. The S1D13504 LCD interfaces with to Rate Modulation (FRM), of to and 64K active TFTs. CRT through the of RAMDAC allowing of both the CRT and LCD displays. this the S1D13504 3.3V (Core DD and 3.3V IO (IO DD functionality and to the S1D13504 Functional Specification and the Notes and The S1D13504 512K or 2M FPM-DRAM or EDO-DRAM On the S5U13504-D9000 board, EDO-DRAM to memory and when used, to of memory. EDO-DRAM with self-refresh to the lowest
Research and LCD S5U13504-D9000 X19A-G-003-05 The S1D13504 of flexibility type and Active TFT. other (EL, REC, from to with from and white to 64K The LCD AMPLIMITE Connector (P/N and the shown the following LCD Connector
Research and LCD Interface S1D13504 FPSHIFT FPSHIFT DRDY DRDY MOD/FPSHIFT2 FPLINE FPLINE FPFRAME FPFRAME FPDAT0 R2 R3 R5 LD0 LD0 LD0 FPDAT1 R1 R2 R4 LD1 LD1 LD1 FPDAT2 R0 R1 R3 LD2 LD2 LD2 FPDAT3 G2 G3 G5 LD3 LD3 LD3 FPDAT4 G1 G2 G4 UD0 UD0 UD0 UD0 UD0 FPDAT5 G0 G1 G3 UD1 UD1 UD1 UD1 UD1 FPDAT6 B2 B3 B5 UD2 UD2 UD2 UD2 UD2 FPDAT7 B1 B2 B4 UD3 UD3 UD3 UD3 UD3 FPDAT8 B0 B1 B3 LD4 FPDAT9 R0 R2 LD5 FPDAT10 R1 LD6 FPDAT11 G0 G2 LD7 FPDAT12 G1 UD4 FPDAT13 G0 UD5 FPDAT14 B0 B2 UD6 FPDAT15 B1 UD7 On/Off LCDPWR LCD On/Off LCDBACK# Backlight Touch Screen XY input Touch XL input Touch Screen XR input Screen YU input Touch YL input VDDH +30V LCDBIAS +5V +3.3V +12V S5U13504-D9000 X19A-G-003-05 LCD Connector TFT GND XY the those that interface JP1 the board to this
Research and CRT LCD BIAS S5U13504-D9000 X19A-G-003-05 The S1D13504 the to interface to RAMDAC CRT supported. The RAMDAC the S5U13504-D9000 board. to the Notes and LCD supply to +23V and +40V (I ease of such supply as of this The VDDH R16 to from +23V to +40V and the S1D13504 LCDPWR. LCDPWR which follows to the LCD from caused the supply the of the and the accordingly the
Research and D9000 Specifics Interface Interface S1D13504 AB[20:1] A[20:1] A[20:1] AB0 A0 A0 DB[15:0] D[15:0] D[15:0] WE1# WE1# WE#1 M/R# Memory Select CS# S1D13504 Chip Select BCLK CKIO BCLK Clock BS# BS# RD/WR# RD/WR# RD1# RD# RD# RD0# WE0# WE0# WE0# WAIT# WAIT# WAIT# RESET# RESET# RESET# 5.0V 3.3V GND 12.0V XL Touch XR Touch YU Touch YL Touch XY Touch Connector A6 and A7 FPGA S1D13504 FPGA S1D13504 BCLK DC5V N/C GND GND N/C DC3V S5U13504-D9000 X19A-G-003-05 The S1D13504 to the FPGA this acts as pass-through the interface of SH-3 Interface Table Connector A7 Table Interface CPU Interface A7
Research and FPGA S1D13504 FPGA S1D13504 N/C GND GND N/C DC3V N/C GND GND N/C N/C N/C GND GND N/C DC12V N/C GND GND N/C N/C N/C GND GND N/C N/C N/C N/C N/C N/C N/C GND GND N/C N/C N/C GND GND GND GND N/C GND GND N/C S5U13504-D9000 X19A-G-003-05 Table Connector A7 (Continued) A7
Research and FPGA S1D13504 FPGA S1D13504 N/C GND GND N/C GND GND A20 A19 A18 GND GND A17 GND GND A16 GND GND N/C A15 A14 GND GND A13 GND GND A12 GND GND A11 A10 A9 GND GND A8 GND GND A7 GND GND A6 GND GND A5 A4 A3 GND GND A2 GND GND A1 GND GND A0 GND GND S5U13504-D9000 X19A-G-003-05 Table Connector A7 (Continued) A7
Research and FPGA S1D13504 FPGA S1D13504 CS# DC5V BS# GND GND WE0# DC3V RD/WR# GND GND WAIT# DC3V N/C GND GND N/C N/C N/C GND GND N/C DC12V N/C GND GND XL N/C XR GND GND YU N/C YL N/C N/C N/C N/C GND GND N/C N/C YL GND GND GND GND N/C GND GND N/C S5U13504-D9000 X19A-G-003-05 Table Connectors A6 A6
Research and FPGA S1D13504 FPGA S1D13504 M/R# GND GND RD# GND GND WE1# N/C RESET# GND GND N/C GND GND N/C GND GND N/C D15 D14 GND GND D13 GND GND D12 GND GND D11 D10 D9 GND GND D8 GND GND D7 GND GND D6 GND GND D5 D4 D3 GND GND D2 GND GND D1 GND GND D0 GND GND S5U13504-D9000 X19A-G-003-05 Table Connectors A6 (Continued) A6
Research and Interface Memory (CS#, M/R#) Notes S5U13504-D9000 X19A-G-003-05 to the S1D13504 Functional Specification, DIP switch located the S5U13504-D9000 allows the following tions. SW4 SW3 SW2 SW1 Function SH-3 Interface MC68K Interface MC68K Interface Interface WAIT# active WAIT# active high Where closed/on and open/off The S1D13504 memory-mapped both the and access. The memory the CS# and M/R# The memory 2M the the to the to the S1D13504 this as as interface initions). this information each interface. Memory location: the the memory the and To the of interface the S5U13504-D9000 and with both the CRT and LCD the that and/or to the S5U13504-D9000 as the S5U13504- D9100. DIP Switch
Research and Item Qty. Reference C10 20V Electrolytic, Lead 35V United C17 Chemi-Con LXV35VB56RM6X11LL or Electrolytic, Lead 63V United C18,C19,C20 Chemi-Con KMF63VB10RM5X11LL or C22,C23,C24,C25,C30, 20V C31,C32,C33 D1,D2,D3 BAV99 SMT SOT-23 JP1 JP2,JP3,JP4,JP5 Strips TFM-120-11-S-D PS/2 J1 DB15, Mount AMP CONNECTOR D, Right J2 LCD CON Mount AMP L1,L2,L3,L4,L5 INDUCTOR Bead Fair-rite L6 Inductor R1,R2,R3,R4,R5,R6,R7, 15K 15K R8,R17 R9,R10,R11 R12,R13 R14 R15 470K 470K Turn, SMT 3314J-1- R16 200K or BI 23AR200K R18, R19, R20 10K 10K SMT Switch, CTS 219-4LPST or Grayhill S1 SW DIP-4 90HBW04S U1 S1D13504F00A QFP15-128 S1D13504F00A U2 DRAM1MX16-SOJ EDO, SOJ Micron MT4C1M16E5DJ-6 U3 BT481A RAMDAC, PLCC BT481A U4 RD-0412 XENTECK RD-0412 Clock P/N U5 OSC-8 CTX175-ND or JP1 S5U13504-D9000 X19A-G-003-05 C1,C2,C3,C4,C5,C6,C7, C8,C9,C11,C12,C13,C14, C15,C16,C21,C26,C27, C28,C29,C34,C35,C36, C37
Research and S5U13504-D9000 X19A-G-003-05 MD[0..15] MA[0..9] MD[0..15] MA[0..9] MD10 MD11 MD12 MD13 MD14 MD15 MD0 MD1 MD2 MD3 MD4 MD5 MD6 MD7 MD8 MD9 MA0 MA1 MA2 MA3 MA4 MA5 MA6 MA7 MA8 MA9 MA0 MA1 MA2 MA3 MA4 MA5 MA6 MA7 MD0 MD1 MD2 MD3 MD4 MD5 MD6 MD7 MD8 MD9 MD10 MD12 MD13 MA8 MA9/GPIO3 MA10/GPIO1 MD11 MA11/GPIO2 MD14 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB0 AB1 AB2 AB3 AB4 AB5 AB6 AB7 AB8 AB9 DB0 DB1 DB2 DB3 DB4 DB5 U1 A10 A11 A12 A13 A14 A15 A16 A17 A18 A2 A3 A4 A5 A6 A7 A8 A9 A19 A20 D10 D11 D12 D13 D14 D15 D1 D2 D3 D4 D5 D6 D7 D8 D9 A0 A1 D0 A[0..20] D[0..15] A[0..20] D[0..15] S5U13504-D9000 of C C FPDAT[0..15] LCDPWR# FPFRAME FPSHIFT2 FPSHIFT FPLINE UCAS# LCAS# RAS# WE# FPDAT[0..15] FPDAT10 FPDAT11 FPDAT12 FPDAT13 FPDAT14 FPDAT15 FPDAT8 FPDAT9 FPDAT0 FPDAT1 FPDAT2 FPDAT3 FPDAT4 FPDAT5 FPDAT6 FPDAT7 FPFRAME FPLINE FPSHIFT FPDAT0 FPDAT1 FPDAT2 FPDAT3 FPDAT5 FPDAT6 FPDAT7 LCDPWR MOD/DRDY/FPSHIFT2 MD15 RAS# LCAS# UCAS# WE# FPDAT8 FPDAT10 FPDAT9 FPDAT4 RD/WR# RESET# BUSCLK WAIT# WE1# WE0# DB10 DB11 DB12 DB13 DB14 DB15 M/R# CLKI CS# DB6 DB7 DB8 DB9 RD# BS# RD/WR# RESET# WE1# WE0# WAIT# BCLK M/R# CLKI RD# BS# CS# EPSON RESEARCH AND DEVELOPMENT INC. DACWR# DACRS1 DACRS0 DACRD# DACCLK BLANK# DACP0 VRTC HRTC HRTC/GPIO10 VRTC/GPIO11 DACRS0/GPIO8 DACRS1/GPIO9 FPDAT12 FPDAT13 FPDAT14 FPDAT15 FPDAT11 DACP0/GPIO6 DACCLK BLANK#/GPIO5 DACRD#/GPIO4 DACWR#/GPIO7 SUSPEND#/GPO S1D13504F00A COREVDD COREVDD TESTEN GPIO0 IOVDD IOVDD IOVDD IOVDD VSS VSS VSS VSS VSS VSS VSS VSS VSS C6 C5 C4 C3 LCDBACK# DC3V C2 C1 DC3V of S5U13 504-D9000
Research and DC5V S5U13504-D9000 X19A-G-003-05 AVCC DC5V C10 15K R8 C11 L2 C9 15K R7 15K R6 15K R5 15K R4 15K R3 15K R2 15K R1 L1 SW DIP-4 S1 MD10 MD4 MD6 MD9 MD1 MD2 MD3 MD5 DC5V C8 C7 MD10 MD11 MD12 MD13 MD14 MD15 MD0 MD1 MD2 MD3 MD4 MD5 MD6 MD7 MD8 MD9 DQ7 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 VCC VSS VSS VSS DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 VCC VCC DRAM1MX16-SOJ A10/NC A11/NC A8R/A8 A9R/A9 /UCAS /LCAS /RAS /OE U2 A0 A1 A2 A3 A4 A5 A6 A7 /W NC NC NC MA0 MA1 MA2 MA3 MA4 MA5 MA6 MA7 MA8 MA9 MD[0..15] MA[0..9] MD[0..15] MA[0..9] UCAS# LCAS# RAS# WE# S5U13504-D9000 of C C J1 BAV99 D3 BAV99 D2 AVCC BAV99 D1 L5 L4 L3 FPDAT11 D6 FPDAT15 FPDAT10 D5 FPDAT12 FPDAT13 FPDAT14 D4 FPDAT9 P0 P1 P2 P3 P4 P5 P6 P7 CLK RED GREEN BLUE /BLANK /SYNC /WR RS0 RS1 RS2 /RD U3 D0 D1 D2 D3 D4 D5 D6 D7 D0 D[0..15] D3 D7 D2 D1 FPDAT[0..15] FPDAT[0..15] DACWR# DACCLK DACRD# DACRS0 DACRS1 D[0..15] DACP0 EPSON RESEARCH AND DEVELOPMENT INC. PS/2 CONNECTOR S5U13504-D9000 R12 R13 R11 R10 R9 AVCC R14 C13 C12 COMP VREF IREF OPA /TRUECOL /SENSE BT481A SETUP AVCC AVCC AVCC GND GND OL0 OL1 OL2 OL3 C16 C15 C14 AVCC BLANK# HRTC VRTC of
Research and S5U13504-D9000 X19A-G-003-05 VDDH C20 C17 C19 L6 C18 200K 470K R15 R16 DC_OUT VOUT_ADJ NC GND GND GND GND GND GND GND REMOTE RD-0412 DC_IN U4 DC5V LCDPWR# S5U13504-D9000 of C C VCC NC U5 R17 15K J2 FPDAT10 FPDAT11 FPDAT12 FPDAT13 FPDAT14 FPDAT15 FPDAT0 FPDAT1 FPDAT2 FPDAT3 FPDAT4 FPDAT5 FPDAT6 FPDAT7 FPDAT8 FPDAT9 FPDAT[0..15] FPDAT[0..15] FPSHIFT2 FPFRAME FPSHIFT FPLINE DC5V C21 GND OUT CLKI LCDPWR# XY XR YL XY EN JP1 DC12V DC3V DC5V LCD CON LCDBACK# VDDH XL YU Monday, of EPSON RESEARCH AND DEVELOPMEN INC. S5U13504-D9000
Research and S5U13504-D9000 X19A-G-003-05 C C DC12V DC3V DC5V C29 C24 C28 C23 C27 C22 C26 C25 JP3 R18 10K DC3V DC3V R20 10K RD/WR# WAIT# WE0# CS# BS# XY XL XR YU YL D15 D10 D4 JP2 D14 D11 D13 D12 D7 D3 D8 D5 D9 D6 D2 R19 10K D[0..15] RESET# D[0..15] WE1# M/R# RD# S5U13504-D9000 of DC12V DC5V DC3V C37 C32 C36 C31 C35 C30 C34 C33 JP5 BCLK A15 A10 A19 A4 JP4 A20 A18 A14 A13 A11 A9 A8 A7 A6 A5 A3 A2 A1 A0 A12 A17 A16 D1 D0 A[0..20] A[0..20] EPSON RESEARCH AND DEVELOPMEN INC. S5U13504-D9000 of
Research and PCB S5U13504-D9000 X19A-G-003-05
Research and Perspective S5U13504-D9000 X19A-G-003-05 S1D13504 LCD DRAM S5U13504-D9000 Perspective RAMDAC CRT Connector LCD Connector
S1D13504 Graphics LCD/CRT X19A-G-006-04 Copyright Research and Inc. Rights Information this to without You and this own products. You the Research and Inc. representation that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 X19A-G-006-04 THIS PAGE LEFT BLANK
Research and S1D13504 S1D13504 X19A-G-006-04 S1D13504 affected clock (CLKI): the CLKI the LCD CPU to memory, and other functions the higher the input clock the higher the performance and CPU interface: the S1D13504 IO DD the BUSCLK of and other factors the higher the BUSCLK, the higher the CPU performance and Core DD IO DD the of the VDD (Core, IO) the higher the the higher the the and the higher the the higher the CLK internal allow the input clock to to the internal the higher the the the There the S1D13504: Software and SUSPEND. The of these affected DRAM refresh CBR or self-refresh: self-refresh DRAM allows the S1D13504 to the internal memory clock thereby CPU SUSPEND: the of the CPU SUSPEND inactive BUSCLK reduces CLKI SUSPEND: the CLKI SUSPEND
Research and Conditions Core DD 3.3V IO DD 5.0V Clock Black-and-White LCD Connected Clock Colors LCD Connected Colors Colors Clock Black-and-White LCD Connected Clock Colors LCD Connected Colors 64K Colors Summary S1D13504 X19A-G-006-04 The S1D13504 below of and its effects Table S1D13504 Condition ISA Conditions Software SUSPEND: CPU interface active CLKI active Self-Refresh DRAM Conditions SUSPEND: CPU interface inactive (high CLKI Self-Refresh DRAM The Section S1D13504 and S1D13504 that S1D13504 the Active the CPU and LCD whereas the CPU Interface and Clock typical the S1D13504 to power-efficient LCD with high performance and flexibility. Colors Active Software
S1D13504 Graphics LCD/CRT Interfacing to the MIPS PR31500/PR31700 X19A-G-005-08 Copyright Research and Inc. Rights Information this to without You and this products. You the Research and Inc. representation that the of this or The Programs/Technologies this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 Interfacing to the MIPS PR31500/PR31700 X19A-G-005-08 THIS PAGE LEFT BLANK
Research and MPU Interface Table S1D13504 Direct Table S1D13504 Selection Direct Table PR31500/PR31700 to PC Card PR31500/PR31700 to PC Card the IT8368E Table S1D13504 the IT8368E Table S1D13504 Selection the IT8368E. Typical of S1D13504 to PR31500/PR31700 Direct S1D13504 to PR31500/PR31700 One IT8368E S1D13504 to PR31500/PR31700 Two IT8368E Interfacing to the MIPS PR31500/PR31700 S1D13504 X19A-G-005-08 of of
Research and S1D13504 Interfacing to the MIPS PR31500/PR31700 X19A-G-005-08 THIS PAGE LEFT BLANK
Research and Introduction Interfacing to the MIPS PR31500/PR31700 S1D13504 X19A-G-005-08 This the and software to interface the S1D13504 Graphics LCD/CRT and the MIPS PR31500/PR31700 The this as of such interfaces might implemented. This as Please the America the of this Please
Research and Interfacing to the PR31500/PR31700 S1D13504 Interfacing to the MIPS PR31500/PR31700 X19A-G-005-08 The PR31500/PR31700 to PC Card (PCMCIA) It through this interface that the S1D13504 to the PR31500/PR31700 The S1D13504 interfaced of three Direct to PR31500/PR31700 Section Direct to the PR31500/PR31700 using ITE8368E PC Card/GPIO Section DescriptionUsing One IT8368E ITE8368E PC Card/GPIO Section DescriptionUsing IT8368Es
Research and S1D13504 Interface MPU Interface Interfacing to the MIPS PR31500/PR31700 S1D13504 X19A-G-005-08 The S1D13504 MPU interface which to interface to the PR31500/PR31700 The MPU interface the least interface the S1D13504 and chosen to this interface to the of its The MPU interface selected the S1D13504 the of RESET#. releasing the interface their selected the Interface the to that the S1D13504 to write to clears this to this the appearance that the interface to to clear this proceeding with The following shows the functions of each interface Table MPU Interface S1D13504 MPU AB[20:1] A[20:1] AB0 A0 DB[15:0] D[15:0] WE1# WE1# M/R# CS# BUSCLK BCLK BS# to IO DD RD/WR# RD1# RD# RD0# WE0# WE0# WAIT# WAIT# RESET# RESET#
Research and MPU Interface S1D13504 Interfacing to the MIPS PR31500/PR31700 X19A-G-005-08 The interface the following BUSCLK clock input which the S1D13504 interface. It from the input clock (CLKI) and typically the CPU clock. The AB[20:0], and the DB[15:0], directly to the CPU and respectively. The that MD4 selects the M/R# (memory/register) allowing A21 to connected to the M/R# Chip Select (CS#) whenever the S1D13504 the CPU. WE0# and WE1# write the low-order and high-order bytes, respectively, to when the CPU writing to the S1D13504. These based the outputs from the CPU. RD# (RD0#) and RD/WR# (RD1#) the low-order and high-order bytes, respectively, to when the CPU reading from the S1D13504. These based the from the CPU. WAIT# from the S1D13504 that the CPU ready or (write the Since CPU to the S1D13504 asynchronously to the that the S1D13504 internal and/or The WAIT# these forcing the to the The (BS#) the MPU interface and should (connected to GND).
Research and Direct to the PR31500/PR31700 PR31500/PR31700 Typical of S1D13504 to PR31500/PR31700 Direct Interfacing to the MIPS PR31500/PR31700 S1D13504 X19A-G-005-08 The S1D13504 easily interfaced to the PR31500/PR31700 the the S1D13504 PC Card of the PR31500/PR31700. Although the of the PR31500/PR31700 using advanced CMOS 74ACT373). The of the MPU interface of the S1D13504. The following typical of the PR31500/PR31700 to S1D13504 interface. /RD /WE /CARD1CSL /CARD1CSH A23 ALE RESET A[12:0] D[31:24] D[23:16] DB[15:8] DD /CARD1WAIT ENDIAN DCLKOUT ...or... Clock connecting the S1D13504 RESET# the should of that the S1D13504 CPU asserted from or states). MPU Interface A[20:13] 15K CLKI S1D13504 +3.3V IO DD CORE DD RD0# RD1# WE0# WE1# CS# M/R# RESET# AB[20:13] AB[12:0] DB[7:0] WAIT# BUSCLK text
Research and Memory and S1D13504 Interfacing to the MIPS PR31500/PR31700 X19A-G-005-08 The interface of the S1D13504 with to the S1D13504 clock. This the choosing the (or CLKI and BUSCLK. whether both clocks should the and whether to DCLKOUT as the clock should based the and rates. count. S1D13504 clock The S1D13504 internal clock flexibility. The S1D13504 of 2M the and the This connecting A23 from the PR31500/PR31700) to the M/R# input of the S1D13504. A23 this software with the that the ITE IT8368E Section the IT8368E PC Card other The S1D13504 as the PR31500/PR31700 the PC Card memory as follows: S1D13504 8M bytes. S1D13504 2M 8M bytes. S1D13504 and another 48M bytes. Since the PR31500/PR31700 /CARDREG the S1D13504 the PC Card The software with both ITE IT8368E S1D13504 8M bytes. S1D13504 2M 8M bytes. If
Research and S1D13504 this of RESET# to S1D13504 Interfacing to the MIPS PR31500/PR31700 S1D13504 X19A-G-005-08 The S1D13504 MD15 through MD0 to allow selection of the and other the of RESET#. to the S1D13504 Specification The below shows those to the Table S1D13504 Direct MD0 interface MD1 Selection below Selection below MD2 MD3 MD4 Endian MD5 WAIT# active high WAIT# active with PR31500/PR31700 S1D13504 Selection Direct MD3 MD2 MD1 Interface SH-3 interface MC68K interface MC68000) MC68K interface MC68030) interface MCF5307, ISA interface) with PR31500/PR31700
Research and the IT8368E PC Card DescriptionUsing One IT8368E S1D13504 Interfacing to the MIPS PR31500/PR31700 X19A-G-005-08 If the ITE IT8368E PC Card and IO the S1D13504 interfaced with the PR31500/PR31700 without PC Card Instead, the S1D13504 to rarely-used 16M of the PC Card the IT8368E. This the S1D13504 to PC Card that the The ITE IT8368E specifically to EPSON LCD/CRT The IT8368E IO (MFIO). to allow these MFIO to the to the S1D13504 CPU interface. The PR31500/PR31700 A[12:0], therefore that to A[25:13]. The IT8368Es MFIO to this latched when the S1D13504, MFIO S1D13504 and latched this to the high- that latch, to Section DescriptionUsing IT8368Es.
Research and PR31500/PR31700 A[12:0] AB[12:0] ENDIAN D[31:24] DB[7:0] D[23:16] DB[15:8] WAIT# DCLKOUT IT8368E LHA23/MFIO10 WE1# LHA22/MFIO9 LHA21/MFIO8 LHA20/MFIO7 LHA19/MFIO6 Notes: The Chip Select shown to of the MPU Interface to the S1D13504 Functional Specification, the S1D13504 RESET# the should of that the S1D13504 CPU asserted from or states). Interfacing to the MIPS PR31500/PR31700 S1D13504 X19A-G-005-08 AB[20:13] ALE S1D13504 to PR31500/PR31700 using One IT8368E Table MPU Interface DD text CLKI Clock ...or... BUSCLK Chip Select +3.3V RESET RESET# A23 S1D13504 IO DD CORE DD M/R# WE0# RD1# RD0# CS#
Research and S1D13504 Interfacing to the MIPS PR31500/PR31700 X19A-G-005-08 The MPU interface of the S1D13504 with to the S1D13504 clock. This the flexibility choosing the (or CLKI and BUSCLK. whether both clocks should the and whether to DCLKOUT as the clock should based the and rates. count. S1D13504 clock The S1D13504 internal clock flexibility.
Research and DescriptionUsing IT8368Es PR31500/PR31700 A[12:0] AB[12:0] ENDIAN D[31:24] DB[7:0] D[23:16] DB[15:8] WAIT# DCLKOUT IT8368E LHA[20:13], LHA23 IT8368E WE1# LHA23/MFIO10 LHA22/MFIO9 LHA21/MFIO8 LHA20/MFIO7 LHA19/MFIO6 Notes: The Chip Select shown to the of the MPU Interface Asynchronous to the S1D13504 Functional Specification, connecting the S1D13504 RESET# the should of that the S1D13504 CPU asserted from or Interfacing to the MIPS PR31500/PR31700 S1D13504 X19A-G-005-08 The following IT8368E, VGA of latch. The LHA23 and LHA[20:13] the function instead. S1D13504 to PR31500/PR31700 using IT8368E DD Clock Chip Select AB[20:13] RESET RESET# LHA23 ...or... BUSCLK text CLKI +3.3V IO DD CORE DD S1D13504 M/R# WE0# RD1# RD0# CS#
Research and IT8368E S1D13504 Interfacing to the MIPS PR31500/PR31700 X19A-G-005-08 MPU Interface The MPU interface of the S1D13504 with to the S1D13504 clock. This the choosing the (or CLKI and BUSCLK. whether both clocks should the and whether to DCLKOUT as the clock should based the and S1D13504 clock The S1D13504 internal clock flexibility. The IT8368E IO (MFIO). The IT8368E (or the first both Attribute/IO and VGA both these the MFIO the S1D13504 interface, and 16M of the PC Card and IO allocated to the S1D13504. the S1D13504 the associated to conflicts. IT8368E used, should VGA to Section Memory and further information the IT8368E, to the IT8368E PC Card/GPIO Chip Specification
Research and Memory and Function Function TX3912 64M Card Attribute Card IO 0C00 64M Card Attribute Card IO 64M Card Memory 64M Card Memory Table PR31500/PR31700 to PC Card using the IT8368E IT8368E PC Card Function Interfacing to the MIPS PR31500/PR31700 S1D13504 X19A-G-005-08 the PR31500/PR31700 the PC Card without the ITE IT8368E, its memory as Table PR31500/PR31700 to PC Card CARD1IOEN and CARD2IOEN to the PR31500/PR31700 Memory PR31500/PR31700 to PC Card the PR31500/PR31700 the PC Card through the ITE IT8368E, CARD1IOEN and CARD2IOEN and the of the PR31500/PR31700 IO and S1D13504 access. Table PR31500/PR31700 to PC Card the IT8368E the of the Attribute/IO the IT8368E. 16M Card IO S1D13504 8M S1D13504 8M 0A00 32M Card Attribute 64M Card Memory 0C00 16M Card IO S1D13504 0D00 8M S1D13504 0D80 8M 0E00 32M Card Attribute 64M Card Memory
Research and S1D13504 this of RESET# to S1D13504 MD0 interface interface MD1 Selection below Selection below MD2 MD3 MD4 Endian MD5 WAIT# active high WAIT# active S1D13504 Interfacing to the MIPS PR31500/PR31700 X19A-G-005-08 The S1D13504 latches MD15 through MD0 to allow selection of the and other the of RESET#. to the S1D13504 Specification The below shows those to the IT8368E Table S1D13504 the IT8368E ITE IT8368E Table S1D13504 Selection the IT8368E MD3 MD2 MD1 Interface SH-3 interface MC68K interface MC68000) MC68K interface MC68030) interface MCF5307, ISA interface) using ITE IT8368E
Research and Software Interfacing to the MIPS PR31500/PR31700 S1D13504 X19A-G-005-08 and CE the S1D13504. both the and the The 13504CFG, or directly the The CE the OEM types, and only the The S1D13504 and CE from or the
Research and References Sources S1D13504 Interfacing to the MIPS PR31500/PR31700 X19A-G-005-08 PR31500/PR31700 s. Research and Inc., S1D13504 Graphics LCD/CRT Functional Specification Research and Inc., S5U13504B00C ISA Research and Inc., S1D13504 Notes and America
Research and Technical EPSON LCD/CRT (S1D13504) Corporation MIPS PR31500/PR31700 Semiconductors Computing E. M/S P.O. CA ITE IT8368E Integrated Inc. CA USA Interfacing to the MIPS PR31500/PR31700 S1D13504 X19A-G-005-08 North America America, Inc. River CA USA 20/F., Harbour Harbour R.O.C. 10F, East R.O.C.
Research and S1D13504 Interfacing to the MIPS PR31500/PR31700 X19A-G-005-08 THIS PAGE LEFT BLANK
S1D13504 Graphics LCD/CRT Interfacing to the NEC VR4102 X19A-G-007-07 Copyright Research and Inc. Rights Information this to without You and this products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their owners.
Research and S1D13504 Interfacing to the NEC VR4102 X19A-G-007-07 THIS PAGE LEFT BLANK
Research and MPU Interface Summary of Table Interface Selection Table NEC/S1D13504 Table NEC VR4102 Read/Write Typical of VR4102 to S1D13504 Interface. Interfacing to the NEC VR4102 S1D13504 X19A-G-007-07 of of
Research and S1D13504 Interfacing to the NEC VR4102 X19A-G-007-07 THIS PAGE LEFT BLANK
Research and Introduction Interfacing to the NEC VR4102 S1D13504 X19A-G-007-07 This the and software to interface the S1D13504 Graphics LCD/CRT and the NEC TM PD30102). The NEC specifically to LCD and the of these offering with The this as of such interfaces might implemented. This updated as Please the America the of this Please
Research and Interfacing to the NEC VR4102 The NEC VR4102 S1D13504 Interfacing to the NEC VR4102 X19A-G-007-07 The family of features high-speed typical of with LCD and CE-based the VR4102 offers integrated This section of the operation of the CPU to establish interface The NEC VR4102 around the RISC architecture MIPS. This based the VR4100 CPU which processing. The CPU with the Unit (BCU) its internal The BCU with its ADD and DAT which to or operation. The NEC VR4102 LCD assigned LCD easy interface to the CPU. 16M of memory assigned the LCD and its own and ready Word or the high (SHB#).
Research and LCD Memory Access TCLK ADD[25:0] SHB# LCDCS# WR#,RD# D[15:0] (write) D[15:0] (read) LCDRDY Interfacing to the NEC VR4102 S1D13504 X19A-G-007-07 Once the LCD of memory the (ADD[25:0]), the LCD (LCDCS#) The or write (RD# or WR#) the and LCDRDY to the The high (SHB#) and high The following typical NEC VR4102 memory and write to the LCD interface. NEC VR4102 Read/Write VALID VALID VALID
Research and S1D13504 Interface MPU Interface S1D13504 Interfacing to the NEC VR4102 X19A-G-007-07 The S1D13504 MPU interface which to interface to the VR4102 The MPU interface the least interface the S1D13504 and chosen to this interface to the of its The MPU interface selected the S1D13504 the of RESET#. releasing the interface their selected the Interface the to meaning that the S1D13504 to write to clears this to this the appearance that the interface to remember to clear this proceeding with The following shows the of each interface MPU Interface S1D13504 MPU AB[20:1] A[20:1] AB0 A0 DB[15:0] D[15:0] WE1# WE1# M/R# CS# BUSCLK BCLK BS# to IO DD RD/WR# RD1# RD# RD0# WE0# WE0# WAIT# WAIT# RESET# RESET#
Research and MPU Interface Interfacing to the NEC VR4102 S1D13504 X19A-G-007-07 The interface the following BUSCLK clock input which the S1D13504 interface. It from the input clock (CLKI) and typically the CPU clock. The AB[20:0], and the DB[15:0], directly to the CPU and respectively. The that MD4 selects the M/R# (memory/register) allowing A21 to connected to the M/R# Chip Select (CS#) whenever the S1D13504 the CPU. WE0# and WE1# write the low-order and high-order bytes, respectively, to when the CPU writing to the S1D13504. These based the outputs from the CPU. RD# (RD0#) and RD/WR# (RD1#) the low-order and high-order bytes, respectively, to when the CPU reading from the S1D13504. These based the from the CPU. WAIT# from the S1D13504 that the CPU ready or (write the Since CPU to the S1D13504 asynchronously to the that the S1D13504 and/or The WAIT# these forcing the to the The (BS#) the MPU interface and should (connected to GND).
Research and VR4102 to S1D13504 Interface NEC Notes: The of the Read/write shown than S1D13504 Interfacing to the NEC VR4102 X19A-G-007-07 The NEC TM specifically to LCD the and necessary. this interface necessary. The below shows typical of the VR4102 to S1D13504 interface. WR# SHB# RD# LCDCS# LCDRDY ADD[25:0] DAT[15:0] BUSCLK the S1D13504 RESET# the should of that the S1D13504 CPU asserted from or states). Typical of VR4102 to S1D13504 Interface Table MPU Interface Read/Write A0 A0 A21 RESET S1D13504 WE0# WE1# RD0# RD1# CS# WAIT# M/R# RESET# AB[20:0] DB[15:0] BUSCLK
Research and S1D13504 S1D13504 Interfacing to the NEC VR4102 S1D13504 X19A-G-007-07 The S1D13504 MD15 through MD0 to allow selection of the and other the of RESET#. to the S1D13504 Functional The below those to the PC Card interface. Table Summary of this of RESET# to MD0 interface interface MD1 interface selection Table Interface Selection MD2 MD3 MD4 Endian Endian MD5 WAIT# active high WAIT# active NEC VR4102 interface. Table Interface Selection MD3 MD2 MD1 Interface SH-3 interface MC68K interface MC68000) MC68K interface MC68030) interface MPC821, ISA interface) NEC VR4102 interface.
Research and NEC NEC S1D13504 SHB# RD# WR# A0 RD0# high RD0# WR0# high WR0# S1D13504 Interfacing to the NEC VR4102 X19A-G-007-07 The NEC the to to LCD Physical 0A00 to 0AFF (16M bytes) LCD The S1D13504 to 2M of The NEC A21 to the S1D13504 and internal The read, write and high-byte to interface to LCD The S1D13504 and high and write and therefore necessary. NEC/S1D13504 Table RD0# RD1# high RD1# RD1# WR0# WR1# high WR1# WR1#
Research and Software Interfacing to the NEC VR4102 S1D13504 X19A-G-007-07 and CE the S1D13504. both the and the The 13504CFG, or directly the The CE the OEM types, and the The S1D13504 and CE from or the
Research and References Sources S1D13504 Interfacing to the NEC VR4102 X19A-G-007-07 NEC Inc., VR4102 U12739EJ2V0UM00. Research and Inc., S1D13504 Functional Specification Research and Inc., S5U13504B00C ISA Research and Inc., S1D13504 Notes and NEC America
Research and Technical EPSON LCD/CRT (S1D13504) Corporation Devices 20/F., Harbour Harbour NEC Inc. (VR4102). NEC Inc. California Interfacing to the NEC VR4102 S1D13504 X19A-G-007-07 North America America, Inc. River CA USA R.O.C. 10F, East R.O.C.
Research and S1D13504 Interfacing to the NEC VR4102 X19A-G-007-07 THIS PAGE LEFT BLANK
S1D13504 Graphics LCD/CRT Interfacing to the MCF5307 "Coldfire" X19A-G-011-07 Copyright Research and Inc. Rights Information this to without You and this only products. You the Research and Inc. that the of this or The this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 Interfacing to the MCF5307 "Coldfire" X19A-G-011-07 THIS PAGE LEFT BLANK
Research and MPU Interface Table S1D13504 Table S1D13504 Selection MCF5307 Memory MCF5307 Memory Typical of MCF5307 to S1D13504 Interface Interfacing to the MCF5307 "Coldfire" S1D13504 X19A-G-011-07 of of
Research and S1D13504 Interfacing to the MCF5307 "Coldfire" X19A-G-011-07 THIS PAGE LEFT BLANK
Research and Introduction Interfacing to the MCF5307 "Coldfire" S1D13504 X19A-G-011-07 This the and software to interface the S1D13504 Graphics LCD/CRT and the MCF5307 Coldfire The of these offering with The this as of such interfaces might implemented. This updated as Please the America the of this Please
Research and Interfacing to the MCF5307 The MCF5307 Normal S1D13504 Interfacing to the MCF5307 "Coldfire" X19A-G-011-07 The MCF5200/5300 family of high-speed typical of This section of the of the MCF5307 to establish interface The MCF5307 family and architecture to the MC68040 and and with to square-wave reference clock BCLK0 Clock). This clock software-selectable from the of the CPU typically to Both the and the IO memory-mapped; there IO the MCF5307 architecture. The of and memory to on-chip cache and on-chip DMA operations. Normal other The initiates the memory A31 through A0 and TS clock Several with the memory SIZ[1:0] whether the or R/W high and write TT[1:0] the type of attempted. TIP Progress) asserts whenever active. the completed the asserts TA Acknowledge) clock completing the Once TA asserted, the MCF5307 another TA The of clocks.
Research and Interfacing to the MCF5307 "Coldfire" S1D13504 X19A-G-011-07 The following typical memory the MCF5307 BCLK0 TS TA TIP A[31:0] R/W SIZ[1:0], TT[1:0] D[31:0] States Next MCF5307 Memory The following typical memory the MCF5307 BCLK0 TS TA TIP A[31:0] R/W SIZ[1:0], TT[1:0] D[31:0] States MCF5307 Memory Complete Sampled when TA Next Complete
Research and Chip-Select S1D13504 Interfacing to the MCF5307 "Coldfire" X19A-G-011-07 to they as of four back- to-back, memory reads or writes, with the TIP Progress) asserted continuously through the burst. memory to from or memory. They typically to/from IO such as the S1D13504. The MCF5307 selects to burst peripheral which to them. to chip-select outputs, the MCF5307 Chip Select active-low (OE) and (WE) with memory and The MCF5307 Read/Write (R/W) which with 68K Chip selects and to to and Chip active immediately and typically to ROM. Chip typically to or RAM Chip selects through of 2M each. offset from These selects to typical IO individually of or acknowledge. type. or non-burst protect.
Research and S1D13504 Interface MPU Interface Interfacing to the MCF5307 "Coldfire" S1D13504 X19A-G-011-07 The S1D13504 MPU interface which to interface to the MCF5307 The MPU interface the least interface the S1D13504. The MPU interface chosen to this interface to the of its and with the from the Chip Select The MPU interface selected the S1D13504 the of RESET#. releasing the interface their selected the Interface the to meaning that the S1D13504 to write to clears this to this the appearance that the interface to to clear this proceeding with The following shows the functions of each interface Table MPU Interface S1D13504 MPU AB[20:1] A[20:1] AB0 A0 DB[15:0] D[15:0] WE1# WE1# M/R# CS# BUSCLK BCLK BS# to IO DD RD/WR# RD1# RD# RD0# WE0# WE0# WAIT# WAIT# RESET# RESET#
Research and MPU Interface S1D13504 Interfacing to the MCF5307 "Coldfire" X19A-G-011-07 The interface the following BUSCLK clock input which the CPU and the S1D13504. It from the clock (CLKI) and typically the CPU clock. The AB[20:0], and the DB[15:0], directly to the CPU and respectively. The that MD4 selects the Chip (CS#) the high-order to the IO or memory M/R# high memory or S1D13504 On CPUs which memory-mapped IO, this typically to CPUs with IO this typically from the CPU. WE0# and WE1# write the low-order and high-order bytes, respectively, to when the CPU writing to the S1D13504. RD# and RD1# the low-order and high-order bytes, respectively, to when the CPU reading from the S1D13504. WAIT# which from the S1D13504 to the CPU which when ready or (write the Since CPU to the S1D13504 to the that to the internal and/or refresh memory. The WAIT# these forcing the to the This active and to inverted MD5 the MCF5307 active high. The (BS#) and should high (connected to IO DD
Research and MCF5307 To S1D13504 Interface Interfacing to the MCF5307 "Coldfire" S1D13504 X19A-G-011-07 The interface the S1D13504 and the MCF5307 Since the S1D13504 input both RAM and to function of the MCF5307 selects. to the of the WAIT# (TA) when terminating the BS# this and should (connected GND). The following shows typical of the MCF5307 to S1D13504 interface. MCF5307 S1D13504 A21 M/R# A[20:0] D[31:16] 74AC08 (or CS4 CS5 TA WE1 WE0 OE BCLK0 the S1D13504 RESET# the should of that the S1D13504 CPU asserted from or states). Typical of MCF5307 to S1D13504 Interface Table MPU Interface RESET AB[20:0] DB[15:0] CS# WAIT# WE1# WE0# RD1# RD0# BUSCLK RESET#
Research and S1D13504 this of RESET# to S1D13504 MD0 interface interface MD1 Selection below Selection below MD2 MD3 MD4 Endian MD5 active high active SUSPEND# as MD9 SUSPEND# as GPO S1D13504 Interfacing to the MCF5307 "Coldfire" X19A-G-011-07 The S1D13504 MD15 through MD0 to allow selection of the and other the of RESET#. to the S1D13504 Functional Specification, Table S1D13504 MCF5307 interface Table S1D13504 Selection MD3 MD2 MD1 Interface SH-3 interface MC68K interface MC68000) MC68K interface MC68030) interface MCF5307, ISA interface) MCF5307 interface.
Research and Memory/Register MCF5307 Chip Select Interfacing to the MCF5307 "Coldfire" S1D13504 X19A-G-011-07 The S1D13504 memory 2M the and locations the internal Chip selects and from 64K through 2G bytes, however these selects would normally to RAM and ROM. of the IO selects (CS2 through CS7) to the of the S1D13504, these selects 2M the interface, selects and to the S1D13504. CS4 selects 2M the S1D13504 while CS5 selects the 2M The CSBAR should to the of the The following options should selected the (CSMR4/5): WP write AM to the S1D13504 C/I CPU to the S1D13504 SC to the S1D13504 SD to the S1D13504 UC to the S1D13504 UD to the S1D13504 the The following options should selected the (CSCR4/5): WS0-3 internal AA acknowledgment PS memory BEM enable/write active writes BSTR burst reads BSTW burst writes
Research and Software S1D13504 Interfacing to the MCF5307 "Coldfire" X19A-G-011-07 and CE the S1D13504. both the and the The 13504CFG, or directly the The CE the OEM types, and the The S1D13504 and CE from or the
Research and References Sources Interfacing to the MCF5307 "Coldfire" S1D13504 X19A-G-011-07 Inc., MCF5307 ColdFire Integrated Publication MCF5307UM/AD. Research and Inc., S1D13504 Functional Research and Inc., S1U13504B00C ISA Research and Inc., S1D13504 Notes and Inc.: Distribution America www.eea.epson.com.
Research and Technical EPSON LCD/CRT (S1D13504) Corporation Devices 20/F., Harbour Harbour MCF5307 S1D13504 Interfacing to the MCF5307 "Coldfire" X19A-G-011-07 North America America, Inc. River CA USA office or authorized R.O.C. 10F, East R.O.C.
S1D13504 Graphics LCD CRT Interfacing to the MC68328 X19A-G-013-02 Copyright Research and Inc. Rights Information this to without You and this own products. You the Research and Inc. that the of this or The Programs/Technologies this protected U.S. and/or International EPSON of Corporation. the property of their respective owners.
Research and S1D13504 Interfacing to the MC68328 X19A-G-013-02 THIS PAGE LEFT BLANK
Research and Table MPU Interface Summary of S1D13504 Selection Memory of MC68328 to S1D13504 Interface MC68000 Interface Block of MC68328 to S1D13504 Interface Interface Interfacing to the MC68328 S1D13504 X19A-G-013-02 of of
Research and S1D13504 Interfacing to the MC68328 X19A-G-013-02 THIS PAGE LEFT BLANK
Research and Introduction Interfacing to the MC68328 S1D13504 X19A-G-013-02 This the to interface the S1D13504 Graphics LCD/CRT and the MC68328 refresh memory, the S1D13504 reduce and increase performance as to the on-chip LCD The this as of such interfaces might implemented. This as Please the America the of this Please
Research and Interfacing to the MC68328 The Chip-Select S1D13504 Interfacing to the MC68328 X19A-G-013-02 The integrated products, based the MC68EC000 It and The interface consists of the MC68000 interface to simplify the of interfacing to typical memory and peripheral The and reference summary of the appears below: (OE) asserted when process; it to to the of typical RAM, EPROM, or EPROM and (UWE/LWE) asserted memory write the and of the they directly connected to the write of typical memory The S1D13504 the MC68000 interface its MC68000 this to the directly to the S1D13504 with of the with I/O and the and to these these This through of the interface the S1D13504. The to four "A" through "D". and to the and of the group. each within its and to the of the groups Finally, each individually to or and each individually to from through internally, or allow the memory or peripheral to terminate the externally through of the MC68000 DTACK and of 64K bytes, these typically to memory Chip A0 active immediately typically to EPROM C and of 4K bytes, they to peripheral Chip D3 associated with the on-chip PCMCIA
Research and S1D13504 Interface MPU Interface Interfacing to the MC68328 S1D13504 X19A-G-013-02 This section summary of the interface the S1D13504, and offers the MPU interface to the interface to the MC68328. The MPU interface selected the S1D13504 the of RESET#. releasing the interface their selected the Interface the to meaning that the S1D13504 to write to clears this to this the appearance that the interface to to clear this proceeding with The following shows the of each interface MPU Interface S1D13504 MPU AB[20:1] A[20:1] AB0 A0 DB[15:0] D[15:0] WE1# WE1# M/R# CS# BUSCLK BCLK BS# to IO DD RD/WR# RD1# RD# RD0# WE0# WE0# WAIT# WAIT# RESET# RESET#
Research and MPU Interface S1D13504 Interfacing to the MC68328 X19A-G-013-02 The interface the following BUSCLK clock input which the S1D13504 interface. It from the input clock (CLKI) and typically the CPU clock. The AB[20:0], and the DB[15:0], directly to the CPU and respectively. The that MD4 selects the M/R# (memory/register) allowing A21 to connected to the M/R# Chip (CS#) whenever the S1D13504 the CPU. WE0# and WE1# write the low-order and high-order bytes, respectively, to when the CPU writing to the S1D13504. These based the from the CPU. RD# (RD0#) and RD/WR# (RD1#) the low-order and high-order bytes, respectively, to when the CPU reading from the S1D13504. These based the from the CPU. WAIT# from the S1D13504 that the CPU ready or (write the CPU to the S1D13504 asynchronously to the that the S1D13504 internal and/or The WAIT# these forcing the to the The (BS#) the MPU interface and should (connected to GND).
Research and MC68328 To S1D13504 Interface of MC68328 to S1D13504 Interface MC68000 Interface Interfacing to the MC68328 S1D13504 X19A-G-013-02 earlier this the MC68328 functions of its specifically UDS, LDS, and DTACK. If of these as then the S1D13504 interface straightforward of the MC68000 interface as the S1D13504 Functional Specification Following the this interface. MC68328 S1D13504 A21 M/R# A[20:1] D[15:0] CSB3 DTACK BS# AS UDS LDS R/W CLK0 the S1D13504 RESET# the should of that the S1D13504 CPU asserted from or RESET AB[20:1] SD[15:0] CS# WAIT# WE1# AB0 RD1# RD0# BUSCLK RESET#
Research and of MC68328 to S1D13504 Interface Interface S1D13504 Interfacing to the MC68328 X19A-G-013-02 If UDS and/or LDS their I/O then the to S1D13504 interface the S1D13504 interface The this interface shown below. that the DTACK the S1D13504, of CPU/LCD synchronization and the LCD used. to the of the WAIT# (TA) when terminating the S1D13504 MC68328 A21 M/R# A[20:1] D[15:0] CSB3 DTACK UWE LWE OE CLK0 the S1D13504/55 RESET# the should of that the S1D13504/55 CPU asserted from or states). The S1D13504 2M the locations to its internal To this relatively to of the selects from or B, this required. other than CSA0 or CSD3 would the S1D13504 interface. RESET AB[20:1] SD[15:0] CS# WAIT# WE1# WE0# RD1# RD0# BUSCLK RESET#
Research and S1D13504 Interfacing to the MC68328 S1D13504 X19A-G-013-02 The S1D13504 MD15 through MD0 to allow selection of the and other the of RESET#. Table shows the the S1D13504 these interfaces. MD1, MD2, and MD3 should to MC68000 or as The other this of RESET# to S1D13504 MD0 interface interface MD1 Selection below Selection below MD2 MD3 MD4 Endian MD5 active high active MD6 Memory below Memory below MD7 DACRD#, BLANK#, DACP0, MD8 DACWR#, DACRS0, DACRS1, HRTC, VRTC as GPIO4-11 SUSPEND# as MD9 SUSPEND# as GPO MD10 Active (On) LCDPWR GPO polarity Active high (On) LCDPWR GPO polarity MD11 MD12 MD13 MD14 MD15 MC68328 MD3 MD2 MD1 Option Interface SH-3 interface MC68K interface MC68000) MC68K interface MC68030) interface MC68328, ISA interface) MC68328 Summary of S1D13504 Selection DACRD#, BLANK#, DACP0, DACWR#, DACRS0, DACRS1, HRTC, VRTC as DAC CRT
Research and MC68328 Chip Select S1D13504 Interfacing to the MC68328 X19A-G-013-02 MD7 MD6 Option Memory Selection Symmetrical 256K DRAM Symmetrical 1M DRAM Asymmetrical 256K DRAM Asymmetrical 1M DRAM the interface, CSB3 to the S1D13504. 4M used. The S1D13504 the of this while the the top half. The should its RO Only) to and the WAIT states) should to to allow the S1D13504 to terminate externally. Table Memory
Research and Software Interfacing to the MC68328 S1D13504 X19A-G-013-02 and CE the S1D13504. both the and the The using 13504CFG, or directly the The CE the OEM types, and only the The S1D13504 and CE from or the
Research and References Sources S1D13504 Interfacing to the MC68328 X19A-G-013-02 Inc., MC68328 Integrated Publication MC68328UM/AD. Research and Inc., S1D13504 Functional Specification Research and Inc., S1D13504 Notes and Research and Inc., S5U13504B00C ISA Inc.: Distribution America
Research and Technical EPSON LCD/CRT (S1D13504) Corporation 20/F., Harbour Harbour MC68328 Interfacing to the MC68328 S1D13504 X19A-G-013-02 office or authorized North America Inc. River CA USA R.O.C. 10F, East R.O.C. Tower
Research and S1D13504 Interfacing to the MC68328 X19A-G-013-02 THIS PAGE LEFT BLANK
S1D13504 Graphics LCD/CRT Interfacing to the MPC821 X19A-G-010-05 Copyright Research and Inc. Rights Information this to without You and this products. You the Research and Inc. that the of this or The Programs/Technologies this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 Interfacing to the MPC821 X19A-G-010-05 THIS PAGE LEFT BLANK
Research and MPU Interface Table of from MPC821ADS to S1D13504 Summary of Interface Selection PC Memory PC Memory Typical of MPC821 to S1D13504 Interface Interfacing to the MPC821 S1D13504 X19A-G-010-05 of of
Research and S1D13504 Interfacing to the MPC821 X19A-G-010-05 THIS PAGE LEFT BLANK
Research and Introduction Interfacing to the MPC821 S1D13504 X19A-G-010-05 This the and software to interface the S1D13504 Graphics LCD/CRT and the MPC821 The this as of such interfaces might implemented. This as Please the America the of this Please
Research and Interfacing to the MPC821 The MPC821 S1D13504 Interfacing to the MPC821 X19A-G-010-05 The family of high-speed typical of RISC This section of the of the CPU to establish interface The family and IO to square-wave reference clock MCLK Clock). This clock the of the CPU (typically to from the the of this clock. to the the The one-half the CPU the clock This typically when the CPU operated The MPC821 to each of which of of the Chip (GPCM) or the (UPM). the GPCM. It should noted that PC including the family, from the other the with as the and to the the of the and A0 and D0, while the least A31 and D31. The both and each of the four the Parity when from memory or and the write IO memory-mapped there IO the PC architecture. both on-chip (DMA and off-chip (other and peripheral further information this topic, to Section The both and burst memory to on-chip cache memory, and on-chip DMA operations. Normal other
Research and Normal Interfacing to the MPC821 S1D13504 X19A-G-010-05 initiated the the memory A0 through A31 and TS clock Several with the memory TSIZ[0:1] whether the or RD/WR high and write AT[0:3] the type of attempted. the peripheral completed the asserts TA Acknowledge) clock to the Once TA asserted, the MPC821 another TA The of clocks. The following typical memory the PC SYSCLK TS TA A[0:31] RD/WR TSIZ[0:1], AT[0:3] D[0:31] States Next PC Memory Complete Sampled when TA
Research and S1D13504 Interfacing to the MPC821 X19A-G-010-05 The following typical memory write the PC SYSCLK TS TA A[0:31] RD/WR TSIZ[0:1], AT[0:3] D[0:31] States PC Memory If TEA Acknowledge) asserted and the aborted. peripheral assert TEA detected, or the MPC821 assert TEA peripheral the memory location within time-out (D[0:31]) and the low-order A30 and A31 D0 through D15 and A30 D0 through D7 and (A[0:31]) used. This that the PC operating (typically the memory to on-chip cache memory and to on-chip DMA operations. They to with the following to four sequentially. longword-aligned memory A30 and A31 A28 and A29 the these internally. If peripheral of burst assert (BI) with TA, and the to the Next Complete
Research and Memory Chip Select (GPCM) Interfacing to the MPC821 S1D13504 X19A-G-010-05 to cache from or memory. They normally to/from IO peripheral such as the S1D13504, therefore the interfaces this to burst the interfaces include to the assertion of BDIP and with BI the S1D13504 The Chip Select (GPCM) to memory and peripheral which or to the it active-low (OE) and (WE) with memory and The MPC821 Read/Write (RD/WR) which with 68K The GPCM the the (BR) and Option (OR) of the respective select. The Option the the of the select, and the following The ACS field allows the assertion to with to the or clock The CSNT and WE to clock earlier than The TRLX clock asser- tion of the and select. This memory and with The EHTR 1-clock the first to select. to or the peripheral terminate the asserting TA Acknowledge). to assert BI when its memory the
Research and (UPM) S1D13504 Interfacing to the MPC821 X19A-G-010-05 The UPM typically to memory types, such as RAMs, which or The UPM RAM-based which ation, and the MPC821. to locations each burst refresh and This flexibility allows type of memory or peripheral to the MPC821. this the GPCM instead of the UPM, the GPCM enough flexibility to the S1D13504 and to the UPM free to other interfacing such as EDO DRAM.
Research and S1D13504 Interface MPU Interface Interfacing to the MPC821 S1D13504 X19A-G-010-05 The S1D13504 MPU interface which to interface to the MPC821 The MPU interface the least interface the S1D13504. Although the PC to the M68K the MPU interface chosen this interface to the simplicity of its and with the from the MPC821 Chip Select The MPU interface selected the S1D13504 the of RESET#. releasing the interface their selected the Interface the to that the S1D13504 to write to clears this to this the appearance that the to to clear this proceeding with The following shows the of each interface Table MPU Interface S1D13504 MPU AB[20:1] A[20:1] AB0 A0 DB[15:0] D[15:0] WE1# WE1# M/R# CS# BUSCLK BCLK BS# to IO DD RD/WR# RD1# RD# RD0# WE0# WE0# WAIT# WAIT# RESET# RESET#
Research and MPU Interface S1D13504 Interfacing to the MPC821 X19A-G-010-05 The interface the following BUSCLK clock input which the S1D13504 interface. It from the input clock (CLKI) and typically the CPU clock. The AB[20:0], and the DB[15:0], directly to the CPU and respectively. The that MD4 selects the M/R# (memory/register) allowing A21 to connected to the M/R# Chip Select (CS#) whenever the S1D13504 the CPU. WE0# and WE1# write the low-order and high-order bytes, respectively, to when the CPU writing to the S1D13504. RD# (RD0#) and RD/WR# (RD1#) the low-order and high-order bytes, respectively, to when the CPU reading from the S1D13504. WAIT# from the S1D13504 that the CPU ready or (write the Since CPU to the S1D13504 asynchronously to the that the S1D13504 internal and/or The WAIT# these forcing the to the This active and inverted MD5 the MPC821 active high. The (BS#) the MPU interface and should (connected to GND).
Research and MPC821 to S1D13504 Interface Interfacing to the MPC821 S1D13504 X19A-G-010-05 The interface the S1D13504 and the MPC821 directly connected. to the of the WAIT# (TA) when terminating the BS# this and should (connected to GND). The following shows typical of the MPC821 to S1D13504 interface. MPC821 S1D13504 M/R# A10 A[11:31] D[0:15] CS4 TA WE0 WE1 OE SYSCLK the S1D13504 RESET# the should of that the S1D13504 CPU asserted from or Typical of MPC821 to S1D13504 Interface Table MPU Interface RESET AB[20:0] DB[15:0] CS# WAIT# WE1# WE0# RD1# RD0# BUSCLK RESET#
Research and S1D13504 Interfacing to the MPC821 X19A-G-010-05 The following the the and of the MPC821 and the S1D13504. Table of from MPC821ADS to S1D13504 MPC821 MPC821ADS Connector and S1D13504 P6-A1, P6-B1 A10 P6-C23 M/R# A11 P6-A22 AB20 A12 P6-B22 AB19 A13 P6-C21 AB18 A14 P6-C20 AB17 A15 P6-D20 AB16 A16 P6-B24 AB15 A17 P6-C24 AB14 A18 P6-D23 AB13 A19 P6-D22 AB12 A20 P6-D19 AB11 A21 P6-A19 AB10 A22 P6-D28 AB9 A23 P6-A28 AB8 A24 P6-C27 AB7 A25 P6-A26 AB6 A26 P6-C26 AB5 A27 P6-A25 AB4 A28 P6-D26 AB3 A29 P6-B25 AB2 A30 P6-B19 AB1 A31 P6-D17 AB0 D0 P12-A9 DB15 D1 P12-C9 DB14 D2 P12-D9 DB13 D3 P12-A8 DB12 D4 P12-B8 DB11 D5 P12-D8 DB10 D6 P12-B7 DB9 D7 P12-C7 DB8 D8 P12-A15 DB7 D9 P12-C15 DB6 D10 P12-D15 DB5 D11 P12-A14 DB4
Research and Interfacing to the MPC821 S1D13504 X19A-G-010-05 Table of from MPC821ADS to S1D13504 (Continued) MPC821 MPC821ADS Connector and S1D13504 D12 P12-B14 DB3 D13 P12-D14 DB2 D14 P12-B13 DB1 D15 P12-C13 DB0 SRESET P9-D15 RESET# SYSCLK P9-C2 BUSCLK CS4 P6-D13 CS# TA P6-B6 WAIT# WE0 P6-B15 WE1# WE1 P6-A14 WE0# OE P6-B16 RD1#, RD0# that the of the PC from the A0, the A1, A2, P12-A1, P12-B1, P12-A2, P12-B2, P12-A3, P12-B3, P12-A4, P12-B4, P12-A5, P12-B5, P12-A6, P12-B6, P12-A7
Research and S1D13504 S1D13504 MD0 interface interface MD1 interface selection Table Interface Selection MD2 MD3 MD4 MD5 active high active SUSPEND# as MD9 S1D13504 Interfacing to the MPC821 X19A-G-010-05 The S1D13504 MD15 through MD0 to allow selection of the and other the of RESET#. to the S1D13504 Functional Specification The below those to the MPC821 interface. Table Summary of this of RESET# to MPC821 interface. Table Interface Selection MD3 MD2 MD1 Interface SH-3 interface MC68K interface MC68000) MC68K interface MC68030) interface MPC821, ISA interface) MPC821 interface.
Research and MPC821 Chip Select Interfacing to the MPC821 S1D13504 X19A-G-010-05 The S1D13504 memory The DRAM the MPC821 ADS board from through 3F the S1D13504 of 4M of used, where the 2M (from through 5F the S1D13504 on-chip and the 2M (from through 7F the S1D13504 Chip to the S1D13504. The following options selected the (BR4): BA[0:16] of S1D13504 to AT[0:2] type PS[0:1] memory PARE WP write MS[0:1] Chip Select to this select. to select. The following options selected the option (OR4): AM[0:16] S1D13504 4M of ATM[0:2] type CSNT CS/WE ACS[0:1] CS assertion clock from BI assert SCY[0:3]= selection; this field acknowledge used; SETA below. SETA the S1D13504 acknowledge using the WAIT# TRLX EHTR
Research and Software Source BR4 CS4 OR4 CS4 option of S1D13504 of S1D13504 of Revision of internal andis. clear to andis. clear oris write GPCM; write to andis. clear oris CS CS clock; burst write to option andis. clear oris to of S1D13504 write to branch S1D13504 Interfacing to the MPC821 X19A-G-010-05 The software to this interface It the following the MPC821 to the S1D13504 to 4M of the the option CS4. the S1D13504 interface writing the to At that the software tight which reads the S1D13504 Revision This allows of the This the following the memory of the MPC821ADS using the line-by-line MPC8BUG (the with the ADS board). It the ADS and to operation of the interface
Research and Interfacing to the MPC821 S1D13504 X19A-G-010-05 MPC8BUG or these clarity. It to that when the MPC821 of its on-chip caches and MMU disabled. If the cache the MMU the S1D13504 memory as non-cacheable. This that to the S1D13504 and the MPC821 to cache from or written to the S1D13504 or its
Research and Software S1D13504 Interfacing to the MPC821 X19A-G-010-05 and CE the S1D13504. both the and the The 13504CFG, or directly the The CE the OEM types, and only the The S1D13504 and CE from or the
Research and References Sources Interfacing to the MPC821 S1D13504 X19A-G-010-05 Inc., PC MPC821 Publication MPC821UM/AD. Research and Inc., S1D13504 Graphics LCD/CRT Functional Research and Inc., S5U13504B00C ISA Research and Inc., S1D13504 Notes and Inc.: Distribution America
Research and Technical EPSON LCD/CRT (S1D13504) Corporation Devices 20/F., Harbour MPC821 S1D13504 Interfacing to the MPC821 X19A-G-010-05 North America America, Inc. River CA USA office or authorized R.O.C. 10F, East R.O.C.
S1D13504 Graphics LCD/CRT Interfacing to the PC Card X19A-G-009-05 Copyright Research and Inc. Rights Information this to without You and this products. You the Research and Inc. that the of this or The Programs/Technologies this protected U.S. and/or International EPSON of Corporation. other the property of their respective owners.
Research and S1D13504 Interfacing to the PC Card X19A-G-009-05 THIS PAGE LEFT BLANK
Research and Table MPU Interface Table Summary of Table Interface Selection PC Card PC Card Typical of PC Card to S1D13504 Interface. Interfacing to the PC Card S1D13504 X19A-G-009-05 of of
Research and S1D13504 Interfacing to the PC Card X19A-G-009-05 THIS PAGE LEFT BLANK
Research and Introduction Interfacing to the PC Card S1D13504 X19A-G-009-05 This the and software to interface the S1D13504 Graphics LCD/CRT and the PC Card (PCMCIA) The this as of such interfaces might implemented. This as Please the America the of this Please
Research and Interfacing to the PC Card The PC Card PC Card Memory Access S1D13504 Interfacing to the PC Card X19A-G-009-05 PC Card the computing field as as other to its and This section of the operation of the PC Card interface conforming to the PCMCIA 2.0/JEIDA (or The PC Card and which allow to three 64M These memory IO and memory Common memory memory and write operations. Attribute memory information such as and IO software and with such as the architecture, which from memory follows the the high the Therefore, A25 and D15 the the and respectively. on-chip DMA To further information these topics, to Section PC Card asynchronous to the CPU with the assertion of the CE1# and/or the CE2# The once these lengthened the WAIT# The PCMCIA 2.0/JEIDA (and PC Card the WAIT# and RESET which earlier of the The WAIT# allows asynchronous memory, and IO The RESET allows of the the of the CPU. initiated when the memory the PC Card and or both, of the (CE1# and CE2#) REG# inactive. If CE1# and A0 whether the or appears D[7:0]. If both CE1# and CE2# If CE2# D[15:8].
Research and A[25:0] REG# CE1# CE2# OE# WAIT# D[15:0] A[25:0] REG# CE1# CE2# OE# WE# WAIT# D[15:0] Interfacing to the PC Card S1D13504 X19A-G-009-05 OE# (output write specified OE# high and the write (WE#) The lengthened WAIT# the to the The below typical memory the PC Card Complete PC Card The below typical memory write the PC Card Complete PC Card ADDRESS VALID ADDRESS VALID DATA VALID DATA VALID
Research and S1D13504 Interface MPU Interface S1D13504 Interfacing to the PC Card X19A-G-009-05 The S1D13504 MPU interface which to interface to the PC Card The MPU interface the least interface the S1D13504 and chosen to this interface to the simplicity of its The MPU interface selected the S1D13504 the of RESET#. releasing the interface their selected the Interface the to meaning that the S1D13504 to write to clears this to this the appearance that the interface to to clear this proceeding with The following shows the of each interface MPU Interface S1D13504 MPU AB[20:1] A[20:1] AB0 A0 DB[15:0] D[15:0] WE1# WE1# M/R# CS# BUSCLK BCLK BS# to IO DD RD/WR# RD1# RD# RD0# WE0# WE0# WAIT# WAIT# RESET# RESET#
Research and MPU Interface Interfacing to the PC Card S1D13504 X19A-G-009-05 The MPU interface the following BUSCLK clock input which the S1D13504 interface. It from the input clock (CLKI) and typically the CPU clock. The AB[20:0], and the DB[15:0], directly to the CPU and respectively. The that MD4 selects the M/R# (memory/register) allowing A21 to connected to the M/R# Chip Select (CS#) whenever the S1D13504 the CPU. WE0# and WE1# write the low-order and high-order bytes, respectively, to when the CPU writing to the S1D13504. These based the from the CPU. RD# (RD0#) and RD/WR# (RD1#) the low-order and high-order bytes, respectively, to when the CPU reading from the S1D13504. These based the from the CPU. WAIT# from the S1D13504 that the CPU or (write the Since CPU to the S1D13504 asynchronously to the that the S1D13504 internal and/or The WAIT# these forcing the to the The (BS#) the MPU interface and should (connected to GND).
Research and PC Card to S1D13504 Interface the S1D13504 RESET# the should of that the S1D13504 CPU asserted from or states). S1D13504 Interfacing to the PC Card X19A-G-009-05 The S1D13504 interfaced to the PC Card with amount of PAL to the and write of the PC Card which RD#, RD/WR#, WE0#, WE1#, and CS# the S1D13504. The PAL the of the PC active high and the S1D13504 active PAL this Section 4.3,PAL this the (AB[20:0]) and (DB[15:0] directly to the CPU (A[20:0]) and (D[15:0]). M/R# treated as that A21. BS# and should (connected to GND). The PC Card interface clock, the S1D13504. the clock to to the the as CLKI. The following shows typical of the PC Card to S1D13504 interface. PC Card OE# WE# CE1# CE2# REG# RESET A[21:0] D[15:0] 15K WAIT# Typical of PC Card to S1D13504 Interface MPU Interface PAL16L8-10 A21 CLKI S1D13504 RD# RD/WR# WE0# WE1# CS# RESET# M/R# AB[20:0] DB[15:0] WAIT# BUSCLK
Research and S1D13504 this of RESET# to S1D13504 MD0 interface interface MD1 interface selection Interface Selection MD2 MD3 MD4 Endian MD5 WAIT# active high WAIT# active Interfacing to the PC Card S1D13504 X19A-G-009-05 The S1D13504 MD15 through MD0 to allow selection of the and other the of RESET#. to the S1D13504 Functional Specification The below those to the PC Card interface. Table Summary of PC Card interface Interface Selection MD3 MD2 MD1 Interface SH-3 MC68K MC68000) MC68K MC68030) MPU PC Card interface
Research and PAL CHIP PCCAPP PAL16L8 PIN COMBINATORIAL PIN COMBINATORIAL write PIN COMBINATORIAL PIN COMBINATORIAL high PIN COMBINATORIAL CIS PIN COMBINATORIAL (active high) PIN COMBINATORIAL S1D13504 write PIN COMBINATORIAL S1D13504 high write PIN COMBINATORIAL S1D13504 PIN COMBINATORIAL S1D13504 PIN COMBINATORIAL S1D13504 high PIN COMBINATORIAL S1D13504 PIN supply PIN supply EQUATIONS inversion appears section S1D13504 Interfacing to the PC Card X19A-G-009-05 The PAL the this as follows. that PALASM Active inverted the section. The S1D13504 memory The internal mapped the PC Card memory The 2M and the third and fourth of the PC Card memory from to The PC Card 64M of Without further the (M/R# connected to A21), the every boundary within the specified A[25:22] the S1D13505 and If the
Research and Software Interfacing to the PC Card S1D13504 X19A-G-009-05 and CE the S1D13504. both the and the The 13504CFG, or directly the The CE the OEM types, and only the The S1D13504 and CE from or the
Research and References Sources S1D13504 Interfacing to the PC Card X19A-G-009-05 PCMCIA/JEIDA PC Card March Research and Inc., S1D13504 Functional Specification Research and Inc., S1D13504 Notes and Research and Inc., S5U13504B00C ISA PC Card America
Research and Technical EPSON LCD/CRT (S1D13504) Corporation Devices 20/F., Harbour Harbour PC Card PCMCIA Memory Card International Association) North First CA Interfacing to the PC Card S1D13504 X19A-G-009-05 North America Inc. River CA USA R.O.C. 10F, East R.O.C. Tower
Research and S1D13504 Interfacing to the PC Card X19A-G-009-05 THIS PAGE LEFT BLANK
S1D13504 Graphics LCD/CRT Interfacing to the MIPS TX3912 X19A-G-012-04 Copyright Research and Inc. Rights Information this to without You and this own products. You the Research and Inc. that the of this or The Programs/Technologies this protected U.S. and/or International EPSON of Corporation. other the property of their owners.
Research and S1D13504 Interfacing to the MIPS TX3912 X19A-G-012-04 THIS PAGE LEFT BLANK
Research and MPU Interface S1D13504 Direct S1D13504 Selection Direct TX3912 to PC Card TX3912 to PC Card the IT8368E Table S1D13504 using the IT8368E Table S1D13504 Selection the IT8368E. Typical of TX3912 to S1D13504 Direct S1D13504 to TX3912 One IT8368E S1D13504 to TX3912 IT8368E Interfacing to the MIPS TX3912 S1D13504 X19A-G-012-04 of of
Research and S1D13504 Interfacing to the MIPS TX3912 X19A-G-012-04 THIS PAGE LEFT BLANK
Research and Introduction Interfacing to the MIPS TX3912 S1D13504 X19A-G-012-04 This the and software to interface the S1D13504 Graphics LCD/CRT and the TX3912 The this as of such interfaces might implemented. This updated as Please the America the of this Please
Research and Interfacing to the TX3912 S1D13504 Interfacing to the MIPS TX3912 X19A-G-012-04 The MIPS TX3912 to PC Card (PCMCIA) It through this interface that the S1D13504 to the TX3912 The S1D13504 interfaced of three Direct to TX3912 Section Direct to the TX3912 ITE8368E PC Card/GPIO Section DescriptionUsing One IT8368E ITE8368E PC Card/GPIO Section DescriptionUsing IT8368Es
Research and S1D13504 Interface MPU Interface Interfacing to the MIPS TX3912 S1D13504 X19A-G-012-04 The S1D13504 MPU interface which to interface to the TX3912 The MPU interface the least interface the S1D13504 and chosen to this interface to the of its The MPU interface selected the S1D13504 the of RESET#. releasing the interface their selected the Interface the to that the S1D13504 to write to clears this to this the appearance that the interface to to clear this proceeding with The following shows the functions of each interface Table MPU Interface S1D13504 MPU AB[20:1] A[20:1] AB0 A0 DB[15:0] D[15:0] WE1# WE1# M/R# CS# BUSCLK BCLK BS# to IO DD RD/WR# RD1# RD# RD0# WE0# WE0# WAIT# WAIT# RESET# RESET#
Research and MPU Interface S1D13504 Interfacing to the MIPS TX3912 X19A-G-012-04 The interface the following BUSCLK clock input which the S1D13504 interface. It from the input clock (CLKI) and typically the CPU clock. The AB[20:0], and the DB[15:0], directly to the CPU and respectively. The that MD4 selects the M/R# (memory/register) allowing A21 to connected to the M/R# Chip Select (CS#) whenever the S1D13504 the CPU. WE0# and WE1# write the low-order and high-order bytes, respectively, to when the CPU writing to the S1D13504. These based the from the CPU. RD# (RD0#) and RD/WR# (RD1#) the low-order and high-order bytes, respectively, to when the CPU reading from the S1D13504. These based the from the CPU. WAIT# from the S1D13504 that the CPU ready or (write the CPU to the S1D13504 asynchronously to the that the S1D13504 internal and/or The WAIT# these forcing the to the The (BS#) the MPU interface and should (connected to GND).
Research and Direct to the TX3912 Interfacing to the MIPS TX3912 S1D13504 X19A-G-012-04 The S1D13504 easily interfaced to the TX3912 the the S1D13504 PC Card of the TX3912. Although the of the TX3912 advanced CMOS 74ACT373). The of the MPU interface of the S1D13504. The following typical of the TX3912 to S1D13504 interface. TX3912 RD* WE* CARD1CSL* CARD1CSH* A23 ALE RESET A[12:0] D[31:24] D[23:16] DB[15:8] DD CARD1WAIT* ENDIAN DCLKOUT ...or... Clock connecting the S1D13504 RESET# the should of that the S1D13504 CPU asserted from or states). Typical of TX3912 to S1D13504 Direct Table MPU Interface A[20:13] 15K CLKI S1D13504 +3.3V IO DD CORE DD RD0# RD1# WE0# WE1# CS# M/R# RESET# AB[20:13] AB[12:0] DB[7:0] WAIT# BUSCLK text
Research and Memory and S1D13504 Interfacing to the MIPS TX3912 X19A-G-012-04 The interface of the S1D13504 asynchronous with to the S1D13504 clock. This the choosing the (or CLKI and BUSCLK. whether both clocks should the and whether to DCLKOUT as the clock should based the and count. S1D13504 clock The S1D13504 internal clock flexibility. The S1D13504 of 2M the and the This A23 from the TX3912) to the M/R# input of the S1D13504. A23 this tation software with the that the ITE IT8368E Section the IT8368E PC Card other The S1D13504 as the TX3912 the PC Card memory as follows: S1D13504 8M bytes. S1D13504 2M 8M bytes. S1D13504 and another 48M bytes. Since the TX3912 CARDREG* the S1D13504 the PC Card The software with both ITE IT8368E S1D13504 8M bytes. S1D13504 2M 8M bytes. If
Research and S1D13504 this of RESET# to S1D13504 Interfacing to the MIPS TX3912 S1D13504 X19A-G-012-04 The S1D13504 latches MD15 through MD0 to allow selection of the and other the of RESET#. to the S1D13504 The below shows those to the Table S1D13504 Direct MD0 interface interface MD1 Selection below Selection below MD2 MD3 MD4 MD5 WAIT# active high WAIT# active with TX3912 Table S1D13504 Selection Direct MD3 MD2 MD1 Interface SH-3 interface MC68K interface MC68000) MC68K interface MC68030) interface MCF5307, ISA interface) with TX3912
Research and the IT8368E PC Card DescriptionUsing One IT8368E S1D13504 Interfacing to the MIPS TX3912 X19A-G-012-04 If the ITE IT8368E PC Card and IO the S1D13504 interfaced with the TX3912 without PC Card Instead, the S1D13504 to rarely-used 16M of the PC Card the IT8368E. This the S1D13504 to PC Card that the The ITE IT8368E specifically to EPSON CRT/LCD The IT8368E IO (MFIO). to allow these MFIO to the to the S1D13504 CPU interface. The TX3912 A[12:0], therefore that to A[25:13]. The IT8368Es MFIO to this latched when using the S1D13504, MFIO S1D13504 and latched this to the high-order that latch, to Section DescriptionUsing IT8368Es.
Research and TX3912 A[12:0] AB[12:0] ENDIAN AB[20:13] ALE D[31:24] DB[7:0] D[23:16] DB[15:8] WAIT# DCLKOUT IT8368E LHA23/MFIO10 WE1# LHA22/MFIO9 LHA21/MFIO8 LHA20/MFIO7 LHA19/MFIO6 Notes: The Chip Select shown to of the MPU Interface to the S1D13504 Functional Specification, Interfacing to the MIPS TX3912 S1D13504 X19A-G-012-04 connecting the S1D13504 RESET# the should of that the S1D13504 CPU asserted from or states). S1D13504 to TX3912 using One IT8368E MPU Interface DD text CLKI Clock ...or... BUSCLK Chip Select +3.3V IO DD CORE DD RESET RESET# A23 M/R# WE0# RD1# RD0# CS# S1D13504
Research and DescriptionUsing IT8368Es S1D13504 Interfacing to the MIPS TX3912 X19A-G-012-04 The MPU interface of the S1D13504 with to the S1D13504 clock. This the flexibility choosing the (or CLKI and BUSCLK. whether both clocks should the and whether to DCLKOUT as the clock should based the and count. S1D13504 clock The S1D13504 internal clock flexibility. The following IT8368E, VGA of latch. The LHA23 and LHA[20:13] the function instead.
Research and TX3912 A[12:0] AB[12:0] ENDIAN D[31:24] DB[7:0] D[23:16] DB[15:8] WAIT# DCLKOUT IT8368E LHA[20:13], LHA23 IT8368E WE1# LHA23/MFIO10 LHA22/MFIO9 LHA21/MFIO8 LHA20/MFIO7 LHA19/MFIO6 Notes: The Chip Select shown to the of the MPU Interface to the S1D13504 Functional Specification, connecting the S1D13504 RESET# the should of that the S1D13504 CPU asserted from or Interfacing to the MIPS TX3912 S1D13504 X19A-G-012-04 S1D13504 to TX3912 IT8368E MPU Interface DD Clock Chip Select AB[20:13] RESET RESET# LHA23 ...or... BUSCLK text CLKI +3.3V IO DD CORE DD S1D13504 M/R# WE0# RD1# RD0# CS#
Research and IT8368E S1D13504 Interfacing to the MIPS TX3912 X19A-G-012-04 The MPU interface of the S1D13504 with to the S1D13504 clock. This the flexibility choosing the (or CLKI and BUSCLK. whether both clocks should the and whether to DCLKOUT as the clock should based the and count. S1D13504 clock The S1D13504 internal clock flexibility. The IT8368E IO (MFIO). The IT8368E (or the first both Attribute/IO and VGA both these the MFIO the S1D13504 interface, and 16M of the PC Card and IO allocated to the S1D13504. the S1D13504 the associated to conflicts. IT8368E used, should VGA to Section Memory and further information the IT8368E, to the IT8368E PC Card/GPIO Chip
Research and Memory and Function Function TX3912 Card Attribute Card IO 0C00 Card Attribute Card IO Card Memory Card Memory IT8368E PC Card TX3912 Function Interfacing to the MIPS TX3912 S1D13504 X19A-G-012-04 the TX3912 the PC Card without the ITE IT8368E, its memory as Table CARD1IOEN and CARD2IOEN to the TX3912 Memory Table TX3912 to PC Card the TX3912 the PC Card through the ITE IT8368E, CARD1IOEN and CARD2IOEN and the of the TX3912 IO and S1D13504 access. TX3912 to PC Card the IT8368E the of the Attribute/IO the IT8368E. Table TX3912 to PC Card using the IT8368E 16M Card IO S1D13504 8M S1D13504 8M 0A00 32M Card Attribute 64M Card Memory 0C00 16M Card IO S1D13504 0D00 8M S1D13504 0D80 8M 0E00 32M Card Attribute 64M Card Memory
Research and S1D13504 this of RESET# to S1D13504 MD0 interface interface MD1 Selection below Selection below MD2 MD3 MD4 Endian Endian MD5 WAIT# active high WAIT# active S1D13504 Interfacing to the MIPS TX3912 X19A-G-012-04 The S1D13504 MD0 through MD15 to allow selection of the and other the of RESET#. to the S1D13504 Specification The below shows those to the IT8368E Table S1D13504 the IT8368E ITE IT8368E S1D13504 Selection the IT8368E MD3 MD2 MD1 Interface SH-3 interface MC68K interface MC68000) MC68K interface MC68030) interface MCF5307, ISA interface) ITE IT8368E
Research and Software Interfacing to the MIPS TX3912 S1D13504 X19A-G-012-04 and CE the S1D13504. both the and the The using 13504CFG, or directly the The CE the OEM types, and the The S1D13504 and CE from or the
Research and References Sources S1D13504 Interfacing to the MIPS TX3912 X19A-G-012-04 America Inc., TX3905/12 Research and Inc., S1D13504 Graphics LCD/CRT Functional Research and Inc., S5U13504B00C ISA Research and Inc., S1D13504 Notes and America America
Research and Technical EPSON LCD/CRT (S1D13504) Corporation Devices MIPS TX3912 ITE IT8368E Integrated Inc. Walsh CA USA Interfacing to the MIPS TX3912 S1D13504 X19A-G-012-04 North America America, Inc. River CA USA 20/F., Harbour Harbour R.O.C. 10F, East R.O.C.
Research and S1D13504 Interfacing to the MIPS TX3912 X19A-G-012-04 THIS PAGE LEFT BLANK