# 5-Stage-Pipeline-Processor
A 5-Stage Pipelined Simple RISC Processor Implemented in Verilog HDL, capable of performing basic arithmetic and logical operations. The design is based on a behavioral model for efficient execution.
