<root><simulation><result_generated_time />2023-05-17 19:51:27<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 14, 'OX': 14, 'IY': 16, 'IX': 16, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 512}<im2col_enable />False<total_MAC_operation />903168<total_data_size_element />{'W': 4608, 'I': 131072, 'O': 100352}<total_data_reuse />{'W': 196, 'I': 6.890625, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['C_2', 'OX_4', 'OY_4']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [28, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 14), ('OY', 2)]], [[('C', 1)], [('C', 1)]], [], []]<I />[[], [[('C', 1)], [('C', 1), ('OX', 14), ('OY', 2)]], [], []]<O />[[[('C', 1)], [('C', 1)]], [[], [('OX', 14), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 7), ('FX', 3), ('FY', 3)], [], []]<I />[[('OY', 7), ('FX', 3), ('FY', 3)], [], []]<O />[[('OY', 7), ('FX', 3), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [28.0, 7, 1, 1], 'I': [1.0, 6.89, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [216, 2048, 2048], 'O': [56, 1568, 1568], 'O_partial': [56, 0, 0], 'O_final': [0, 1568, 1568]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.42, 0.0, 0.0], 'O': [0.11, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [0.42, 0.0, 0.0], 'O': [0.11, 0.0, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [216, 2048, 2048], 'O': [56, 1568, 1568], 'O_partial': [56, 0, 0], 'O_final': [0, 1568, 1568]}<total_unit_count />{'W': [28, 1, 1, 1], 'I': [28, 28, 1, 1], 'O': [28, 28, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [28, 28, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [28.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[4608, 4608], [4608, 4608], [4608, 0]]<I />[[903168, 131072], [131072, 131072], [131072, 0]]<O />[[(802816, 903168), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(802816, 903168), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[576, 576], [72, 72], [18, 0]]<I />[[112896, 16384], [2048, 2048], [512, 0]]<O />[[(100352, 112896), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([100352, 112896], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />903168<idle />32126976</mac_count></basic_info><energy><total_energy />3582756.3<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[51.2, 409.6, 665.6]<O />[102.4, 307.2, 512.0]</mem_energy_breakdown><MAC_energy><active_MAC />1974325.2<idle_MAC />1606348.8<total />3580674.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0218<utilization_without_data_loading />0.0273<utilization_spatial />0.0273<utilization_temporal_with_data_loading />0.7975<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />40448<latency_cycle_without_data_loading />32256<ideal_computing_cycle />32256<data_loading><load_cycle_total />8192<load_cycle_individual />{'W': [1024, 512, 0], 'I': [6144, 2048, 0]}<load_cycle_combined />{'W': 1536, 'I': 6656}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-31744], [-32256, -32256], [-32256, -32256]], 'I': [[-31744], [-32256, -32256], [-32256, -32256]], 'O': [[-32256], [-31744, -30720], [-30720, -31744]]}<mem_stall_cycle_shared />{'W': [[-31744], [-32256, 0], [0, 0]], 'I': [[-31744], [-32256, 0], [0, 0]], 'O': [[-32256], [-31744, -30720], [-30720, -31744]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [216, 2048, 2048], 'O': [56, 1568, 1568], 'O_partial': [56, 0, 0], 'O_final': [0, 1568, 1568]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [6048, 2048, 2048], 'O': [1568, 1568, 1568]}<loop_cycles_each_level />{'W': [63, 63, 63], 'I': [63, 63, 63], 'O': [63, 63, 63]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [1.1, 1.1], [1.1, 1.1]], 'I': [[8.0, 3.4], [96.0, 32.5], [32.5, 32.5]], 'O': [[8.0, 0.9], [24.9, 24.9], [24.9, 24.9]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [1.1, 1.1], [1.1, 1.1]], 'I': [[8.0, 30.9], [864.0, 32.5], [32.5, 32.5]], 'O': [[8.0, 8.0], [224.0, 24.9], [24.9, 24.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [1.1, 1.1], [1.1, 0]], 'I': [[8.0, 3.4], [96.0, 32.5], [32.5, 0]], 'O': [[8.0, 0.9], [24.9, 24.9], [24.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [122.0, 58.5], [33.7, 24.9]], 'I': [[8.0, 3.4], [122.0, 58.5], [33.7, 24.9]], 'O': [[8.0, 0.9], [122.0, 58.5], [33.7, 24.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 63], [63, 63, 1], [63, 63, 1]], 'I': [[1, 1, 63], [63, 63, 1], [63, 63, 1]], 'O': [[1, 1, 63], [63, 63, 1], [63, 63, 1]]}<trans_time_real />{'W': [[0, 1, 63], [[1, 63, 1], [0, 63, 1]], [[0, 63, 1], [0, 63, 1]]], 'I': [[0, 1, 63], [[3, 63, 1], [12, 63, 1]], [[4, 63, 1], [1, 63, 1]]], 'O': [[0, 1, 63], [[1, 63, 1], [3, 63, 1]], [[3, 63, 1], [1, 63, 1]]]}<single_stall_cycle />{'W': [[-1], [-62, -63], [-63, -63]], 'I': [[-1], [-60, -51], [-59, -62]], 'O': [[-1], [-62, -60], [-60, -62]]}<single_stall_count />{'W': [62, 0, 0], 'I': [62, 0, 0], 'O': [63, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3, 3]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-63, -63], [-60, -60]], 1: [[-63, -63], [-60, -63]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.3<mem_area_percentage />98.9 %</area></results><elapsed_time_second />0.218</simulation></root>