// Seed: 597190183
module module_0;
  logic id_1;
  ;
  assign module_1.id_4 = 0;
endmodule
macromodule module_1 (
    input  wand  id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  tri1  id_3,
    input  wor   id_4
);
  assign id_2 = id_4;
  nor primCall (id_2, id_3, id_4);
  module_0 modCall_1 ();
  id_6 :
  assert property (@(id_2++ & 1) -1)
  else;
endmodule
module module_2 (
    output wand id_0,
    input tri id_1,
    output supply1 id_2,
    output wire id_3,
    output uwire id_4,
    input supply0 id_5,
    input tri0 id_6,
    output wand id_7,
    input supply1 id_8
);
  parameter id_10 = 1;
  module_0 modCall_1 ();
endmodule
