A summary of VHDL examples and projects.

<br>

| 📺 MINE Examples         | 💽 Logic gates  | ❌                   |
| ----------------------- | -------------- | ------------------- |
| 📺 [blink]               | 📺 [button]     | 📺 [first_component] |
| 📺 [multiple_components] | ❌              | ❌                   |
| 💽 [gate_and]            | 💽 [gate_or]    | 💽 [gate_not]        |
| 💽 [gate_nand]           | 💽 [gate_nor]   | 💽 [gate_xor]        |
| 💽 [gate_xnor]           | 💽 [gate_imply] | ❌                   |

[blink]: https://github.com/vhdlf/blink
[button]: https://github.com/vhdlf/button
[first_component]: https://github.com/vhdlf/first_component
[multiple_components]: https://github.com/vhdlf/multiple_components
[gate_and]: https://github.com/vhdlf/gate_and
[gate_or]: https://github.com/vhdlf/gate_or
[gate_not]: https://github.com/vhdlf/gate_not
[gate_nand]: https://github.com/vhdlf/gate_nand
[gate_nor]: https://github.com/vhdlf/gate_nor
[gate_xor]: https://github.com/vhdlf/gate_xor
[gate_xnor]: https://github.com/vhdlf/gate_xnor
[gate_imply]: https://github.com/vhdlf/gate_imply

<br>


#### Project

- 📻 [cpu_basic]﹕ Design of a pentium-like 32-bit CPU.

[cpu_basic]: https://github.com/vhdlf/cpu_basic

<br>
<br>


[![](https://img.youtube.com/vi/Th4E-0VFaEA/maxresdefault.jpg)](https://www.youtube.com/watch?v=Th4E-0VFaEA)
[![ORG](https://img.shields.io/badge/org-wolfram77-green?logo=Org)](https://wolfram77.github.io)
