@W: MT530 :"c:\users\ds-02\documents\disy\aufgabe1_synth\hdl\hex4x7seg.vhd":40:2:40:3|Found inferred clock aufgabe1|clk which controls 17 sequential elements including u1.cnt14[13:0]. This clock has no specified timing constraint which may adversely impact design performance. 
