// Generated by CIRCT firtool-1.62.0
// VCS coverage exclude_file
module ram_128x9(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [6:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [8:0] R0_data,
  input  [6:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [8:0] W0_data
);

  reg [8:0] Memory[0:127];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 9'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

