// Seed: 201715224
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output supply0 id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = -1;
  logic id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd79
);
  parameter id_1 = 1 == 1;
  wire  id_2;
  wand  id_3;
  logic id_4;
  ;
  logic [id_1 : -1] id_5 = id_1;
  logic [1 'h0 : 1 'b0] id_6;
  wire id_7;
  wire id_8;
  assign id_6[1] = id_6;
  assign id_3 = -1 - 1'h0 ? -1'b0 : 1;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9,
      id_4,
      id_4,
      id_7,
      id_2,
      id_4
  );
endmodule
