
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/digitalWorkspace/lab_test/pa.fromHdl.tcl
# create_project -name lab_test -dir "C:/digitalWorkspace/lab_test/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "test.ucf" [current_fileset -constrset]
Adding file 'C:/digitalWorkspace/lab_test/test.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {to_1_2_10_100_1000Hz.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {myMultiplexer.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {bcdToHexDecoder.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {test.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top test $srcset
# add_files [list {test.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/digitalWorkspace/lab_test/test.vhf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/digitalWorkspace/lab_test/test.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'PB_1' [C:/digitalWorkspace/lab_test/test.ucf:12]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'PB_2' [C:/digitalWorkspace/lab_test/test.ucf:13]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_115[0]' [C:/digitalWorkspace/lab_test/test.ucf:14]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_115[1]' [C:/digitalWorkspace/lab_test/test.ucf:15]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_115[2]' [C:/digitalWorkspace/lab_test/test.ucf:16]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_115[3]' [C:/digitalWorkspace/lab_test/test.ucf:17]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_116[0]' [C:/digitalWorkspace/lab_test/test.ucf:18]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_116[1]' [C:/digitalWorkspace/lab_test/test.ucf:19]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_116[2]' [C:/digitalWorkspace/lab_test/test.ucf:20]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_116[3]' [C:/digitalWorkspace/lab_test/test.ucf:21]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_116[4]' [C:/digitalWorkspace/lab_test/test.ucf:22]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_116[5]' [C:/digitalWorkspace/lab_test/test.ucf:23]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'XLXN_116[6]' [C:/digitalWorkspace/lab_test/test.ucf:24]
Finished Parsing UCF File [C:/digitalWorkspace/lab_test/test.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c2c69591
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 641.750 ; gain = 140.305
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  XLXN_118]]
startgroup
set_property package_pin P123 [get_ports clk123]
endgroup
startgroup
set_property package_pin P112 [get_ports XLXN_118]
endgroup
startgroup
set_property package_pin P111 [get_ports XLXN_119]
endgroup
startgroup
set_property package_pin P105 [get_ports XLXN_120]
endgroup
startgroup
set_property package_pin P104 [get_ports XLXN_121]
endgroup
startgroup
set_property package_pin P102 [get_ports XLXN_122]
endgroup
set_property package_pin "" [get_ports [list  XLXN_124]]
startgroup
set_property package_pin P102 [get_ports XLXN_122]
endgroup
startgroup
set_property package_pin P101 [get_ports XLXN_123]
endgroup
startgroup
set_property package_pin P100 [get_ports XLXN_124]
endgroup
startgroup
set_property package_pin P99 [get_ports XLXN_125]
endgroup
startgroup
set_property package_pin P55 [get_ports XLXN_134]
endgroup
startgroup
set_property package_pin P56 [get_ports XLXN_135]
endgroup
startgroup
set_property package_pin P57 [get_ports XLXN_136]
endgroup
startgroup
set_property package_pin P58 [get_ports XLXN_137]
endgroup
startgroup
set_property package_pin P59 [get_ports XLXN_138]
endgroup
startgroup
set_property package_pin P60 [get_ports XLXN_139]
endgroup
startgroup
set_property package_pin P61 [get_ports XLXN_140]
endgroup
startgroup
set_property package_pin P62 [get_ports XLXN_141]
endgroup
startgroup
set_property package_pin P41 [get_ports {segmen[6]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {segmen[6]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {segmen[5]}]
endgroup
startgroup
set_property package_pin P32 [get_ports {segmen[4]}]
endgroup
set_property package_pin "" [get_ports [list  {segmen[2]}]]
startgroup
set_property package_pin P34 [get_ports {segmen[3]}]
endgroup
startgroup
set_property package_pin P35 [get_ports {segmen[2]}]
endgroup
startgroup
set_property package_pin P40 [get_ports {segmen[1]}]
endgroup
startgroup
set_property package_pin P41 [get_ports {segmen[0]}]
endgroup
startgroup
set_property package_pin P44 [get_ports {com[0]}]
endgroup
startgroup
set_property package_pin P43 [get_ports {com[1]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 25 19:41:54 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
