digraph "CFG for '_Z22kBesselRatioActivationPfS_j' function" {
	label="CFG for '_Z22kBesselRatioActivationPfS_j' function";

	Node0x4906cf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %11 = bitcast i8 addrspace(4)* %10 to i32 addrspace(4)*\l  %12 = load i32, i32 addrspace(4)* %11, align 4, !tbaa !6\l  %13 = mul i32 %4, %9\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %15 = add i32 %13, %14\l  %16 = udiv i32 %12, %9\l  %17 = mul i32 %16, %9\l  %18 = icmp ugt i32 %12, %17\l  %19 = zext i1 %18 to i32\l  %20 = add i32 %16, %19\l  %21 = mul i32 %20, %9\l  %22 = icmp ult i32 %15, %2\l  br i1 %22, label %24, label %23\l|{<s0>T|<s1>F}}"];
	Node0x4906cf0:s0 -> Node0x49092a0;
	Node0x4906cf0:s1 -> Node0x4909330;
	Node0x4909330 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%23:\l23:                                               \l  ret void\l}"];
	Node0x49092a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%24:\l24:                                               \l  %25 = phi i32 [ %106, %99 ], [ %15, %3 ]\l  %26 = zext i32 %25 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %0, i64 %26\l  %28 = load float, float addrspace(1)* %27, align 4, !tbaa !16\l  %29 = tail call float @llvm.fabs.f32(float %28)\l  %30 = fcmp olt float %29, 8.000000e+00\l  br i1 %30, label %31, label %60\l|{<s0>T|<s1>F}}"];
	Node0x49092a0:s0 -> Node0x490a550;
	Node0x49092a0:s1 -> Node0x490a5e0;
	Node0x490a550 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%31:\l31:                                               \l  %32 = fmul float %29, 5.000000e-01\l  %33 = fmul float %32, %32\l  %34 = tail call float @llvm.fmuladd.f32(float %33, float 0x3D7882DD20000000,\l... float 0x3DCAF97F60000000)\l  %35 = tail call float @llvm.fmuladd.f32(float %33, float %34, float\l... 0x3E366A3EA0000000)\l  %36 = tail call float @llvm.fmuladd.f32(float %33, float %35, float\l... 0x3E9251B320000000)\l  %37 = tail call float @llvm.fmuladd.f32(float %33, float %36, float\l... 0x3EE84CBB60000000)\l  %38 = tail call float @llvm.fmuladd.f32(float %33, float %37, float\l... 0x3F36C0D4A0000000)\l  %39 = tail call float @llvm.fmuladd.f32(float %33, float %38, float\l... 0x3F7C71D3A0000000)\l  %40 = tail call float @llvm.fmuladd.f32(float %33, float %39, float\l... 0x3FB5555500000000)\l  %41 = tail call float @llvm.fmuladd.f32(float %33, float %40, float\l... 5.000000e-01)\l  %42 = fmul float %32, %41\l  %43 = tail call float @llvm.fmuladd.f32(float %33, float %42, float %32)\l  %44 = tail call i1 @llvm.amdgcn.class.f32(float %32, i32 515)\l  %45 = select i1 %44, float %32, float %43\l  %46 = tail call float @llvm.copysign.f32(float %45, float %28)\l  %47 = fmul float %29, 2.500000e-01\l  %48 = fmul float %29, %47\l  %49 = tail call float @llvm.fmuladd.f32(float %48, float 0x3D438D7600000000,\l... float 0x3D97FD5C60000000)\l  %50 = tail call float @llvm.fmuladd.f32(float %48, float %49, float\l... 0x3E066FFC80000000)\l  %51 = tail call float @llvm.fmuladd.f32(float %48, float %50, float\l... 0x3E64ECB6E0000000)\l  %52 = tail call float @llvm.fmuladd.f32(float %48, float %51, float\l... 0x3EC033C700000000)\l  %53 = tail call float @llvm.fmuladd.f32(float %48, float %52, float\l... 0x3F1233BB20000000)\l  %54 = tail call float @llvm.fmuladd.f32(float %48, float %53, float\l... 0x3F5C71DB20000000)\l  %55 = tail call float @llvm.fmuladd.f32(float %48, float %54, float\l... 0x3F9C71C5E0000000)\l  %56 = tail call float @llvm.fmuladd.f32(float %48, float %55, float\l... 2.500000e-01)\l  %57 = tail call float @llvm.fmuladd.f32(float %48, float %56, float\l... 1.000000e+00)\l  %58 = tail call float @llvm.fmuladd.f32(float %48, float %57, float\l... 1.000000e+00)\l  %59 = tail call i1 @llvm.amdgcn.class.f32(float %29, i32 515)\l  br label %99\l}"];
	Node0x490a550 -> Node0x49094c0;
	Node0x490a5e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%60:\l60:                                               \l  %61 = tail call float @llvm.amdgcn.rcp.f32(float %29)\l  %62 = tail call float @llvm.fmuladd.f32(float %61, float 0xBFE06DE320000000,\l... float 0x3FA043B220000000)\l  %63 = tail call float @llvm.fmuladd.f32(float %61, float %62, float\l... 0xBFA9252760000000)\l  %64 = tail call float @llvm.fmuladd.f32(float %61, float %63, float\l... 0xBFA7C15C80000000)\l  %65 = tail call float @llvm.fmuladd.f32(float %61, float %64, float\l... 0xBFC3266CC0000000)\l  %66 = tail call float @llvm.fmuladd.f32(float %61, float %65, float\l... 0x3FD9884560000000)\l  %67 = fadd float %29, -8.800000e+01\l  %68 = fcmp ogt float %29, 8.800000e+01\l  %69 = select i1 %68, float %67, float %29\l  %70 = fmul float %69, 0x3FF7154760000000\l  %71 = tail call float @llvm.rint.f32(float %70)\l  %72 = fcmp ogt float %69, 0x40562E4300000000\l  %73 = fcmp olt float %69, 0xC059D1DA00000000\l  %74 = fneg float %70\l  %75 = tail call float @llvm.fma.f32(float %69, float 0x3FF7154760000000,\l... float %74)\l  %76 = tail call float @llvm.fma.f32(float %69, float 0x3E54AE0BE0000000,\l... float %75)\l  %77 = fsub float %70, %71\l  %78 = fadd float %76, %77\l  %79 = tail call float @llvm.exp2.f32(float %78)\l  %80 = fptosi float %71 to i32\l  %81 = tail call float @llvm.amdgcn.ldexp.f32(float %79, i32 %80)\l  %82 = select i1 %73, float 0.000000e+00, float %81\l  %83 = select i1 %72, float 0x7FF0000000000000, float %82\l  %84 = select i1 %68, float 0x47DF1056E0000000, float 1.000000e+00\l  %85 = tail call float @llvm.amdgcn.rsq.f32(float %29)\l  %86 = fmul float %85, %83\l  %87 = fmul float %66, %86\l  %88 = fmul float %84, %87\l  %89 = tail call i1 @llvm.amdgcn.class.f32(float %29, i32 515)\l  %90 = select i1 %89, float %29, float %88\l  %91 = tail call float @llvm.copysign.f32(float %90, float %28)\l  %92 = tail call float @llvm.fmuladd.f32(float %61, float 0x3FDC499160000000,\l... float 0xBFA110F5E0000000)\l  %93 = tail call float @llvm.fmuladd.f32(float %61, float %92, float\l... 0x3FA2A130A0000000)\l  %94 = tail call float @llvm.fmuladd.f32(float %61, float %93, float\l... 0x3F9C687020000000)\l  %95 = tail call float @llvm.fmuladd.f32(float %61, float %94, float\l... 0x3FA9890AE0000000)\l  %96 = tail call float @llvm.fmuladd.f32(float %61, float %95, float\l... 0x3FD9884500000000)\l  %97 = fmul float %96, %86\l  %98 = fmul float %84, %97\l  br label %99\l}"];
	Node0x490a5e0 -> Node0x49094c0;
	Node0x49094c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%99:\l99:                                               \l  %100 = phi i1 [ %59, %31 ], [ %89, %60 ]\l  %101 = phi float [ %46, %31 ], [ %91, %60 ]\l  %102 = phi float [ %58, %31 ], [ %98, %60 ]\l  %103 = select i1 %100, float %29, float %102\l  %104 = fdiv contract float %101, %103\l  %105 = getelementptr inbounds float, float addrspace(1)* %1, i64 %26\l  store float %104, float addrspace(1)* %105, align 4, !tbaa !16\l  %106 = add i32 %25, %21\l  %107 = icmp ult i32 %106, %2\l  br i1 %107, label %24, label %23, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x49094c0:s0 -> Node0x49092a0;
	Node0x49094c0:s1 -> Node0x4909330;
}
