// Seed: 3276083816
module module_0 (
    output wand id_0,
    output tri id_1,
    input supply1 id_2,
    input wand id_3
    , id_6,
    output wire id_4
);
  always_comb @(posedge 1) id_4 = id_2 != 1;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input wire id_2,
    input tri id_3,
    input supply1 id_4,
    output wand id_5,
    input tri0 id_6,
    input wor id_7,
    output tri1 id_8,
    output wire id_9,
    output logic id_10,
    input supply0 id_11,
    output supply0 id_12,
    output wire id_13,
    output supply1 id_14,
    input uwire id_15,
    input supply1 id_16
);
  always @(negedge 1'b0) begin
    id_10 <= 1;
  end
  module_0(
      id_0, id_5, id_3, id_16, id_13
  );
endmodule
