=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 125 8 2 1 113
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 93 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 92 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 151 8 2 1 138
=====================  add6n.aag =====================
[LOG] Relation determinization time: 1.48 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 676 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 674 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.48/1 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.13/0 sec, 1.3/1 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.68/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.59/0.59 sec )
[LOG] Total clause minimization time: 0.8/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.71/0.71 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 1.48 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.77 sec (Real time) / 1.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 793 12 2 1 775
=====================  add6y.aag =====================
[LOG] Relation determinization time: 1.79 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 693 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 691 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.78/1 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.14/0 sec, 1.61/1 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.8/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.74/0.74 sec )
[LOG] Total clause minimization time: 0.97/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.86/0.86 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 1.79 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.08 sec (Real time) / 1.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 784 12 2 1 766
=====================  add8n.aag =====================
[LOG] Relation determinization time: 82.39 sec CPU time.
[LOG] Relation determinization time: 83 sec real time.
[LOG] Final circuit size: 3675 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3673 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 82.38/83 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.14/0 sec, 1.5/2 sec, 22.73/23 sec, 57.95/58 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 40.38/41 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.59/0.59 sec, 11.65/11.65 sec, 28.07/28.07 sec )
[LOG] Total clause minimization time: 41.9/42 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.91/0.91 sec, 11.07/11.07 sec, 29.79/29.79 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 82.39 sec CPU time.
[LOG] Overall execution time: 83 sec real time.
Synthesis time: 83.12 sec (Real time) / 82.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.27 sec (Real time) / 1.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3836 16 2 1 3812
=====================  add8y.aag =====================
[LOG] Relation determinization time: 82.25 sec CPU time.
[LOG] Relation determinization time: 83 sec real time.
[LOG] Final circuit size: 3540 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3539 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 82.24/82 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.16/0 sec, 1.3/2 sec, 23.39/23 sec, 57.35/57 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 41.69/41 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.58/0.58 sec, 11.51/11.51 sec, 29.52/29.52 sec )
[LOG] Total clause minimization time: 40.38/41 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.69/0.69 sec, 11.84/11.84 sec, 27.73/27.73 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 82.25 sec CPU time.
[LOG] Overall execution time: 83 sec real time.
Synthesis time: 82.98 sec (Real time) / 82.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.28 sec (Real time) / 1.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3666 16 2 1 3641
=====================  add10n.aag =====================
[LOG] Relation determinization time: 340.74 sec CPU time.
[LOG] Relation determinization time: 344 sec real time.
[LOG] Final circuit size: 15975 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15973 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 340.67/341 sec (0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.03/0 sec, 0.16/0 sec, 1.47/1 sec, 23.63/24 sec, 57.23/57 sec, 107.37/108 sec, 150.75/151 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 142.85/142 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.64/0.64 sec, 11.37/11.37 sec, 28.34/28.34 sec, 49.42/49.42 sec, 53.01/53.01 sec )
[LOG] Total clause minimization time: 195.97/194 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.82/0.82 sec, 12.23/12.23 sec, 28.8/28.8 sec, 57.47/57.47 sec, 96.52/96.52 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 340.74 sec CPU time.
[LOG] Overall execution time: 344 sec real time.
Synthesis time: 344.44 sec (Real time) / 342.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.93 sec (Real time) / 2.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.32 sec (Real time) / 11.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 16180 20 2 1 16150
=====================  add10y.aag =====================
[LOG] Relation determinization time: 346.74 sec CPU time.
[LOG] Relation determinization time: 350 sec real time.
[LOG] Final circuit size: 15634 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15632 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 346.68/346 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.15/0 sec, 1.7/2 sec, 23.73/23 sec, 67.49/68 sec, 107.93/108 sec, 145.63/145 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 148.52/151 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.79/0.79 sec, 11.74/11.74 sec, 34.43/34.43 sec, 49.39/49.39 sec, 52.08/52.08 sec )
[LOG] Total clause minimization time: 196.24/194 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.88/0.88 sec, 11.96/11.96 sec, 32.96/32.96 sec, 58.27/58.27 sec, 92.06/92.06 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 346.74 sec CPU time.
[LOG] Overall execution time: 350 sec real time.
Synthesis time: 350.04 sec (Real time) / 347.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.20 sec (Real time) / 3.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.48 sec (Real time) / 8.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15793 20 2 1 15763
=====================  add12n.aag =====================
[LOG] Relation determinization time: 1790.83 sec CPU time.
[LOG] Relation determinization time: 1799 sec real time.
[LOG] Final circuit size: 69239 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 69237 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 1790.56/1790 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.17/0 sec, 1.46/1 sec, 24.97/25 sec, 62.39/63 sec, 110.89/111 sec, 148.58/148 sec, 324.12/324 sec, 1117.9/1118 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 355.07/346 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.69/0.69 sec, 13.34/13.34 sec, 30/30 sec, 50.39/50.39 sec, 52.67/52.67 sec, 70/70 sec, 137.9/137.9 sec )
[LOG] Total clause minimization time: 1405.91/1412 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.76/0.76 sec, 11.57/11.57 sec, 32.25/32.25 sec, 60.07/60.07 sec, 94.55/94.55 sec, 248.66/248.66 sec, 957.91/957.91 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 1790.83 sec CPU time.
[LOG] Overall execution time: 1799 sec real time.
Synthesis time: 1799.63 sec (Real time) / 1782.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.32 sec (Real time) / 12.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 177.11 sec (Real time) / 176.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 69488 24 2 1 69452
=====================  add12y.aag =====================
[LOG] Relation determinization time: 1839.98 sec CPU time.
[LOG] Relation determinization time: 1850 sec real time.
[LOG] Final circuit size: 69840 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 69838 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 1839.66/1840 sec (0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.16/1 sec, 1.69/1 sec, 20.08/20 sec, 51.37/52 sec, 105.9/106 sec, 143.5/143 sec, 321.06/321 sec, 1195.84/1196 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 341.08/342 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.77/0.77 sec, 9.97/9.97 sec, 25.78/25.78 sec, 48.25/48.25 sec, 51.8/51.8 sec, 64.04/64.04 sec, 140.38/140.38 sec )
[LOG] Total clause minimization time: 1469.57/1466 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.91/0.91 sec, 10.09/10.09 sec, 25.53/25.53 sec, 57.39/57.39 sec, 90.49/90.49 sec, 251.63/251.63 sec, 1033.41/1033.41 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 1839.98 sec CPU time.
[LOG] Overall execution time: 1850 sec real time.
Synthesis time: 1849.61 sec (Real time) / 1828.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.62 sec (Real time) / 13.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 235.63 sec (Real time) / 235.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 70033 24 2 1 69997
=====================  add14n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9924.79 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9936.16 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9937.32 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9890.32 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.60 sec (Real time) / 0.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.35 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.75 sec (Real time) / 1.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.66 sec (Real time) / 6.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.32 sec (Real time) / 4.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1155.24 sec (Real time) / 1147.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1899.91 sec (Real time) / 1890.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.23 sec (Real time) / 1.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.24 sec (Real time) / 9968.24 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.14 sec (Real time) / 2.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.21 sec (Real time) / 9968.94 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1003.37 sec (Real time) / 997.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.23 sec (Real time) / 9971.23 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 2.19 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.17/2 sec (0.32/0 sec, 0.46/1 sec, 1/1 sec, 0.15/0 sec, 0.05/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.77/2 sec (0.06/0.06 sec, 0.45/0.45 sec, 0.99/0.99 sec, 0.13/0.13 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.25/0 sec (0.25/0.25 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.19 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.39 sec (Real time) / 2.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 2.31 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.3/3 sec (0.25/0 sec, 0.68/1 sec, 1.02/1 sec, 0.15/0 sec, 0.05/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/1 sec, 0.02/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.96/1 sec (0.05/0.05 sec, 0.67/0.67 sec, 1.01/1.01 sec, 0.13/0.13 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.19/0 sec (0.19/0.19 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.31 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.53 sec (Real time) / 2.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 1.96 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.95/2 sec (0.25/0 sec, 0.42/1 sec, 0.95/1 sec, 0.13/0 sec, 0.05/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.6/2 sec (0.04/0.04 sec, 0.41/0.41 sec, 0.94/0.94 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.2/0 sec (0.2/0.2 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.96 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.40 sec (Real time) / 2.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 1.91 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.87/2 sec (0.2/1 sec, 0.4/0 sec, 0.98/1 sec, 0.13/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.57/1 sec (0.03/0.03 sec, 0.39/0.39 sec, 0.97/0.97 sec, 0.12/0.12 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.17/1 sec (0.17/0.17 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.91 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.09 sec (Real time) / 1.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 171.44 sec CPU time.
[LOG] Relation determinization time: 171 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 170.28/169 sec (11.34/11 sec, 84.59/85 sec, 36.75/36 sec, 15.63/16 sec, 3.42/3 sec, 1.98/1 sec, 2.5/2 sec, 1.77/2 sec, 1.78/2 sec, 1.82/2 sec, 1.91/2 sec, 1.88/2 sec, 2/2 sec, 2.08/2 sec, 0.83/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 155.4/157 sec (1.87/1.87 sec, 84.24/84.24 sec, 36.37/36.37 sec, 15.23/15.23 sec, 3.01/3.01 sec, 1.57/1.57 sec, 2.18/2.18 sec, 1.39/1.39 sec, 1.36/1.36 sec, 1.42/1.42 sec, 1.49/1.49 sec, 1.55/1.55 sec, 1.61/1.61 sec, 1.68/1.68 sec, 0.43/0.43 sec )
[LOG] Total clause minimization time: 8.46/8 sec (8.46/8.46 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 171.44 sec CPU time.
[LOG] Overall execution time: 171 sec real time.
Synthesis time: 171.68 sec (Real time) / 168.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 174.4 sec CPU time.
[LOG] Relation determinization time: 175 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 173.23/175 sec (10.39/11 sec, 84.08/84 sec, 38.37/38 sec, 17.67/18 sec, 3.58/4 sec, 2.47/2 sec, 2.76/3 sec, 1.84/2 sec, 1.76/2 sec, 1.78/2 sec, 1.83/2 sec, 1.92/2 sec, 1.92/2 sec, 2.04/2 sec, 0.82/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 159.34/164 sec (1.79/1.79 sec, 83.72/83.72 sec, 37.96/37.96 sec, 17.28/17.28 sec, 3.16/3.16 sec, 2.16/2.16 sec, 2.39/2.39 sec, 1.42/1.42 sec, 1.36/1.36 sec, 1.41/1.41 sec, 1.47/1.47 sec, 1.54/1.54 sec, 1.6/1.6 sec, 1.66/1.66 sec, 0.42/0.42 sec )
[LOG] Total clause minimization time: 7.68/7 sec (7.68/7.68 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 174.4 sec CPU time.
[LOG] Overall execution time: 175 sec real time.
Synthesis time: 174.65 sec (Real time) / 171.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 160.5 sec CPU time.
[LOG] Relation determinization time: 161 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 159.35/159 sec (9.81/10 sec, 73.64/74 sec, 42.23/42 sec, 11.76/12 sec, 3.36/3 sec, 1.91/2 sec, 2.56/3 sec, 1.78/2 sec, 1.76/1 sec, 1.8/1 sec, 1.87/2 sec, 1.95/2 sec, 2.02/2 sec, 2.08/3 sec, 0.82/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 145.82/146 sec (1.72/1.72 sec, 73.3/73.3 sec, 41.83/41.83 sec, 11.39/11.39 sec, 2.97/2.97 sec, 1.53/1.53 sec, 2.17/2.17 sec, 1.39/1.39 sec, 1.36/1.36 sec, 1.42/1.42 sec, 1.48/1.48 sec, 1.54/1.54 sec, 1.61/1.61 sec, 1.68/1.68 sec, 0.43/0.43 sec )
[LOG] Total clause minimization time: 7.19/6 sec (7.19/7.19 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 160.5 sec CPU time.
[LOG] Overall execution time: 161 sec real time.
Synthesis time: 160.74 sec (Real time) / 158.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 137.36 sec CPU time.
[LOG] Relation determinization time: 138 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 136.16/137 sec (8.71/9 sec, 70.62/70 sec, 23.37/24 sec, 11.81/12 sec, 3.26/3 sec, 1.96/2 sec, 2.59/3 sec, 1.74/2 sec, 1.74/1 sec, 1.82/2 sec, 1.84/2 sec, 1.9/2 sec, 1.93/2 sec, 2.07/2 sec, 0.8/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 123.75/120 sec (1.6/1.6 sec, 70.27/70.27 sec, 22.97/22.97 sec, 11.44/11.44 sec, 2.96/2.96 sec, 1.54/1.54 sec, 2.17/2.17 sec, 1.37/1.37 sec, 1.36/1.36 sec, 1.4/1.4 sec, 1.47/1.47 sec, 1.52/1.52 sec, 1.59/1.59 sec, 1.66/1.66 sec, 0.43/0.43 sec )
[LOG] Total clause minimization time: 6.18/8 sec (6.18/6.18 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 137.36 sec CPU time.
[LOG] Overall execution time: 138 sec real time.
Synthesis time: 137.59 sec (Real time) / 135.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 987.45 sec CPU time.
[LOG] Relation determinization time: 988 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 978/981 sec (77.69/77 sec, 298.24/299 sec, 125.26/125 sec, 89.76/90 sec, 51.2/51 sec, 34.5/35 sec, 25.47/26 sec, 25.39/26 sec, 27.07/27 sec, 27.63/28 sec, 29.23/29 sec, 29.79/30 sec, 31.36/32 sec, 32.43/33 sec, 31.77/32 sec, 32.22/32 sec, 8.99/9 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 900.68/898 sec (22.06/22.06 sec, 296.98/296.98 sec, 124/124 sec, 88.32/88.32 sec, 49.74/49.74 sec, 33.19/33.19 sec, 24.15/24.15 sec, 24.08/24.08 sec, 25.73/25.73 sec, 26.28/26.28 sec, 27.88/27.88 sec, 28.39/28.39 sec, 29.97/29.97 sec, 31.01/31.01 sec, 30.36/30.36 sec, 30.81/30.81 sec, 7.73/7.73 sec )
[LOG] Total clause minimization time: 39.11/35 sec (39.11/39.11 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 987.45 sec CPU time.
[LOG] Overall execution time: 988 sec real time.
Synthesis time: 987.83 sec (Real time) / 959.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 896.22 sec CPU time.
[LOG] Relation determinization time: 896 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 886.87/888 sec (74.8/74 sec, 219.73/220 sec, 129.28/129 sec, 89.19/89 sec, 37.06/37 sec, 31.66/32 sec, 25.47/26 sec, 25.48/26 sec, 27.35/28 sec, 28.17/28 sec, 29.12/29 sec, 30.71/30 sec, 31.48/31 sec, 31.68/32 sec, 33.59/34 sec, 33.15/34 sec, 8.95/9 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 814.35/809 sec (23.83/23.83 sec, 218.34/218.34 sec, 127.99/127.99 sec, 87.92/87.92 sec, 35.75/35.75 sec, 30.35/30.35 sec, 24.15/24.15 sec, 24.16/24.16 sec, 26.01/26.01 sec, 26.81/26.81 sec, 27.76/27.76 sec, 29.34/29.34 sec, 30.09/30.09 sec, 30.27/30.27 sec, 32.17/32.17 sec, 31.69/31.69 sec, 7.72/7.72 sec )
[LOG] Total clause minimization time: 33.89/44 sec (33.89/33.89 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 896.22 sec CPU time.
[LOG] Overall execution time: 896 sec real time.
Synthesis time: 896.59 sec (Real time) / 869.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.22 sec (Real time) / 9374.04 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9347.39 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 11
Synthesis time: 6340.45 sec (Real time) / 5826.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 6150.12 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 6044.66 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 6040.68 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 89 --> 18 (16 --> 2, 35 --> 9, 18 --> 3, 20 --> 4 )
[LOG] Average clause size reduction: 4.94444 --> 1 (5.33333 --> 0.666667, 5.83333 --> 1.5, 4.5 --> 0.75, 4 --> 0.8 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 2.46 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 383 new AND gates.
[LOG] Size before ABC: 794 AND gates.
[LOG] Size after ABC: 381 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.46/2 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.11/0 sec, 0.55/1 sec, 1.08/1 sec, 0.65/0 sec )
[LOG] Nr of iterations: 189 (3, 6, 13, 40, 44, 46, 25, 12 )
[LOG] Total clause computation time: 1.44/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.28/0.28 sec, 0.51/0.51 sec, 0.54/0.54 sec )
[LOG] Total clause minimization time: 1/2 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.27/0.27 sec, 0.56/0.56 sec, 0.1/0.1 sec )
[LOG] Total clause size reduction: 2132 --> 794 (32 --> 2, 75 --> 12, 168 --> 42, 507 --> 207, 516 --> 217, 495 --> 193, 240 --> 91, 99 --> 30 )
[LOG] Average clause size reduction: 11.2804 --> 4.20106 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.675 --> 5.175, 11.7273 --> 4.93182, 10.7609 --> 4.19565, 9.6 --> 3.64, 8.25 --> 2.5 )
[LOG] Overall execution time: 2.46 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.76 sec (Real time) / 2.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 525 8 0 1 511
=====================  mult5.aag =====================
[LOG] Relation determinization time: 439.74 sec CPU time.
[LOG] Relation determinization time: 440 sec real time.
[LOG] Final circuit size: 1661 new AND gates.
[LOG] Size before ABC: 3939 AND gates.
[LOG] Size after ABC: 1660 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 439.71/440 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.04/0 sec, 0.24/1 sec, 4.42/4 sec, 47.44/47 sec, 117.6/118 sec, 137.02/137 sec, 132.9/133 sec )
[LOG] Nr of iterations: 634 (3, 6, 12, 37, 126, 165, 135, 86, 35, 29 )
[LOG] Total clause computation time: 211.03/210 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.08/0.08 sec, 2.41/2.41 sec, 23.75/23.75 sec, 48.76/48.76 sec, 68.77/68.77 sec, 67.23/67.23 sec )
[LOG] Total clause minimization time: 228.6/230 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.15/0.15 sec, 1.99/1.99 sec, 23.68/23.68 sec, 68.82/68.82 sec, 68.24/68.24 sec, 65.66/65.66 sec )
[LOG] Total clause size reduction: 9102 --> 3939 (40 --> 2, 95 --> 12, 198 --> 39, 612 --> 194, 2000 --> 902, 2460 --> 1176, 1876 --> 879, 1105 --> 489, 408 --> 140, 308 --> 106 )
[LOG] Average clause size reduction: 14.3565 --> 6.21293 (13.3333 --> 0.666667, 15.8333 --> 2, 16.5 --> 3.25, 16.5405 --> 5.24324, 15.873 --> 7.15873, 14.9091 --> 7.12727, 13.8963 --> 6.51111, 12.8488 --> 5.68605, 11.6571 --> 4, 10.6207 --> 3.65517 )
[LOG] Overall execution time: 439.74 sec CPU time.
[LOG] Overall execution time: 440 sec real time.
Synthesis time: 440.28 sec (Real time) / 440.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.15 sec (Real time) / 1.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 1897 10 0 1 1878
=====================  mult6.aag =====================
[LOG] Relation determinization time: 785.47 sec CPU time.
[LOG] Relation determinization time: 787 sec real time.
[LOG] Final circuit size: 7303 new AND gates.
[LOG] Size before ABC: 20851 AND gates.
[LOG] Size after ABC: 7302 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 785.4/786 sec (0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.06/0 sec, 0.25/0 sec, 6.47/7 sec, 62.11/62 sec, 150.06/150 sec, 148/148 sec, 144.99/145 sec, 137.64/138 sec, 135.74/136 sec )
[LOG] Nr of iterations: 2519 (3, 6, 11, 38, 135, 489, 627, 568, 330, 186, 82, 44 )
[LOG] Total clause computation time: 389.58/389 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.09/0.09 sec, 2.68/2.68 sec, 35.98/35.98 sec, 72.29/72.29 sec, 72.26/72.26 sec, 71.41/71.41 sec, 67.25/67.25 sec, 67.55/67.55 sec )
[LOG] Total clause minimization time: 394.79/396 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.16/0.16 sec, 3.76/3.76 sec, 25.96/25.96 sec, 77.56/77.56 sec, 75.58/75.58 sec, 73.34/73.34 sec, 70.27/70.27 sec, 68.09/68.09 sec )
[LOG] Total clause size reduction: 43751 --> 20851 (48 --> 2, 115 --> 12, 220 --> 36, 777 --> 204, 2680 --> 972, 9272 --> 4372, 11268 --> 5726, 9639 --> 4958, 5264 --> 2606, 2775 --> 1269, 1134 --> 488, 559 --> 206 )
[LOG] Average clause size reduction: 17.3684 --> 8.27749 (16 --> 0.666667, 19.1667 --> 2, 20 --> 3.27273, 20.4474 --> 5.36842, 19.8519 --> 7.2, 18.9611 --> 8.9407, 17.9713 --> 9.13238, 16.9701 --> 8.72887, 15.9515 --> 7.89697, 14.9194 --> 6.82258, 13.8293 --> 5.95122, 12.7045 --> 4.68182 )
[LOG] Overall execution time: 785.47 sec CPU time.
[LOG] Overall execution time: 787 sec real time.
Synthesis time: 787.09 sec (Real time) / 786.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.73 sec (Real time) / 3.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.28 sec (Real time) / 4.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 7648 12 0 1 7625
=====================  mult7.aag =====================
[LOG] Relation determinization time: 1539.93 sec CPU time.
[LOG] Relation determinization time: 1548 sec real time.
[LOG] Final circuit size: 27886 new AND gates.
[LOG] Size before ABC: 94461 AND gates.
[LOG] Size after ABC: 27885 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 1539.58/1540 sec (0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.08/1 sec, 0.34/0 sec, 5.47/5 sec, 84.47/85 sec, 224.85/225 sec, 259.93/260 sec, 253.31/253 sec, 210.87/211 sec, 177.88/178 sec, 164.03/164 sec, 158.24/158 sec )
[LOG] Nr of iterations: 9356 (3, 6, 14, 36, 129, 485, 1783, 2322, 1997, 1338, 710, 291, 146, 96 )
[LOG] Total clause computation time: 607.22/612 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.09/0.09 sec, 2.08/2.08 sec, 29.29/29.29 sec, 86.76/86.76 sec, 87.52/87.52 sec, 83.5/83.5 sec, 82.06/82.06 sec, 80.04/80.04 sec, 78.43/78.43 sec, 77.37/77.37 sec )
[LOG] Total clause minimization time: 922.74/917 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.25/0.25 sec, 3.34/3.34 sec, 54.78/54.78 sec, 136.75/136.75 sec, 170.27/170.27 sec, 167.54/167.54 sec, 127.28/127.28 sec, 97.06/97.06 sec, 84.99/84.99 sec, 80.39/80.39 sec )
[LOG] Total clause size reduction: 190313 --> 94461 (56 --> 2, 135 --> 12, 338 --> 47, 875 --> 192, 3072 --> 928, 11132 --> 4375, 39204 --> 19292, 48741 --> 25379, 39920 --> 20878, 25403 --> 13181, 12762 --> 6346, 4930 --> 2264, 2320 --> 1023, 1425 --> 542 )
[LOG] Average clause size reduction: 20.3413 --> 10.0963 (18.6667 --> 0.666667, 22.5 --> 2, 24.1429 --> 3.35714, 24.3056 --> 5.33333, 23.814 --> 7.1938, 22.9526 --> 9.02062, 21.9877 --> 10.82, 20.991 --> 10.9298, 19.99 --> 10.4547, 18.9858 --> 9.85127, 17.9746 --> 8.93803, 16.9416 --> 7.78007, 15.8904 --> 7.00685, 14.8438 --> 5.64583 )
[LOG] Overall execution time: 1539.93 sec CPU time.
[LOG] Overall execution time: 1548 sec real time.
Synthesis time: 1547.30 sec (Real time) / 1544.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 24.55 sec (Real time) / 24.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 79.24 sec (Real time) / 79.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 28368 14 0 1 28341
=====================  mult8.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9987.04 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9985.20 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9984.59 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.03/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.08/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.05/0 sec (0.05/0.05 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0.07/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.05/0 sec (0.05/0.05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.3 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.27/0 sec (0.27/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.22/0 sec (0.22/0.22 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.3 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.29 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.28/0 sec (0.28/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.24/0 sec (0.24/0.24 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.3 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.28 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.09/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.28 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.43 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.39/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.11/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.43 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.2 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.64 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.54/1 sec (0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.03/0 sec, 0.1/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.17/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.64 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.84 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.29 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.25/0 sec (0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.29 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.94 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.81/1 sec (0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.13/1 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.28/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.1/0.1 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.94 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.15 sec (Real time) / 1.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.46 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.44/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.46 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 1.25 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.1/1 sec (0.03/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/1 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.17/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.33/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.13/0.13 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 1.25 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.45 sec (Real time) / 1.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.55 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.46/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.55 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.75 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.53/2 sec (0.05/1 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/1 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec, 0.19/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.45/1 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.16/0.16 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 1.76 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.98 sec (Real time) / 1.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.73 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.65/0 sec (0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.09/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.73 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.96 sec (Real time) / 0.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.35 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 46 new AND gates.
[LOG] Size before ABC: 58 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.33/0 sec (0.05/0 sec, 0.05/0 sec, 0.08/0 sec, 0.03/0 sec, 0.08/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 39 (8, 11, 4, 2, 7, 7 )
[LOG] Total clause computation time: 0.16/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.16/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 983 --> 57 (224 --> 11, 310 --> 20, 90 --> 5, 29 --> 0, 168 --> 10, 162 --> 11 )
[LOG] Average clause size reduction: 25.2051 --> 1.46154 (28 --> 1.375, 28.1818 --> 1.81818, 22.5 --> 1.25, 14.5 --> 0, 24 --> 1.42857, 23.1429 --> 1.57143 )
[LOG] Overall execution time: 0.35 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 211 5 21 1 180
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 3 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.93/3 sec (0.24/0 sec, 0.58/0 sec, 0.42/1 sec, 0.43/0 sec, 0.5/1 sec, 0.16/0 sec, 0.6/1 sec )
[LOG] Nr of iterations: 61 (10, 12, 7, 7, 5, 15, 5 )
[LOG] Total clause computation time: 1.25/1 sec (0.19/0.19 sec, 0.17/0.17 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.44/0.44 sec, 0.05/0.05 sec, 0.14/0.14 sec )
[LOG] Total clause minimization time: 1.66/1 sec (0.05/0.05 sec, 0.41/0.41 sec, 0.27/0.27 sec, 0.32/0.32 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.45/0.45 sec )
[LOG] Total clause size reduction: 1847 --> 107 (333 --> 17, 396 --> 25, 210 --> 10, 204 --> 11, 132 --> 5, 448 --> 32, 124 --> 7 )
[LOG] Average clause size reduction: 30.2787 --> 1.7541 (33.3 --> 1.7, 33 --> 2.08333, 30 --> 1.42857, 29.1429 --> 1.57143, 26.4 --> 1, 29.8667 --> 2.13333, 24.8 --> 1.4 )
[LOG] Overall execution time: 3 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.23 sec (Real time) / 3.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 279 6 24 1 242
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 4.58 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 155 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 155 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.41/5 sec (0.31/1 sec, 0.42/0 sec, 0.42/1 sec, 0.4/0 sec, 0.37/0 sec, 0.34/1 sec, 1.3/1 sec, 0.47/1 sec, 0.38/0 sec )
[LOG] Nr of iterations: 95 (10, 11, 7, 8, 5, 15, 11, 23, 5 )
[LOG] Total clause computation time: 1.5/3 sec (0.15/0.15 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.17/0.17 sec, 0.44/0.44 sec, 0.2/0.2 sec, 0.18/0.18 sec )
[LOG] Total clause minimization time: 2.85/2 sec (0.15/0.15 sec, 0.3/0.3 sec, 0.31/0.31 sec, 0.32/0.32 sec, 0.3/0.3 sec, 0.17/0.17 sec, 0.85/0.85 sec, 0.26/0.26 sec, 0.19/0.19 sec )
[LOG] Total clause size reduction: 3323 --> 287 (387 --> 23, 420 --> 28, 246 --> 9, 280 --> 12, 156 --> 6, 532 --> 85, 370 --> 53, 792 --> 64, 140 --> 7 )
[LOG] Average clause size reduction: 34.9789 --> 3.02105 (38.7 --> 2.3, 38.1818 --> 2.54545, 35.1429 --> 1.28571, 35 --> 1.5, 31.2 --> 1.2, 35.4667 --> 5.66667, 33.6364 --> 4.81818, 34.4348 --> 2.78261, 28 --> 1.4 )
[LOG] Overall execution time: 4.58 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.84 sec (Real time) / 4.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.57 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 400 7 27 1 357
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 14.46 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 206 new AND gates.
[LOG] Size before ABC: 359 AND gates.
[LOG] Size after ABC: 206 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.04/14 sec (0.99/1 sec, 2.22/3 sec, 1.23/1 sec, 0.79/1 sec, 0.76/0 sec, 0.93/1 sec, 1.11/1 sec, 1.76/2 sec, 3.27/3 sec, 0.98/1 sec )
[LOG] Nr of iterations: 122 (10, 18, 7, 9, 8, 7, 16, 12, 30, 5 )
[LOG] Total clause computation time: 6.64/8 sec (0.56/0.56 sec, 0.49/0.49 sec, 0.36/0.36 sec, 0.28/0.28 sec, 0.23/0.23 sec, 0.21/0.21 sec, 0.65/0.65 sec, 0.83/0.83 sec, 2.6/2.6 sec, 0.43/0.43 sec )
[LOG] Total clause minimization time: 7.22/6 sec (0.4/0.4 sec, 1.72/1.72 sec, 0.85/0.85 sec, 0.49/0.49 sec, 0.51/0.51 sec, 0.7/0.7 sec, 0.45/0.45 sec, 0.91/0.91 sec, 0.65/0.65 sec, 0.54/0.54 sec )
[LOG] Total clause size reduction: 4830 --> 359 (432 --> 30, 799 --> 72, 276 --> 9, 360 --> 13, 308 --> 10, 258 --> 10, 630 --> 76, 451 --> 45, 1160 --> 87, 156 --> 7 )
[LOG] Average clause size reduction: 39.5902 --> 2.94262 (43.2 --> 3, 44.3889 --> 4, 39.4286 --> 1.28571, 40 --> 1.44444, 38.5 --> 1.25, 36.8571 --> 1.42857, 39.375 --> 4.75, 37.5833 --> 3.75, 38.6667 --> 2.9, 31.2 --> 1.4 )
[LOG] Overall execution time: 14.46 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.71 sec (Real time) / 14.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.83 sec (Real time) / 0.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 496 8 30 1 448
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 52.36 sec CPU time.
[LOG] Relation determinization time: 52 sec real time.
[LOG] Final circuit size: 577 new AND gates.
[LOG] Size before ABC: 1098 AND gates.
[LOG] Size after ABC: 577 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 51.52/52 sec (1.06/1 sec, 1.29/2 sec, 2.68/2 sec, 2.93/3 sec, 3.02/3 sec, 3.37/4 sec, 3.2/3 sec, 4.07/4 sec, 3.1/3 sec, 7/7 sec, 12.79/13 sec, 7.01/7 sec )
[LOG] Nr of iterations: 257 (6, 7, 25, 10, 13, 7, 12, 20, 28, 72, 34, 23 )
[LOG] Total clause computation time: 19.5/20 sec (0.6/0.6 sec, 0.67/0.67 sec, 1.01/1.01 sec, 0.57/0.57 sec, 0.62/0.62 sec, 0.73/0.73 sec, 0.75/0.75 sec, 1.53/1.53 sec, 1.47/1.47 sec, 3.97/3.97 sec, 4.77/4.77 sec, 2.81/2.81 sec )
[LOG] Total clause minimization time: 31.7/31 sec (0.44/0.44 sec, 0.6/0.6 sec, 1.65/1.65 sec, 2.34/2.34 sec, 2.38/2.38 sec, 2.62/2.62 sec, 2.42/2.42 sec, 2.52/2.52 sec, 1.61/1.61 sec, 3/3 sec, 7.96/7.96 sec, 4.16/4.16 sec )
[LOG] Total clause size reduction: 11445 --> 1098 (270 --> 9, 318 --> 18, 1248 --> 77, 459 --> 14, 600 --> 39, 294 --> 11, 528 --> 20, 893 --> 77, 1242 --> 131, 3195 --> 479, 1452 --> 117, 946 --> 106 )
[LOG] Average clause size reduction: 44.5331 --> 4.27237 (45 --> 1.5, 45.4286 --> 2.57143, 49.92 --> 3.08, 45.9 --> 1.4, 46.1538 --> 3, 42 --> 1.57143, 44 --> 1.66667, 44.65 --> 3.85, 44.3571 --> 4.67857, 44.375 --> 6.65278, 42.7059 --> 3.44118, 41.1304 --> 4.6087 )
[LOG] Overall execution time: 52.36 sec CPU time.
[LOG] Overall execution time: 52 sec real time.
Synthesis time: 52.70 sec (Real time) / 52.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.22 sec (Real time) / 2.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 915 9 33 1 861
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 63.88 sec CPU time.
[LOG] Relation determinization time: 64 sec real time.
[LOG] Final circuit size: 705 new AND gates.
[LOG] Size before ABC: 1299 AND gates.
[LOG] Size after ABC: 705 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 62.64/63 sec (1.3/1 sec, 1.54/2 sec, 2.79/3 sec, 3.77/3 sec, 3.97/4 sec, 3.55/4 sec, 4.11/4 sec, 3.57/4 sec, 3.43/3 sec, 6.04/6 sec, 9.47/10 sec, 8/8 sec, 11.1/11 sec )
[LOG] Nr of iterations: 291 (7, 6, 27, 12, 15, 7, 10, 8, 19, 38, 70, 59, 13 )
[LOG] Total clause computation time: 26.85/28 sec (0.65/0.65 sec, 0.82/0.82 sec, 1.13/1.13 sec, 1.48/1.48 sec, 1.06/1.06 sec, 1.21/1.21 sec, 1.24/1.24 sec, 0.85/0.85 sec, 1.77/1.77 sec, 3.76/3.76 sec, 3.38/3.38 sec, 4.59/4.59 sec, 4.91/4.91 sec )
[LOG] Total clause minimization time: 35.33/34 sec (0.63/0.63 sec, 0.7/0.7 sec, 1.62/1.62 sec, 2.25/2.25 sec, 2.88/2.88 sec, 2.3/2.3 sec, 2.85/2.85 sec, 2.69/2.69 sec, 1.61/1.61 sec, 2.25/2.25 sec, 6.04/6.04 sec, 3.36/3.36 sec, 6.15/6.15 sec )
[LOG] Total clause size reduction: 13896 --> 1299 (348 --> 10, 285 --> 13, 1456 --> 68, 605 --> 20, 756 --> 40, 318 --> 9, 468 --> 28, 357 --> 12, 900 --> 88, 1813 --> 217, 3312 --> 377, 2726 --> 362, 552 --> 55 )
[LOG] Average clause size reduction: 47.7526 --> 4.46392 (49.7143 --> 1.42857, 47.5 --> 2.16667, 53.9259 --> 2.51852, 50.4167 --> 1.66667, 50.4 --> 2.66667, 45.4286 --> 1.28571, 46.8 --> 2.8, 44.625 --> 1.5, 47.3684 --> 4.63158, 47.7105 --> 5.71053, 47.3143 --> 5.38571, 46.2034 --> 6.13559, 42.4615 --> 4.23077 )
[LOG] Overall execution time: 63.88 sec CPU time.
[LOG] Overall execution time: 64 sec real time.
Synthesis time: 64.25 sec (Real time) / 63.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.69 sec (Real time) / 3.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1086 10 35 1 1028
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 98.29 sec CPU time.
[LOG] Relation determinization time: 99 sec real time.
[LOG] Final circuit size: 1049 new AND gates.
[LOG] Size before ABC: 1987 AND gates.
[LOG] Size after ABC: 1049 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 96.7/96 sec (1.97/2 sec, 3/3 sec, 6.28/6 sec, 5.22/5 sec, 4.97/5 sec, 4.35/4 sec, 5.12/6 sec, 5.56/5 sec, 4.98/5 sec, 4.11/4 sec, 6.2/6 sec, 9.03/9 sec, 15.13/16 sec, 20.78/20 sec )
[LOG] Nr of iterations: 387 (6, 15, 25, 14, 10, 8, 10, 9, 19, 11, 34, 118, 88, 20 )
[LOG] Total clause computation time: 37.7/38 sec (1.12/1.12 sec, 1.33/1.33 sec, 1.98/1.98 sec, 1.17/1.17 sec, 1.37/1.37 sec, 1.15/1.15 sec, 1.31/1.31 sec, 1.23/1.23 sec, 2.26/2.26 sec, 0.9/0.9 sec, 3.12/3.12 sec, 5.28/5.28 sec, 7.93/7.93 sec, 7.55/7.55 sec )
[LOG] Total clause minimization time: 58.29/57 sec (0.82/0.82 sec, 1.63/1.63 sec, 4.26/4.26 sec, 4.01/4.01 sec, 3.56/3.56 sec, 3.16/3.16 sec, 3.77/3.77 sec, 4.29/4.29 sec, 2.67/2.67 sec, 3.17/3.17 sec, 3.02/3.02 sec, 3.62/3.62 sec, 7.12/7.12 sec, 13.19/13.19 sec )
[LOG] Total clause size reduction: 19702 --> 1987 (310 --> 9, 854 --> 54, 1440 --> 65, 767 --> 34, 522 --> 12, 399 --> 12, 504 --> 15, 440 --> 14, 972 --> 96, 530 --> 20, 1716 --> 196, 5967 --> 793, 4350 --> 576, 931 --> 91 )
[LOG] Average clause size reduction: 50.9096 --> 5.13437 (51.6667 --> 1.5, 56.9333 --> 3.6, 57.6 --> 2.6, 54.7857 --> 2.42857, 52.2 --> 1.2, 49.875 --> 1.5, 50.4 --> 1.5, 48.8889 --> 1.55556, 51.1579 --> 5.05263, 48.1818 --> 1.81818, 50.4706 --> 5.76471, 50.5678 --> 6.72034, 49.4318 --> 6.54545, 46.55 --> 4.55 )
[LOG] Overall execution time: 98.29 sec CPU time.
[LOG] Overall execution time: 99 sec real time.
Synthesis time: 98.73 sec (Real time) / 97.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.95 sec (Real time) / 9.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1472 11 37 1 1410
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 402.13 sec CPU time.
[LOG] Relation determinization time: 403 sec real time.
[LOG] Final circuit size: 918 new AND gates.
[LOG] Size before ABC: 1732 AND gates.
[LOG] Size after ABC: 918 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 395.92/396 sec (24.95/25 sec, 14.28/15 sec, 34.36/34 sec, 30.06/30 sec, 18.75/19 sec, 24.02/24 sec, 19.12/19 sec, 19.44/19 sec, 76.63/77 sec, 16.16/16 sec, 14.73/15 sec, 14.89/15 sec, 19.27/19 sec, 30.2/30 sec, 39.06/39 sec )
[LOG] Nr of iterations: 362 (6, 8, 37, 12, 8, 8, 8, 6, 14, 6, 33, 7, 95, 79, 35 )
[LOG] Total clause computation time: 112.66/113 sec (7.69/7.69 sec, 5.85/5.85 sec, 5/5 sec, 5/5 sec, 4.72/4.72 sec, 5.56/5.56 sec, 6.56/6.56 sec, 4.8/4.8 sec, 8.33/8.33 sec, 4.57/4.57 sec, 8.1/8.1 sec, 4.22/4.22 sec, 9.29/9.29 sec, 14.1/14.1 sec, 18.87/18.87 sec )
[LOG] Total clause minimization time: 281.73/282 sec (17.18/17.18 sec, 8.32/8.32 sec, 29.26/29.26 sec, 24.97/24.97 sec, 13.94/13.94 sec, 18.36/18.36 sec, 12.47/12.47 sec, 14.55/14.55 sec, 68.18/68.18 sec, 11.5/11.5 sec, 6.54/6.54 sec, 10.59/10.59 sec, 9.83/9.83 sec, 15.95/15.95 sec, 20.09/20.09 sec )
[LOG] Total clause size reduction: 19844 --> 1732 (335 --> 9, 462 --> 28, 2340 --> 114, 704 --> 16, 441 --> 10, 434 --> 10, 427 --> 11, 300 --> 7, 767 --> 86, 290 --> 7, 1824 --> 207, 336 --> 11, 5170 --> 685, 4212 --> 389, 1802 --> 142 )
[LOG] Average clause size reduction: 54.8177 --> 4.78453 (55.8333 --> 1.5, 57.75 --> 3.5, 63.2432 --> 3.08108, 58.6667 --> 1.33333, 55.125 --> 1.25, 54.25 --> 1.25, 53.375 --> 1.375, 50 --> 1.16667, 54.7857 --> 6.14286, 48.3333 --> 1.16667, 55.2727 --> 6.27273, 48 --> 1.57143, 54.4211 --> 7.21053, 53.3165 --> 4.92405, 51.4857 --> 4.05714 )
[LOG] Overall execution time: 402.14 sec CPU time.
[LOG] Overall execution time: 403 sec real time.
Synthesis time: 402.57 sec (Real time) / 399.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.28 sec (Real time) / 5.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1391 12 40 1 1324
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 178.54 sec CPU time.
[LOG] Relation determinization time: 179 sec real time.
[LOG] Final circuit size: 1334 new AND gates.
[LOG] Size before ABC: 2606 AND gates.
[LOG] Size after ABC: 1334 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 176.46/176 sec (2.85/2 sec, 4.71/5 sec, 7.09/7 sec, 6.79/7 sec, 6.05/6 sec, 9.56/10 sec, 9.47/9 sec, 7.55/8 sec, 8.96/9 sec, 6.87/7 sec, 9.83/9 sec, 6.95/7 sec, 6.24/7 sec, 15.65/15 sec, 20.12/20 sec, 20.43/21 sec, 27.34/27 sec )
[LOG] Nr of iterations: 483 (6, 30, 30, 14, 9, 10, 11, 9, 24, 9, 29, 11, 9, 134, 97, 37, 14 )
[LOG] Total clause computation time: 63.54/66 sec (1.09/1.09 sec, 2.79/2.79 sec, 1.9/1.9 sec, 1.64/1.64 sec, 1.55/1.55 sec, 1.45/1.45 sec, 2.92/2.92 sec, 1.44/1.44 sec, 3.65/3.65 sec, 0.95/0.95 sec, 4.32/4.32 sec, 0.91/0.91 sec, 1.48/1.48 sec, 7.81/7.81 sec, 8.22/8.22 sec, 9.72/9.72 sec, 11.7/11.7 sec )
[LOG] Total clause minimization time: 111.93/110 sec (1.72/1.72 sec, 1.86/1.86 sec, 5.14/5.14 sec, 5.1/5.1 sec, 4.45/4.45 sec, 8.06/8.06 sec, 6.5/6.5 sec, 6.06/6.06 sec, 5.25/5.25 sec, 5.87/5.87 sec, 5.46/5.46 sec, 5.99/5.99 sec, 4.71/4.71 sec, 7.73/7.73 sec, 11.8/11.8 sec, 10.63/10.63 sec, 15.6/15.6 sec )
[LOG] Total clause size reduction: 29136 --> 2606 (365 --> 9, 2088 --> 131, 2059 --> 88, 910 --> 17, 552 --> 10, 612 --> 14, 670 --> 16, 528 --> 12, 1495 --> 151, 512 --> 13, 1764 --> 224, 620 --> 17, 488 --> 14, 7980 --> 1068, 5664 --> 623, 2088 --> 153, 741 --> 46 )
[LOG] Average clause size reduction: 60.323 --> 5.39545 (60.8333 --> 1.5, 69.6 --> 4.36667, 68.6333 --> 2.93333, 65 --> 1.21429, 61.3333 --> 1.11111, 61.2 --> 1.4, 60.9091 --> 1.45455, 58.6667 --> 1.33333, 62.2917 --> 6.29167, 56.8889 --> 1.44444, 60.8276 --> 7.72414, 56.3636 --> 1.54545, 54.2222 --> 1.55556, 59.5522 --> 7.97015, 58.3918 --> 6.42268, 56.4324 --> 4.13514, 52.9286 --> 3.28571 )
[LOG] Overall execution time: 178.55 sec CPU time.
[LOG] Overall execution time: 179 sec real time.
Synthesis time: 179.03 sec (Real time) / 176.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.63 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.42 sec (Real time) / 13.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1870 13 43 1 1797
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 269.32 sec CPU time.
[LOG] Relation determinization time: 270 sec real time.
[LOG] Final circuit size: 1869 new AND gates.
[LOG] Size before ABC: 3628 AND gates.
[LOG] Size after ABC: 1869 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 266.62/267 sec (6.57/7 sec, 9.02/9 sec, 8.27/8 sec, 9.66/10 sec, 7.07/7 sec, 7.59/8 sec, 7.45/7 sec, 7.19/7 sec, 14.86/15 sec, 6.91/7 sec, 9.22/9 sec, 8.65/9 sec, 9.05/9 sec, 9.33/9 sec, 20.99/21 sec, 30.2/31 sec, 53.64/53 sec, 40.95/41 sec )
[LOG] Nr of iterations: 619 (7, 32, 42, 16, 14, 15, 9, 8, 21, 8, 49, 7, 19, 13, 133, 155, 42, 29 )
[LOG] Total clause computation time: 98.64/99 sec (2.09/2.09 sec, 3.93/3.93 sec, 2.46/2.46 sec, 2.56/2.56 sec, 2.15/2.15 sec, 2.03/2.03 sec, 2.05/2.05 sec, 1.86/1.86 sec, 4.25/4.25 sec, 1.85/1.85 sec, 4.18/4.18 sec, 3/3 sec, 2.66/2.66 sec, 2.69/2.69 sec, 7.92/7.92 sec, 13.92/13.92 sec, 23.58/23.58 sec, 15.46/15.46 sec )
[LOG] Total clause minimization time: 166.72/168 sec (4.43/4.43 sec, 5.03/5.03 sec, 5.74/5.74 sec, 7.04/7.04 sec, 4.88/4.88 sec, 5.51/5.51 sec, 5.35/5.35 sec, 5.28/5.28 sec, 10.55/10.55 sec, 5/5 sec, 4.96/4.96 sec, 5.58/5.58 sec, 6.32/6.32 sec, 6.57/6.57 sec, 12.98/12.98 sec, 16.14/16.14 sec, 29.96/29.96 sec, 25.4/25.4 sec )
[LOG] Total clause size reduction: 39469 --> 3628 (462 --> 10, 2356 --> 140, 3075 --> 139, 1110 --> 30, 949 --> 18, 1008 --> 23, 568 --> 11, 490 --> 11, 1380 --> 150, 476 --> 11, 3216 --> 424, 396 --> 10, 1170 --> 34, 768 --> 22, 8316 --> 914, 9548 --> 1368, 2501 --> 181, 1680 --> 132 )
[LOG] Average clause size reduction: 63.7625 --> 5.86107 (66 --> 1.42857, 73.625 --> 4.375, 73.2143 --> 3.30952, 69.375 --> 1.875, 67.7857 --> 1.28571, 67.2 --> 1.53333, 63.1111 --> 1.22222, 61.25 --> 1.375, 65.7143 --> 7.14286, 59.5 --> 1.375, 65.6327 --> 8.65306, 56.5714 --> 1.42857, 61.5789 --> 1.78947, 59.0769 --> 1.69231, 62.5263 --> 6.87218, 61.6 --> 8.82581, 59.5476 --> 4.30952, 57.931 --> 4.55172 )
[LOG] Overall execution time: 269.33 sec CPU time.
[LOG] Overall execution time: 270 sec real time.
Synthesis time: 269.95 sec (Real time) / 266.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.92 sec (Real time) / 17.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2440 14 45 1 2363
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 263.38 sec CPU time.
[LOG] Relation determinization time: 264 sec real time.
[LOG] Final circuit size: 792 new AND gates.
[LOG] Size before ABC: 1691 AND gates.
[LOG] Size after ABC: 792 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 260.07/260 sec (12.38/12 sec, 13.98/14 sec, 8.45/9 sec, 12.19/12 sec, 9.73/10 sec, 12.88/13 sec, 11.48/11 sec, 10.86/11 sec, 12.23/12 sec, 12.45/13 sec, 11.45/11 sec, 9.81/10 sec, 11.27/11 sec, 13.4/14 sec, 10.88/11 sec, 11.35/11 sec, 8.53/8 sec, 32.83/33 sec, 33.92/34 sec )
[LOG] Nr of iterations: 392 (12, 10, 7, 17, 31, 15, 12, 15, 12, 17, 13, 8, 10, 13, 11, 10, 118, 32, 29 )
[LOG] Total clause computation time: 94.27/95 sec (8.82/8.82 sec, 10.41/10.41 sec, 2.25/2.25 sec, 3.6/3.6 sec, 5.32/5.32 sec, 2.88/2.88 sec, 2.07/2.07 sec, 1.95/1.95 sec, 3.33/3.33 sec, 3.64/3.64 sec, 2.83/2.83 sec, 1.79/1.79 sec, 3.05/3.05 sec, 4.13/4.13 sec, 3.79/3.79 sec, 4.28/4.28 sec, 3.78/3.78 sec, 12.95/12.95 sec, 13.4/13.4 sec )
[LOG] Total clause minimization time: 164.38/163 sec (3.5/3.5 sec, 3.5/3.5 sec, 6.14/6.14 sec, 8.51/8.51 sec, 4.29/4.29 sec, 9.93/9.93 sec, 9.34/9.34 sec, 8.85/8.85 sec, 8.83/8.83 sec, 8.74/8.74 sec, 8.56/8.56 sec, 7.95/7.95 sec, 8.13/8.13 sec, 9.21/9.21 sec, 7.02/7.02 sec, 7/7 sec, 4.65/4.65 sec, 19.78/19.78 sec, 20.45/20.45 sec )
[LOG] Total clause size reduction: 25919 --> 1691 (891 --> 31, 720 --> 18, 474 --> 10, 1248 --> 149, 2310 --> 261, 1064 --> 17, 825 --> 13, 1036 --> 18, 803 --> 14, 1152 --> 47, 852 --> 33, 490 --> 16, 621 --> 28, 816 --> 44, 670 --> 42, 594 --> 32, 7605 --> 660, 1984 --> 154, 1764 --> 104 )
[LOG] Average clause size reduction: 66.1199 --> 4.31378 (74.25 --> 2.58333, 72 --> 1.8, 67.7143 --> 1.42857, 73.4118 --> 8.76471, 74.5161 --> 8.41935, 70.9333 --> 1.13333, 68.75 --> 1.08333, 69.0667 --> 1.2, 66.9167 --> 1.16667, 67.7647 --> 2.76471, 65.5385 --> 2.53846, 61.25 --> 2, 62.1 --> 2.8, 62.7692 --> 3.38462, 60.9091 --> 3.81818, 59.4 --> 3.2, 64.4492 --> 5.59322, 62 --> 4.8125, 60.8276 --> 3.58621 )
[LOG] Overall execution time: 263.39 sec CPU time.
[LOG] Overall execution time: 264 sec real time.
Synthesis time: 263.77 sec (Real time) / 259.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.79 sec (Real time) / 6.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1404 15 47 1 1323
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 173.46 sec CPU time.
[LOG] Relation determinization time: 174 sec real time.
[LOG] Final circuit size: 926 new AND gates.
[LOG] Size before ABC: 1895 AND gates.
[LOG] Size after ABC: 926 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 171.11/172 sec (5.57/6 sec, 6.66/7 sec, 3.53/3 sec, 8.76/9 sec, 10.06/10 sec, 7.33/7 sec, 5.36/6 sec, 6.39/6 sec, 4.98/5 sec, 7.56/8 sec, 7.38/7 sec, 9.35/9 sec, 6.58/7 sec, 6.95/7 sec, 9.73/10 sec, 6.26/6 sec, 9.51/9 sec, 8.82/9 sec, 20.28/20 sec, 20.05/21 sec )
[LOG] Nr of iterations: 425 (16, 10, 6, 21, 36, 14, 15, 11, 11, 18, 16, 12, 19, 17, 15, 12, 120, 23, 22, 11 )
[LOG] Total clause computation time: 69.58/69 sec (4.03/4.03 sec, 5.11/5.11 sec, 0.92/0.92 sec, 2.95/2.95 sec, 4.7/4.7 sec, 1.96/1.96 sec, 1.28/1.28 sec, 1.92/1.92 sec, 1.29/1.29 sec, 2.57/2.57 sec, 2.49/2.49 sec, 2.71/2.71 sec, 3.22/3.22 sec, 2.3/2.3 sec, 2.93/2.93 sec, 3.35/3.35 sec, 4.26/4.26 sec, 3.53/3.53 sec, 8.73/8.73 sec, 9.33/9.33 sec )
[LOG] Total clause minimization time: 100.34/102 sec (1.49/1.49 sec, 1.5/1.5 sec, 2.57/2.57 sec, 5.76/5.76 sec, 5.29/5.29 sec, 5.31/5.31 sec, 4.02/4.02 sec, 4.4/4.4 sec, 3.64/3.64 sec, 4.92/4.92 sec, 4.84/4.84 sec, 6.59/6.59 sec, 3.3/3.3 sec, 4.59/4.59 sec, 6.74/6.74 sec, 2.84/2.84 sec, 5.18/5.18 sec, 5.23/5.23 sec, 11.47/11.47 sec, 10.66/10.66 sec )
[LOG] Total clause size reduction: 29852 --> 1895 (1275 --> 40, 756 --> 18, 415 --> 9, 1640 --> 180, 2835 --> 307, 1040 --> 14, 1106 --> 19, 780 --> 12, 770 --> 13, 1292 --> 44, 1125 --> 40, 814 --> 30, 1314 --> 39, 1152 --> 78, 994 --> 40, 770 --> 46, 8211 --> 729, 1496 --> 71, 1407 --> 122, 660 --> 44 )
[LOG] Average clause size reduction: 70.24 --> 4.45882 (79.6875 --> 2.5, 75.6 --> 1.8, 69.1667 --> 1.5, 78.0952 --> 8.57143, 78.75 --> 8.52778, 74.2857 --> 1, 73.7333 --> 1.26667, 70.9091 --> 1.09091, 70 --> 1.18182, 71.7778 --> 2.44444, 70.3125 --> 2.5, 67.8333 --> 2.5, 69.1579 --> 2.05263, 67.7647 --> 4.58824, 66.2667 --> 2.66667, 64.1667 --> 3.83333, 68.425 --> 6.075, 65.0435 --> 3.08696, 63.9545 --> 5.54545, 60 --> 4 )
[LOG] Overall execution time: 173.47 sec CPU time.
[LOG] Overall execution time: 174 sec real time.
Synthesis time: 173.90 sec (Real time) / 171.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.75 sec (Real time) / 11.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1572 16 49 1 1487
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 316.99 sec CPU time.
[LOG] Relation determinization time: 318 sec real time.
[LOG] Final circuit size: 1249 new AND gates.
[LOG] Size before ABC: 2745 AND gates.
[LOG] Size after ABC: 1249 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 313.33/313 sec (8.22/8 sec, 6.19/6 sec, 10.08/10 sec, 18.14/18 sec, 11.12/11 sec, 8.97/9 sec, 11.08/12 sec, 12.39/12 sec, 9.95/10 sec, 10.9/11 sec, 10.13/10 sec, 10.03/10 sec, 9.97/10 sec, 13.18/13 sec, 8.54/9 sec, 9.18/9 sec, 15.56/15 sec, 17.43/18 sec, 15.26/15 sec, 50.12/50 sec, 46.89/47 sec )
[LOG] Nr of iterations: 548 (17, 13, 7, 20, 30, 15, 12, 16, 13, 20, 11, 8, 12, 14, 11, 12, 209, 30, 34, 29, 15 )
[LOG] Total clause computation time: 121.6/122 sec (3.52/3.52 sec, 2.28/2.28 sec, 1.57/1.57 sec, 4.31/4.31 sec, 8.18/8.18 sec, 2.21/2.21 sec, 3.37/3.37 sec, 5.1/5.1 sec, 3.13/3.13 sec, 4.43/4.43 sec, 3.34/3.34 sec, 3.6/3.6 sec, 3.68/3.68 sec, 5.23/5.23 sec, 2.92/2.92 sec, 3.16/3.16 sec, 7.02/7.02 sec, 7.94/7.94 sec, 3.72/3.72 sec, 22.3/22.3 sec, 20.59/20.59 sec )
[LOG] Total clause minimization time: 189.89/188 sec (4.64/4.64 sec, 3.82/3.82 sec, 8.44/8.44 sec, 13.76/13.76 sec, 2.85/2.85 sec, 6.68/6.68 sec, 7.63/7.63 sec, 7.22/7.22 sec, 6.74/6.74 sec, 6.38/6.38 sec, 6.72/6.72 sec, 6.34/6.34 sec, 6.21/6.21 sec, 7.84/7.84 sec, 5.54/5.54 sec, 5.95/5.95 sec, 8.42/8.42 sec, 9.41/9.41 sec, 11.43/11.43 sec, 27.7/27.7 sec, 26.17/26.17 sec )
[LOG] Total clause size reduction: 40188 --> 2745 (1424 --> 49, 1056 --> 27, 522 --> 11, 1634 --> 203, 2465 --> 319, 1176 --> 15, 913 --> 14, 1230 --> 22, 972 --> 15, 1520 --> 50, 790 --> 36, 546 --> 16, 847 --> 18, 988 --> 31, 750 --> 39, 814 --> 32, 15184 --> 1441, 2088 --> 88, 2343 --> 111, 1960 --> 148, 966 --> 60 )
[LOG] Average clause size reduction: 73.3358 --> 5.00912 (83.7647 --> 2.88235, 81.2308 --> 2.07692, 74.5714 --> 1.57143, 81.7 --> 10.15, 82.1667 --> 10.6333, 78.4 --> 1, 76.0833 --> 1.16667, 76.875 --> 1.375, 74.7692 --> 1.15385, 76 --> 2.5, 71.8182 --> 3.27273, 68.25 --> 2, 70.5833 --> 1.5, 70.5714 --> 2.21429, 68.1818 --> 3.54545, 67.8333 --> 2.66667, 72.6507 --> 6.89474, 69.6 --> 2.93333, 68.9118 --> 3.26471, 67.5862 --> 5.10345, 64.4 --> 4 )
[LOG] Overall execution time: 317 sec CPU time.
[LOG] Overall execution time: 318 sec real time.
Synthesis time: 317.49 sec (Real time) / 313.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.16 sec (Real time) / 18.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1940 17 51 1 1851
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 382.44 sec CPU time.
[LOG] Relation determinization time: 382 sec real time.
[LOG] Final circuit size: 1340 new AND gates.
[LOG] Size before ABC: 2825 AND gates.
[LOG] Size after ABC: 1340 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 377.89/377 sec (9.09/9 sec, 8.68/9 sec, 14.11/14 sec, 20.46/20 sec, 12.26/12 sec, 14.13/15 sec, 13.32/13 sec, 12.88/13 sec, 15.41/15 sec, 13.22/13 sec, 11.84/11 sec, 13.01/13 sec, 12.38/13 sec, 16.46/16 sec, 13.34/14 sec, 12.74/12 sec, 19.65/20 sec, 16.93/17 sec, 17.96/18 sec, 17.47/17 sec, 36.61/37 sec, 55.94/56 sec )
[LOG] Nr of iterations: 605 (16, 14, 7, 21, 34, 22, 16, 16, 16, 23, 19, 18, 14, 14, 11, 16, 124, 31, 31, 13, 104, 25 )
[LOG] Total clause computation time: 138.17/139 sec (5.57/5.57 sec, 2.74/2.74 sec, 2.69/2.69 sec, 5.9/5.9 sec, 8.01/8.01 sec, 4.99/4.99 sec, 4.11/4.11 sec, 2.92/2.92 sec, 7.15/7.15 sec, 4.06/4.06 sec, 4.05/4.05 sec, 4.24/4.24 sec, 4.62/4.62 sec, 6.17/6.17 sec, 3.68/3.68 sec, 5.98/5.98 sec, 8.58/8.58 sec, 4.7/4.7 sec, 5.41/5.41 sec, 7.62/7.62 sec, 12.07/12.07 sec, 22.91/22.91 sec )
[LOG] Total clause minimization time: 237.53/237 sec (3.44/3.44 sec, 5.85/5.85 sec, 11.33/11.33 sec, 14.41/14.41 sec, 4.15/4.15 sec, 9.08/9.08 sec, 9.14/9.14 sec, 9.89/9.89 sec, 8.18/8.18 sec, 9.06/9.06 sec, 7.69/7.69 sec, 8.68/8.68 sec, 7.67/7.67 sec, 10.19/10.19 sec, 9.56/9.56 sec, 6.66/6.66 sec, 10.91/10.91 sec, 12.14/12.14 sec, 12.46/12.46 sec, 9.74/9.74 sec, 24.38/24.38 sec, 32.92/32.92 sec )
[LOG] Total clause size reduction: 46517 --> 2825 (1395 --> 39, 1196 --> 30, 546 --> 11, 1800 --> 232, 2937 --> 367, 1848 --> 49, 1305 --> 21, 1290 --> 17, 1275 --> 43, 1848 --> 65, 1494 --> 42, 1394 --> 47, 1053 --> 22, 1040 --> 36, 790 --> 33, 1170 --> 60, 9471 --> 905, 2280 --> 93, 2250 --> 93, 888 --> 42, 7519 --> 471, 1728 --> 107 )
[LOG] Average clause size reduction: 76.8876 --> 4.66942 (87.1875 --> 2.4375, 85.4286 --> 2.14286, 78 --> 1.57143, 85.7143 --> 11.0476, 86.3824 --> 10.7941, 84 --> 2.22727, 81.5625 --> 1.3125, 80.625 --> 1.0625, 79.6875 --> 2.6875, 80.3478 --> 2.82609, 78.6316 --> 2.21053, 77.4444 --> 2.61111, 75.2143 --> 1.57143, 74.2857 --> 2.57143, 71.8182 --> 3, 73.125 --> 3.75, 76.379 --> 7.29839, 73.5484 --> 3, 72.5806 --> 3, 68.3077 --> 3.23077, 72.2981 --> 4.52885, 69.12 --> 4.28 )
[LOG] Overall execution time: 382.46 sec CPU time.
[LOG] Overall execution time: 382 sec real time.
Synthesis time: 382.95 sec (Real time) / 377.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.00 sec (Real time) / 20.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2072 18 53 1 1979
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 460.83 sec CPU time.
[LOG] Relation determinization time: 462 sec real time.
[LOG] Final circuit size: 2286 new AND gates.
[LOG] Size before ABC: 4743 AND gates.
[LOG] Size after ABC: 2286 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 456.11/456 sec (7.93/8 sec, 6.61/6 sec, 12.82/13 sec, 21.17/21 sec, 11.38/12 sec, 13.3/13 sec, 8.78/9 sec, 8.53/8 sec, 11.81/12 sec, 11.01/11 sec, 12.74/13 sec, 17.38/17 sec, 13.75/14 sec, 12.56/13 sec, 12.96/13 sec, 16.57/16 sec, 23.6/24 sec, 18.18/18 sec, 21.28/21 sec, 22.71/23 sec, 20.39/20 sec, 43.89/44 sec, 106.76/107 sec )
[LOG] Nr of iterations: 754 (12, 10, 6, 22, 46, 19, 19, 16, 8, 14, 15, 17, 13, 18, 22, 15, 228, 39, 44, 18, 14, 119, 20 )
[LOG] Total clause computation time: 172.96/177 sec (4.27/4.27 sec, 2.7/2.7 sec, 1.35/1.35 sec, 4.68/4.68 sec, 6.55/6.55 sec, 2.73/2.73 sec, 2.5/2.5 sec, 2.46/2.46 sec, 3.8/3.8 sec, 3.42/3.42 sec, 5.33/5.33 sec, 8.22/8.22 sec, 4.95/4.95 sec, 5.47/5.47 sec, 5.54/5.54 sec, 7.25/7.25 sec, 9.85/9.85 sec, 6.28/6.28 sec, 7.65/7.65 sec, 8.54/8.54 sec, 7.49/7.49 sec, 18.99/18.99 sec, 42.94/42.94 sec )
[LOG] Total clause minimization time: 281.08/279 sec (3.57/3.57 sec, 3.82/3.82 sec, 11.39/11.39 sec, 16.39/16.39 sec, 4.73/4.73 sec, 10.5/10.5 sec, 6.22/6.22 sec, 5.99/5.99 sec, 7.93/7.93 sec, 7.51/7.51 sec, 7.32/7.32 sec, 9.08/9.08 sec, 8.72/8.72 sec, 7.02/7.02 sec, 7.35/7.35 sec, 9.25/9.25 sec, 13.57/13.57 sec, 11.8/11.8 sec, 13.52/13.52 sec, 14.1/14.1 sec, 12.81/12.81 sec, 24.77/24.77 sec, 63.72/63.72 sec )
[LOG] Total clause size reduction: 60453 --> 4743 (1067 --> 31, 864 --> 18, 475 --> 9, 1974 --> 277, 4185 --> 480, 1656 --> 21, 1638 --> 21, 1350 --> 20, 623 --> 10, 1144 --> 52, 1218 --> 32, 1376 --> 59, 1020 --> 36, 1428 --> 80, 1743 --> 59, 1148 --> 63, 18387 --> 2103, 3040 --> 108, 3397 --> 158, 1326 --> 74, 1001 --> 57, 8968 --> 906, 1425 --> 69 )
[LOG] Average clause size reduction: 80.1764 --> 6.29045 (88.9167 --> 2.58333, 86.4 --> 1.8, 79.1667 --> 1.5, 89.7273 --> 12.5909, 90.9783 --> 10.4348, 87.1579 --> 1.10526, 86.2105 --> 1.10526, 84.375 --> 1.25, 77.875 --> 1.25, 81.7143 --> 3.71429, 81.2 --> 2.13333, 80.9412 --> 3.47059, 78.4615 --> 2.76923, 79.3333 --> 4.44444, 79.2273 --> 2.68182, 76.5333 --> 4.2, 80.6447 --> 9.22368, 77.9487 --> 2.76923, 77.2045 --> 3.59091, 73.6667 --> 4.11111, 71.5 --> 4.07143, 75.3613 --> 7.61345, 71.25 --> 3.45 )
[LOG] Overall execution time: 460.84 sec CPU time.
[LOG] Overall execution time: 462 sec real time.
Synthesis time: 461.51 sec (Real time) / 455.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.07 sec (Real time) / 1.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.45 sec (Real time) / 40.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 3068 19 55 1 2971
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 615.14 sec CPU time.
[LOG] Relation determinization time: 616 sec real time.
[LOG] Final circuit size: 1649 new AND gates.
[LOG] Size before ABC: 3471 AND gates.
[LOG] Size after ABC: 1649 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 609.52/610 sec (8.13/8 sec, 10.39/10 sec, 18.36/19 sec, 24.94/25 sec, 15.76/15 sec, 26.57/27 sec, 22.27/22 sec, 25.25/25 sec, 23/23 sec, 24.08/25 sec, 22.6/22 sec, 23.83/24 sec, 22.29/22 sec, 28.11/28 sec, 26.44/27 sec, 23.13/23 sec, 28.19/28 sec, 34.57/35 sec, 30.79/31 sec, 25.91/26 sec, 26.62/26 sec, 32.12/32 sec, 43.2/44 sec, 42.97/43 sec )
[LOG] Nr of iterations: 630 (11, 12, 6, 23, 35, 26, 15, 18, 18, 15, 29, 11, 15, 11, 9, 17, 126, 11, 27, 15, 16, 13, 76, 75 )
[LOG] Total clause computation time: 243.96/243 sec (3.27/3.27 sec, 3.3/3.3 sec, 2.56/2.56 sec, 5.51/5.51 sec, 10.14/10.14 sec, 12/12 sec, 7.64/7.64 sec, 10.39/10.39 sec, 8.93/8.93 sec, 9.72/9.72 sec, 8.89/8.89 sec, 9.33/9.33 sec, 8.51/8.51 sec, 11.77/11.77 sec, 10.35/10.35 sec, 8.55/8.55 sec, 13.85/13.85 sec, 11.93/11.93 sec, 10.75/10.75 sec, 11.82/11.82 sec, 12.52/12.52 sec, 14.15/14.15 sec, 19.9/19.9 sec, 18.18/18.18 sec )
[LOG] Total clause minimization time: 363.04/364 sec (4.79/4.79 sec, 7.01/7.01 sec, 15.72/15.72 sec, 19.35/19.35 sec, 5.51/5.51 sec, 14.49/14.49 sec, 14.52/14.52 sec, 14.76/14.76 sec, 13.97/13.97 sec, 14.28/14.28 sec, 13.59/13.59 sec, 14.4/14.4 sec, 13.68/13.68 sec, 16.23/16.23 sec, 16/16 sec, 14.45/14.45 sec, 14.15/14.15 sec, 22.53/22.53 sec, 19.93/19.93 sec, 13.99/13.99 sec, 13.99/13.99 sec, 17.87/17.87 sec, 23.17/23.17 sec, 24.66/24.66 sec )
[LOG] Total clause size reduction: 53151 --> 3471 (1020 --> 16, 1111 --> 13, 500 --> 8, 2178 --> 296, 3332 --> 424, 2425 --> 38, 1344 --> 19, 1615 --> 19, 1598 --> 24, 1302 --> 55, 2576 --> 55, 910 --> 27, 1260 --> 66, 890 --> 38, 704 --> 26, 1392 --> 55, 10750 --> 1229, 850 --> 21, 2184 --> 73, 1162 --> 63, 1230 --> 58, 972 --> 44, 6000 --> 453, 5846 --> 351 )
[LOG] Average clause size reduction: 84.3667 --> 5.50952 (92.7273 --> 1.45455, 92.5833 --> 1.08333, 83.3333 --> 1.33333, 94.6957 --> 12.8696, 95.2 --> 12.1143, 93.2692 --> 1.46154, 89.6 --> 1.26667, 89.7222 --> 1.05556, 88.7778 --> 1.33333, 86.8 --> 3.66667, 88.8276 --> 1.89655, 82.7273 --> 2.45455, 84 --> 4.4, 80.9091 --> 3.45455, 78.2222 --> 2.88889, 81.8824 --> 3.23529, 85.3175 --> 9.75397, 77.2727 --> 1.90909, 80.8889 --> 2.7037, 77.4667 --> 4.2, 76.875 --> 3.625, 74.7692 --> 3.38462, 78.9474 --> 5.96053, 77.9467 --> 4.68 )
[LOG] Overall execution time: 615.16 sec CPU time.
[LOG] Overall execution time: 616 sec real time.
Synthesis time: 615.74 sec (Real time) / 610.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.17 sec (Real time) / 16.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2484 20 58 1 2382
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.24 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 43 new AND gates.
[LOG] Size before ABC: 54 AND gates.
[LOG] Size after ABC: 42 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.21/0 sec (0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.02/0 sec, 0.04/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 39 (9, 8, 5, 2, 8, 7 )
[LOG] Total clause computation time: 0.11/0 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 1046 --> 53 (272 --> 13, 231 --> 11, 128 --> 6, 31 --> 0, 210 --> 12, 174 --> 11 )
[LOG] Average clause size reduction: 26.8205 --> 1.35897 (30.2222 --> 1.44444, 28.875 --> 1.375, 25.6 --> 1.2, 15.5 --> 0, 26.25 --> 1.5, 24.8571 --> 1.57143 )
[LOG] Overall execution time: 0.24 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 217 5 23 1 184
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.8 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 71 new AND gates.
[LOG] Size before ABC: 101 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.75/1 sec (0.09/0 sec, 0.11/0 sec, 0.12/0 sec, 0.12/0 sec, 0.15/1 sec, 0.1/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 55 (9, 11, 4, 8, 5, 12, 6 )
[LOG] Total clause computation time: 0.36/1 sec (0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 0.39/0 sec (0.04/0.04 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 1734 --> 101 (312 --> 19, 380 --> 23, 111 --> 4, 252 --> 15, 140 --> 7, 374 --> 24, 165 --> 9 )
[LOG] Average clause size reduction: 31.5273 --> 1.83636 (34.6667 --> 2.11111, 34.5455 --> 2.09091, 27.75 --> 1, 31.5 --> 1.875, 28 --> 1.4, 31.1667 --> 2, 27.5 --> 1.5 )
[LOG] Overall execution time: 0.8 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.00 sec (Real time) / 0.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 284 6 26 1 245
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.69 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 138 new AND gates.
[LOG] Size before ABC: 235 AND gates.
[LOG] Size after ABC: 138 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.62/1 sec (0.13/0 sec, 0.19/0 sec, 0.21/0 sec, 0.1/0 sec, 0.12/0 sec, 0.17/0 sec, 0.39/1 sec, 0.21/0 sec, 0.1/0 sec )
[LOG] Nr of iterations: 92 (9, 9, 6, 8, 6, 14, 11, 22, 7 )
[LOG] Total clause computation time: 0.79/1 sec (0.06/0.06 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 0.78/0 sec (0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.27/0.27 sec, 0.08/0.08 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 3439 --> 235 (368 --> 21, 360 --> 16, 220 --> 6, 301 --> 12, 210 --> 8, 533 --> 72, 400 --> 23, 819 --> 66, 228 --> 11 )
[LOG] Average clause size reduction: 37.3804 --> 2.55435 (40.8889 --> 2.33333, 40 --> 1.77778, 36.6667 --> 1, 37.625 --> 1.5, 35 --> 1.33333, 38.0714 --> 5.14286, 36.3636 --> 2.09091, 37.2273 --> 3, 32.5714 --> 1.57143 )
[LOG] Overall execution time: 1.69 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.92 sec (Real time) / 1.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.58 sec (Real time) / 0.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 392 7 30 1 346
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 3.29 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 275 new AND gates.
[LOG] Size before ABC: 455 AND gates.
[LOG] Size after ABC: 275 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.22/3 sec (0.06/0 sec, 0.07/0 sec, 0.2/1 sec, 0.29/0 sec, 0.41/0 sec, 0.38/1 sec, 0.49/0 sec, 0.21/0 sec, 0.65/1 sec, 0.46/0 sec )
[LOG] Nr of iterations: 152 (7, 9, 20, 8, 5, 5, 9, 17, 39, 33 )
[LOG] Total clause computation time: 1.48/1 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.35/0.35 sec, 0.07/0.07 sec, 0.34/0.34 sec, 0.21/0.21 sec )
[LOG] Total clause minimization time: 1.66/2 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.15/0.15 sec, 0.29/0.29 sec, 0.29/0.29 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.3/0.3 sec, 0.24/0.24 sec )
[LOG] Total clause size reduction: 6387 --> 455 (306 --> 10, 400 --> 26, 931 --> 54, 336 --> 10, 188 --> 5, 184 --> 6, 360 --> 17, 704 --> 91, 1634 --> 154, 1344 --> 82 )
[LOG] Average clause size reduction: 42.0197 --> 2.99342 (43.7143 --> 1.42857, 44.4444 --> 2.88889, 46.55 --> 2.7, 42 --> 1.25, 37.6 --> 1, 36.8 --> 1.2, 40 --> 1.88889, 41.4118 --> 5.35294, 41.8974 --> 3.94872, 40.7273 --> 2.48485 )
[LOG] Overall execution time: 3.29 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.55 sec (Real time) / 3.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.05 sec (Real time) / 1.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 571 8 33 1 520
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 14.08 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 1425 new AND gates.
[LOG] Size before ABC: 2896 AND gates.
[LOG] Size after ABC: 1425 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.96/14 sec (0.09/0 sec, 0.12/0 sec, 0.19/0 sec, 0.32/1 sec, 0.45/0 sec, 0.81/1 sec, 0.27/0 sec, 0.48/1 sec, 0.84/1 sec, 1.29/1 sec, 3.74/4 sec, 5.36/5 sec )
[LOG] Nr of iterations: 433 (9, 18, 24, 11, 11, 6, 8, 9, 9, 263, 44, 21 )
[LOG] Total clause computation time: 5.05/6 sec (0.04/0.04 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.15/0.15 sec, 0.23/0.23 sec, 0.36/0.36 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.59/0.59 sec, 0.39/0.39 sec, 0.92/0.92 sec, 2.01/2.01 sec )
[LOG] Total clause minimization time: 8.81/8 sec (0.04/0.04 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.22/0.22 sec, 0.44/0.44 sec, 0.14/0.14 sec, 0.36/0.36 sec, 0.24/0.24 sec, 0.89/0.89 sec, 2.81/2.81 sec, 3.33/3.33 sec )
[LOG] Total clause size reduction: 21090 --> 2896 (464 --> 14, 969 --> 54, 1288 --> 65, 550 --> 15, 540 --> 23, 265 --> 8, 364 --> 12, 408 --> 19, 400 --> 20, 12838 --> 2493, 2064 --> 115, 940 --> 58 )
[LOG] Average clause size reduction: 48.7067 --> 6.68822 (51.5556 --> 1.55556, 53.8333 --> 3, 53.6667 --> 2.70833, 50 --> 1.36364, 49.0909 --> 2.09091, 44.1667 --> 1.33333, 45.5 --> 1.5, 45.3333 --> 2.11111, 44.4444 --> 2.22222, 48.8137 --> 9.47909, 46.9091 --> 2.61364, 44.7619 --> 2.7619 )
[LOG] Overall execution time: 14.09 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.55 sec (Real time) / 14.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.72 sec (Real time) / 5.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1765 9 37 1 1707
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 38.4 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 2483 new AND gates.
[LOG] Size before ABC: 4756 AND gates.
[LOG] Size after ABC: 2483 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 38.13/38 sec (0.14/0 sec, 0.22/1 sec, 0.47/0 sec, 0.35/0 sec, 0.41/1 sec, 0.43/0 sec, 0.4/1 sec, 0.54/0 sec, 0.96/1 sec, 0.97/1 sec, 2.27/2 sec, 6.66/7 sec, 24.31/24 sec )
[LOG] Nr of iterations: 616 (6, 17, 33, 7, 7, 9, 8, 6, 19, 8, 202, 264, 30 )
[LOG] Total clause computation time: 15.93/14 sec (0.08/0.08 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.35/0.35 sec, 0.26/0.26 sec, 0.6/0.6 sec, 2.07/2.07 sec, 11.67/11.67 sec )
[LOG] Total clause minimization time: 22.03/24 sec (0.06/0.06 sec, 0.12/0.12 sec, 0.31/0.31 sec, 0.21/0.21 sec, 0.27/0.27 sec, 0.3/0.3 sec, 0.31/0.31 sec, 0.36/0.36 sec, 0.6/0.6 sec, 0.69/0.69 sec, 1.64/1.64 sec, 4.55/4.55 sec, 12.61/12.61 sec )
[LOG] Total clause size reduction: 32292 --> 4756 (315 --> 8, 992 --> 59, 1952 --> 105, 360 --> 8, 354 --> 8, 464 --> 13, 399 --> 11, 280 --> 8, 990 --> 107, 378 --> 21, 10653 --> 1908, 13676 --> 2400, 1479 --> 100 )
[LOG] Average clause size reduction: 52.4221 --> 7.72078 (52.5 --> 1.33333, 58.3529 --> 3.47059, 59.1515 --> 3.18182, 51.4286 --> 1.14286, 50.5714 --> 1.14286, 51.5556 --> 1.44444, 49.875 --> 1.375, 46.6667 --> 1.33333, 52.1053 --> 5.63158, 47.25 --> 2.625, 52.7376 --> 9.44554, 51.803 --> 9.09091, 49.3 --> 3.33333 )
[LOG] Overall execution time: 38.4 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 39.02 sec (Real time) / 38.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.06 sec (Real time) / 1.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.39 sec (Real time) / 12.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2868 10 40 1 2805
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 30.32 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 3772 new AND gates.
[LOG] Size before ABC: 7473 AND gates.
[LOG] Size after ABC: 3772 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 30.09/30 sec (0.13/0 sec, 0.19/0 sec, 0.37/0 sec, 0.4/1 sec, 0.33/0 sec, 0.38/1 sec, 0.45/0 sec, 0.36/0 sec, 0.81/1 sec, 0.35/1 sec, 0.72/0 sec, 2.41/3 sec, 10.82/11 sec, 12.37/12 sec )
[LOG] Nr of iterations: 834 (8, 19, 23, 7, 11, 10, 9, 7, 12, 11, 9, 366, 321, 21 )
[LOG] Total clause computation time: 14.04/13 sec (0.06/0.06 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.22/0.22 sec, 0.13/0.13 sec, 0.27/0.27 sec, 0.12/0.12 sec, 0.24/0.24 sec, 0.53/0.53 sec, 4.28/4.28 sec, 7.66/7.66 sec )
[LOG] Total clause minimization time: 15.82/17 sec (0.06/0.06 sec, 0.1/0.1 sec, 0.26/0.26 sec, 0.28/0.28 sec, 0.21/0.21 sec, 0.25/0.25 sec, 0.22/0.22 sec, 0.23/0.23 sec, 0.53/0.53 sec, 0.22/0.22 sec, 0.47/0.47 sec, 1.85/1.85 sec, 6.46/6.46 sec, 4.68/4.68 sec )
[LOG] Total clause size reduction: 47132 --> 7473 (476 --> 12, 1206 --> 78, 1452 --> 68, 390 --> 9, 640 --> 15, 567 --> 18, 496 --> 13, 366 --> 10, 660 --> 57, 590 --> 19, 464 --> 24, 20805 --> 3908, 17920 --> 3141, 1100 --> 101 )
[LOG] Average clause size reduction: 56.5132 --> 8.96043 (59.5 --> 1.5, 63.4737 --> 4.10526, 63.1304 --> 2.95652, 55.7143 --> 1.28571, 58.1818 --> 1.36364, 56.7 --> 1.8, 55.1111 --> 1.44444, 52.2857 --> 1.42857, 55 --> 4.75, 53.6364 --> 1.72727, 51.5556 --> 2.66667, 56.8443 --> 10.6776, 55.8255 --> 9.78505, 52.381 --> 4.80952 )
[LOG] Overall execution time: 30.32 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 31.36 sec (Real time) / 30.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.37 sec (Real time) / 1.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.48 sec (Real time) / 19.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 4198 11 43 1 4130
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 15.26 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 1302 new AND gates.
[LOG] Size before ABC: 2396 AND gates.
[LOG] Size after ABC: 1302 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.94/15 sec (0.16/0 sec, 0.23/1 sec, 0.37/0 sec, 0.39/0 sec, 0.43/1 sec, 0.52/0 sec, 0.43/1 sec, 0.52/0 sec, 1/1 sec, 0.77/1 sec, 0.9/1 sec, 0.95/1 sec, 1.36/1 sec, 2.88/3 sec, 4.03/4 sec )
[LOG] Nr of iterations: 424 (6, 10, 25, 12, 10, 7, 6, 7, 19, 7, 12, 6, 135, 108, 54 )
[LOG] Total clause computation time: 5.49/6 sec (0.08/0.08 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.16/0.16 sec, 0.29/0.29 sec, 0.23/0.23 sec, 0.31/0.31 sec, 0.31/0.31 sec, 0.46/0.46 sec, 1.47/1.47 sec, 1.47/1.47 sec )
[LOG] Total clause minimization time: 9.23/9 sec (0.07/0.07 sec, 0.1/0.1 sec, 0.24/0.24 sec, 0.28/0.28 sec, 0.3/0.3 sec, 0.35/0.35 sec, 0.32/0.32 sec, 0.34/0.34 sec, 0.7/0.7 sec, 0.53/0.53 sec, 0.57/0.57 sec, 0.63/0.63 sec, 0.9/0.9 sec, 1.36/1.36 sec, 2.54/2.54 sec )
[LOG] Total clause size reduction: 25525 --> 2396 (365 --> 9, 648 --> 37, 1704 --> 71, 770 --> 14, 621 --> 12, 408 --> 8, 335 --> 6, 396 --> 9, 1170 --> 164, 384 --> 9, 693 --> 73, 310 --> 8, 8174 --> 1214, 6420 --> 584, 3127 --> 178 )
[LOG] Average clause size reduction: 60.2005 --> 5.65094 (60.8333 --> 1.5, 64.8 --> 3.7, 68.16 --> 2.84, 64.1667 --> 1.16667, 62.1 --> 1.2, 58.2857 --> 1.14286, 55.8333 --> 1, 56.5714 --> 1.28571, 61.5789 --> 8.63158, 54.8571 --> 1.28571, 57.75 --> 6.08333, 51.6667 --> 1.33333, 60.5481 --> 8.99259, 59.4444 --> 5.40741, 57.9074 --> 3.2963 )
[LOG] Overall execution time: 15.27 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.70 sec (Real time) / 15.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.25 sec (Real time) / 5.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1770 12 46 1 1697
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 67.41 sec CPU time.
[LOG] Relation determinization time: 68 sec real time.
[LOG] Final circuit size: 4585 new AND gates.
[LOG] Size before ABC: 9097 AND gates.
[LOG] Size after ABC: 4585 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 66.91/67 sec (0.25/0 sec, 0.41/1 sec, 0.81/0 sec, 0.98/1 sec, 0.73/1 sec, 0.82/1 sec, 0.75/1 sec, 1.25/1 sec, 2.52/3 sec, 0.86/0 sec, 2.42/3 sec, 1.18/1 sec, 0.86/1 sec, 7.23/7 sec, 12.74/13 sec, 15.58/15 sec, 17.52/18 sec )
[LOG] Nr of iterations: 991 (7, 34, 28, 15, 11, 10, 10, 11, 10, 8, 8, 14, 10, 592, 113, 82, 28 )
[LOG] Total clause computation time: 25.01/24 sec (0.13/0.13 sec, 0.17/0.17 sec, 0.37/0.37 sec, 0.25/0.25 sec, 0.27/0.27 sec, 0.3/0.3 sec, 0.25/0.25 sec, 0.35/0.35 sec, 0.77/0.77 sec, 0.26/0.26 sec, 0.76/0.76 sec, 0.26/0.26 sec, 0.3/0.3 sec, 1.68/1.68 sec, 4.71/4.71 sec, 7.31/7.31 sec, 6.87/6.87 sec )
[LOG] Total clause minimization time: 41.37/43 sec (0.11/0.11 sec, 0.22/0.22 sec, 0.43/0.43 sec, 0.72/0.72 sec, 0.45/0.45 sec, 0.51/0.51 sec, 0.48/0.48 sec, 0.88/0.88 sec, 1.74/1.74 sec, 0.59/0.59 sec, 1.64/1.64 sec, 0.91/0.91 sec, 0.54/0.54 sec, 5.41/5.41 sec, 7.95/7.95 sec, 8.19/8.19 sec, 10.6/10.6 sec )
[LOG] Total clause size reduction: 66228 --> 9097 (480 --> 10, 2607 --> 158, 2106 --> 83, 1078 --> 21, 760 --> 13, 675 --> 13, 666 --> 12, 730 --> 15, 648 --> 37, 497 --> 11, 490 --> 27, 897 --> 31, 612 --> 20, 39597 --> 7311, 7392 --> 812, 5265 --> 452, 1728 --> 71 )
[LOG] Average clause size reduction: 66.8295 --> 9.17962 (68.5714 --> 1.42857, 76.6765 --> 4.64706, 75.2143 --> 2.96429, 71.8667 --> 1.4, 69.0909 --> 1.18182, 67.5 --> 1.3, 66.6 --> 1.2, 66.3636 --> 1.36364, 64.8 --> 3.7, 62.125 --> 1.375, 61.25 --> 3.375, 64.0714 --> 2.21429, 61.2 --> 2, 66.8868 --> 12.3497, 65.4159 --> 7.18584, 64.2073 --> 5.5122, 61.7143 --> 2.53571 )
[LOG] Overall execution time: 67.41 sec CPU time.
[LOG] Overall execution time: 68 sec real time.
Synthesis time: 68.48 sec (Real time) / 67.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.45 sec (Real time) / 1.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.12 sec (Real time) / 24.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 5108 13 50 1 5028
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 27.64 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 1336 new AND gates.
[LOG] Size before ABC: 2785 AND gates.
[LOG] Size after ABC: 1336 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 27.07/27 sec (0.49/1 sec, 0.46/0 sec, 0.31/1 sec, 0.59/0 sec, 0.51/1 sec, 0.57/0 sec, 0.49/1 sec, 0.65/0 sec, 0.8/1 sec, 0.63/1 sec, 0.72/1 sec, 1.41/1 sec, 0.91/1 sec, 1.18/1 sec, 0.72/1 sec, 2.13/2 sec, 8.04/8 sec, 6.46/6 sec )
[LOG] Nr of iterations: 443 (14, 9, 7, 9, 8, 14, 12, 14, 10, 13, 9, 32, 8, 11, 14, 219, 29, 11 )
[LOG] Total clause computation time: 11.47/10 sec (0.24/0.24 sec, 0.23/0.23 sec, 0.15/0.15 sec, 0.33/0.33 sec, 0.26/0.26 sec, 0.28/0.28 sec, 0.21/0.21 sec, 0.25/0.25 sec, 0.23/0.23 sec, 0.2/0.2 sec, 0.28/0.28 sec, 0.38/0.38 sec, 0.27/0.27 sec, 0.29/0.29 sec, 0.22/0.22 sec, 0.71/0.71 sec, 3.36/3.36 sec, 3.58/3.58 sec )
[LOG] Total clause minimization time: 15.27/17 sec (0.23/0.23 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.25/0.25 sec, 0.23/0.23 sec, 0.28/0.28 sec, 0.26/0.26 sec, 0.39/0.39 sec, 0.56/0.56 sec, 0.42/0.42 sec, 0.42/0.42 sec, 1.01/1.01 sec, 0.62/0.62 sec, 0.87/0.87 sec, 0.48/0.48 sec, 1.39/1.39 sec, 4.65/4.65 sec, 2.85/2.85 sec )
[LOG] Total clause size reduction: 30946 --> 2785 (1105 --> 39, 672 --> 16, 498 --> 10, 656 --> 35, 567 --> 29, 1040 --> 15, 869 --> 13, 1014 --> 17, 693 --> 12, 912 --> 20, 600 --> 15, 2294 --> 310, 511 --> 13, 720 --> 24, 923 --> 27, 15260 --> 2030, 1932 --> 133, 680 --> 27 )
[LOG] Average clause size reduction: 69.8555 --> 6.28668 (78.9286 --> 2.78571, 74.6667 --> 1.77778, 71.1429 --> 1.42857, 72.8889 --> 3.88889, 70.875 --> 3.625, 74.2857 --> 1.07143, 72.4167 --> 1.08333, 72.4286 --> 1.21429, 69.3 --> 1.2, 70.1538 --> 1.53846, 66.6667 --> 1.66667, 71.6875 --> 9.6875, 63.875 --> 1.625, 65.4545 --> 2.18182, 65.9286 --> 1.92857, 69.6804 --> 9.26941, 66.6207 --> 4.58621, 61.8182 --> 2.45455 )
[LOG] Overall execution time: 27.64 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 28.07 sec (Real time) / 27.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.48 sec (Real time) / 8.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1896 14 53 1 1811
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 34.68 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 1207 new AND gates.
[LOG] Size before ABC: 2329 AND gates.
[LOG] Size after ABC: 1207 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 33.86/34 sec (0.58/0 sec, 0.64/1 sec, 0.36/0 sec, 0.84/1 sec, 0.9/1 sec, 0.9/1 sec, 0.79/1 sec, 0.7/1 sec, 1.34/1 sec, 0.91/1 sec, 1.1/1 sec, 1.44/1 sec, 1.51/2 sec, 1.53/1 sec, 1.16/2 sec, 1.46/1 sec, 3.12/3 sec, 7.8/8 sec, 6.78/7 sec )
[LOG] Nr of iterations: 436 (11, 9, 8, 9, 8, 19, 11, 12, 14, 14, 11, 35, 10, 11, 15, 10, 142, 58, 29 )
[LOG] Total clause computation time: 13.83/14 sec (0.27/0.27 sec, 0.31/0.31 sec, 0.18/0.18 sec, 0.44/0.44 sec, 0.54/0.54 sec, 0.3/0.3 sec, 0.24/0.24 sec, 0.24/0.24 sec, 0.27/0.27 sec, 0.27/0.27 sec, 0.33/0.33 sec, 0.43/0.43 sec, 0.44/0.44 sec, 0.43/0.43 sec, 0.46/0.46 sec, 0.48/0.48 sec, 1.86/1.86 sec, 3.49/3.49 sec, 2.85/2.85 sec )
[LOG] Total clause minimization time: 19.61/20 sec (0.29/0.29 sec, 0.31/0.31 sec, 0.16/0.16 sec, 0.38/0.38 sec, 0.34/0.34 sec, 0.58/0.58 sec, 0.53/0.53 sec, 0.44/0.44 sec, 1.05/1.05 sec, 0.62/0.62 sec, 0.75/0.75 sec, 0.99/0.99 sec, 1.05/1.05 sec, 1.08/1.08 sec, 0.67/0.67 sec, 0.96/0.96 sec, 1.24/1.24 sec, 4.27/4.27 sec, 3.9/3.9 sec )
[LOG] Total clause size reduction: 32236 --> 2329 (900 --> 27, 712 --> 16, 616 --> 12, 696 --> 34, 602 --> 31, 1530 --> 27, 840 --> 12, 913 --> 14, 1066 --> 17, 1053 --> 28, 800 --> 17, 2686 --> 334, 702 --> 21, 770 --> 20, 1064 --> 62, 675 --> 19, 10434 --> 1134, 4161 --> 423, 2016 --> 81 )
[LOG] Average clause size reduction: 73.9358 --> 5.34174 (81.8182 --> 2.45455, 79.1111 --> 1.77778, 77 --> 1.5, 77.3333 --> 3.77778, 75.25 --> 3.875, 80.5263 --> 1.42105, 76.3636 --> 1.09091, 76.0833 --> 1.16667, 76.1429 --> 1.21429, 75.2143 --> 2, 72.7273 --> 1.54545, 76.7429 --> 9.54286, 70.2 --> 2.1, 70 --> 1.81818, 70.9333 --> 4.13333, 67.5 --> 1.9, 73.4789 --> 7.98592, 71.7414 --> 7.2931, 69.5172 --> 2.7931 )
[LOG] Overall execution time: 34.68 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.11 sec (Real time) / 34.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.35 sec (Real time) / 5.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1807 15 56 1 1717
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 49.72 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 2000 new AND gates.
[LOG] Size before ABC: 3834 AND gates.
[LOG] Size after ABC: 2000 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 48.95/49 sec (0.74/0 sec, 0.76/1 sec, 0.48/1 sec, 1.12/1 sec, 1.06/1 sec, 0.85/1 sec, 1.21/1 sec, 0.96/1 sec, 1.34/1 sec, 1.5/2 sec, 1.5/1 sec, 1.55/2 sec, 1.44/1 sec, 1.4/2 sec, 1.43/1 sec, 1.3/1 sec, 2.77/3 sec, 4.94/5 sec, 12/12 sec, 10.6/11 sec )
[LOG] Nr of iterations: 636 (16, 9, 8, 8, 8, 16, 13, 16, 14, 12, 11, 9, 14, 9, 19, 14, 181, 31, 140, 88 )
[LOG] Total clause computation time: 17.57/18 sec (0.36/0.36 sec, 0.39/0.39 sec, 0.27/0.27 sec, 0.63/0.63 sec, 0.6/0.6 sec, 0.33/0.33 sec, 0.38/0.38 sec, 0.36/0.36 sec, 0.41/0.41 sec, 0.6/0.6 sec, 0.41/0.41 sec, 0.5/0.5 sec, 0.48/0.48 sec, 0.51/0.51 sec, 0.48/0.48 sec, 0.45/0.45 sec, 1.4/1.4 sec, 1.14/1.14 sec, 3.86/3.86 sec, 4.01/4.01 sec )
[LOG] Total clause minimization time: 30.83/30 sec (0.36/0.36 sec, 0.35/0.35 sec, 0.19/0.19 sec, 0.47/0.47 sec, 0.44/0.44 sec, 0.49/0.49 sec, 0.8/0.8 sec, 0.58/0.58 sec, 0.91/0.91 sec, 0.88/0.88 sec, 1.06/1.06 sec, 1.02/1.02 sec, 0.94/0.94 sec, 0.86/0.86 sec, 0.93/0.93 sec, 0.83/0.83 sec, 1.32/1.32 sec, 3.77/3.77 sec, 8.09/8.09 sec, 6.54/6.54 sec )
[LOG] Total clause size reduction: 49554 --> 3834 (1425 --> 54, 752 --> 16, 651 --> 12, 644 --> 38, 637 --> 33, 1350 --> 17, 1068 --> 14, 1320 --> 20, 1131 --> 16, 946 --> 16, 850 --> 19, 672 --> 13, 1079 --> 21, 656 --> 16, 1458 --> 49, 1040 --> 33, 14220 --> 1527, 2340 --> 81, 10703 --> 1462, 6612 --> 377 )
[LOG] Average clause size reduction: 77.9151 --> 6.0283 (89.0625 --> 3.375, 83.5556 --> 1.77778, 81.375 --> 1.5, 80.5 --> 4.75, 79.625 --> 4.125, 84.375 --> 1.0625, 82.1538 --> 1.07692, 82.5 --> 1.25, 80.7857 --> 1.14286, 78.8333 --> 1.33333, 77.2727 --> 1.72727, 74.6667 --> 1.44444, 77.0714 --> 1.5, 72.8889 --> 1.77778, 76.7368 --> 2.57895, 74.2857 --> 2.35714, 78.5635 --> 8.43646, 75.4839 --> 2.6129, 76.45 --> 10.4429, 75.1364 --> 4.28409 )
[LOG] Overall execution time: 49.72 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 50.28 sec (Real time) / 49.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.95 sec (Real time) / 0.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.70 sec (Real time) / 17.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 2642 16 59 1 2547
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 68.25 sec CPU time.
[LOG] Relation determinization time: 69 sec real time.
[LOG] Final circuit size: 1900 new AND gates.
[LOG] Size before ABC: 3875 AND gates.
[LOG] Size after ABC: 1900 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 67.3/67 sec (0.86/1 sec, 0.96/1 sec, 0.59/0 sec, 1.4/2 sec, 1.32/1 sec, 1.31/1 sec, 1.24/2 sec, 1.35/1 sec, 1.8/2 sec, 1.89/2 sec, 1.64/1 sec, 1.55/2 sec, 1.64/2 sec, 1.92/1 sec, 1.42/2 sec, 1.62/2 sec, 4.05/4 sec, 4.04/4 sec, 6.2/6 sec, 15.76/16 sec, 14.74/14 sec )
[LOG] Nr of iterations: 854 (16, 14, 7, 9, 8, 16, 19, 15, 15, 12, 11, 12, 10, 17, 10, 16, 331, 39, 35, 158, 84 )
[LOG] Total clause computation time: 24.42/20 sec (0.44/0.44 sec, 0.46/0.46 sec, 0.35/0.35 sec, 0.58/0.58 sec, 0.6/0.6 sec, 0.66/0.66 sec, 0.5/0.5 sec, 0.52/0.52 sec, 0.67/0.67 sec, 0.66/0.66 sec, 0.75/0.75 sec, 0.63/0.63 sec, 0.6/0.6 sec, 0.6/0.6 sec, 0.53/0.53 sec, 0.59/0.59 sec, 2.14/2.14 sec, 0.84/0.84 sec, 1.71/1.71 sec, 4.79/4.79 sec, 5.8/5.8 sec )
[LOG] Total clause minimization time: 42.1/46 sec (0.4/0.4 sec, 0.47/0.47 sec, 0.22/0.22 sec, 0.79/0.79 sec, 0.69/0.69 sec, 0.63/0.63 sec, 0.71/0.71 sec, 0.8/0.8 sec, 1.1/1.1 sec, 1.2/1.2 sec, 0.87/0.87 sec, 0.89/0.89 sec, 1/1 sec, 1.29/1.29 sec, 0.85/0.85 sec, 1/1 sec, 1.88/1.88 sec, 3.16/3.16 sec, 4.45/4.45 sec, 10.85/10.85 sec, 8.85/8.85 sec )
[LOG] Total clause size reduction: 70662 --> 3875 (1500 --> 43, 1287 --> 43, 588 --> 10, 776 --> 41, 672 --> 35, 1425 --> 16, 1692 --> 28, 1302 --> 17, 1288 --> 21, 1001 --> 17, 900 --> 15, 979 --> 17, 792 --> 15, 1392 --> 33, 774 --> 20, 1275 --> 52, 27720 --> 2003, 3154 --> 107, 2788 --> 103, 12717 --> 868, 6640 --> 371 )
[LOG] Average clause size reduction: 82.7424 --> 4.53747 (93.75 --> 2.6875, 91.9286 --> 3.07143, 84 --> 1.42857, 86.2222 --> 4.55556, 84 --> 4.375, 89.0625 --> 1, 89.0526 --> 1.47368, 86.8 --> 1.13333, 85.8667 --> 1.4, 83.4167 --> 1.41667, 81.8182 --> 1.36364, 81.5833 --> 1.41667, 79.2 --> 1.5, 81.8824 --> 1.94118, 77.4 --> 2, 79.6875 --> 3.25, 83.7462 --> 6.05136, 80.8718 --> 2.74359, 79.6571 --> 2.94286, 80.4873 --> 5.49367, 79.0476 --> 4.41667 )
[LOG] Overall execution time: 68.25 sec CPU time.
[LOG] Overall execution time: 69 sec real time.
Synthesis time: 68.90 sec (Real time) / 67.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.80 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.80 sec (Real time) / 14.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2582 17 62 1 2482
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 93.53 sec CPU time.
[LOG] Relation determinization time: 94 sec real time.
[LOG] Final circuit size: 2105 new AND gates.
[LOG] Size before ABC: 4016 AND gates.
[LOG] Size after ABC: 2105 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 92.21/92 sec (1.75/2 sec, 1.78/2 sec, 0.86/0 sec, 1.92/2 sec, 1.83/2 sec, 1.93/2 sec, 2.09/2 sec, 2.3/2 sec, 2.51/3 sec, 2.79/3 sec, 2.29/2 sec, 2.97/3 sec, 2.51/3 sec, 2.82/2 sec, 2.94/3 sec, 2.99/3 sec, 5.22/6 sec, 4.33/4 sec, 6.06/6 sec, 7.42/7 sec, 20.01/20 sec, 12.89/13 sec )
[LOG] Nr of iterations: 736 (18, 18, 8, 9, 9, 17, 12, 13, 16, 10, 11, 9, 11, 12, 17, 15, 199, 36, 52, 24, 193, 27 )
[LOG] Total clause computation time: 39.09/36 sec (0.85/0.85 sec, 0.85/0.85 sec, 0.5/0.5 sec, 0.92/0.92 sec, 0.87/0.87 sec, 0.88/0.88 sec, 0.73/0.73 sec, 0.89/0.89 sec, 0.97/0.97 sec, 0.99/0.99 sec, 0.93/0.93 sec, 1.27/1.27 sec, 0.98/0.98 sec, 0.96/0.96 sec, 1.14/1.14 sec, 0.88/0.88 sec, 2.93/2.93 sec, 1.27/1.27 sec, 2.28/2.28 sec, 2.97/2.97 sec, 9.64/9.64 sec, 5.39/5.39 sec )
[LOG] Total clause minimization time: 52.21/55 sec (0.87/0.87 sec, 0.9/0.9 sec, 0.33/0.33 sec, 0.97/0.97 sec, 0.91/0.91 sec, 1.01/1.01 sec, 1.33/1.33 sec, 1.37/1.37 sec, 1.51/1.51 sec, 1.76/1.76 sec, 1.32/1.32 sec, 1.66/1.66 sec, 1.5/1.5 sec, 1.83/1.83 sec, 1.77/1.77 sec, 2.08/2.08 sec, 2.23/2.23 sec, 3.02/3.02 sec, 3.72/3.72 sec, 4.41/4.41 sec, 10.26/10.26 sec, 7.45/7.45 sec )
[LOG] Total clause size reduction: 64063 --> 4016 (1785 --> 57, 1768 --> 50, 721 --> 12, 816 --> 43, 808 --> 60, 1600 --> 17, 1089 --> 13, 1176 --> 14, 1455 --> 18, 864 --> 15, 950 --> 33, 752 --> 13, 930 --> 18, 1012 --> 21, 1456 --> 40, 1260 --> 39, 17622 --> 1205, 3080 --> 95, 4437 --> 200, 1978 --> 95, 16320 --> 1881, 2184 --> 77 )
[LOG] Average clause size reduction: 87.0421 --> 5.45652 (99.1667 --> 3.16667, 98.2222 --> 2.77778, 90.125 --> 1.5, 90.6667 --> 4.77778, 89.7778 --> 6.66667, 94.1176 --> 1, 90.75 --> 1.08333, 90.4615 --> 1.07692, 90.9375 --> 1.125, 86.4 --> 1.5, 86.3636 --> 3, 83.5556 --> 1.44444, 84.5455 --> 1.63636, 84.3333 --> 1.75, 85.6471 --> 2.35294, 84 --> 2.6, 88.5528 --> 6.05528, 85.5556 --> 2.63889, 85.3269 --> 3.84615, 82.4167 --> 3.95833, 84.5596 --> 9.74611, 80.8889 --> 2.85185 )
[LOG] Overall execution time: 93.53 sec CPU time.
[LOG] Overall execution time: 94 sec real time.
Synthesis time: 94.13 sec (Real time) / 93.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.93 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.47 sec (Real time) / 18.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2827 18 65 1 2722
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 282.29 sec CPU time.
[LOG] Relation determinization time: 290 sec real time.
[LOG] Final circuit size: 22556 new AND gates.
[LOG] Size before ABC: 62897 AND gates.
[LOG] Size after ABC: 22556 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 280.8/280 sec (1.85/2 sec, 1.68/1 sec, 0.86/1 sec, 1.83/2 sec, 1.84/2 sec, 1.5/1 sec, 1.68/2 sec, 1.71/2 sec, 2.08/2 sec, 2.22/2 sec, 2.19/2 sec, 2.32/2 sec, 2.14/3 sec, 3.4/3 sec, 1.99/2 sec, 3.9/4 sec, 5.31/5 sec, 6.86/7 sec, 9.17/9 sec, 12.19/12 sec, 8.72/8 sec, 80.34/81 sec, 125.02/125 sec )
[LOG] Nr of iterations: 3660 (21, 16, 8, 9, 8, 18, 11, 21, 16, 16, 13, 16, 11, 14, 13, 14, 252, 48, 33, 13, 19, 2905, 165 )
[LOG] Total clause computation time: 98.82/101 sec (1.02/1.02 sec, 0.79/0.79 sec, 0.52/0.52 sec, 0.89/0.89 sec, 1.02/1.02 sec, 0.7/0.7 sec, 0.66/0.66 sec, 0.66/0.66 sec, 0.95/0.95 sec, 0.86/0.86 sec, 0.76/0.76 sec, 0.9/0.9 sec, 0.77/0.77 sec, 1.98/1.98 sec, 0.93/0.93 sec, 1.49/1.49 sec, 2.2/2.2 sec, 1.89/1.89 sec, 1.84/1.84 sec, 3.9/3.9 sec, 2.05/2.05 sec, 7/7 sec, 65.04/65.04 sec )
[LOG] Total clause minimization time: 179.9/177 sec (0.8/0.8 sec, 0.86/0.86 sec, 0.31/0.31 sec, 0.9/0.9 sec, 0.79/0.79 sec, 0.77/0.77 sec, 0.99/0.99 sec, 1.01/1.01 sec, 1.1/1.1 sec, 1.31/1.31 sec, 1.4/1.4 sec, 1.38/1.38 sec, 1.33/1.33 sec, 1.39/1.39 sec, 1.04/1.04 sec, 2.37/2.37 sec, 3.01/3.01 sec, 4.92/4.92 sec, 7.29/7.29 sec, 8.24/8.24 sec, 6.61/6.61 sec, 72.43/72.43 sec, 59.65/59.65 sec )
[LOG] Total clause size reduction: 327941 --> 62897 (2200 --> 58, 1635 --> 44, 756 --> 12, 856 --> 45, 742 --> 39, 1785 --> 18, 1040 --> 12, 2060 --> 36, 1530 --> 18, 1515 --> 28, 1200 --> 19, 1485 --> 24, 980 --> 17, 1261 --> 27, 1152 --> 27, 1235 --> 31, 23594 --> 3459, 4371 --> 148, 2944 --> 85, 1092 --> 44, 1620 --> 54, 258456 --> 57850, 14432 --> 802 )
[LOG] Average clause size reduction: 89.6014 --> 17.185 (104.762 --> 2.7619, 102.188 --> 2.75, 94.5 --> 1.5, 95.1111 --> 5, 92.75 --> 4.875, 99.1667 --> 1, 94.5455 --> 1.09091, 98.0952 --> 1.71429, 95.625 --> 1.125, 94.6875 --> 1.75, 92.3077 --> 1.46154, 92.8125 --> 1.5, 89.0909 --> 1.54545, 90.0714 --> 1.92857, 88.6154 --> 2.07692, 88.2143 --> 2.21429, 93.627 --> 13.7262, 91.0625 --> 3.08333, 89.2121 --> 2.57576, 84 --> 3.38462, 85.2632 --> 2.84211, 88.9694 --> 19.9139, 87.4667 --> 4.86061 )
[LOG] Overall execution time: 282.3 sec CPU time.
[LOG] Overall execution time: 290 sec real time.
Synthesis time: 289.75 sec (Real time) / 285.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.28 sec (Real time) / 4.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 287.90 sec (Real time) / 287.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 23318 19 68 1 23208
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 103.43 sec CPU time.
[LOG] Relation determinization time: 104 sec real time.
[LOG] Final circuit size: 1713 new AND gates.
[LOG] Size before ABC: 2951 AND gates.
[LOG] Size after ABC: 1713 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 101.6/102 sec (2.08/2 sec, 2.06/2 sec, 1.33/2 sec, 2.86/3 sec, 2.05/2 sec, 2.46/2 sec, 2.56/3 sec, 2.82/3 sec, 2.97/3 sec, 3.74/3 sec, 2.71/3 sec, 3.14/3 sec, 3.37/4 sec, 2.98/3 sec, 3.26/3 sec, 3.38/3 sec, 5.77/6 sec, 4.78/5 sec, 4.59/4 sec, 4.29/5 sec, 5.33/5 sec, 6.85/7 sec, 8.73/9 sec, 17.49/17 sec )
[LOG] Nr of iterations: 688 (12, 13, 6, 10, 8, 13, 17, 16, 12, 10, 12, 12, 12, 14, 12, 10, 39, 16, 36, 17, 17, 20, 174, 180 )
[LOG] Total clause computation time: 39.99/42 sec (0.99/0.99 sec, 0.99/0.99 sec, 0.83/0.83 sec, 1.28/1.28 sec, 1.18/1.18 sec, 1.17/1.17 sec, 0.99/0.99 sec, 1.25/1.25 sec, 0.94/0.94 sec, 1.24/1.24 sec, 0.92/0.92 sec, 1.26/1.26 sec, 1.27/1.27 sec, 0.94/0.94 sec, 1.17/1.17 sec, 1.03/1.03 sec, 1.69/1.69 sec, 2.07/2.07 sec, 1.58/1.58 sec, 1.59/1.59 sec, 1.4/1.4 sec, 2.14/2.14 sec, 2.57/2.57 sec, 9.5/9.5 sec )
[LOG] Total clause minimization time: 60.54/59 sec (1.05/1.05 sec, 1.02/1.02 sec, 0.46/0.46 sec, 1.55/1.55 sec, 0.82/0.82 sec, 1.25/1.25 sec, 1.53/1.53 sec, 1.53/1.53 sec, 1.99/1.99 sec, 2.46/2.46 sec, 1.75/1.75 sec, 1.83/1.83 sec, 2.06/2.06 sec, 1.99/1.99 sec, 2.05/2.05 sec, 2.32/2.32 sec, 4.04/4.04 sec, 2.67/2.67 sec, 2.96/2.96 sec, 2.66/2.66 sec, 3.89/3.89 sec, 4.67/4.67 sec, 6.05/6.05 sec, 7.94/7.94 sec )
[LOG] Total clause size reduction: 64593 --> 2951 (1265 --> 21, 1368 --> 19, 565 --> 8, 1008 --> 51, 777 --> 41, 1320 --> 15, 1744 --> 17, 1620 --> 16, 1177 --> 14, 954 --> 12, 1155 --> 17, 1144 --> 16, 1133 --> 18, 1326 --> 19, 1111 --> 58, 900 --> 55, 3762 --> 190, 1470 --> 41, 3395 --> 87, 1536 --> 100, 1520 --> 81, 1786 --> 167, 16089 --> 1227, 16468 --> 661 )
[LOG] Average clause size reduction: 93.8852 --> 4.28924 (105.417 --> 1.75, 105.231 --> 1.46154, 94.1667 --> 1.33333, 100.8 --> 5.1, 97.125 --> 5.125, 101.538 --> 1.15385, 102.588 --> 1, 101.25 --> 1, 98.0833 --> 1.16667, 95.4 --> 1.2, 96.25 --> 1.41667, 95.3333 --> 1.33333, 94.4167 --> 1.5, 94.7143 --> 1.35714, 92.5833 --> 4.83333, 90 --> 5.5, 96.4615 --> 4.87179, 91.875 --> 2.5625, 94.3056 --> 2.41667, 90.3529 --> 5.88235, 89.4118 --> 4.76471, 89.3 --> 8.35, 92.4655 --> 7.05172, 91.4889 --> 3.67222 )
[LOG] Overall execution time: 103.44 sec CPU time.
[LOG] Overall execution time: 104 sec real time.
Synthesis time: 103.99 sec (Real time) / 102.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.81 sec (Real time) / 12.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2515 20 71 1 2400
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.23 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 43 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 42 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.22/1 sec (0.05/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.05/0 sec, 0.03/1 sec )
[LOG] Nr of iterations: 39 (8, 10, 4, 2, 8, 7 )
[LOG] Total clause computation time: 0.11/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.11/1 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 1046 --> 56 (238 --> 13, 297 --> 15, 96 --> 4, 31 --> 0, 210 --> 13, 174 --> 11 )
[LOG] Average clause size reduction: 26.8205 --> 1.4359 (29.75 --> 1.625, 29.7 --> 1.5, 24 --> 1, 15.5 --> 0, 26.25 --> 1.625, 24.8571 --> 1.57143 )
[LOG] Overall execution time: 0.23 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 214 5 23 1 181
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 1.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 104 new AND gates.
[LOG] Size before ABC: 154 AND gates.
[LOG] Size after ABC: 104 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.02/1 sec (0.16/0 sec, 0.14/0 sec, 0.16/0 sec, 0.14/1 sec, 0.21/0 sec, 0.14/0 sec, 0.07/0 sec )
[LOG] Nr of iterations: 77 (12, 17, 6, 7, 8, 19, 8 )
[LOG] Total clause computation time: 0.52/1 sec (0.12/0.12 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.48/0 sec (0.04/0.04 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 2526 --> 154 (429 --> 24, 608 --> 34, 185 --> 6, 216 --> 11, 245 --> 21, 612 --> 46, 231 --> 12 )
[LOG] Average clause size reduction: 32.8052 --> 2 (35.75 --> 2, 35.7647 --> 2, 30.8333 --> 1, 30.8571 --> 1.57143, 30.625 --> 2.625, 32.2105 --> 2.42105, 28.875 --> 1.5 )
[LOG] Overall execution time: 1.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.27 sec (Real time) / 1.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.82 sec (Real time) / 0.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 311 6 26 1 272
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 2.11 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 179 new AND gates.
[LOG] Size before ABC: 283 AND gates.
[LOG] Size after ABC: 179 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.02/2 sec (0.15/0 sec, 0.21/1 sec, 0.2/0 sec, 0.28/0 sec, 0.21/0 sec, 0.13/0 sec, 0.39/1 sec, 0.29/0 sec, 0.16/0 sec )
[LOG] Nr of iterations: 101 (15, 14, 6, 7, 6, 11, 8, 29, 5 )
[LOG] Total clause computation time: 0.83/2 sec (0.06/0.06 sec, 0.15/0.15 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.18/0.18 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 1.14/0 sec (0.08/0.08 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.21/0.21 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.28/0.28 sec, 0.11/0.11 sec, 0.08/0.08 sec )
[LOG] Total clause size reduction: 3851 --> 283 (644 --> 49, 585 --> 33, 220 --> 6, 258 --> 9, 210 --> 8, 410 --> 42, 280 --> 32, 1092 --> 97, 152 --> 7 )
[LOG] Average clause size reduction: 38.1287 --> 2.80198 (42.9333 --> 3.26667, 41.7857 --> 2.35714, 36.6667 --> 1, 36.8571 --> 1.28571, 35 --> 1.33333, 37.2727 --> 3.81818, 35 --> 4, 37.6552 --> 3.34483, 30.4 --> 1.4 )
[LOG] Overall execution time: 2.11 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.33 sec (Real time) / 2.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.07 sec (Real time) / 1.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 425 7 30 1 379
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 13.85 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 410 new AND gates.
[LOG] Size before ABC: 742 AND gates.
[LOG] Size after ABC: 410 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.59/14 sec (0.26/0 sec, 0.26/1 sec, 0.54/0 sec, 0.66/1 sec, 1.21/1 sec, 0.93/1 sec, 1.14/1 sec, 4.6/5 sec, 1.2/1 sec, 2.79/3 sec )
[LOG] Nr of iterations: 223 (9, 3, 30, 17, 18, 19, 20, 23, 48, 36 )
[LOG] Total clause computation time: 2.79/2 sec (0.11/0.11 sec, 0.14/0.14 sec, 0.21/0.21 sec, 0.19/0.19 sec, 0.14/0.14 sec, 0.19/0.19 sec, 0.44/0.44 sec, 0.39/0.39 sec, 0.57/0.57 sec, 0.41/0.41 sec )
[LOG] Total clause minimization time: 10.72/12 sec (0.14/0.14 sec, 0.12/0.12 sec, 0.32/0.32 sec, 0.47/0.47 sec, 1.07/1.07 sec, 0.74/0.74 sec, 0.69/0.69 sec, 4.18/4.18 sec, 0.62/0.62 sec, 2.37/2.37 sec )
[LOG] Total clause size reduction: 9638 --> 742 (408 --> 14, 100 --> 5, 1421 --> 95, 768 --> 49, 799 --> 59, 828 --> 59, 855 --> 77, 968 --> 106, 2021 --> 167, 1470 --> 111 )
[LOG] Average clause size reduction: 43.2197 --> 3.32735 (45.3333 --> 1.55556, 33.3333 --> 1.66667, 47.3667 --> 3.16667, 45.1765 --> 2.88235, 44.3889 --> 3.27778, 43.5789 --> 3.10526, 42.75 --> 3.85, 42.087 --> 4.6087, 42.1042 --> 3.47917, 40.8333 --> 3.08333 )
[LOG] Overall execution time: 13.85 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.14 sec (Real time) / 13.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.35 sec (Real time) / 5.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 696 8 33 1 645
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 45.66 sec CPU time.
[LOG] Relation determinization time: 46 sec real time.
[LOG] Final circuit size: 915 new AND gates.
[LOG] Size before ABC: 1829 AND gates.
[LOG] Size after ABC: 915 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 44.82/45 sec (0.72/1 sec, 0.76/1 sec, 2.34/2 sec, 3.08/3 sec, 2.31/3 sec, 1.83/1 sec, 1.82/2 sec, 3.33/4 sec, 3.02/3 sec, 6.08/6 sec, 10.54/10 sec, 8.99/9 sec )
[LOG] Nr of iterations: 377 (8, 7, 30, 25, 27, 26, 23, 15, 13, 155, 32, 16 )
[LOG] Total clause computation time: 16.55/20 sec (0.32/0.32 sec, 0.42/0.42 sec, 1.29/1.29 sec, 0.53/0.53 sec, 0.38/0.38 sec, 0.33/0.33 sec, 0.4/0.4 sec, 1.24/1.24 sec, 1.58/1.58 sec, 2.33/2.33 sec, 4.16/4.16 sec, 3.57/3.57 sec )
[LOG] Total clause minimization time: 27.95/25 sec (0.39/0.39 sec, 0.32/0.32 sec, 1.03/1.03 sec, 2.52/2.52 sec, 1.91/1.91 sec, 1.48/1.48 sec, 1.4/1.4 sec, 2.07/2.07 sec, 1.41/1.41 sec, 3.69/3.69 sec, 6.34/6.34 sec, 5.39/5.39 sec )
[LOG] Total clause size reduction: 18618 --> 1829 (406 --> 11, 342 --> 16, 1624 --> 96, 1320 --> 88, 1404 --> 80, 1325 --> 89, 1144 --> 74, 714 --> 70, 600 --> 51, 7546 --> 1114, 1488 --> 93, 705 --> 47 )
[LOG] Average clause size reduction: 49.3846 --> 4.85146 (50.75 --> 1.375, 48.8571 --> 2.28571, 54.1333 --> 3.2, 52.8 --> 3.52, 52 --> 2.96296, 50.9615 --> 3.42308, 49.7391 --> 3.21739, 47.6 --> 4.66667, 46.1538 --> 3.92308, 48.6839 --> 7.1871, 46.5 --> 2.90625, 44.0625 --> 2.9375 )
[LOG] Overall execution time: 45.66 sec CPU time.
[LOG] Overall execution time: 46 sec real time.
Synthesis time: 46.07 sec (Real time) / 44.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.27 sec (Real time) / 15.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1245 9 37 1 1187
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 180.07 sec CPU time.
[LOG] Relation determinization time: 181 sec real time.
[LOG] Final circuit size: 2122 new AND gates.
[LOG] Size before ABC: 4049 AND gates.
[LOG] Size after ABC: 2122 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 177.22/177 sec (3.07/3 sec, 2.94/3 sec, 11.04/11 sec, 9.9/10 sec, 10.91/11 sec, 6.73/7 sec, 10.54/10 sec, 5.92/6 sec, 21.22/21 sec, 11.38/12 sec, 19.18/19 sec, 26.03/26 sec, 38.36/38 sec )
[LOG] Nr of iterations: 664 (10, 16, 33, 41, 32, 26, 25, 35, 14, 19, 56, 348, 9 )
[LOG] Total clause computation time: 63.33/67 sec (1.25/1.25 sec, 1.53/1.53 sec, 3.77/3.77 sec, 2.5/2.5 sec, 3.15/3.15 sec, 2.37/2.37 sec, 1.58/1.58 sec, 2.34/2.34 sec, 8.21/8.21 sec, 4.36/4.36 sec, 6.22/6.22 sec, 7.71/7.71 sec, 18.34/18.34 sec )
[LOG] Total clause minimization time: 113.07/110 sec (1.78/1.78 sec, 1.36/1.36 sec, 7.21/7.21 sec, 7.35/7.35 sec, 7.72/7.72 sec, 4.31/4.31 sec, 8.92/8.92 sec, 3.52/3.52 sec, 12.96/12.96 sec, 6.97/6.97 sec, 12.87/12.87 sec, 18.15/18.15 sec, 19.95/19.95 sec )
[LOG] Total clause size reduction: 35454 --> 4049 (567 --> 15, 930 --> 55, 1952 --> 121, 2400 --> 199, 1829 --> 98, 1450 --> 81, 1368 --> 87, 1904 --> 126, 715 --> 67, 972 --> 118, 2915 --> 258, 18044 --> 2801, 408 --> 23 )
[LOG] Average clause size reduction: 53.3946 --> 6.09789 (56.7 --> 1.5, 58.125 --> 3.4375, 59.1515 --> 3.66667, 58.5366 --> 4.85366, 57.1562 --> 3.0625, 55.7692 --> 3.11538, 54.72 --> 3.48, 54.4 --> 3.6, 51.0714 --> 4.78571, 51.1579 --> 6.21053, 52.0536 --> 4.60714, 51.8506 --> 8.04885, 45.3333 --> 2.55556 )
[LOG] Overall execution time: 180.08 sec CPU time.
[LOG] Overall execution time: 181 sec real time.
Synthesis time: 180.78 sec (Real time) / 176.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 63.53 sec (Real time) / 63.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2494 10 40 1 2431
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 640.39 sec CPU time.
[LOG] Relation determinization time: 641 sec real time.
[LOG] Final circuit size: 4090 new AND gates.
[LOG] Size before ABC: 8540 AND gates.
[LOG] Size after ABC: 4090 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 632.23/632 sec (10.52/10 sec, 8.74/9 sec, 35.48/35 sec, 31.89/32 sec, 26.06/26 sec, 25.85/26 sec, 22.34/23 sec, 31.81/31 sec, 68.48/69 sec, 39.6/39 sec, 32.78/33 sec, 62.86/63 sec, 90.27/90 sec, 145.55/146 sec )
[LOG] Nr of iterations: 1089 (6, 10, 31, 37, 36, 38, 36, 29, 22, 37, 22, 318, 454, 13 )
[LOG] Total clause computation time: 253.26/253 sec (3.34/3.34 sec, 3.62/3.62 sec, 8.27/8.27 sec, 6.97/6.97 sec, 6.87/6.87 sec, 10.14/10.14 sec, 6.85/6.85 sec, 16.04/16.04 sec, 16.8/16.8 sec, 13.33/13.33 sec, 10.24/10.24 sec, 28.2/28.2 sec, 29.77/29.77 sec, 92.82/92.82 sec )
[LOG] Total clause minimization time: 376.9/376 sec (7.1/7.1 sec, 5.03/5.03 sec, 27.11/27.11 sec, 24.82/24.82 sec, 19.1/19.1 sec, 15.61/15.61 sec, 15.39/15.39 sec, 15.67/15.67 sec, 51.58/51.58 sec, 26.14/26.14 sec, 22.47/22.47 sec, 34.28/34.28 sec, 60/60 sec, 52.6/52.6 sec )
[LOG] Total clause size reduction: 62411 --> 8540 (340 --> 8, 603 --> 31, 1980 --> 116, 2340 --> 153, 2240 --> 148, 2331 --> 149, 2170 --> 164, 1708 --> 91, 1260 --> 149, 2124 --> 139, 1218 --> 123, 18069 --> 3026, 25368 --> 4203, 660 --> 40 )
[LOG] Average clause size reduction: 57.3104 --> 7.84206 (56.6667 --> 1.33333, 60.3 --> 3.1, 63.871 --> 3.74194, 63.2432 --> 4.13514, 62.2222 --> 4.11111, 61.3421 --> 3.92105, 60.2778 --> 4.55556, 58.8966 --> 3.13793, 57.2727 --> 6.77273, 57.4054 --> 3.75676, 55.3636 --> 5.59091, 56.8208 --> 9.51572, 55.8767 --> 9.25771, 50.7692 --> 3.07692 )
[LOG] Overall execution time: 640.41 sec CPU time.
[LOG] Overall execution time: 641 sec real time.
Synthesis time: 641.48 sec (Real time) / 629.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.43 sec (Real time) / 1.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 489.61 sec (Real time) / 489.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 4502 11 43 1 4434
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 4.54 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 963 new AND gates.
[LOG] Size before ABC: 1864 AND gates.
[LOG] Size after ABC: 963 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.46/5 sec (0.13/0 sec, 0.34/1 sec, 0.1/0 sec, 0.4/0 sec, 0.11/0 sec, 0.24/1 sec, 0.57/0 sec, 2.57/3 sec )
[LOG] Nr of iterations: 305 (5, 9, 7, 7, 21, 20, 188, 48 )
[LOG] Total clause computation time: 2.19/3 sec (0.1/0.1 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.23/0.23 sec, 0.03/0.03 sec, 0.18/0.18 sec, 0.18/0.18 sec, 1.28/1.28 sec )
[LOG] Total clause minimization time: 2.21/2 sec (0.02/0.02 sec, 0.22/0.22 sec, 0.03/0.03 sec, 0.17/0.17 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.38/0.38 sec, 1.27/1.27 sec )
[LOG] Total clause size reduction: 11107 --> 1864 (172 --> 7, 336 --> 41, 246 --> 15, 240 --> 11, 780 --> 72, 722 --> 73, 6919 --> 1376, 1692 --> 269 )
[LOG] Average clause size reduction: 36.4164 --> 6.11148 (34.4 --> 1.4, 37.3333 --> 4.55556, 35.1429 --> 2.14286, 34.2857 --> 1.57143, 37.1429 --> 3.42857, 36.1 --> 3.65, 36.8032 --> 7.31915, 35.25 --> 5.60417 )
[LOG] Overall execution time: 4.54 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.91 sec (Real time) / 4.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.03 sec (Real time) / 3.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1183 7 28 1 1140
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 69.26 sec CPU time.
[LOG] Relation determinization time: 70 sec real time.
[LOG] Final circuit size: 2279 new AND gates.
[LOG] Size before ABC: 4745 AND gates.
[LOG] Size after ABC: 2278 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 69.05/69 sec (0.63/0 sec, 0.34/1 sec, 0.15/0 sec, 0.87/1 sec, 1.29/1 sec, 5.91/6 sec, 12.38/12 sec, 13.18/14 sec, 14.29/14 sec, 20.01/20 sec )
[LOG] Nr of iterations: 737 (7, 10, 6, 322, 6, 130, 35, 99, 84, 38 )
[LOG] Total clause computation time: 32.41/35 sec (0.48/0.48 sec, 0.15/0.15 sec, 0.07/0.07 sec, 0.37/0.37 sec, 0.66/0.66 sec, 1.08/1.08 sec, 5.66/5.66 sec, 5.45/5.45 sec, 7.55/7.55 sec, 10.94/10.94 sec )
[LOG] Total clause minimization time: 36.38/34 sec (0.14/0.14 sec, 0.18/0.18 sec, 0.07/0.07 sec, 0.48/0.48 sec, 0.6/0.6 sec, 4.79/4.79 sec, 6.69/6.69 sec, 7.68/7.68 sec, 6.7/6.7 sec, 9.05/9.05 sec )
[LOG] Total clause size reduction: 34997 --> 4745 (318 --> 11, 468 --> 36, 255 --> 9, 16050 --> 2612, 245 --> 9, 6192 --> 652, 1598 --> 196, 4508 --> 489, 3735 --> 484, 1628 --> 247 )
[LOG] Average clause size reduction: 47.4858 --> 6.43826 (45.4286 --> 1.57143, 46.8 --> 3.6, 42.5 --> 1.5, 49.8447 --> 8.1118, 40.8333 --> 1.5, 47.6308 --> 5.01538, 45.6571 --> 5.6, 45.5354 --> 4.93939, 44.4643 --> 5.7619, 42.8421 --> 6.5 )
[LOG] Overall execution time: 69.26 sec CPU time.
[LOG] Overall execution time: 70 sec real time.
Synthesis time: 69.91 sec (Real time) / 69.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.89 sec (Real time) / 0.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 38.05 sec (Real time) / 37.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 2568 9 34 1 2516
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 280.5 sec CPU time.
[LOG] Relation determinization time: 283 sec real time.
[LOG] Final circuit size: 12880 new AND gates.
[LOG] Size before ABC: 26644 AND gates.
[LOG] Size after ABC: 12879 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 280.05/280 sec (0.81/1 sec, 1.08/1 sec, 0.48/0 sec, 0.68/1 sec, 0.54/1 sec, 2.2/2 sec, 2.31/2 sec, 6.79/7 sec, 42.15/42 sec, 83.7/84 sec, 139.31/139 sec )
[LOG] Nr of iterations: 3088 (7, 11, 4, 8, 6, 33, 28, 738, 944, 1101, 208 )
[LOG] Total clause computation time: 115.96/117 sec (0.3/0.3 sec, 0.56/0.56 sec, 0.23/0.23 sec, 0.38/0.38 sec, 0.25/0.25 sec, 0.61/0.61 sec, 1.17/1.17 sec, 1.47/1.47 sec, 5.61/5.61 sec, 17.33/17.33 sec, 88.05/88.05 sec )
[LOG] Total clause minimization time: 162.37/158 sec (0.49/0.49 sec, 0.5/0.5 sec, 0.24/0.24 sec, 0.28/0.28 sec, 0.27/0.27 sec, 1.58/1.58 sec, 1.13/1.13 sec, 5.27/5.27 sec, 36.18/36.18 sec, 65.55/65.55 sec, 50.88/50.88 sec )
[LOG] Total clause size reduction: 159568 --> 26644 (360 --> 11, 590 --> 43, 174 --> 6, 399 --> 18, 280 --> 10, 1760 --> 88, 1458 --> 127, 39061 --> 6179, 49036 --> 7802, 56100 --> 10713, 10350 --> 1647 )
[LOG] Average clause size reduction: 51.6736 --> 8.62824 (51.4286 --> 1.57143, 53.6364 --> 3.90909, 43.5 --> 1.5, 49.875 --> 2.25, 46.6667 --> 1.66667, 53.3333 --> 2.66667, 52.0714 --> 4.53571, 52.9282 --> 8.37263, 51.9449 --> 8.26483, 50.9537 --> 9.73025, 49.7596 --> 7.91827 )
[LOG] Overall execution time: 280.5 sec CPU time.
[LOG] Overall execution time: 283 sec real time.
Synthesis time: 283.51 sec (Real time) / 279.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.12 sec (Real time) / 3.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1009.71 sec (Real time) / 1009.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 13218 11 38 1 13159
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 1015.49 sec CPU time.
[LOG] Relation determinization time: 1018 sec real time.
[LOG] Final circuit size: 7720 new AND gates.
[LOG] Size before ABC: 16831 AND gates.
[LOG] Size after ABC: 7720 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1014.73/1015 sec (2.97/3 sec, 16.67/16 sec, 19.44/20 sec, 17.84/18 sec, 42.41/42 sec, 49.48/50 sec, 122/122 sec, 108.82/109 sec, 107.25/107 sec, 121.2/121 sec, 137.31/137 sec, 133.18/134 sec, 136.16/136 sec )
[LOG] Nr of iterations: 2014 (439, 235, 588, 17, 244, 170, 171, 54, 64, 9, 7, 11, 5 )
[LOG] Total clause computation time: 480.58/484 sec (0.53/0.53 sec, 6.45/6.45 sec, 9.19/9.19 sec, 14.87/14.87 sec, 6.96/6.96 sec, 10.31/10.31 sec, 51.66/51.66 sec, 56.61/56.61 sec, 55.76/55.76 sec, 59.79/59.79 sec, 72.79/72.79 sec, 67.18/67.18 sec, 68.48/68.48 sec )
[LOG] Total clause minimization time: 532.58/530 sec (2.41/2.41 sec, 10.13/10.13 sec, 9.99/9.99 sec, 2.89/2.89 sec, 35.23/35.23 sec, 39.04/39.04 sec, 70.17/70.17 sec, 52.09/52.09 sec, 51.36/51.36 sec, 61.34/61.34 sec, 64.44/64.44 sec, 65.91/65.91 sec, 67.58/67.58 sec )
[LOG] Total clause size reduction: 132611 --> 16831 (30222 --> 5230, 15912 --> 1456, 39329 --> 6290, 1056 --> 66, 15795 --> 1232, 10816 --> 894, 10710 --> 821, 3286 --> 313, 3843 --> 473, 480 --> 15, 354 --> 13, 580 --> 21, 228 --> 7 )
[LOG] Average clause size reduction: 65.8446 --> 8.357 (68.8428 --> 11.9134, 67.7106 --> 6.19574, 66.8861 --> 10.6973, 62.1176 --> 3.88235, 64.7336 --> 5.04918, 63.6235 --> 5.25882, 62.6316 --> 4.80117, 60.8519 --> 5.7963, 60.0469 --> 7.39062, 53.3333 --> 1.66667, 50.5714 --> 1.85714, 52.7273 --> 1.90909, 45.6 --> 1.4 )
[LOG] Overall execution time: 1015.49 sec CPU time.
[LOG] Overall execution time: 1018 sec real time.
Synthesis time: 1017.66 sec (Real time) / 1014.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.04 sec (Real time) / 2.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 579.55 sec (Real time) / 578.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 8134 13 43 1 8065
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 1666.49 sec CPU time.
[LOG] Relation determinization time: 1669 sec real time.
[LOG] Final circuit size: 10679 new AND gates.
[LOG] Size before ABC: 25190 AND gates.
[LOG] Size after ABC: 10679 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 1665.55/1665 sec (4.68/5 sec, 52.96/53 sec, 22.01/22 sec, 27.38/27 sec, 98.54/99 sec, 176.39/176 sec, 196.76/197 sec, 193.17/193 sec, 140.06/140 sec, 150.24/150 sec, 149.02/149 sec, 152.03/152 sec, 152.38/152 sec, 149.93/150 sec )
[LOG] Nr of iterations: 2790 (972, 313, 493, 18, 206, 181, 195, 203, 64, 111, 8, 10, 10, 6 )
[LOG] Total clause computation time: 723.73/719 sec (0.63/0.63 sec, 6.47/6.47 sec, 7.54/7.54 sec, 18.85/18.85 sec, 15.12/15.12 sec, 71.75/71.75 sec, 79.72/79.72 sec, 76.02/76.02 sec, 71.3/71.3 sec, 77.56/77.56 sec, 71.77/71.77 sec, 75.93/75.93 sec, 77.02/77.02 sec, 74.05/74.05 sec )
[LOG] Total clause minimization time: 939.23/941 sec (3.95/3.95 sec, 46.32/46.32 sec, 14.23/14.23 sec, 8.43/8.43 sec, 83.23/83.23 sec, 104.43/104.43 sec, 116.77/116.77 sec, 116.89/116.89 sec, 68.55/68.55 sec, 72.39/72.39 sec, 77.11/77.11 sec, 75.96/75.96 sec, 75.23/75.23 sec, 75.74/75.74 sec )
[LOG] Total clause size reduction: 203495 --> 25190 (73796 --> 12744, 23400 --> 1855, 36408 --> 5362, 1241 --> 73, 14760 --> 1004, 12780 --> 860, 13580 --> 959, 13938 --> 1051, 4284 --> 396, 7370 --> 824, 462 --> 13, 585 --> 17, 576 --> 23, 315 --> 9 )
[LOG] Average clause size reduction: 72.9373 --> 9.02867 (75.9218 --> 13.1111, 74.7604 --> 5.92652, 73.8499 --> 10.8763, 68.9444 --> 4.05556, 71.6505 --> 4.87379, 70.6077 --> 4.75138, 69.641 --> 4.91795, 68.6601 --> 5.17734, 66.9375 --> 6.1875, 66.3964 --> 7.42342, 57.75 --> 1.625, 58.5 --> 1.7, 57.6 --> 2.3, 52.5 --> 1.5 )
[LOG] Overall execution time: 1666.49 sec CPU time.
[LOG] Overall execution time: 1669 sec real time.
Synthesis time: 1669.84 sec (Real time) / 1665.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.53 sec (Real time) / 2.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1060.94 sec (Real time) / 1060.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 11150 15 47 1 11074
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 2105.81 sec CPU time.
[LOG] Relation determinization time: 2110 sec real time.
[LOG] Final circuit size: 13912 new AND gates.
[LOG] Size before ABC: 31874 AND gates.
[LOG] Size after ABC: 13912 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 2104.41/2105 sec (10.54/11 sec, 80.95/81 sec, 46.08/46 sec, 28.76/29 sec, 163.99/164 sec, 177.16/177 sec, 208.12/208 sec, 209.97/210 sec, 210.94/211 sec, 158.73/159 sec, 170.32/170 sec, 152.35/152 sec, 152.05/153 sec, 153.46/153 sec, 180.99/181 sec )
[LOG] Nr of iterations: 3517 (1069, 301, 879, 24, 236, 201, 187, 204, 203, 72, 103, 11, 10, 12, 5 )
[LOG] Total clause computation time: 932.92/930 sec (1.44/1.44 sec, 6.34/6.34 sec, 16.71/16.71 sec, 18.38/18.38 sec, 46.49/46.49 sec, 66.72/66.72 sec, 93.18/93.18 sec, 98.29/98.29 sec, 96.01/96.01 sec, 81.8/81.8 sec, 87.36/87.36 sec, 76.73/76.73 sec, 76.49/76.49 sec, 76.58/76.58 sec, 90.4/90.4 sec )
[LOG] Total clause minimization time: 1167.84/1170 sec (8.98/8.98 sec, 74.39/74.39 sec, 28.79/28.79 sec, 10.25/10.25 sec, 117.1/117.1 sec, 110.17/110.17 sec, 114.69/114.69 sec, 111.37/111.37 sec, 114.59/114.59 sec, 76.72/76.72 sec, 82.74/82.74 sec, 75.45/75.45 sec, 75.42/75.42 sec, 76.74/76.74 sec, 90.44/90.44 sec )
[LOG] Total clause size reduction: 283874 --> 31874 (89712 --> 13554, 24900 --> 1813, 71996 --> 9918, 1863 --> 108, 18800 --> 1182, 15800 --> 1026, 14508 --> 910, 15631 --> 1047, 15352 --> 1032, 5325 --> 480, 7548 --> 736, 730 --> 20, 648 --> 17, 781 --> 23, 280 --> 8 )
[LOG] Average clause size reduction: 80.7148 --> 9.06284 (83.9214 --> 12.6791, 82.7243 --> 6.02326, 81.9067 --> 11.2833, 77.625 --> 4.5, 79.661 --> 5.00847, 78.607 --> 5.10448, 77.5829 --> 4.86631, 76.6225 --> 5.13235, 75.6256 --> 5.08374, 73.9583 --> 6.66667, 73.2816 --> 7.14563, 66.3636 --> 1.81818, 64.8 --> 1.7, 65.0833 --> 1.91667, 56 --> 1.6 )
[LOG] Overall execution time: 2105.81 sec CPU time.
[LOG] Overall execution time: 2110 sec real time.
Synthesis time: 2110.14 sec (Real time) / 2103.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.72 sec (Real time) / 2.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1644.11 sec (Real time) / 1643.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 14445 17 52 1 14361
=====================  amba8c7y.aag =====================
Command terminated by signal 11
Synthesis time: 802.61 sec (Real time) / 788.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 3620.49 sec CPU time.
[LOG] Relation determinization time: 3633 sec real time.
[LOG] Final circuit size: 25641 new AND gates.
[LOG] Size before ABC: 63857 AND gates.
[LOG] Size after ABC: 25641 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 3617.38/3619 sec (30.25/31 sec, 131.5/131 sec, 95.24/96 sec, 79.06/79 sec, 224.5/224 sec, 246.88/247 sec, 258.06/258 sec, 250.21/250 sec, 259.23/260 sec, 259.63/259 sec, 257.96/258 sec, 204.17/205 sec, 246.18/246 sec, 195.44/195 sec, 219.91/220 sec, 222.8/223 sec, 224.64/225 sec, 211.72/212 sec )
[LOG] Nr of iterations: 6206 (1577, 284, 2271, 30, 276, 237, 253, 222, 270, 224, 233, 139, 131, 16, 13, 17, 9, 4 )
[LOG] Total clause computation time: 1619.69/1624 sec (10.41/10.41 sec, 12.89/12.89 sec, 17.24/17.24 sec, 40.92/40.92 sec, 86.75/86.75 sec, 107.56/107.56 sec, 112.16/112.16 sec, 111.11/111.11 sec, 114.65/114.65 sec, 111.58/111.58 sec, 111.1/111.1 sec, 102.14/102.14 sec, 139.63/139.63 sec, 96.38/96.38 sec, 119.94/119.94 sec, 103.42/103.42 sec, 114.42/114.42 sec, 107.39/107.39 sec )
[LOG] Total clause minimization time: 1989.23/1985 sec (19.55/19.55 sec, 118.37/118.37 sec, 76.64/76.64 sec, 37.92/37.92 sec, 137.24/137.24 sec, 138.78/138.78 sec, 145.35/145.35 sec, 138.6/138.6 sec, 143.9/143.9 sec, 147.57/147.57 sec, 146.33/146.33 sec, 101.56/101.56 sec, 106/106 sec, 98.76/98.76 sec, 99.65/99.65 sec, 119.06/119.06 sec, 109.94/109.94 sec, 104.01/104.01 sec )
[LOG] Total clause size reduction: 598212 --> 63857 (157600 --> 22552, 28017 --> 1687, 222460 --> 28904, 2813 --> 123, 26400 --> 1330, 22420 --> 1164, 23688 --> 1240, 20553 --> 1069, 24748 --> 1362, 20293 --> 1130, 20880 --> 1116, 12282 --> 1055, 11440 --> 1012, 1305 --> 29, 1032 --> 31, 1360 --> 33, 672 --> 15, 249 --> 5 )
[LOG] Average clause size reduction: 96.3925 --> 10.2896 (99.9366 --> 14.3006, 98.6514 --> 5.94014, 97.9568 --> 12.7274, 93.7667 --> 4.1, 95.6522 --> 4.81884, 94.5992 --> 4.91139, 93.6285 --> 4.90119, 92.5811 --> 4.81532, 91.6593 --> 5.04444, 90.5938 --> 5.04464, 89.6137 --> 4.7897, 88.3597 --> 7.58993, 87.3282 --> 7.72519, 81.5625 --> 1.8125, 79.3846 --> 2.38462, 80 --> 1.94118, 74.6667 --> 1.66667, 62.25 --> 1.25 )
[LOG] Overall execution time: 3620.5 sec CPU time.
[LOG] Overall execution time: 3633 sec real time.
Synthesis time: 3632.70 sec (Real time) / 3615.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.40 sec (Real time) / 5.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7290.73 sec (Real time) / 7288.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 26324 21 61 1 26224
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 3045.51 sec CPU time.
[LOG] Relation determinization time: 3053 sec real time.
[LOG] Final circuit size: 19742 new AND gates.
[LOG] Size before ABC: 45440 AND gates.
[LOG] Size after ABC: 19742 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 3041.75/3043 sec (44.35/45 sec, 110.61/110 sec, 67.41/68 sec, 61.92/62 sec, 135.19/135 sec, 192.56/192 sec, 192.85/193 sec, 200.52/201 sec, 217.67/218 sec, 202.71/202 sec, 197.73/198 sec, 187.89/188 sec, 176.97/177 sec, 181.76/182 sec, 154.86/155 sec, 168.22/168 sec, 200.54/201 sec, 184.96/185 sec, 163.03/163 sec )
[LOG] Nr of iterations: 4862 (726, 365, 1688, 37, 197, 176, 193, 189, 212, 283, 185, 191, 169, 192, 14, 14, 12, 13, 6 )
[LOG] Total clause computation time: 1233.93/1238 sec (28.99/28.99 sec, 8.63/8.63 sec, 17.09/17.09 sec, 32.66/32.66 sec, 15.1/15.1 sec, 69.07/69.07 sec, 68.64/68.64 sec, 71.97/71.97 sec, 67.32/67.32 sec, 67.19/67.19 sec, 70.28/70.28 sec, 70.96/70.96 sec, 85.23/85.23 sec, 100.67/100.67 sec, 76.73/76.73 sec, 89.08/89.08 sec, 111.95/111.95 sec, 92.68/92.68 sec, 89.69/89.69 sec )
[LOG] Total clause minimization time: 1801.41/1799 sec (15.1/15.1 sec, 101.82/101.82 sec, 49.41/49.41 sec, 29.11/29.11 sec, 119.77/119.77 sec, 123.15/123.15 sec, 123.91/123.91 sec, 128.2/128.2 sec, 149.97/149.97 sec, 135.05/135.05 sec, 127.11/127.11 sec, 116.62/116.62 sec, 91.32/91.32 sec, 80.57/80.57 sec, 77.88/77.88 sec, 78.89/78.89 sec, 88.4/88.4 sec, 92.03/92.03 sec, 73.1/73.1 sec )
[LOG] Total clause size reduction: 496726 --> 45440 (77575 --> 9680, 38584 --> 2357, 177135 --> 21907, 3744 --> 150, 20188 --> 917, 17850 --> 872, 19392 --> 1008, 18800 --> 925, 20889 --> 1070, 27636 --> 1501, 17848 --> 934, 18240 --> 961, 15960 --> 1223, 17954 --> 1823, 1209 --> 25, 1196 --> 31, 1001 --> 21, 1080 --> 26, 445 --> 9 )
[LOG] Average clause size reduction: 102.165 --> 9.34595 (106.853 --> 13.3333, 105.71 --> 6.45753, 104.938 --> 12.9781, 101.189 --> 4.05405, 102.477 --> 4.65482, 101.42 --> 4.95455, 100.477 --> 5.2228, 99.4709 --> 4.89418, 98.533 --> 5.04717, 97.6537 --> 5.30389, 96.4757 --> 5.04865, 95.4974 --> 5.03141, 94.4379 --> 7.23669, 93.5104 --> 9.49479, 86.3571 --> 1.78571, 85.4286 --> 2.21429, 83.4167 --> 1.75, 83.0769 --> 2, 74.1667 --> 1.5 )
[LOG] Overall execution time: 3045.52 sec CPU time.
[LOG] Overall execution time: 3053 sec real time.
Synthesis time: 3052.87 sec (Real time) / 3035.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.24 sec (Real time) / 4.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5184.07 sec (Real time) / 5181.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 20479 23 65 1 20372
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 6.47 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1007 new AND gates.
[LOG] Size before ABC: 1854 AND gates.
[LOG] Size after ABC: 1005 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.41/6 sec (0.1/0 sec, 0.41/0 sec, 0.14/0 sec, 0.42/1 sec, 0.13/0 sec, 0.18/0 sec, 0.66/1 sec, 4.37/4 sec )
[LOG] Nr of iterations: 305 (5, 6, 6, 8, 13, 16, 190, 61 )
[LOG] Total clause computation time: 2.39/3 sec (0.06/0.06 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.15/0.15 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.19/0.19 sec, 1.66/1.66 sec )
[LOG] Total clause minimization time: 3.96/3 sec (0.03/0.03 sec, 0.33/0.33 sec, 0.04/0.04 sec, 0.26/0.26 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.45/0.45 sec, 2.71/2.71 sec )
[LOG] Total clause size reduction: 11949 --> 1854 (184 --> 7, 225 --> 22, 220 --> 12, 301 --> 14, 504 --> 29, 615 --> 49, 7560 --> 1371, 2340 --> 350 )
[LOG] Average clause size reduction: 39.177 --> 6.07869 (36.8 --> 1.4, 37.5 --> 3.66667, 36.6667 --> 2, 37.625 --> 1.75, 38.7692 --> 2.23077, 38.4375 --> 3.0625, 39.7895 --> 7.21579, 38.3607 --> 5.7377 )
[LOG] Overall execution time: 6.47 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.85 sec (Real time) / 6.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.51 sec (Real time) / 5.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1240 7 31 1 1196
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 43.05 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 1890 new AND gates.
[LOG] Size before ABC: 3573 AND gates.
[LOG] Size after ABC: 1890 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 42.9/42 sec (0.38/0 sec, 0.26/0 sec, 0.12/0 sec, 0.33/1 sec, 0.66/0 sec, 2.08/2 sec, 3.52/4 sec, 5.29/5 sec, 13.05/13 sec, 17.21/17 sec )
[LOG] Nr of iterations: 593 (7, 10, 6, 93, 7, 109, 79, 145, 93, 44 )
[LOG] Total clause computation time: 21.27/21 sec (0.11/0.11 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.32/0.32 sec, 1.06/1.06 sec, 1.65/1.65 sec, 1.86/1.86 sec, 7.42/7.42 sec, 8.57/8.57 sec )
[LOG] Total clause minimization time: 21.4/21 sec (0.27/0.27 sec, 0.12/0.12 sec, 0.05/0.05 sec, 0.23/0.23 sec, 0.33/0.33 sec, 0.99/0.99 sec, 1.85/1.85 sec, 3.36/3.36 sec, 5.58/5.58 sec, 8.62/8.62 sec )
[LOG] Total clause size reduction: 28607 --> 3573 (330 --> 11, 486 --> 36, 265 --> 10, 4784 --> 816, 306 --> 13, 5400 --> 544, 3822 --> 463, 6912 --> 755, 4324 --> 621, 1978 --> 304 )
[LOG] Average clause size reduction: 48.2411 --> 6.0253 (47.1429 --> 1.57143, 48.6 --> 3.6, 44.1667 --> 1.66667, 51.4409 --> 8.77419, 43.7143 --> 1.85714, 49.5413 --> 4.99083, 48.3797 --> 5.86076, 47.669 --> 5.2069, 46.4946 --> 6.67742, 44.9545 --> 6.90909 )
[LOG] Overall execution time: 43.05 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 43.59 sec (Real time) / 43.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.32 sec (Real time) / 25.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 2176 9 36 1 2121
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 679.46 sec CPU time.
[LOG] Relation determinization time: 685 sec real time.
[LOG] Final circuit size: 21748 new AND gates.
[LOG] Size before ABC: 45706 AND gates.
[LOG] Size after ABC: 21748 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 678.39/679 sec (1.39/2 sec, 2.65/2 sec, 0.97/1 sec, 1.63/2 sec, 1.33/1 sec, 5.96/6 sec, 2.29/2 sec, 14.54/15 sec, 91.73/92 sec, 258.59/258 sec, 297.31/298 sec )
[LOG] Nr of iterations: 4837 (6, 8, 8, 8, 13, 27, 34, 962, 1364, 2011, 396 )
[LOG] Total clause computation time: 186.47/189 sec (0.74/0.74 sec, 1.79/1.79 sec, 0.47/0.47 sec, 0.89/0.89 sec, 0.64/0.64 sec, 1.63/1.63 sec, 1.05/1.05 sec, 3.72/3.72 sec, 10.15/10.15 sec, 32.47/32.47 sec, 132.92/132.92 sec )
[LOG] Total clause minimization time: 488.24/486 sec (0.63/0.63 sec, 0.84/0.84 sec, 0.48/0.48 sec, 0.72/0.72 sec, 0.67/0.67 sec, 4.31/4.31 sec, 1.22/1.22 sec, 10.57/10.57 sec, 80.94/80.94 sec, 224.15/224.15 sec, 163.71/163.71 sec )
[LOG] Total clause size reduction: 268775 --> 45706 (320 --> 9, 441 --> 27, 434 --> 15, 427 --> 18, 720 --> 30, 1534 --> 95, 1914 --> 150, 54777 --> 8579, 76328 --> 11693, 110550 --> 21573, 21330 --> 3517 )
[LOG] Average clause size reduction: 55.5665 --> 9.44925 (53.3333 --> 1.5, 55.125 --> 3.375, 54.25 --> 1.875, 53.375 --> 2.25, 55.3846 --> 2.30769, 56.8148 --> 3.51852, 56.2941 --> 4.41176, 56.9407 --> 8.91788, 55.9589 --> 8.57258, 54.9727 --> 10.7275, 53.8636 --> 8.88131 )
[LOG] Overall execution time: 679.46 sec CPU time.
[LOG] Overall execution time: 685 sec real time.
Synthesis time: 684.88 sec (Real time) / 676.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.29 sec (Real time) / 4.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2203.49 sec (Real time) / 2202.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 22098 11 42 1 22034
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 3174.3 sec CPU time.
[LOG] Relation determinization time: 3214 sec real time.
[LOG] Final circuit size: 46583 new AND gates.
[LOG] Size before ABC: 135039 AND gates.
[LOG] Size after ABC: 46583 AND gates.
[LOG] Time for optimizing with ABC: 39 seconds.
[LOG] Total time for all control signals: 3172.55/3172 sec (35.56/35 sec, 250.88/251 sec, 201.76/202 sec, 206.62/207 sec, 304.94/305 sec, 312.8/313 sec, 325.33/325 sec, 228.76/229 sec, 343.1/343 sec, 224.26/224 sec, 249.8/249 sec, 267.91/268 sec, 220.83/221 sec )
[LOG] Nr of iterations: 9055 (6629, 272, 1279, 21, 250, 240, 191, 60, 80, 9, 10, 6, 8 )
[LOG] Total clause computation time: 1392.36/1385 sec (2.02/2.02 sec, 85.68/85.68 sec, 57.07/57.07 sec, 113.61/113.61 sec, 111.41/111.41 sec, 110.42/110.42 sec, 110.45/110.45 sec, 115.16/115.16 sec, 190.04/190.04 sec, 111.75/111.75 sec, 137.14/137.14 sec, 137.97/137.97 sec, 109.64/109.64 sec )
[LOG] Total clause minimization time: 1768.55/1772 sec (32.36/32.36 sec, 164.38/164.38 sec, 142.41/142.41 sec, 92.41/92.41 sec, 192.51/192.51 sec, 201.38/201.38 sec, 213.92/213.92 sec, 112.89/112.89 sec, 152.27/152.27 sec, 111.91/111.91 sec, 112.06/112.06 sec, 129.45/129.45 sec, 110.6/110.6 sec )
[LOG] Total clause size reduction: 652502 --> 135039 (483844 --> 112009, 19512 --> 1790, 90738 --> 16462, 1400 --> 86, 17181 --> 1315, 16252 --> 1366, 12730 --> 1030, 3894 --> 339, 5135 --> 575, 512 --> 15, 567 --> 28, 310 --> 9, 427 --> 15 )
[LOG] Average clause size reduction: 72.0599 --> 14.9132 (72.989 --> 16.8968, 71.7353 --> 6.58088, 70.9445 --> 12.871, 66.6667 --> 4.09524, 68.724 --> 5.26, 67.7167 --> 5.69167, 66.6492 --> 5.39267, 64.9 --> 5.65, 64.1875 --> 7.1875, 56.8889 --> 1.66667, 56.7 --> 2.8, 51.6667 --> 1.5, 53.375 --> 1.875 )
[LOG] Overall execution time: 3174.3 sec CPU time.
[LOG] Overall execution time: 3214 sec real time.
Synthesis time: 3214.29 sec (Real time) / 3195.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.77 sec (Real time) / 7.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5471.05 sec (Real time) / 5469.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 47000 13 47 1 46927
=====================  amba6b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9769.30 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.18 sec (Real time) / 9369.08 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 8659.24 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9052.72 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 7.24 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1307 new AND gates.
[LOG] Size before ABC: 2467 AND gates.
[LOG] Size after ABC: 1305 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.19/7 sec (0.11/0 sec, 0.32/1 sec, 0.13/0 sec, 0.2/0 sec, 0.14/0 sec, 0.16/0 sec, 1.18/1 sec, 4.95/5 sec )
[LOG] Nr of iterations: 412 (6, 9, 12, 11, 27, 18, 260, 69 )
[LOG] Total clause computation time: 3.17/2 sec (0.05/0.05 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.42/0.42 sec, 2.33/2.33 sec )
[LOG] Total clause minimization time: 3.98/5 sec (0.05/0.05 sec, 0.26/0.26 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.76/0.76 sec, 2.61/2.61 sec )
[LOG] Total clause size reduction: 16305 --> 2467 (230 --> 9, 360 --> 55, 484 --> 33, 430 --> 24, 1092 --> 88, 697 --> 60, 10360 --> 1799, 2652 --> 399 )
[LOG] Average clause size reduction: 39.5752 --> 5.98786 (38.3333 --> 1.5, 40 --> 6.11111, 40.3333 --> 2.75, 39.0909 --> 2.18182, 40.4444 --> 3.25926, 38.7222 --> 3.33333, 39.8462 --> 6.91923, 38.4348 --> 5.78261 )
[LOG] Overall execution time: 7.24 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.66 sec (Real time) / 7.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.70 sec (Real time) / 6.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1532 7 31 1 1488
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 184.74 sec CPU time.
[LOG] Relation determinization time: 186 sec real time.
[LOG] Final circuit size: 5574 new AND gates.
[LOG] Size before ABC: 11221 AND gates.
[LOG] Size after ABC: 5573 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 184.29/185 sec (0.7/1 sec, 0.97/1 sec, 0.39/0 sec, 1.04/2 sec, 8.02/8 sec, 9.5/9 sec, 22.57/23 sec, 21.22/21 sec, 48.16/48 sec, 71.72/72 sec )
[LOG] Nr of iterations: 1565 (5, 9, 7, 189, 12, 243, 47, 346, 577, 130 )
[LOG] Total clause computation time: 90.25/91 sec (0.3/0.3 sec, 0.46/0.46 sec, 0.21/0.21 sec, 0.42/0.42 sec, 3.88/3.88 sec, 4.15/4.15 sec, 11.33/11.33 sec, 10.64/10.64 sec, 17.33/17.33 sec, 41.53/41.53 sec )
[LOG] Total clause minimization time: 93.4/93 sec (0.39/0.39 sec, 0.5/0.5 sec, 0.17/0.17 sec, 0.61/0.61 sec, 4.12/4.12 sec, 5.34/5.34 sec, 11.22/11.22 sec, 10.48/10.48 sec, 30.52/30.52 sec, 30.05/30.05 sec )
[LOG] Total clause size reduction: 76782 --> 11221 (224 --> 7, 440 --> 31, 324 --> 14, 9964 --> 1515, 572 --> 23, 12342 --> 1657, 2300 --> 251, 16905 --> 2375, 27648 --> 4363, 6063 --> 985 )
[LOG] Average clause size reduction: 49.062 --> 7.16997 (44.8 --> 1.4, 48.8889 --> 3.44444, 46.2857 --> 2, 52.7196 --> 8.01587, 47.6667 --> 1.91667, 50.7901 --> 6.81893, 48.9362 --> 5.34043, 48.8584 --> 6.86416, 47.9168 --> 7.56153, 46.6385 --> 7.57692 )
[LOG] Overall execution time: 184.74 sec CPU time.
[LOG] Overall execution time: 186 sec real time.
Synthesis time: 185.92 sec (Real time) / 184.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.82 sec (Real time) / 1.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 238.85 sec (Real time) / 238.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 5858 9 37 1 5803
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 1894.56 sec CPU time.
[LOG] Relation determinization time: 1905 sec real time.
[LOG] Final circuit size: 32590 new AND gates.
[LOG] Size before ABC: 69633 AND gates.
[LOG] Size after ABC: 32590 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 1892.5/1892 sec (2.58/2 sec, 6.51/7 sec, 2.56/2 sec, 9.98/10 sec, 2.43/3 sec, 22.35/22 sec, 5.63/6 sec, 44.7/44 sec, 337.9/338 sec, 827.64/828 sec, 630.22/630 sec )
[LOG] Nr of iterations: 7094 (5, 9, 9, 13, 7, 40, 21, 1210, 2182, 3145, 453 )
[LOG] Total clause computation time: 463.38/445 sec (1.51/1.51 sec, 5.2/5.2 sec, 1.16/1.16 sec, 6.51/6.51 sec, 1.2/1.2 sec, 8.92/8.92 sec, 2.74/2.74 sec, 12.07/12.07 sec, 25.43/25.43 sec, 104.21/104.21 sec, 294.43/294.43 sec )
[LOG] Total clause minimization time: 1420.75/1442 sec (1.03/1.03 sec, 1.27/1.27 sec, 1.36/1.36 sec, 3.44/3.44 sec, 1.19/1.19 sec, 13.37/13.37 sec, 2.85/2.85 sec, 32.19/32.19 sec, 310.62/310.62 sec, 719.21/719.21 sec, 334.22/334.22 sec )
[LOG] Total clause size reduction: 401269 --> 69633 (260 --> 7, 512 --> 31, 504 --> 21, 744 --> 41, 366 --> 14, 2340 --> 170, 1180 --> 95, 70122 --> 11005, 124317 --> 20101, 176064 --> 34020, 24860 --> 4128 )
[LOG] Average clause size reduction: 56.5646 --> 9.81576 (52 --> 1.4, 56.8889 --> 3.44444, 56 --> 2.33333, 57.2308 --> 3.15385, 52.2857 --> 2, 58.5 --> 4.25, 56.1905 --> 4.52381, 57.9521 --> 9.09504, 56.9739 --> 9.21219, 55.9822 --> 10.8172, 54.8786 --> 9.11258 )
[LOG] Overall execution time: 1894.57 sec CPU time.
[LOG] Overall execution time: 1905 sec real time.
Synthesis time: 1904.76 sec (Real time) / 1880.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.93 sec (Real time) / 5.85 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.06 sec (Real time) / 9996.28 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 32937 11 43 1 32872
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9897.82 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9901.93 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
