{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754931449121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754931449122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 11 12:57:29 2025 " "Processing started: Mon Aug 11 12:57:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754931449122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931449122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UVM_Testbench_AXI-Lite_Peripheral -c UVM_Testbench_AXI-Lite_Peripheral " "Command: quartus_map --read_settings_files=on --write_settings_files=off UVM_Testbench_AXI-Lite_Peripheral -c UVM_Testbench_AXI-Lite_Peripheral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931449122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1754931449535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1754931449535 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "tlm1/uvm_tlm_imps.svh uvm_tlm_defines.svh(614) " "Verilog HDL File I/O error at uvm_tlm_defines.svh(614): can't open Verilog Design File \"tlm1/uvm_tlm_imps.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh" 614 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455420 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mti_design_element_load_message ../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/uvm_pkg.sv(27) " "Unrecognized synthesis attribute \"mti_design_element_load_message\" at ../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/uvm_pkg.sv(27)" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/uvm_pkg.sv" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/uvm_pkg.sv" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455428 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "dpi/uvm_hdl.svh uvm_dpi.svh(38) " "Verilog HDL File I/O error at uvm_dpi.svh(38): can't open Verilog Design File \"dpi/uvm_hdl.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/dpi/uvm_dpi.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/dpi/uvm_dpi.svh" 38 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455431 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "dpi/uvm_svcmd_dpi.svh uvm_dpi.svh(39) " "Verilog HDL File I/O error at uvm_dpi.svh(39): can't open Verilog Design File \"dpi/uvm_svcmd_dpi.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/dpi/uvm_dpi.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/dpi/uvm_dpi.svh" 39 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455432 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "dpi/uvm_regex.svh uvm_dpi.svh(40) " "Verilog HDL File I/O error at uvm_dpi.svh(40): can't open Verilog Design File \"dpi/uvm_regex.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/dpi/uvm_dpi.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/dpi/uvm_dpi.svh" 40 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455432 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting an identifier (\"class\" is a reserved keyword ) uvm_base.svh(26) " "Verilog HDL syntax error at uvm_base.svh(26) near text: \"class\";  expecting an identifier (\"class\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931455434 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_version.svh uvm_base.svh(31) " "Verilog HDL File I/O error at uvm_base.svh(31): can't open Verilog Design File \"base/uvm_version.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 31 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455435 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_object_globals.svh uvm_base.svh(32) " "Verilog HDL File I/O error at uvm_base.svh(32): can't open Verilog Design File \"base/uvm_object_globals.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 32 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455435 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_misc.svh uvm_base.svh(33) " "Verilog HDL File I/O error at uvm_base.svh(33): can't open Verilog Design File \"base/uvm_misc.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 33 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455436 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_object.svh uvm_base.svh(37) " "Verilog HDL File I/O error at uvm_base.svh(37): can't open Verilog Design File \"base/uvm_object.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 37 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455436 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_pool.svh uvm_base.svh(39) " "Verilog HDL File I/O error at uvm_base.svh(39): can't open Verilog Design File \"base/uvm_pool.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 39 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455437 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_queue.svh uvm_base.svh(40) " "Verilog HDL File I/O error at uvm_base.svh(40): can't open Verilog Design File \"base/uvm_queue.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 40 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455438 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_factory.svh uvm_base.svh(42) " "Verilog HDL File I/O error at uvm_base.svh(42): can't open Verilog Design File \"base/uvm_factory.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 42 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455438 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_registry.svh uvm_base.svh(43) " "Verilog HDL File I/O error at uvm_base.svh(43): can't open Verilog Design File \"base/uvm_registry.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 43 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455439 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_spell_chkr.svh uvm_base.svh(47) " "Verilog HDL File I/O error at uvm_base.svh(47): can't open Verilog Design File \"base/uvm_spell_chkr.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 47 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455439 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_resource.svh uvm_base.svh(48) " "Verilog HDL File I/O error at uvm_base.svh(48): can't open Verilog Design File \"base/uvm_resource.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 48 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455440 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_resource_specializations.svh uvm_base.svh(52) " "Verilog HDL File I/O error at uvm_base.svh(52): can't open Verilog Design File \"base/uvm_resource_specializations.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 52 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455440 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_resource_db.svh uvm_base.svh(53) " "Verilog HDL File I/O error at uvm_base.svh(53): can't open Verilog Design File \"base/uvm_resource_db.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 53 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455441 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_config_db.svh uvm_base.svh(54) " "Verilog HDL File I/O error at uvm_base.svh(54): can't open Verilog Design File \"base/uvm_config_db.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 54 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455442 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_printer.svh uvm_base.svh(58) " "Verilog HDL File I/O error at uvm_base.svh(58): can't open Verilog Design File \"base/uvm_printer.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 58 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/uvm_pkg.sv 0 0 " "Found 0 design units, including 0 entities, in source file /intelfpga_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/uvm_pkg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455503 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "tlm1/uvm_tlm_imps.svh uvm_tlm_defines.svh(614) " "Verilog HDL File I/O error at uvm_tlm_defines.svh(614): can't open Verilog Design File \"tlm1/uvm_tlm_imps.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh" 614 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455525 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mti_design_element_load_message ../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/uvm_pkg.sv(27) " "Unrecognized synthesis attribute \"mti_design_element_load_message\" at ../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/uvm_pkg.sv(27)" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/uvm_pkg.sv" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/uvm_pkg.sv" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455528 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "dpi/uvm_hdl.svh uvm_dpi.svh(38) " "Verilog HDL File I/O error at uvm_dpi.svh(38): can't open Verilog Design File \"dpi/uvm_hdl.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/dpi/uvm_dpi.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/dpi/uvm_dpi.svh" 38 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455530 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "dpi/uvm_svcmd_dpi.svh uvm_dpi.svh(39) " "Verilog HDL File I/O error at uvm_dpi.svh(39): can't open Verilog Design File \"dpi/uvm_svcmd_dpi.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/dpi/uvm_dpi.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/dpi/uvm_dpi.svh" 39 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455530 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "dpi/uvm_regex.svh uvm_dpi.svh(40) " "Verilog HDL File I/O error at uvm_dpi.svh(40): can't open Verilog Design File \"dpi/uvm_regex.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/dpi/uvm_dpi.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/dpi/uvm_dpi.svh" 40 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455531 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting an identifier (\"class\" is a reserved keyword ) uvm_base.svh(26) " "Verilog HDL syntax error at uvm_base.svh(26) near text: \"class\";  expecting an identifier (\"class\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931455531 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_version.svh uvm_base.svh(31) " "Verilog HDL File I/O error at uvm_base.svh(31): can't open Verilog Design File \"base/uvm_version.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 31 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455532 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_object_globals.svh uvm_base.svh(32) " "Verilog HDL File I/O error at uvm_base.svh(32): can't open Verilog Design File \"base/uvm_object_globals.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 32 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455533 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_misc.svh uvm_base.svh(33) " "Verilog HDL File I/O error at uvm_base.svh(33): can't open Verilog Design File \"base/uvm_misc.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 33 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455533 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_object.svh uvm_base.svh(37) " "Verilog HDL File I/O error at uvm_base.svh(37): can't open Verilog Design File \"base/uvm_object.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 37 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455534 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_pool.svh uvm_base.svh(39) " "Verilog HDL File I/O error at uvm_base.svh(39): can't open Verilog Design File \"base/uvm_pool.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 39 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455535 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_queue.svh uvm_base.svh(40) " "Verilog HDL File I/O error at uvm_base.svh(40): can't open Verilog Design File \"base/uvm_queue.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 40 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455535 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_factory.svh uvm_base.svh(42) " "Verilog HDL File I/O error at uvm_base.svh(42): can't open Verilog Design File \"base/uvm_factory.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 42 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455536 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_registry.svh uvm_base.svh(43) " "Verilog HDL File I/O error at uvm_base.svh(43): can't open Verilog Design File \"base/uvm_registry.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 43 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455536 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_spell_chkr.svh uvm_base.svh(47) " "Verilog HDL File I/O error at uvm_base.svh(47): can't open Verilog Design File \"base/uvm_spell_chkr.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 47 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455537 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_resource.svh uvm_base.svh(48) " "Verilog HDL File I/O error at uvm_base.svh(48): can't open Verilog Design File \"base/uvm_resource.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 48 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455537 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_resource_specializations.svh uvm_base.svh(52) " "Verilog HDL File I/O error at uvm_base.svh(52): can't open Verilog Design File \"base/uvm_resource_specializations.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 52 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455538 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_resource_db.svh uvm_base.svh(53) " "Verilog HDL File I/O error at uvm_base.svh(53): can't open Verilog Design File \"base/uvm_resource_db.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 53 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455538 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_config_db.svh uvm_base.svh(54) " "Verilog HDL File I/O error at uvm_base.svh(54): can't open Verilog Design File \"base/uvm_config_db.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 54 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455539 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "base/uvm_printer.svh uvm_base.svh(58) " "Verilog HDL File I/O error at uvm_base.svh(58): can't open Verilog Design File \"base/uvm_printer.svh\"" {  } { { "../../../intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" "" { Text "C:/intelFPGA_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/base/uvm_base.svh" 58 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/uvm.sv 0 0 " "Found 0 design units, including 0 entities, in source file /intelfpga_lite/24.1std/questa_fse/verilog_src/uvm-1.1d/src/uvm.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455590 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_transaction.sv(10) " "Verilog HDL File I/O error at axi_transaction.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455593 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931455593 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931455593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_transaction.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_transaction.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455593 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_test.sv(10) " "Verilog HDL File I/O error at axi_test.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_test.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_test.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455595 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_sequence.sv(10) " "Verilog HDL File I/O error at axi_sequence.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_sequence.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_sequence.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455598 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_transaction.sv(10) " "Verilog HDL File I/O error at axi_transaction.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455600 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931455600 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931455600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_test.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_test.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455600 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_tb_top.sv(10) " "Verilog HDL File I/O error at axi_tb_top.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_tb_top.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_tb_top.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455603 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_test.sv(10) " "Verilog HDL File I/O error at axi_test.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_test.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_test.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455605 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_sequence.sv(10) " "Verilog HDL File I/O error at axi_sequence.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_sequence.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_sequence.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455607 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_transaction.sv(10) " "Verilog HDL File I/O error at axi_transaction.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455609 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931455609 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931455609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_tb_top.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_tb_top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455609 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_sequencer.sv(10) " "Verilog HDL File I/O error at axi_sequencer.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_sequencer.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_sequencer.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455612 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_transaction.sv(10) " "Verilog HDL File I/O error at axi_transaction.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455614 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931455614 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931455615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_sequencer.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_sequencer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455615 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_sequence.sv(10) " "Verilog HDL File I/O error at axi_sequence.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_sequence.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_sequence.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455617 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_transaction.sv(10) " "Verilog HDL File I/O error at axi_transaction.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931455619 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931455619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_sequence.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_sequence.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455619 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_scoreboard.sv(10) " "Verilog HDL File I/O error at axi_scoreboard.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_scoreboard.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_scoreboard.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455622 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_transaction.sv(10) " "Verilog HDL File I/O error at axi_transaction.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455624 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931455624 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931455624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_scoreboard.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_scoreboard.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455624 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_monitor.sv(10) " "Verilog HDL File I/O error at axi_monitor.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_monitor.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_monitor.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455626 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_transaction.sv(10) " "Verilog HDL File I/O error at axi_transaction.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455628 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931455628 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931455629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_monitor.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_monitor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_lite_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/axi_lite_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 axi_lite_interface " "Found entity 1: axi_lite_interface" {  } { { "testbench/axi_lite_interface.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_lite_interface.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754931455634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455634 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_env.sv(10) " "Verilog HDL File I/O error at axi_env.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_env.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_env.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455637 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_agent.sv(10) " "Verilog HDL File I/O error at axi_agent.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_agent.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_agent.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455639 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_driver.sv(10) " "Verilog HDL File I/O error at axi_driver.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_driver.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_driver.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455642 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_transaction.sv(10) " "Verilog HDL File I/O error at axi_transaction.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455644 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931455644 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931455644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_env.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_env.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455645 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_driver.sv(10) " "Verilog HDL File I/O error at axi_driver.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_driver.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_driver.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455647 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_transaction.sv(10) " "Verilog HDL File I/O error at axi_transaction.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455649 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931455649 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931455649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_driver.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_driver.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455649 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_agent.sv(10) " "Verilog HDL File I/O error at axi_agent.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_agent.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_agent.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455651 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_driver.sv(10) " "Verilog HDL File I/O error at axi_driver.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_driver.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_driver.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455653 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh axi_transaction.sv(10) " "Verilog HDL File I/O error at axi_transaction.sv(10): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 10 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754931455655 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1754931455655 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "axi_transaction.sv(13) " "Verilog HDL syntax error at axi_transaction.sv(13): unexpected end of file in If Statement" {  } { { "testbench/axi_transaction.sv" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/testbench/axi_transaction.sv" 13 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1754931455655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/axi_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench/axi_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/axi_lite_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/axi_lite_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_lite_slave " "Found entity 1: axi_lite_slave" {  } { { "rtl/axi_lite_slave.v" "" { Text "C:/Hao Xiang Yang/Personal Projects/UVM_Testbench_AXI-Lite_Peripheral/rtl/axi_lite_slave.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754931455658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455658 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 83 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 83 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754931455709 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 11 12:57:35 2025 " "Processing ended: Mon Aug 11 12:57:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754931455709 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754931455709 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754931455709 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931455709 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 85 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 85 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754931456403 ""}
