==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
ERROR: [HLS 200-70] 'csynth_design' failed due to missing target device. Please use command 'set_part' to specify the target device.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Adding design file 'extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c' to the project
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:01 ; elapsed = 00:22:09 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 30409 ; free virtual = 39592
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:01 ; elapsed = 00:22:09 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 30409 ; free virtual = 39592
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'handle_small_bpp' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecroqvideo.c_ff_apply_vector_4x4_with_main.c'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecroqvideo.c_ff_apply_vector_4x4_with_main.c/sol'.
