module i_eth_miim(
input           WCtrlData_q2,       // Write Control Data operation delayed 2 Clk cycles
input          LatchByte1_d2,
input          MdcEn,              // MII Management Data Clock Enable signal is asserted for one Clk period before Mdc rises.
input           LatchByte0_d,
input          StartOp,            // Start Operation (start of any of the preceding operations)
input           UpdateMIIRX_DATAReg,// Updates MII RX_DATA inputister with read data
input           WCtrlData_q3,       // Write Control Data operation delayed 3 Clk cycles
input           LatchByte1_d,
input           WCtrlDataStart_q1,  // Start Write Control Data Command delayed 1 Mdc cycle
input           InProgress,         // Operation in progress
input           EndBusy,            // End Busy signal (stops the operation in progress)
input        Busy,               // Busy Signal
input           WCtrlData_q1,       // Write Control Data operation delayed 1 Clk cycle
input           RStat_q1,           // Read Status operation delayed 1 Clk cycle
input          WriteDataOp,        // Write Data Operation (positive edge detected)
input   [4:0] Fiad,               // PHY Address
input   [7:0] Divider,            // Divider for the host clock
input          LatchByte0_d2,
input           InProgress_q2,      // Operation in progress delayed 2 Mdc cycles
input          MdcFrame,           // Frame window for limiting the Mdc
input         WCtrlData,          // Write Control Data operation
input           SyncStatMdcEn,      // Scan Status operation delayed at least cycles and synchronized to MdcEn
input           InProgress_q3,      // Operation in progress delayed 3 Mdc cycles
input           WCtrlDataStart_q2,  // Start Write Control Data Command delayed 2 Mdc cycles
input           RStatStart_q1,      // Start Read Status Command delayed 1 Mdc cycle
input        Nvalid,             // Invalid Status (qualifier for the valid scan result)
input         NoPre,              // No Preamble (no 32-bit preamble)
input          ReadStatusOp,       // Read Status Operation (positive edge detected)
input          ScanStatusOp,       // Scan Status Operation (positive edge detected)
input         Mdi,
input           ScanStat_q2,        // Scan Status operation delayed 2 cycles
input           RStat_q2,           // Read Status operation delayed 2 Clk cycles
input           WriteOp,            // Write Operation Latch (When asserted, write operation is in progress)
input        WCtrlDataStart,     // This signals resets the WCTRLDATA bit in the MIIM Command inputister
input  [15:0] CtrlData,           // Control Data (to be written to the PHY input.)
input        RStatStart,         // This signal resets the RSTAT BIT in the MIIM Command inputister
input           ScanStat_q1,        // Scan Status operation delayed 1 cycle
input          EndOp,              // End of Operation
input         ScanStat,           // Scan Status operation
input         Reset,              // General Reset
input           InProgress_q1,      // Operation in progress delayed 1 Mdc cycle
input     [6:0] BitCounter,         // Bit Counter
input        Mdc,                // MII Management Data Clock
input           RStat_q3,           // Read Status operation delayed 3 Clk cycles
input [15:0] Prsd,               // Read Status Data (data read from the PHY)
input           EndBusy_d,          // Pre-end Busy signal
input           WCtrlDataStart_q,
input         Clk,                // Host Clock
input           RStatStart_q2,      // Start Read Status Command delayed 2 Mdc cycles
input         RStat,              // Read Status operation

input           MdoEn_2d,
input         ShiftedBit,         // This bit is input of the shift inputister and is connected to the Mdo signal
input           MdoEn_d,
input           Mdo_d,
input           Mdo,                // MII Management Data Output
input           Mdo_2d,
input           MdoEn,
input          SerialEn,
input   [7:0] ShiftReg,         // Shift inputister for shifting the data in and out
input       MdcEn_n,          // Enable signal is asserted for one Clk period before Mdc falls.
input [4:0] Rgad,             // Register address (within the selected PHY)
input [3:0] ByteSelect,       // Byte select
input [1:0] LatchByte,        // Byte select for latching (read operation)
input      LinkFail,         // Link Integrity Signal
input TempDivider,
input Counter,
input CounterPreset,
input CountEq0
);
assert property(@(posedge Clk) (!Reset) |-> Busy);
assert property(@(posedge Clk) (!LinkFail ##1 1) |-> Busy);
assert property(@(posedge Clk) ((LatchByte == 0) ##1 1) |-> Busy);
assert property(@(posedge Clk) (!UpdateMIIRX_DATAReg ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255)) |-> Busy);
assert property(@(posedge Clk) (Clk ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 65474) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 5) ##1 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte1_d2 ##1 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte1_d ##1 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte0_d ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474)) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 31) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Prsd == 0) ##1 1) |-> Busy);
assert property(@(posedge Clk) (Busy) |-> Busy);
assert property(@(posedge Clk) (!LatchByte0_d2 ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 31) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 154) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 126) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 255) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect >= 0) && (ByteSelect <= 1) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 123) ##1 1) |-> Busy);
assert property(@(posedge Clk) (!EndBusy_d ##1 1) |-> Busy);
assert property(@(posedge Clk) (!EndOp ##1 1) |-> Busy);
assert property(@(posedge Clk) (!EndBusy ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 255) ##1 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte1_d ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 255) ##2 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte1_d2 ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Prsd == 0) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 5) ##2 1) |-> Busy);
assert property(@(posedge Clk) (!EndBusy ##2 1) |-> Busy);
assert property(@(posedge Clk) (!LinkFail ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 255) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect >= 0) && (ByteSelect <= 1) ##2 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte0_d2 ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 123) ##2 1) |-> Busy);
assert property(@(posedge Clk) (!Reset ##1 1) |-> Busy);
assert property(@(posedge Clk) (Clk ##2 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte0_d ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 154) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 31) ##2 1) |-> Busy);
assert property(@(posedge Clk) (!UpdateMIIRX_DATAReg ##2 1) |-> Busy);
assert property(@(posedge Clk) (!EndBusy_d ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 31) ##2 1) |-> Busy);
assert property(@(posedge Clk) (Busy ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 65474) ##2 1) |-> Busy);
assert property(@(posedge Clk) (!EndOp ##2 1) |-> Busy);
assert property(@(posedge Clk) ((LatchByte == 0) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 126) ##2 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte1_d ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 31) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((LatchByte == 0) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 255) ##3 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte1_d2 ##3 1) |-> Busy);
assert property(@(posedge Clk) (Clk ##3 1) |-> Busy);
assert property(@(posedge Clk) (!UpdateMIIRX_DATAReg ##3 1) |-> Busy);
assert property(@(posedge Clk) (!Reset ##2 1) |-> Busy);
assert property(@(posedge Clk) (!LinkFail ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 255) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect >= 0) && (ByteSelect <= 1) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 31) ##3 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte0_d2 ##3 1) |-> Busy);
assert property(@(posedge Clk) (Busy ##2 1) |-> Busy);
assert property(@(posedge Clk) (!EndOp ##3 1) |-> Busy);
assert property(@(posedge Clk) (!EndBusy_d ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 123) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 65474) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 126) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 5) ##3 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte0_d ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Prsd == 0) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 154) ##3 1) |-> Busy);
assert property(@(posedge Clk) (!EndBusy ##3 1) |-> Busy);
assert property(@(posedge Clk) (Clk ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (Clk ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 154) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!LatchByte1_d2 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 5) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!LatchByte0_d ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 31) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!LatchByte0_d2 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!Reset ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Clk ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!Reset ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 255) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 31) ##4 1) |-> Busy);
assert property(@(posedge Clk) (!EndBusy ##4 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte0_d ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (!LatchByte0_d ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Prsd == 0) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Busy ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ByteSelect >= 0) && (ByteSelect <= 1) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 255) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!LatchByte0_d2 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Prsd == 0) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 154) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 31) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!LinkFail ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 65474) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 31) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Nvalid) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((LatchByte == 0) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 255) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 31) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect >= 0) && (ByteSelect <= 1) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!LatchByte1_d2 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!Reset ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 31) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!EndBusy ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (Busy ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Prsd == 0) ##4 1) |-> Busy);
assert property(@(posedge Clk) (!UpdateMIIRX_DATAReg ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ByteSelect >= 0) && (ByteSelect <= 1) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!LinkFail ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((LatchByte == 0) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 5) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 255) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 65474) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!EndBusy ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 123) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 255) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!LatchByte1_d ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 126) ##4 1) |-> Busy);
assert property(@(posedge Clk) (!EndOp ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!EndBusy_d ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 255) ##4 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte1_d ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!LatchByte1_d ##4 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 5) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 123) ##4 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte1_d2 ##4 1) |-> Busy);
assert property(@(posedge Clk) ((LatchByte == 0) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!UpdateMIIRX_DATAReg ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 65474) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!LinkFail ##4 1) |-> Busy);
assert property(@(posedge Clk) (!EndOp ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 123) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!EndBusy_d ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 126) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Nvalid) |-> Nvalid);
assert property(@(posedge Clk) (Busy ##3 1) |-> Busy);
assert property(@(posedge Clk) (!EndOp ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!EndBusy_d ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!UpdateMIIRX_DATAReg ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 154) ##4 1) |-> Busy);
assert property(@(posedge Clk) (!LatchByte0_d2 ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 126) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Busy ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (!Reset ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Busy ##4 1) |-> Busy);
assert property(@(posedge Clk) (Busy ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!Reset ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (!Reset ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!Reset ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (Nvalid ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (!Reset ##4 1) |-> Busy);
assert property(@(posedge Clk) (Busy ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Nvalid ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart_q) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Nvalid ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Nvalid ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStatStart) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (Busy ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (!ShiftedBit ##3 1) |-> Busy);
assert property(@(posedge Clk) (!ShiftedBit ##2 1) |-> Busy);
assert property(@(posedge Clk) (!ShiftedBit ##1 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart_q) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Nvalid ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Nvalid ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStatStart ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart_q ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (Nvalid ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (Nvalid ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!ShiftedBit ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!ShiftedBit ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart) |-> Busy);
assert property(@(posedge Clk) (!ShiftedBit ##4 1) |-> Busy);
assert property(@(posedge Clk) (Nvalid) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart_q ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (RStatStart ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Nvalid ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Nvalid ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Nvalid ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStatStart ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (Nvalid ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart ##1 1) |-> Busy);
assert property(@(posedge Clk) (Nvalid ##1 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart_q ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Nvalid ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart_q ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Nvalid ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Nvalid ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Nvalid ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (RStatStart ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart_q) |-> Busy);
assert property(@(posedge Clk) (RStatStart) |-> Busy);
assert property(@(posedge Clk) (Nvalid ##2 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart ##2 1) |-> Busy);
assert property(@(posedge Clk) (RStatStart ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStatStart ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart_q ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (RStatStart ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart_q ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStatStart ##1 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart_q ##1 1) |-> Busy);
assert property(@(posedge Clk) (Nvalid ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 255) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 255) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStatStart ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart ##2 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart_q ##2 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart ##4 1) |-> Busy);
assert property(@(posedge Clk) (Nvalid ##4 1) |-> Busy);
assert property(@(posedge Clk) (RStatStart ##3 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart_q ##3 1) |-> Busy);
assert property(@(posedge Clk) (RStatStart ##4 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart_q ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 82) && (CtrlData <= 65425) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 82) && (CtrlData <= 65425) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (!MdcEn_n ##1 1) |-> Busy);
assert property(@(posedge Clk) (!MdcEn ##1 1) |-> Busy);
assert property(@(posedge Clk) (!MdcEn_n ##2 1) |-> Busy);
assert property(@(posedge Clk) (!MdcEn ##2 1) |-> Busy);
assert property(@(posedge Clk) (!MdcEn_n ##4 1) |-> Busy);
assert property(@(posedge Clk) (!MdcEn_n ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!MdcEn_n ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!MdcEn ##3 1) |-> Busy);
assert property(@(posedge Clk) (!MdcEn_n ##3 1) |-> Busy);
assert property(@(posedge Clk) (!MdcEn ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!MdcEn ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!MdcEn ##4 1) |-> Busy);
assert property(@(posedge Clk) (!CountEq0 ##1 1) |-> Busy);
assert property(@(posedge Clk) (!CountEq0 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!CountEq0 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!CountEq0 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!CountEq0 ##3 1) |-> Busy);
assert property(@(posedge Clk) (!CountEq0 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!ReadStatusOp ##1 1) |-> Busy);
assert property(@(posedge Clk) (!StartOp ##1 1) |-> Busy);
assert property(@(posedge Clk) (!WriteDataOp ##1 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStatusOp ##1 1) |-> Busy);
assert property(@(posedge Clk) (!WriteDataOp ##2 1) |-> Busy);
assert property(@(posedge Clk) (!StartOp ##2 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStatusOp ##2 1) |-> Busy);
assert property(@(posedge Clk) (!ReadStatusOp ##2 1) |-> Busy);
assert property(@(posedge Clk) (!WriteDataOp ##3 1) |-> Busy);
assert property(@(posedge Clk) (!ReadStatusOp ##3 1) |-> Busy);
assert property(@(posedge Clk) (!StartOp ##3 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStatusOp ##3 1) |-> Busy);
assert property(@(posedge Clk) (!ReadStatusOp ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!WriteDataOp ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!ReadStatusOp ##4 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStatusOp ##4 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStatusOp ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!StartOp ##4 1) |-> Busy);
assert property(@(posedge Clk) (!StartOp ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!ScanStatusOp ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!WriteDataOp ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!StartOp ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!ReadStatusOp ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!WriteDataOp ##4 1) |-> Busy);
assert property(@(posedge Clk) (!SerialEn) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ByteSelect == 0)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!SerialEn ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect == 0) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect == 0) ##2 1) |-> Busy);
assert property(@(posedge Clk) (!SerialEn ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect == 0) ##3 1) |-> Busy);
assert property(@(posedge Clk) (!SerialEn ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect == 0) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ByteSelect == 0) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect == 0) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!SerialEn ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!SerialEn ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!SerialEn ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 154)) |-> Mdo_2d);
assert property(@(posedge Clk) (Mdo_2d) |-> Mdo_2d);
assert property(@(posedge Clk) (Mdo_2d ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (Mdo_2d ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (Mdo_2d ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 77)) |-> Mdo_2d);
assert property(@(posedge Clk) (Mdo_2d ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (Mdo_2d) |-> RStatStart);
assert property(@(posedge Clk) (Mdo_2d) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo_2d) |-> Nvalid);
assert property(@(posedge Clk) (Mdo_2d) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo_2d ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo_2d ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo_2d ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdo_2d ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo_2d ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo_2d ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo_2d ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo_2d ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdo_2d ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo_2d ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo_2d) |-> Busy);
assert property(@(posedge Clk) (Mdo_2d ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo_2d ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdo_2d ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo_2d ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo_2d ##1 1) |-> Busy);
assert property(@(posedge Clk) (Mdo_2d ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdo_2d ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo_2d ##2 1) |-> Busy);
assert property(@(posedge Clk) (Mdo_2d ##3 1) |-> Busy);
assert property(@(posedge Clk) (Mdo_2d ##4 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart_q1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (RStatStart_q1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q1) |-> RStatStart_q1);
assert property(@(posedge Clk) (RStatStart_q1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (RStatStart_q1 ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (RStatStart_q1 ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (RStatStart_q1 ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (RStatStart_q1 ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (RStatStart_q1 ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (RStatStart_q1 ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (RStatStart_q1 ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (RStatStart_q1 ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q1) |-> Mdo_2d);
assert property(@(posedge Clk) (RStatStart_q1) |-> Mdo_2d);
assert property(@(posedge Clk) (RStatStart_q1 ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (RStatStart_q1 ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (RStatStart_q1 ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (RStatStart_q1 ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 154)) |-> Mdo_d);
assert property(@(posedge Clk) (Mdo_d) |-> Mdo_d);
assert property(@(posedge Clk) (Mdo_d ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (Mdo_d) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (Mdo_d) |-> RStatStart_q1);
assert property(@(posedge Clk) (Mdo_d ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (Mdo_d ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (Mdo_d ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (Mdo_d ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (Mdo_d ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (Mdo_d ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (Mdo_d ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (Mdo_d ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (Mdo_d ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress) |-> InProgress);
assert property(@(posedge Clk) (WriteOp) |-> InProgress);
assert property(@(posedge Clk) (WriteOp) |-> RStatStart_q2);
assert property(@(posedge Clk) (WCtrlDataStart_q2) |-> WriteOp);
assert property(@(posedge Clk) (WriteOp) |-> WriteOp);
assert property(@(posedge Clk) (WCtrlDataStart_q2) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress) |-> WriteOp);
assert property(@(posedge Clk) (WCtrlDataStart_q2) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (RStatStart_q2) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteOp) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (RStatStart_q2) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (RStatStart_q2) |-> WriteOp);
assert property(@(posedge Clk) (WCtrlDataStart_q2) |-> InProgress);
assert property(@(posedge Clk) (RStatStart_q2) |-> InProgress);
assert property(@(posedge Clk) (InProgress) |-> RStatStart_q2);
assert property(@(posedge Clk) (WCtrlDataStart_q2) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress) |-> Mdo_d);
assert property(@(posedge Clk) (WriteOp) |-> Mdo_d);
assert property(@(posedge Clk) (RStatStart_q2) |-> Mdo_d);
assert property(@(posedge Clk) (Mdo_d ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (Mdo_d ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress ##1 1) |-> InProgress);
assert property(@(posedge Clk) (RStatStart_q2 ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##1 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (RStatStart_q2 ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (RStatStart_q2 ##1 1) |-> InProgress);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (RStatStart_q2 ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (RStatStart_q2 ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (WriteOp ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteOp ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteOp ##2 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteOp ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress ##2 1) |-> InProgress);
assert property(@(posedge Clk) (WriteOp ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (RStatStart_q2 ##2 1) |-> InProgress);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##2 1) |-> InProgress);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (RStatStart_q2 ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (RStatStart_q2 ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (RStatStart_q2 ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WriteOp) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (RStatStart_q2) |-> RStatStart_q1);
assert property(@(posedge Clk) (WriteOp) |-> RStatStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q2) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (RStatStart_q2) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q2) |-> RStatStart_q1);
assert property(@(posedge Clk) (WriteOp ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (RStatStart_q2 ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (WriteOp ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WriteOp ##3 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress ##3 1) |-> InProgress);
assert property(@(posedge Clk) (WriteOp ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress ##3 1) |-> WriteOp);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##3 1) |-> WriteOp);
assert property(@(posedge Clk) (RStatStart_q2 ##3 1) |-> WriteOp);
assert property(@(posedge Clk) (RStatStart_q2 ##3 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (RStatStart_q2 ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (RStatStart_q2 ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteOp ##3 1) |-> InProgress);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##3 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (RStatStart_q2 ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WriteOp ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WriteOp ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (RStatStart_q2 ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WriteOp ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (RStatStart_q2 ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (RStatStart_q2 ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteOp ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##4 1) |-> InProgress);
assert property(@(posedge Clk) (WriteOp ##4 1) |-> InProgress);
assert property(@(posedge Clk) (RStatStart_q2 ##4 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteOp ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress ##4 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress ##4 1) |-> InProgress);
assert property(@(posedge Clk) (RStatStart_q2 ##4 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteOp ##4 1) |-> WriteOp);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##4 1) |-> WriteOp);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (RStatStart_q2 ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (RStatStart_q2 ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WriteOp ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WriteOp ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (RStatStart_q2 ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (RStatStart_q2 ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (WriteOp ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (WriteOp ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WriteOp ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (RStatStart_q2 ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (RStatStart_q2 ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (RStatStart_q2 ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WriteOp ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WriteOp ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (RStatStart_q2 ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (Mdo_d) |-> Mdo_2d);
assert property(@(posedge Clk) (Mdo_d ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (Mdo_d ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (Mdo_d ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (Mdo_d ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 38)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (WriteOp) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlDataStart_q2) |-> Mdo_2d);
assert property(@(posedge Clk) (RStatStart_q2) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WriteOp ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (RStatStart_q2 ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WriteOp ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (RStatStart_q2 ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (RStatStart_q2 ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WriteOp ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WriteOp ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (RStatStart_q2 ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (RStatStart_q1) |-> RStatStart);
assert property(@(posedge Clk) (RStatStart_q1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart_q1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart_q1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStatStart_q1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart_q1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStatStart_q1 ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (RStatStart_q1 ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (RStatStart_q1 ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart_q1 ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStatStart_q1 ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStatStart_q1 ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart_q1 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStatStart_q1 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStatStart_q1 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStatStart_q1 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart_q1) |-> Busy);
assert property(@(posedge Clk) (RStatStart_q1) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart_q1 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStatStart_q1 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart_q1 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (RStatStart_q1 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##1 1) |-> Busy);
assert property(@(posedge Clk) (RStatStart_q1 ##1 1) |-> Busy);
assert property(@(posedge Clk) (RStatStart_q1 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart_q1 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##2 1) |-> Busy);
assert property(@(posedge Clk) (RStatStart_q1 ##2 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##3 1) |-> Busy);
assert property(@(posedge Clk) (RStatStart_q1 ##3 1) |-> Busy);
assert property(@(posedge Clk) (RStatStart_q1 ##4 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##4 1) |-> Busy);
assert property(@(posedge Clk) (Mdo) |-> Mdo);
assert property(@(posedge Clk) (MdoEn_2d) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 154)) |-> Mdo);
assert property(@(posedge Clk) (Mdo) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdoEn_2d) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 154)) |-> MdoEn_2d);
assert property(@(posedge Clk) (Mdo ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (Mdo ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (Mdo) |-> WriteOp);
assert property(@(posedge Clk) (Mdo) |-> InProgress);
assert property(@(posedge Clk) (MdoEn_2d) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdoEn_2d) |-> WriteOp);
assert property(@(posedge Clk) (Mdo) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdoEn_2d) |-> InProgress);
assert property(@(posedge Clk) (MdoEn_2d) |-> RStatStart_q2);
assert property(@(posedge Clk) (Mdo) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> Mdo);
assert property(@(posedge Clk) (Mdo ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (Mdo ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdoEn_2d) |-> Mdo_d);
assert property(@(posedge Clk) (Mdo) |-> Mdo_d);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> InProgress);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (Mdo ##1 1) |-> InProgress);
assert property(@(posedge Clk) (Mdo ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (Mdo ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (Mdo ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (Mdo ##3 1) |-> Mdo);
assert property(@(posedge Clk) (Mdo ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (Mdo ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (Mdo ##2 1) |-> InProgress);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> InProgress);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (Mdo ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (Mdo ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (Mdo ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (Mdo) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (Mdo) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdoEn_2d) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdoEn_2d) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> Mdo);
assert property(@(posedge Clk) (Mdo ##4 1) |-> Mdo);
assert property(@(posedge Clk) (Mdo ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (Mdo ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> WriteOp);
assert property(@(posedge Clk) (Mdo ##3 1) |-> WriteOp);
assert property(@(posedge Clk) (Mdo ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (Mdo ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (Mdo ##3 1) |-> InProgress);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> InProgress);
assert property(@(posedge Clk) (Mdo ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (Mdo ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (Mdo ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> InProgress);
assert property(@(posedge Clk) (Mdo ##4 1) |-> WriteOp);
assert property(@(posedge Clk) (Mdo ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (Mdo ##4 1) |-> InProgress);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> WriteOp);
assert property(@(posedge Clk) (Mdo ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (Mdo ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (Mdo ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (Mdo ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (Mdo ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (Mdo ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (Mdo ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (Mdo ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (Mdo_d) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo_d) |-> RStatStart);
assert property(@(posedge Clk) (Mdo_d) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo_d) |-> Nvalid);
assert property(@(posedge Clk) (Mdo_d ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo_d ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo_d ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdo_d ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo_d ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo_d ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo_d ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo_d ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdo_d ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo_d ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo_d) |-> Busy);
assert property(@(posedge Clk) (Mdo_d ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo_d ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdo_d ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo_d ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo_d ##1 1) |-> Busy);
assert property(@(posedge Clk) (Mdo_d ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdo_d ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo_d ##2 1) |-> Busy);
assert property(@(posedge Clk) (Mdo_d ##3 1) |-> Busy);
assert property(@(posedge Clk) (Mdo_d ##4 1) |-> Busy);
assert property(@(posedge Clk) (WriteOp) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WriteOp) |-> RStatStart);
assert property(@(posedge Clk) (InProgress) |-> RStatStart);
assert property(@(posedge Clk) (RStatStart_q2) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart_q2) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStatStart_q2) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart_q2) |-> RStatStart);
assert property(@(posedge Clk) (InProgress) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WriteOp) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStatStart_q2) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WriteOp) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q2) |-> Nvalid);
assert property(@(posedge Clk) (InProgress) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart_q2) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q2) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (WriteOp ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (WriteOp ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (InProgress ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStatStart_q2 ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (RStatStart_q2 ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WriteOp ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart_q2 ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (WriteOp ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStatStart_q2 ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (WriteOp ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (WriteOp ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStatStart_q2 ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStatStart_q2 ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (WriteOp ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (InProgress ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStatStart_q2 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStatStart_q2 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (WriteOp ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (InProgress ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStatStart_q2 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WriteOp ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WriteOp ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (InProgress ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStatStart_q2 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo) |-> Mdo_2d);
assert property(@(posedge Clk) (MdoEn_2d) |-> Mdo_2d);
assert property(@(posedge Clk) (WriteOp) |-> Busy);
assert property(@(posedge Clk) (RStatStart_q2) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart_q2) |-> Busy);
assert property(@(posedge Clk) (InProgress) |-> Busy);
assert property(@(posedge Clk) (InProgress ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (WriteOp ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WriteOp ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart_q2 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStatStart_q2 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (WriteOp ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (RStatStart_q2 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (InProgress ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (RStatStart_q2 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WriteOp ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WriteOp ##1 1) |-> Busy);
assert property(@(posedge Clk) (RStatStart_q2 ##1 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##1 1) |-> Busy);
assert property(@(posedge Clk) (InProgress ##1 1) |-> Busy);
assert property(@(posedge Clk) (WriteOp ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (RStatStart_q2 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (WriteOp ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStatStart_q2 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##2 1) |-> Busy);
assert property(@(posedge Clk) (WriteOp ##2 1) |-> Busy);
assert property(@(posedge Clk) (RStatStart_q2 ##2 1) |-> Busy);
assert property(@(posedge Clk) (InProgress ##2 1) |-> Busy);
assert property(@(posedge Clk) (Mdo ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WriteOp ##3 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##3 1) |-> Busy);
assert property(@(posedge Clk) (RStatStart_q2 ##3 1) |-> Busy);
assert property(@(posedge Clk) (InProgress ##3 1) |-> Busy);
assert property(@(posedge Clk) (Mdo ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlDataStart_q2 ##4 1) |-> Busy);
assert property(@(posedge Clk) (InProgress ##4 1) |-> Busy);
assert property(@(posedge Clk) (RStatStart_q2 ##4 1) |-> Busy);
assert property(@(posedge Clk) (WriteOp ##4 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (Mdo ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 38) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 38) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 38) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 38) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 38) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 38) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn_2d) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn_2d) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn_2d) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn_2d) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdo ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo) |-> Busy);
assert property(@(posedge Clk) (MdoEn_2d) |-> Busy);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdo ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdo ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdo ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo ##1 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn_2d ##1 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdo ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdo ##2 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn_2d ##2 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn_2d ##3 1) |-> Busy);
assert property(@(posedge Clk) (Mdo ##3 1) |-> Busy);
assert property(@(posedge Clk) (Mdo ##4 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn_2d ##4 1) |-> Busy);
assert property(@(posedge Clk) (InProgress_q1) |-> InProgress_q1);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 5)) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 38)) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q1) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q1) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 5) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress_q1) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress_q1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 154)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdoEn_d) |-> MdoEn_d);
assert property(@(posedge Clk) (MdoEn_d) |-> InProgress_q1);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdoEn_d) |-> Mdo);
assert property(@(posedge Clk) (MdoEn_d) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdoEn_d) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdoEn_d) |-> WriteOp);
assert property(@(posedge Clk) (MdoEn_d) |-> InProgress);
assert property(@(posedge Clk) (MdoEn_d) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdoEn_d) |-> Mdo_d);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> InProgress);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> InProgress);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdoEn_d) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdoEn_d) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> InProgress);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> WriteOp);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress_q1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q1) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> WriteOp);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> InProgress);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress_q1) |-> Busy);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (InProgress_q1 ##1 1) |-> Busy);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q1 ##2 1) |-> Busy);
assert property(@(posedge Clk) (InProgress_q1 ##3 1) |-> Busy);
assert property(@(posedge Clk) (InProgress_q1 ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdoEn_d) |-> Mdo_2d);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (MdoEn_d) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 170)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 170) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 170) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 170)) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 170) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 170) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (!InProgress_q3 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress_q3 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress_q3) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress_q3 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 2) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress_q3 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 38)) |-> Mdo_d);
assert property(@(posedge Clk) (!InProgress_q3) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress_q3 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 2) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress_q3 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress_q3 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress_q3 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdoEn_d) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdoEn_d) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn_d) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdoEn_d) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn_d) |-> Busy);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn_d ##1 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdoEn_d ##2 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn_d ##3 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn_d ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 38)) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 38)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5)) |-> InProgress_q2);
assert property(@(posedge Clk) (InProgress_q2) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (InProgress_q2) |-> InProgress_q2);
assert property(@(posedge Clk) (InProgress_q2) |-> MdoEn_d);
assert property(@(posedge Clk) (InProgress_q2) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (!InProgress_q3 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress_q3 ##1 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress_q3 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!InProgress_q3 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!InProgress_q3 ##3 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress_q3 ##4 1) |-> Busy);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (InProgress_q2) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q2) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q2) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q2) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress_q2) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress_q2) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress_q2) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress_q2) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q2) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (Mdi) |-> Mdi);
assert property(@(posedge Clk) (!Mdc ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!Mdc ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!Mdc ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!Mdc ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##4 1) |-> Busy);
assert property(@(posedge Clk) (!Mdc ##4 1) |-> Busy);
assert property(@(posedge Clk) (!Mdc ##3 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5)) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q2) |-> Mdo_2d);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat) |-> ScanStat);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat_q1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ScanStat_q2) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 255)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 255)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (SyncStatMdcEn) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 19)) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (ScanStat_q1 ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (ScanStat ##2 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (InProgress_q2) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (SyncStatMdcEn ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (SyncStatMdcEn ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (SyncStatMdcEn ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (SyncStatMdcEn ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (SyncStatMdcEn) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (SyncStatMdcEn ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (SyncStatMdcEn) |-> RStatStart_q1);
assert property(@(posedge Clk) (SyncStatMdcEn ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (SyncStatMdcEn ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (SyncStatMdcEn ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdoEn) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg >= 19) && (ShiftReg <= 154)) |-> MdoEn);
assert property(@(posedge Clk) (MdoEn) |-> InProgress_q2);
assert property(@(posedge Clk) (MdoEn) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdoEn) |-> MdoEn_d);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdoEn) |-> InProgress_q1);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdoEn ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##1 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdoEn ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##2 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdoEn ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdoEn) |-> Mdo);
assert property(@(posedge Clk) (MdoEn) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (NoPre) |-> NoPre);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdoEn ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdoEn) |-> InProgress);
assert property(@(posedge Clk) (MdoEn) |-> WriteOp);
assert property(@(posedge Clk) (MdoEn) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdoEn) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdoEn) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> InProgress);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31)) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (SyncStatMdcEn ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (SyncStatMdcEn ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (SyncStatMdcEn) |-> Mdo_2d);
assert property(@(posedge Clk) (SyncStatMdcEn ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (SyncStatMdcEn ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> InProgress);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdoEn) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdoEn) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> InProgress);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> WriteOp);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (MdoEn ##4 1) |-> WriteOp);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> InProgress);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q2) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5)) |-> RStatStart);
assert property(@(posedge Clk) (InProgress_q2) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5)) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q2) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q2) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5)) |-> Busy);
assert property(@(posedge Clk) (InProgress_q2) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##1 1) |-> Busy);
assert property(@(posedge Clk) (InProgress_q2 ##1 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##2 1) |-> Busy);
assert property(@(posedge Clk) (InProgress_q2 ##2 1) |-> Busy);
assert property(@(posedge Clk) (InProgress_q2 ##3 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##3 1) |-> Busy);
assert property(@(posedge Clk) (InProgress_q2 ##4 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##4 1) |-> Busy);
assert property(@(posedge Clk) (SyncStatMdcEn) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31)) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31)) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlData) |-> WCtrlData);
assert property(@(posedge Clk) (WCtrlData_q3) |-> WCtrlData_q3);
assert property(@(posedge Clk) (WCtrlData_q2) |-> WCtrlData_q2);
assert property(@(posedge Clk) (WCtrlData_q1) |-> WCtrlData_q1);
assert property(@(posedge Clk) (WCtrlData ##3 1) |-> WCtrlData_q3);
assert property(@(posedge Clk) (MdoEn) |-> Mdo_2d);
assert property(@(posedge Clk) (!MdoEn ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!MdoEn ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 9) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!MdoEn ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 9) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 9)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 9) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!MdoEn) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!MdoEn ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 9) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (WCtrlData ##2 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (WCtrlData_q1 ##2 1) |-> WCtrlData_q3);
assert property(@(posedge Clk) (WCtrlData_q2 ##1 1) |-> WCtrlData_q3);
assert property(@(posedge Clk) (WCtrlData_q1 ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (WCtrlData ##1 1) |-> WCtrlData_q1);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (MdoEn ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (!MdoEn ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!MdoEn) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 9) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!MdoEn ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 9)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!MdoEn ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 9) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!MdoEn ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 9) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 9) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 31) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 31) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 31) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 31) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStat) |-> RStat);
assert property(@(posedge Clk) (RStat_q1) |-> RStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (RStat_q2) |-> RStat_q2);
assert property(@(posedge Clk) (RStat_q3) |-> RStat_q3);
assert property(@(posedge Clk) (MdoEn) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (RStat ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (RStat_q1 ##2 1) |-> RStat_q3);
assert property(@(posedge Clk) (RStat ##2 1) |-> RStat_q2);
assert property(@(posedge Clk) (RStat ##3 1) |-> RStat_q3);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (RStat_q1 ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (RStat_q2 ##1 1) |-> RStat_q3);
assert property(@(posedge Clk) (Mdi) |-> Busy);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (Mdi ##1 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (Mdi ##2 1) |-> Busy);
assert property(@(posedge Clk) (Mdi ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdi ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdi ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdi ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdi ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdi ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdi ##3 1) |-> Busy);
assert property(@(posedge Clk) (Mdi ##4 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 123)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 123)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 60)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (ScanStat) |-> Busy);
assert property(@(posedge Clk) (ScanStat ##1 1) |-> Busy);
assert property(@(posedge Clk) (ScanStat ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ScanStat ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStat ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ScanStat ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (ScanStat_q1) |-> Busy);
assert property(@(posedge Clk) (ScanStat_q2 ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ScanStat ##3 1) |-> Busy);
assert property(@(posedge Clk) (ScanStat_q1 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ScanStat_q2 ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStat ##2 1) |-> Busy);
assert property(@(posedge Clk) (ScanStat_q1 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStat ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (SyncStatMdcEn ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (SyncStatMdcEn) |-> RStatStart);
assert property(@(posedge Clk) (SyncStatMdcEn) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ScanStat ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (SyncStatMdcEn ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (SyncStatMdcEn ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (SyncStatMdcEn ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (SyncStatMdcEn ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (SyncStatMdcEn ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (SyncStatMdcEn ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ScanStat_q1 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (SyncStatMdcEn ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ScanStat_q1 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (ScanStat_q1 ##2 1) |-> Busy);
assert property(@(posedge Clk) (ScanStat_q1 ##1 1) |-> Busy);
assert property(@(posedge Clk) (SyncStatMdcEn) |-> Nvalid);
assert property(@(posedge Clk) (ScanStat ##4 1) |-> Busy);
assert property(@(posedge Clk) (SyncStatMdcEn ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (SyncStatMdcEn ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStat_q2 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (SyncStatMdcEn ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (SyncStatMdcEn ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ScanStat_q2 ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (SyncStatMdcEn ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (SyncStatMdcEn ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStat_q1 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStat_q2 ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (SyncStatMdcEn ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStat_q1 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (SyncStatMdcEn ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (SyncStatMdcEn) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ScanStat_q2 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStat_q1 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ScanStat_q1 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (ScanStat_q2 ##1 1) |-> Busy);
assert property(@(posedge Clk) (ScanStat_q2) |-> Busy);
assert property(@(posedge Clk) (ScanStat_q1 ##3 1) |-> Busy);
assert property(@(posedge Clk) (ScanStat_q2 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (ScanStat_q2 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStat_q2 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ScanStat_q2 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (ScanStat_q2 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ScanStat_q1 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ScanStat_q2 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ScanStat_q2 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStat_q1 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStat_q2 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 1) |-> Busy);
assert property(@(posedge Clk) (ScanStat_q2 ##2 1) |-> Busy);
assert property(@(posedge Clk) (ScanStat_q1 ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (SyncStatMdcEn ##3 1) |-> Busy);
assert property(@(posedge Clk) (SyncStatMdcEn ##2 1) |-> Busy);
assert property(@(posedge Clk) (SyncStatMdcEn ##1 1) |-> Busy);
assert property(@(posedge Clk) (SyncStatMdcEn ##4 1) |-> Busy);
assert property(@(posedge Clk) (SyncStatMdcEn) |-> Busy);
assert property(@(posedge Clk) (ScanStat_q2 ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##3 1) |-> Busy);
assert property(@(posedge Clk) (ScanStat_q2 ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 4) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 4)) |-> InProgress_q2);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 4)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 4) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 4) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 4) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (!RStat_q3 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!RStat_q3 ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474)) |-> Busy);
assert property(@(posedge Clk) (!RStat_q2 ##3 1) |-> Busy);
assert property(@(posedge Clk) (!RStat_q2 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!RStat_q2 ##1 1) |-> Busy);
assert property(@(posedge Clk) (!RStat_q3 ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (!RStat_q1 ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 1) |-> Busy);
assert property(@(posedge Clk) (!RStat_q2 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!RStat_q1 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!RStat_q3 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!RStat_q3 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!RStat_q1 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!RStat_q2 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!RStat_q3 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!RStat_q2 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!RStat_q1 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!RStat_q1 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!RStat_q1 ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 1) |-> Busy);
assert property(@(posedge Clk) (!RStat ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!RStat ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!RStat ##1 1) |-> Busy);
assert property(@(posedge Clk) (!RStat ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 1) |-> Busy);
assert property(@(posedge Clk) (!RStat ##3 1) |-> Busy);
assert property(@(posedge Clk) (!RStat ##4 1) |-> Busy);
assert property(@(posedge Clk) (!NoPre) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126)) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##3 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdoEn) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##4 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##4 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn) |-> Busy);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (MdoEn ##1 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (MdoEn ##2 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn ##3 1) |-> Busy);
assert property(@(posedge Clk) (MdoEn ##4 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData_q1 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!WCtrlData_q1 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!WCtrlData ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!WCtrlData ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData_q3 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!WCtrlData_q1 ##1 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData_q3 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!WCtrlData ##1 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData_q3 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData_q3 ##3 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData_q2 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!WCtrlData_q2 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData ##2 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData_q1 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData_q2 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (NoPre) |-> Busy);
assert property(@(posedge Clk) (NoPre ##1 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData ##3 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData ##4 1) |-> Busy);
assert property(@(posedge Clk) (NoPre ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (NoPre ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (NoPre ##3 1) |-> Busy);
assert property(@(posedge Clk) (NoPre ##2 1) |-> Busy);
assert property(@(posedge Clk) (NoPre ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (NoPre ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (NoPre ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (NoPre ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31)) |-> Busy);
assert property(@(posedge Clk) (NoPre ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31)) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!InProgress_q2) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress_q2 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress_q2 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##4 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress_q2 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress_q2 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 38)) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 19)) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31)) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!NoPre ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!NoPre ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlData_q3) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlData_q3) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!NoPre ##2 1) |-> Busy);
assert property(@(posedge Clk) (!NoPre ##1 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q2 ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlData_q2 ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (!NoPre ##4 1) |-> Busy);
assert property(@(posedge Clk) (!NoPre ##3 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q1 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlData_q1 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlData_q2 ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlData_q2 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlData_q2 ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlData_q2 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlData_q3 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlData_q3 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlData_q3 ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlData_q3 ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlData_q3 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlData_q3 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlData_q3 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlData_q3 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlData ##2 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q2 ##1 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlData ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlData ##3 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q2) |-> Busy);
assert property(@(posedge Clk) (WCtrlData) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q1 ##2 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q1 ##1 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData ##1 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q3) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q1 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlData_q1 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlData_q1 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlData_q1 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlData_q2 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlData_q2 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlData_q2 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlData_q2 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlData_q2 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlData_q2 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlData_q2 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlData_q2 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlData_q3 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlData_q3 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlData_q3 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlData_q3 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlData ##4 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlData ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlData_q2 ##2 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlData ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q1 ##3 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q1 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (WCtrlData_q1 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (WCtrlData_q1 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WCtrlData_q1 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WCtrlData_q3 ##2 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q2 ##4 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q2 ##3 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q3 ##3 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q1 ##4 1) |-> Busy);
assert property(@(posedge Clk) (WCtrlData_q3 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!MdoEn ##1 1) |-> Busy);
assert property(@(posedge Clk) (!MdoEn ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!MdoEn ##4 1) |-> Busy);
assert property(@(posedge Clk) (!MdoEn ##2 1) |-> Busy);
assert property(@(posedge Clk) (!MdoEn ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!MdoEn ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30)) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat) |-> Busy);
assert property(@(posedge Clk) (RStat_q3) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStat_q3) |-> RStatStart);
assert property(@(posedge Clk) (RStat ##1 1) |-> Busy);
assert property(@(posedge Clk) (RStat ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStat_q1 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q1 ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q1 ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q3) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q2 ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStat_q2) |-> Nvalid);
assert property(@(posedge Clk) (RStat_q3) |-> Nvalid);
assert property(@(posedge Clk) (RStat_q1 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q2 ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat_q1 ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (RStat_q2) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q2 ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q1 ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStat_q2 ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (RStat ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (RStat_q3 ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStat_q3 ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (RStat_q1) |-> Busy);
assert property(@(posedge Clk) (RStat ##2 1) |-> Busy);
assert property(@(posedge Clk) (RStat ##3 1) |-> Busy);
assert property(@(posedge Clk) (RStat_q2 ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (RStat_q1 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (RStat_q1 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStat ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat_q1 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat_q1 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q3 ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q3 ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat_q2 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (RStat ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStat_q2 ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStat_q2 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat_q3 ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (RStat_q3 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (RStat_q3 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStat_q3 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStat_q3 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (RStat_q3 ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q1 ##2 1) |-> Busy);
assert property(@(posedge Clk) (RStat_q1 ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat ##4 1) |-> Busy);
assert property(@(posedge Clk) (RStat_q1 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (RStat_q1 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q3 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat_q3 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat_q2 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q1 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStat_q3 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q3 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q2 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (RStat_q2 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStat_q2 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (RStat_q2 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat_q2 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (RStat_q3 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat_q2 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat_q2 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q3 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q1 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##4 1) |-> Busy);
assert property(@(posedge Clk) (RStat_q3) |-> Busy);
assert property(@(posedge Clk) (RStat_q2) |-> Busy);
assert property(@(posedge Clk) (RStat_q2 ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 125) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (RStat_q1 ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 125) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (RStat_q3 ##1 1) |-> Busy);
assert property(@(posedge Clk) (RStat_q2 ##2 1) |-> Busy);
assert property(@(posedge Clk) (RStat_q1 ##4 1) |-> Busy);
assert property(@(posedge Clk) (RStat_q3 ##3 1) |-> Busy);
assert property(@(posedge Clk) (RStat_q3 ##4 1) |-> Busy);
assert property(@(posedge Clk) (RStat_q2 ##3 1) |-> Busy);
assert property(@(posedge Clk) (RStat_q2 ##4 1) |-> Busy);
assert property(@(posedge Clk) (RStat_q3 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!SyncStatMdcEn ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 60) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 60) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!SyncStatMdcEn ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 60) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 123)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 60) ##4 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStat_q2 ##1 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStat_q2 ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 60) ##3 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStat_q2 ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 60) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 123) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!SyncStatMdcEn ##3 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStat_q2 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!ScanStat_q2 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!ScanStat_q1 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!ScanStat_q1 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 123) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (!ScanStat_q1 ##1 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStat_q2 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!SyncStatMdcEn ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!SyncStatMdcEn ##4 1) |-> Busy);
assert property(@(posedge Clk) (!SyncStatMdcEn ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdc) |-> Mdc);
assert property(@(posedge Clk) (!ScanStat_q1 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStat_q1 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStat_q1 ##3 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStat ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!ScanStat ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!ScanStat ##2 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStat ##1 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStat ##4 1) |-> Busy);
assert property(@(posedge Clk) (!ScanStat ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 123) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 123) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 82) && (CtrlData <= 31318) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 82) && (CtrlData <= 31318) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (!Mdi ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!Mdi ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!Mdi ##3 1) |-> Busy);
assert property(@(posedge Clk) (!Mdi ##2 1) |-> Busy);
assert property(@(posedge Clk) (!Mdi ##1 1) |-> Busy);
assert property(@(posedge Clk) (!Mdi ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 19)) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 19)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5)) |-> InProgress_q3);
assert property(@(posedge Clk) (InProgress_q3) |-> InProgress_q3);
assert property(@(posedge Clk) (InProgress_q3) |-> MdoEn);
assert property(@(posedge Clk) (InProgress_q3) |-> InProgress_q2);
assert property(@(posedge Clk) (InProgress_q3) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (InProgress_q3) |-> MdoEn_d);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5)) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q3) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CtrlData >= 82) && (CtrlData <= 30374) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 82) && (CtrlData <= 30374) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5)) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q3) |-> Mdo);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5)) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress_q3) |-> MdoEn_2d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31)) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5)) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5)) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q3) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress_q3) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q3) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress_q3) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5)) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q3) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 3) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 1) |-> Mdo);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!InProgress_q2 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##1 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress_q2 ##3 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress_q2 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress_q2 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!InProgress_q2 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress_q2 ##1 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##2 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress_q3) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q3) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##3 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> InProgress);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Counter >= 49) && (Counter <= 123) ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 3) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 3) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31)) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 50) && (Counter <= 123) ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 9)) |-> Mdo_2d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5)) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q3) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##4 1) |-> Busy);
assert property(@(posedge Clk) (InProgress_q3) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31)) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!MdoEn_d) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!MdoEn_d ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!MdoEn_d ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!MdoEn_d ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!MdoEn_d) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!MdoEn_d ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 16)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!MdoEn_d ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!MdoEn_d ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!MdoEn_d ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!MdoEn_d ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!MdoEn_d) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (Mdc ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdc ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdc ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdc ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdc ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdc ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdc ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdc ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdc ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdc ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 123) ##1 1) |-> Busy);
assert property(@(posedge Clk) (Mdc ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Mdc ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdc ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (Mdc ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 123) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 123) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (Mdc ##3 1) |-> Busy);
assert property(@(posedge Clk) (Mdc ##1 1) |-> Busy);
assert property(@(posedge Clk) (Mdc ##2 1) |-> Busy);
assert property(@(posedge Clk) (Mdc) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 123) ##2 1) |-> Busy);
assert property(@(posedge Clk) (Mdc ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 123) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 123) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31)) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!MdoEn_d ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!MdoEn_d ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!MdoEn_d ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!MdoEn_d ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!MdoEn_d) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 170) && (TempDivider <= 255)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 85)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 85)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider >= 170) && (Divider <= 255)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20)) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123)) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 17)) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (InProgress_q3) |-> RStatStart);
assert property(@(posedge Clk) (InProgress_q3) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q3) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q3) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 84) && (TempDivider <= 169)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Divider >= 84) && (Divider <= 169)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (InProgress_q3) |-> Busy);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (InProgress_q3 ##1 1) |-> Busy);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (InProgress_q3 ##2 1) |-> Busy);
assert property(@(posedge Clk) (InProgress_q3 ##3 1) |-> Busy);
assert property(@(posedge Clk) (InProgress_q3 ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 83)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 83)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15)) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474)) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31)) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21010)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21010)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4)) |-> InProgress_q3);
assert property(@(posedge Clk) (!InProgress_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((BitCounter == 0) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((BitCounter == 0) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((BitCounter == 0) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((BitCounter == 0)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((BitCounter == 0) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress_q1 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress_q1 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress_q1 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((BitCounter == 0) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!InProgress_q1 ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((BitCounter == 0) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((BitCounter == 0)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!InProgress_q1 ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((BitCounter == 0) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((BitCounter == 0) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!InProgress_q1 ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!InProgress_q1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!InProgress_q1 ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!InProgress_q1 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 0) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 0)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress_q1 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 0) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 0) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 0) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress_q1 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17)) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 19) && (ShiftReg <= 38)) |-> MdoEn);
assert property(@(posedge Clk) (!InProgress_q1 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress_q1 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 0) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 0) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 0) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress_q1 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 0)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 0) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##3 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4)) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4)) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4)) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 9) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((Rgad >= 22) && (Rgad <= 31)) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 4) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 4) && (BitCounter <= 5)) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter >= 4) && (BitCounter <= 5) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((BitCounter >= 4) && (BitCounter <= 5)) |-> InProgress_q1);
assert property(@(posedge Clk) ((BitCounter >= 4) && (BitCounter <= 5) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 16)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((BitCounter >= 4) && (BitCounter <= 5) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((BitCounter >= 4) && (BitCounter <= 5) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((BitCounter >= 4) && (BitCounter <= 5) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15)) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 9)) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2)) |-> InProgress_q1);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CounterPreset >= 92) && (CounterPreset <= 126)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 45)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((BitCounter >= 4) && (BitCounter <= 5) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((BitCounter >= 4) && (BitCounter <= 5) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19)) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!MdoEn_d ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!MdoEn_d ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##1 1) |-> Busy);
assert property(@(posedge Clk) (!MdoEn_d ##2 1) |-> Busy);
assert property(@(posedge Clk) (!MdoEn_d ##3 1) |-> Busy);
assert property(@(posedge Clk) (!MdoEn_d ##4 1) |-> Busy);
assert property(@(posedge Clk) (!MdoEn_d ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 93) && (CounterPreset <= 126)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 93) && (CounterPreset <= 126)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2)) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2)) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##3 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2)) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 90) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 90) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 90) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 90) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31)) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 15)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17)) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578)) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 18) && (Counter <= 38)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173)) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 20744) && (CtrlData <= 42344) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 21010) && (CtrlData <= 42492) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 21010) && (CtrlData <= 42492) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 20744) && (CtrlData <= 42344) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88)) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 20)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 62)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 62)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3)) |-> InProgress_q2);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474)) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 73)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9)) |-> Mdo);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3)) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85)) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3)) |-> InProgress_q1);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 17) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 17) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 17) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 17) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 17) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider >= 62) && (TempDivider <= 127)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 62) && (Divider <= 127)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 62) && (Divider <= 127)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 62) && (TempDivider <= 127)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 17) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 126) && (TempDivider <= 188)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13)) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 126) && (Divider <= 188)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 49) && (Counter <= 76) ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 15625) && (CtrlData <= 31851)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 50) && (Counter <= 77) ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Divider >= 62) && (Divider <= 125)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((TempDivider >= 62) && (TempDivider <= 125)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Divider >= 196) && (Divider <= 255)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 196) && (TempDivider <= 255)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 188)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 188)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 188)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 188)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 91)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 7)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 92)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 92)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2)) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 60)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 61)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 61)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 61)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 61)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 61)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 61)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474)) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 66) && (Counter <= 123) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15597)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31)) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3)) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##3 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3)) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 24)) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3)) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 28)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 28)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255)) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255)) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255)) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255)) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126)) |-> Busy);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 14) && (Counter <= 30)) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63)) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126)) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 67) && (Counter <= 123) ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126)) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 176) && (TempDivider <= 255)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63)) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 176) && (TempDivider <= 255)) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 176) && (TempDivider <= 255) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 176) && (TempDivider <= 255) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19)) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (!Mdo ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!MdoEn_2d ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!MdoEn_2d ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!MdoEn_2d) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!MdoEn_2d ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!MdoEn_2d ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!MdoEn_2d ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Mdo ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!MdoEn_2d) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!MdoEn_2d ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Mdo) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!MdoEn_2d ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!MdoEn_2d ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Mdo ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Mdo ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Mdo ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22)) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63)) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 63) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 45) && (CounterPreset <= 84)) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 45) && (CounterPreset <= 84) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 45) && (CounterPreset <= 84) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (!MdoEn_2d ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdo ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!MdoEn_2d ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdo) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdo ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!MdoEn_2d) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdo ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!MdoEn_2d ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!MdoEn_2d ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdo ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 22)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 140) && (TempDivider <= 195)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Divider >= 140) && (Divider <= 195)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31)) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31)) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!InProgress_q1 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!InProgress_q1 ##3 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress_q1 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress_q1 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress_q1 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!InProgress_q1 ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 68) && (Counter <= 123) ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 26)) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6)) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17)) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((BitCounter == 4)) |-> InProgress_q3);
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((BitCounter == 4) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((BitCounter == 4)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 17)) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((BitCounter == 4) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter == 4) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter == 4) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter == 4) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter == 4)) |-> InProgress_q2);
assert property(@(posedge Clk) ((BitCounter == 4) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((BitCounter == 4)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter == 4) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((Divider >= 92) && (Divider <= 170)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 92) && (TempDivider <= 170)) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 92) && (Divider <= 170) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 92) && (Divider <= 170) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 92) && (TempDivider <= 170) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 92) && (TempDivider <= 170) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6)) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 98)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 98)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084)) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> InProgress_q3);
assert property(@(posedge Clk) ((BitCounter == 4) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter == 4) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter == 4)) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter == 4) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9)) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4)) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 22)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((BitCounter == 4)) |-> InProgress_q1);
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Counter >= 27) && (Counter <= 45)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 13)) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 71)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 71)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData >= 44709) && (CtrlData <= 65474) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 44709) && (CtrlData <= 65474) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 44709) && (CtrlData <= 65474) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 44709) && (CtrlData <= 65474) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 39) && (Counter <= 60)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 24)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> InProgress_q1);
assert property(@(posedge Clk) ((Counter >= 12) && (Counter <= 26)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((Counter >= 12) && (Counter <= 26) ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!Mdo ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Mdo ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Mdo ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Mdo) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!MdoEn_2d ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!MdoEn_2d ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Mdo ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!MdoEn_2d ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!MdoEn_2d ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!MdoEn_2d) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126)) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Fiad >= 4) && (Fiad <= 9)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 139)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 139)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 68)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 13) && (Counter <= 27) ##3 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((Counter >= 13) && (Counter <= 27) ##2 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 14) && (Counter <= 28) ##4 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126)) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 5) && (Fiad <= 13) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 5) && (Fiad <= 13) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 20) && (Counter <= 45)) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 20) && (Counter <= 45)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((Counter >= 63) && (Counter <= 87) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WriteOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WriteOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WriteOp) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WriteOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WriteOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart_q2 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart_q2 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WriteOp) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!InProgress ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WriteOp ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStatStart_q2) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WriteOp ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStatStart_q2 ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WriteOp ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!InProgress ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WriteOp ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q2) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!InProgress ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!InProgress) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStatStart_q2 ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStatStart_q2 ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!InProgress ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStatStart_q2 ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 25)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 210) && (Divider <= 255)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 210) && (TempDivider <= 255)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 210) && (Divider <= 255)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 210) && (TempDivider <= 255)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 210) && (TempDivider <= 255)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 210) && (Divider <= 255)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46)) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 26) && (Fiad <= 31)) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 26) && (Fiad <= 31)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3)) |-> Mdo_2d);
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 15)) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!InProgress) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WriteOp) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WriteOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WriteOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStatStart_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStatStart_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStatStart_q2 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStatStart_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStatStart_q2 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46)) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 46) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 15)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 45)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 45)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!Mdo_d ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo_d ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo_d) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo_d ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo_d ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo_d ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Mdo_d ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Mdo_d) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Mdo_d ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Mdo_d ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 19)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 88) ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((CounterPreset >= 105) && (CounterPreset <= 126)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 212) && (TempDivider <= 255)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 212) && (Divider <= 255)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 105) && (CounterPreset <= 126)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 105) && (CounterPreset <= 126)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 105) && (CounterPreset <= 126)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CtrlData >= 33087) && (CtrlData <= 43578)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdo_d) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdo_d ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdo_d ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdo_d ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdo_d ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 15)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 89) ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 86)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 26)) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 26)) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 106) && (CounterPreset <= 126)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 106) && (CounterPreset <= 126)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((BitCounter == 4) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 4) ##3 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 4) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 4) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 4)) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 4) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 4) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 4) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 4) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 4)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 4)) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 4) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 4) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 4)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 4) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 4) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CounterPreset >= 38) && (CounterPreset <= 62)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 38) && (CounterPreset <= 62)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 4) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 4)) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 4) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 4) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 11)) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 53355) && (CtrlData <= 65474)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 167)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 167)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 215) && (TempDivider <= 255)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 215) && (TempDivider <= 255)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 215) && (Divider <= 255)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 215) && (Divider <= 255)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 37)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 37)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 37)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 11)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 22) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 22) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 22) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 22) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 169)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 169)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 173)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 173)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 173)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 65)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 173)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 65)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CtrlData >= 42176) && (CtrlData <= 53139)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 22) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 22)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 22) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 22)) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 21)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 21)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 54023) && (CtrlData <= 65474)) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 83)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Counter >= 50) && (Counter <= 68) ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 49) && (Counter <= 67) ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 64)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 4)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 4) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 4) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 4)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 4) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 4) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 4) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 4) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 4) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 43)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 43)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 43)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 43)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 43)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 43)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 66) && (CounterPreset <= 85)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 132)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 66) && (CounterPreset <= 85)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 132)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 132)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 132)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19)) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Counter >= 18) && (Counter <= 30)) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 81)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19)) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 87)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 87)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CtrlData >= 10910) && (CtrlData <= 22044)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 87)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 87)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 87)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 87)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart_q1 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart_q1 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart_q1 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStatStart_q1 ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStatStart_q1 ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStatStart_q1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStatStart_q1 ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStatStart_q1 ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 42)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 42)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 70) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 70) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 82) && (CounterPreset <= 104)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 38) && (CounterPreset <= 60)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19)) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 25) && (Counter <= 38) ##4 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 10806)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 21079) && (CtrlData <= 31851)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 42020)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter >= 20) && (Counter <= 32) ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 19)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 31)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 167)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 82)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 167)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 82)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 167)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 167)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 74) && (Counter <= 123)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 41)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 41)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 41)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 41)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 41)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 41)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Counter >= 67) && (Counter <= 89) ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!RStatStart_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStatStart_q1 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStatStart_q1 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStatStart_q1 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStatStart_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 70) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 70) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 10175) && (CtrlData <= 21010)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41)) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 63)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 62)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CounterPreset >= 83) && (CounterPreset <= 104)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 83) && (CounterPreset <= 104)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41)) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 84) && (Divider <= 127)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 84) && (TempDivider <= 127)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 84) && (TempDivider <= 127)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 84) && (Divider <= 127)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Counter >= 66) && (Counter <= 86) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 40)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 11)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89)) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (!WriteOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WriteOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WriteOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WriteOp) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WriteOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart_q2 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!InProgress ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart_q2 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider >= 42) && (TempDivider <= 83)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 42) && (Divider <= 83)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 42) && (Divider <= 83)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 42) && (TempDivider <= 83)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((TempDivider >= 84) && (TempDivider <= 126)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Divider >= 84) && (Divider <= 126)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 4) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 4)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 4) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 4) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 4) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Counter >= 33) && (Counter <= 48) ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 41)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255)) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((Divider >= 42) && (Divider <= 82)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 42) && (TempDivider <= 82)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 32814)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> InProgress_q2);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126)) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255)) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255)) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 40496) && (CtrlData <= 49036)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 83)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 83)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 170) && (TempDivider <= 211)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 170) && (Divider <= 211)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 104)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255)) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255)) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 68) && (CounterPreset <= 85)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 68) && (CounterPreset <= 85)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 40496) && (CtrlData <= 49036)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 2) && (Rgad <= 6)) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Counter >= 35) && (Counter <= 50) ##4 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 168) && (TempDivider <= 209)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 168) && (Divider <= 209)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 168) && (Divider <= 209)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 168) && (TempDivider <= 209)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 168) && (Divider <= 209)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 168) && (TempDivider <= 209)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 40) && (CounterPreset <= 60)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 192) && (Divider <= 255)) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 192) && (Divider <= 255)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 192) && (TempDivider <= 255)) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 192) && (TempDivider <= 255)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 68) && (Counter <= 89) ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 45)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 68) && (Counter <= 89) ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!Mdo_d ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Mdo_d) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Mdo_d ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Mdo_d ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Mdo_d ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 18) && (Counter <= 29) ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((Counter >= 26) && (Counter <= 38)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 53766)) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 9904)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 8)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((BitCounter == 2) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 2)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 2) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 2) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 32)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Counter >= 10) && (Counter <= 20)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Divider >= 83) && (Divider <= 123)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 83) && (TempDivider <= 123)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 12)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter >= 8) && (Counter <= 18)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((BitCounter == 2)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter == 2)) |-> InProgress_q2);
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4)) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 84) && (Divider <= 123)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 84) && (TempDivider <= 123)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 8)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 27)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4)) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 9)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Counter >= 34) && (Counter <= 48) ##3 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Divider >= 183) && (Divider <= 219)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 183) && (TempDivider <= 219)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 12) && (Rgad <= 15)) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 185) && (Divider <= 220)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 185) && (TempDivider <= 220)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 185) && (TempDivider <= 220)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 185) && (Divider <= 220)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 220) && (TempDivider <= 255)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 220) && (Divider <= 255)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 75) && (CounterPreset <= 92)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 20)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter >= 69) && (Counter <= 89) ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((BitCounter == 2) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 2) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 2)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 25) && (Counter <= 36) ##4 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 214)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 214)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 214)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 214)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31)) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter == 2)) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter == 2) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter == 2) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter == 2) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 93) && (CounterPreset <= 110)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 27) && (Rgad <= 31)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 155) && (TempDivider <= 188)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 155) && (Divider <= 188)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 155) && (Divider <= 188)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 155) && (TempDivider <= 188)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Rgad >= 27) && (Rgad <= 31)) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Rgad >= 27) && (Rgad <= 31)) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Rgad >= 27) && (Rgad <= 31)) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31)) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 223)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 110)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 223)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 223)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 223)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 110)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 223)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 110)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 223)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 33) && (Counter <= 46)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Divider >= 221) && (Divider <= 255)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 76) && (CounterPreset <= 92)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 76) && (CounterPreset <= 92)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 221) && (TempDivider <= 255)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 221) && (Divider <= 255)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 221) && (TempDivider <= 255)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((CounterPreset >= 23) && (CounterPreset <= 39)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 27) && (CounterPreset <= 44)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 27) && (CounterPreset <= 44)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Counter >= 77) && (Counter <= 123) ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 8) && (Counter <= 17)) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 21)) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 10) && (Counter <= 19) ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 105)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 105)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 32) && (Counter <= 45)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 22)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 10) && (Counter <= 19) ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 21)) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 11) && (Counter <= 20) ##3 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Divider >= 50) && (Divider <= 83)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 40)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 10)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((Counter >= 11) && (Counter <= 20) ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 110) && (CounterPreset <= 126)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 110) && (CounterPreset <= 126)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((BitCounter == 2)) |-> InProgress_q1);
assert property(@(posedge Clk) ((TempDivider >= 50) && (TempDivider <= 83)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 50) && (Divider <= 83)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Counter >= 12) && (Counter <= 21) ##4 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187)) |-> Busy);
assert property(@(posedge Clk) ((BitCounter == 1)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 60)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 60)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 61)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Divider >= 156) && (Divider <= 188)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 156) && (TempDivider <= 188)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 77) && (CounterPreset <= 93)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 77) && (CounterPreset <= 93)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 77) && (CounterPreset <= 93)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 18) && (Counter <= 38) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 18) && (Counter <= 38) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 8) && (Counter <= 17) ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 60)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 8)) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter >= 18) && (Counter <= 38) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 18) && (Counter <= 38) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 18) && (Counter <= 38) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 18) && (Counter <= 38) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 93) && (CounterPreset <= 109)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 93) && (CounterPreset <= 109)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 75) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 40240)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Counter >= 37) && (Counter <= 50) ##4 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Counter >= 23) && (Counter <= 33)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((Divider >= 91) && (Divider <= 125)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 91) && (TempDivider <= 125)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 40240)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 6) && (Fiad <= 13) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 6) && (Fiad <= 13) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 78) && (Counter <= 123) ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 16)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 13)) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 45) && (CounterPreset <= 62)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 16)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 16)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 45) && (CounterPreset <= 62)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 126)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 126)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 126)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 126)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 255)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 255)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 126)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 255)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 255)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 255)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 255)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 126)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 24)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 126)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 24)) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 153) && (Divider <= 184)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 153) && (TempDivider <= 184)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 153) && (Divider <= 184)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 153) && (TempDivider <= 184)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 28) && (Fiad <= 31)) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 23734) && (CtrlData <= 32282)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((TempDivider >= 84) && (TempDivider <= 116)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Divider >= 84) && (Divider <= 116)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123)) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 73)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 73)) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 28) && (Fiad <= 31)) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((BitCounter == 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 1) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter == 1) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 96) && (CounterPreset <= 110)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 8157)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 126)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart_q1 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart_q1 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart_q1 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 28) && (Fiad <= 31)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 42)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 60)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 74)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Counter >= 9) && (Counter <= 17)) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CtrlData >= 14316) && (CtrlData <= 22044)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74)) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 74)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> MdoEn_d);
assert property(@(posedge Clk) ((Counter >= 23) && (Counter <= 32) ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((Fiad >= 3) && (Fiad <= 6)) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Divider >= 91) && (Divider <= 123)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 91) && (TempDivider <= 123)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Divider >= 91) && (Divider <= 123)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 91) && (TempDivider <= 123)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 10)) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 27) && (CounterPreset <= 42)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 27) && (CounterPreset <= 42)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 151) && (Divider <= 182)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 151) && (TempDivider <= 182)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((BitCounter == 4)) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 12) && (Fiad <= 15)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 6) && (Fiad <= 9)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 226) && (TempDivider <= 255)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 226) && (Divider <= 255)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 226) && (TempDivider <= 255)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 226) && (Divider <= 255)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 226) && (TempDivider <= 255)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 226) && (Divider <= 255)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 12) && (Counter <= 20) ##3 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CtrlData >= 36492) && (CtrlData <= 43578)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 119)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 119)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 119)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 119)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 4) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 4) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 4) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 4)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74)) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 3) && (Fiad <= 6)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 23)) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((Divider >= 57) && (Divider <= 87)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 57) && (TempDivider <= 87)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 57) && (Divider <= 87)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 57) && (TempDivider <= 87)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 14) && (CounterPreset <= 29)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 7615)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 56)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851)) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 8415) && (CtrlData <= 16728)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 62)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 62)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 57876)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 26)) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Counter >= 34) && (Counter <= 45) ##3 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 173)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 173)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 173)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 173)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 83)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Divider >= 196) && (Divider <= 225)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 196) && (TempDivider <= 225)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 227) && (TempDivider <= 255)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 85)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider >= 227) && (Divider <= 255)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 85)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CtrlData >= 38786) && (CtrlData <= 45398)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 16900) && (CtrlData <= 24492)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 7)) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((BitCounter == 1) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((BitCounter == 1)) |-> InProgress_q1);
assert property(@(posedge Clk) ((Fiad >= 22) && (Fiad <= 25)) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 44469)) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Divider >= 31) && (Divider <= 61)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider >= 31) && (TempDivider <= 61)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 76)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 76)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 3)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 57876)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 12) && (CounterPreset <= 26)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 12) && (CounterPreset <= 26)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 73)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 30)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 30)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 30)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 30)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 30)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 30)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 50876) && (CtrlData <= 58521)) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 58657)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 140) && (TempDivider <= 168)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Divider >= 140) && (Divider <= 168)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 113) && (CounterPreset <= 126)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 228) && (Divider <= 255)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 228) && (TempDivider <= 255)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 113) && (CounterPreset <= 126)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 228) && (Divider <= 255)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 228) && (TempDivider <= 255)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 113) && (CounterPreset <= 126)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 49) && (Counter <= 61) ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 31) && (Divider <= 60)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 31) && (TempDivider <= 60)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 31) && (TempDivider <= 60)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 31) && (Divider <= 60)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 7731) && (CtrlData <= 15699)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 90)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 90)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 90)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 90)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 23632)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 34) && (Counter <= 45)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 22)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 13)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 13)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 13)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 76)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 13)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 29)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 13)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 29)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 29)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 29)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 113) && (CounterPreset <= 126)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 113) && (CounterPreset <= 126)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 3)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 228) && (Divider <= 255)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 228) && (TempDivider <= 255)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 113) && (CounterPreset <= 126)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 7)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 20)) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 110)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 28) && (Rgad <= 31)) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 4)) |-> Mdo_d);
assert property(@(posedge Clk) ((TempDivider >= 55) && (TempDivider <= 83)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 148) && (Divider <= 173)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 148) && (TempDivider <= 173)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 148) && (TempDivider <= 173)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((Divider >= 148) && (Divider <= 173)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 60)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 19471) && (CtrlData <= 35164) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 19471) && (CtrlData <= 35164) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 19)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 62) && (Divider <= 90)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 62) && (TempDivider <= 90)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 154)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 154)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 154)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 154)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((CtrlData >= 29219) && (CtrlData <= 36304)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((TempDivider >= 199) && (TempDivider <= 226)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 199) && (Divider <= 226)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 76)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Divider >= 126) && (Divider <= 155)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 126) && (TempDivider <= 155)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 9)) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 95) && (TempDivider <= 123)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 123)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 52364) && (CtrlData <= 59459)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 19)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((Divider >= 112) && (Divider <= 139)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 112) && (TempDivider <= 139)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CounterPreset >= 114) && (CounterPreset <= 126)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 114) && (CounterPreset <= 126)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 114) && (CounterPreset <= 126)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 114) && (CounterPreset <= 126)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 12) && (Counter <= 19) ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 3)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 114) && (CounterPreset <= 126)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 114) && (CounterPreset <= 126)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 15)) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 56) && (Divider <= 83)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 53) && (CounterPreset <= 67)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 53) && (CounterPreset <= 67)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 15)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 227)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 227)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 13) && (Counter <= 20)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 50715)) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 10) && (CounterPreset <= 23)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 57) && (CounterPreset <= 70)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Divider >= 170) && (Divider <= 198)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 170) && (TempDivider <= 198)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31318) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31318) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 94)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 84)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 84)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 43)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 40)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Divider >= 22) && (Divider <= 49)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 22) && (TempDivider <= 49)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12)) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 49) && (Counter <= 60)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 173)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 74) && (CounterPreset <= 86)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 149) && (TempDivider <= 173)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 36) && (Counter <= 46)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Counter >= 41) && (Counter <= 52) ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 53) ##4 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Divider >= 23) && (Divider <= 49)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 117) && (Divider <= 145)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((TempDivider >= 117) && (TempDivider <= 145)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((TempDivider >= 150) && (TempDivider <= 173)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 150) && (TempDivider <= 173)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider >= 150) && (Divider <= 173)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((Divider >= 150) && (Divider <= 173)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 74) && (Counter <= 91) ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 74) && (Counter <= 91) ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 50) && (Counter <= 61) ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 24643) && (CtrlData <= 31851)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Counter >= 15) && (Counter <= 22) ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((CtrlData >= 58007) && (CtrlData <= 65474)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter >= 27) && (Counter <= 35)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 100) && (CounterPreset <= 112)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 100) && (CounterPreset <= 112)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 42)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 42)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121)) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 38742)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter >= 63) && (Counter <= 74) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 225)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 225)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 225)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 225)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 231) && (Divider <= 255)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 231) && (TempDivider <= 255)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 231) && (Divider <= 255)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 231) && (Divider <= 255)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 231) && (TempDivider <= 255)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 231) && (Divider <= 255)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 231) && (TempDivider <= 255)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 231) && (TempDivider <= 255)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 231) && (Divider <= 255)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 231) && (Divider <= 255)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 231) && (TempDivider <= 255)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 231) && (TempDivider <= 255)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 27)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 21)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 17)) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 231) && (TempDivider <= 255)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 231) && (Divider <= 255)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 Mdo_d ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && Mdo_d ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (Mdo_d ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> InProgress);
assert property(@(posedge Clk) (Mdo_d ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && Mdo_d ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (RStatStart_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> InProgress);
assert property(@(posedge Clk) (Mdo_d ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##2 Mdo_d) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (Mdo_d ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (RStatStart_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 Mdo_d ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 Mdo_d ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && Mdo_d ##2 1) |-> InProgress);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##2 Mdo_d) |-> InProgress);
assert property(@(posedge Clk) (Mdo_d ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##2 Mdo_d) |-> WriteOp);
assert property(@(posedge Clk) (RStatStart_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (RStatStart_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && Mdo_d ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (Mdo_d ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##2 Mdo_d) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 Mdo_d ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (Mdo_d ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (Mdo_d ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 9) && (CounterPreset <= 22)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Counter >= 62) && (Counter <= 73) ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 62) && (Counter <= 73) ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 93)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 19884) && (CtrlData <= 26150)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Counter >= 18) && (Counter <= 25)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 28) && (TempDivider <= 54)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 6426)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 29089)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((TempDivider >= 120) && (TempDivider <= 147)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider >= 120) && (Divider <= 147)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((Divider >= 120) && (Divider <= 147)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 120) && (TempDivider <= 147)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 33)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 100) && (CounterPreset <= 112)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 100) && (CounterPreset <= 112)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 58007) && (CtrlData <= 65474)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 33)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 33)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 75) ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Counter >= 23) && (Counter <= 30)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 100) && (CounterPreset <= 112)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 6575) && (CtrlData <= 14121)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((BitCounter == 2)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 2) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 2) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 119)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 119)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 119)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 58)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 119)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 58)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CtrlData >= 19695) && (CtrlData <= 25689)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((BitCounter == 3)) |-> InProgress_q3);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 69)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 69)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 75) && (CounterPreset <= 86)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 75) && (CounterPreset <= 86)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 6135)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((CounterPreset >= 56) && (CounterPreset <= 68)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 169) && (TempDivider <= 195)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Divider >= 169) && (Divider <= 195)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 227)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 203) && (Divider <= 227)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 227)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 203) && (Divider <= 227)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 20)) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 74)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 98) && (CounterPreset <= 126) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 98) && (CounterPreset <= 126) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 15) && (Counter <= 22)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 68)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 68)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 68)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 68)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Rgad >= 10) && (Rgad <= 12)) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 49516)) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 83)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((TempDivider >= 30) && (TempDivider <= 56)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 30) && (Divider <= 56)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 30) && (TempDivider <= 56)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 30) && (Divider <= 56)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 37887) && (CtrlData <= 43578)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 98) && (CounterPreset <= 126) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 98) && (CounterPreset <= 126) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 10) && (Rgad <= 12)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((BitCounter == 3) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 6135)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((ShiftReg == 1)) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((ShiftReg == 1) ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((ShiftReg == 1) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((ShiftReg == 1)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((CounterPreset >= 9) && (CounterPreset <= 21)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 9) && (CounterPreset <= 21)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 38151)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 19471)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CounterPreset >= 85) && (CounterPreset <= 98)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 85) && (CounterPreset <= 98)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 110)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 110)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 49) && (CounterPreset <= 61)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((ShiftReg == 1)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 1) ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Counter >= 25) && (Counter <= 32) ##4 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 202)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 202)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 202)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 202)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 28)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 28)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((ShiftReg == 1) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 1) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 150)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 150)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((BitCounter == 4) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 59) && (CounterPreset <= 71)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 120) && (TempDivider <= 145)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Divider >= 120) && (Divider <= 145)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Divider >= 120) && (Divider <= 145)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 59) && (CounterPreset <= 71)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 120) && (TempDivider <= 145)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 96)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 9)) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 43526) && (CtrlData <= 49036)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Counter >= 43) && (Counter <= 53)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 43) && (Counter <= 53) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 56) ##3 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 1) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 1) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 1)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 9)) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 14) && (CounterPreset <= 26)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 14) && (CounterPreset <= 26)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 101) && (CounterPreset <= 112)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!MdoEn_d ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter == 3)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter == 3)) |-> InProgress_q2);
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 9) && (CounterPreset <= 20)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Counter >= 11) && (Counter <= 17)) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CtrlData >= 37887) && (CtrlData <= 43408)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Counter >= 6) && (Counter <= 12)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 62) && (Counter <= 72) ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 62) && (Counter <= 72) ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 8) && (Counter <= 14) ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 55)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31)) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 23)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 23)) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 9) && (CounterPreset <= 20)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 32)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Counter >= 77) && (Counter <= 95)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 9) && (CounterPreset <= 20)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 9) && (CounterPreset <= 20)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 58618) && (CtrlData <= 65474)) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 43526) && (CtrlData <= 49036)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 169)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 169)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((BitCounter == 2) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 2)) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 2) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 2) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 2) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 2) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 2) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 2) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 2) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 2) ##3 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 2) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 2) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 2)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 2)) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 2)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 2) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31)) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 73)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 3) && (Fiad <= 5)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 22) && (Divider <= 44)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 22) && (Divider <= 44)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 22) && (TempDivider <= 44)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 22) && (TempDivider <= 44)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 19701)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 75)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 75)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 66) && (Counter <= 76) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 82)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 82)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 12)) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 99)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 99)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54)) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 24) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 24) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 24) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 24) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 37887) && (CtrlData <= 43408)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 60) && (CounterPreset <= 71)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 60) && (CounterPreset <= 71)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Divider >= 21) && (Divider <= 44)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 21) && (TempDivider <= 44)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 33) && (CounterPreset <= 45)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 33) && (CounterPreset <= 45)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 32)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 32)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 22)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((CtrlData >= 58764) && (CtrlData <= 65474)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 89) ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CtrlData >= 6322) && (CtrlData <= 13054)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 116) && (CounterPreset <= 126)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 116) && (CounterPreset <= 126)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 24) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 24) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 24) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 24) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 13) && (Fiad <= 15)) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 37758)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 22) && (TempDivider <= 43)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 22) && (Divider <= 43)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Counter >= 39) && (Counter <= 48)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((BitCounter == 2)) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 2) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 2) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 2) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Counter >= 67) && (Counter <= 77) ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 22) && (Fiad <= 24)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 37758)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Counter >= 39) && (Counter <= 48) ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 148)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 148)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 12)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 26)) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((CounterPreset >= 9) && (CounterPreset <= 19)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 9) && (CounterPreset <= 19)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 5)) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 8)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 5)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 26)) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 11)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 11)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 21) && (TempDivider <= 42)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 21) && (TempDivider <= 42)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 21) && (Divider <= 42)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 21) && (Divider <= 42)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 64) && (Divider <= 87)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 64) && (Divider <= 87)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 64) && (TempDivider <= 87)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 64) && (TempDivider <= 87)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 24)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 13) && (Fiad <= 15)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 6322) && (CtrlData <= 12604)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((Divider >= 156) && (Divider <= 175)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 156) && (TempDivider <= 175)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 77) && (CounterPreset <= 86)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 27)) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Rgad >= 3) && (Rgad <= 5)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Counter >= 40) && (Counter <= 49) ##3 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 152)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 152)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 152)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 152)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 37758)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 45772) && (CtrlData <= 52311)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 22) && (Fiad <= 24)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 8) && (Counter <= 14)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 18)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 18)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 6)) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 20) && (Divider <= 40)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 167)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 167)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 74)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Counter >= 77) && (Counter <= 93) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 41) && (Counter <= 50) ##4 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 54) && (Counter <= 63)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 41) && (Counter <= 50) ##4 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 74)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 74)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 147)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Divider >= 125) && (Divider <= 147)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((TempDivider >= 148) && (TempDivider <= 169)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Divider >= 148) && (Divider <= 169)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 83)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285)) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126)) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 18)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((BitCounter == 1) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((BitCounter == 1) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CtrlData >= 44709) && (CtrlData <= 51084)) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 199)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 199)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 199)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 199)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 2)) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 27)) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 81)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Counter >= 73) && (Counter <= 84)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 145) && (TempDivider <= 166)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 145) && (Divider <= 166)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 145) && (Divider <= 166)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 145) && (TempDivider <= 166)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 59) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285)) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 59) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 23)) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 99)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 99)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 149)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 149)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 149)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 149)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 99)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Mdo_2d) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((ShiftReg == 0)) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 65)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 65)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 111)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 111)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 220)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 220)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 220)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 220)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 21) && (Divider <= 41)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 21) && (TempDivider <= 41)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 21) && (Divider <= 41)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 21) && (TempDivider <= 41)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 21) && (TempDivider <= 41)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider >= 101) && (TempDivider <= 123)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Divider >= 101) && (Divider <= 123)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Divider >= 101) && (Divider <= 123)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 101) && (TempDivider <= 123)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10)) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 38)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 2)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 21) && (TempDivider <= 41)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 0) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo_2d ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo_2d) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo_2d ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 0) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 0) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo_2d ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo_2d ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 0) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 0)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 27)) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Counter >= 73) && (Counter <= 84) ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 73) && (Counter <= 84) ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 69) && (Divider <= 93)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 69) && (TempDivider <= 93)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider >= 69) && (Divider <= 93)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 69) && (TempDivider <= 93)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 74) ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((BitCounter == 3) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter == 3)) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter == 3) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter == 3) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 87) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 26516)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((TempDivider >= 210) && (TempDivider <= 230)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 210) && (Divider <= 230)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 210) && (Divider <= 230)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 210) && (TempDivider <= 230)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 210) && (Divider <= 230)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 210) && (TempDivider <= 230)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 33) && (Counter <= 40) ##4 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Counter >= 33) && (Counter <= 40) ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 103) && (CounterPreset <= 113)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 103) && (CounterPreset <= 113)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 210) && (TempDivider <= 230)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 210) && (Divider <= 230)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Mdo_2d ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 0) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 0) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 0)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Mdo_2d ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Mdo_2d ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 0) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 0) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Mdo_2d) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Mdo_2d ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126)) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474)) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 27)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 2)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 1) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 1) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad >= 29) && (Rgad <= 31)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 11) && (CounterPreset <= 21)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 11) && (CounterPreset <= 21)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 31851)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((TempDivider >= 103) && (TempDivider <= 125)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Divider >= 103) && (Divider <= 125)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 72)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CounterPreset >= 34) && (CounterPreset <= 46)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 34) && (CounterPreset <= 46)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474)) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 74) && (Counter <= 85)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 199)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 199)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 1) && (Rgad <= 3)) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 144)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Counter >= 78) && (Counter <= 94) ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 144)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 144)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 144)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((CtrlData >= 10984) && (CtrlData <= 16728)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CounterPreset >= 49) && (CounterPreset <= 59)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 95)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 49) && (CounterPreset <= 59)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 11) && (CounterPreset <= 20)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((BitCounter == 5)) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((CounterPreset >= 9) && (CounterPreset <= 18)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 10358) && (CtrlData <= 15699)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((CounterPreset >= 82) && (CounterPreset <= 93)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 82)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Counter >= 68) && (Counter <= 77) ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 74) && (CounterPreset <= 83)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 74) && (CounterPreset <= 83)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Counter >= 10) && (Counter <= 15) ##4 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Divider >= 70) && (Divider <= 94)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 70) && (TempDivider <= 94)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 40780) && (CtrlData <= 44977)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 4977)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 6)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((BitCounter == 5)) |-> InProgress_q3);
assert property(@(posedge Clk) ((Divider >= 25) && (Divider <= 43)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 25) && (TempDivider <= 43)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((BitCounter == 5) ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Counter >= 76) && (Counter <= 88) ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Divider >= 62) && (Divider <= 81)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 62) && (TempDivider <= 81)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 35) && (Divider <= 55)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CtrlData >= 5076) && (CtrlData <= 10910)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData >= 16900) && (CtrlData <= 22044)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((BitCounter == 5) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 5) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 164)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 164)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 164)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 164)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 50) && (CounterPreset <= 60)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 50) && (CounterPreset <= 60)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 70)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 72)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 78) && (Counter <= 93) ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 70)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255)) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255)) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 104) && (CounterPreset <= 113)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 104) && (CounterPreset <= 113)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 104) && (CounterPreset <= 113)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((BitCounter == 2) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 2) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 2) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 2) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 2)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 2) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 2) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 2)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 2) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CounterPreset >= 34) && (CounterPreset <= 45)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((BitCounter == 5) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((BitCounter == 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 1) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 1) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 66) && (Divider <= 87)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((TempDivider >= 66) && (TempDivider <= 87)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Counter >= 63) && (Counter <= 71) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((BitCounter == 5) ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((CtrlData >= 55080) && (CtrlData <= 60355)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 221) && (Divider <= 239)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 221) && (Divider <= 239)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 221) && (TempDivider <= 239)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 221) && (TempDivider <= 239)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 19) && (CounterPreset <= 29)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 79)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 79)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 79)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 79)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Counter >= 56) && (Counter <= 64)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 55)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Divider >= 150) && (Divider <= 168)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 167) && (Divider <= 188)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 150) && (TempDivider <= 168)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 150) && (Divider <= 168)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 167) && (TempDivider <= 188)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 150) && (TempDivider <= 168)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 167) && (TempDivider <= 188)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 167) && (Divider <= 188)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Counter >= 16) && (Counter <= 21) ##4 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Counter >= 36) && (Counter <= 43)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 49) && (Counter <= 57) ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 51) && (Counter <= 59) ##4 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 50) && (Counter <= 58) ##3 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 41) && (Counter <= 49)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 63) && (TempDivider <= 83)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 51)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((BitCounter == 5) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 71)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 71)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Counter >= 67) && (Counter <= 75)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((BitCounter == 5) ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((TempDivider >= 212) && (TempDivider <= 230)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 212) && (Divider <= 230)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 126) && (Divider <= 145)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 126) && (TempDivider <= 145)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 18)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 212) && (TempDivider <= 230)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 212) && (Divider <= 230)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 212) && (Divider <= 230)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 212) && (TempDivider <= 230)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 42) && (TempDivider <= 62)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255)) |-> Busy);
assert property(@(posedge Clk) ((BitCounter == 5) ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 123)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 21)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 4603)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((CtrlData >= 26639) && (CtrlData <= 32282)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 21079)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 22)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 63)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 63)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 63)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 63)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Rgad >= 1) && (Rgad <= 3)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 10)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((BitCounter == 5)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter == 5)) |-> InProgress_q2);
assert property(@(posedge Clk) ((CounterPreset >= 39) && (CounterPreset <= 49)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 39) && (CounterPreset <= 49)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 38)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Divider >= 150) && (Divider <= 167)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 150) && (TempDivider <= 167)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Divider >= 168) && (Divider <= 188)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 168) && (TempDivider <= 188)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 83) && (CounterPreset <= 93)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 83) && (CounterPreset <= 93)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 83) && (CounterPreset <= 93)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Counter >= 22) && (Counter <= 27)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 209)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 209)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 209)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 103)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 209)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 103)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 103)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 209)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 209)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 26)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 55274) && (CtrlData <= 60355)) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 209)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 209)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 26231) && (CtrlData <= 31851)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((BitCounter == 5) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((BitCounter == 5) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter == 5) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 85)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 21)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 21)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 21)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 21)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 21)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 21)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 145)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 145)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 145)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 145)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CtrlData >= 55574) && (CtrlData <= 60355)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((BitCounter == 3)) |-> InProgress_q1);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 18)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 32) && (Counter <= 38)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Counter >= 38) && (Counter <= 45) ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 208)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 208)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 208)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 208)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 9)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 84) && (Divider <= 104)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((TempDivider >= 84) && (TempDivider <= 104)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CtrlData >= 26992) && (CtrlData <= 31851)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 208)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 208)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((BitCounter == 5) ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((BitCounter == 5) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((BitCounter == 5) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 15)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 89) && (CounterPreset <= 98)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 89) && (CounterPreset <= 98)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 20)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 20)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 20)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 20)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 20)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 82) && (Divider <= 102)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 82) && (TempDivider <= 102)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 52) && (CounterPreset <= 61)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CtrlData >= 59748) && (CtrlData <= 65474)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 55080) && (CtrlData <= 60262)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58)) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 26) && (Counter <= 31)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 20)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 105) && (Divider <= 124)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CounterPreset >= 52) && (CounterPreset <= 61)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((TempDivider >= 105) && (TempDivider <= 124)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 20)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 20)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 20)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 20)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 52)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 52)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((BitCounter == 5) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((BitCounter == 5) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (!MdoEn_2d ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!Mdo ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!MdoEn_2d ##1 1) |-> Busy);
assert property(@(posedge Clk) (!Mdo ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!Mdo ##2 1) |-> Busy);
assert property(@(posedge Clk) (!MdoEn_2d ##3 1) |-> Busy);
assert property(@(posedge Clk) (!Mdo ##3 1) |-> Busy);
assert property(@(posedge Clk) (!Mdo ##1 1) |-> Busy);
assert property(@(posedge Clk) (!MdoEn_2d ##4 1) |-> Busy);
assert property(@(posedge Clk) (!MdoEn_2d ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!Mdo ##4 1) |-> Busy);
assert property(@(posedge Clk) (!MdoEn_2d ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 37)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 37)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Counter >= 39) && (Counter <= 46)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 119)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 119)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 41) && (Divider <= 61)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 4730) && (CtrlData <= 10175)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((CounterPreset >= 105) && (CounterPreset <= 113)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 70)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 169) && (TempDivider <= 188)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Divider >= 169) && (Divider <= 188)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 169) && (Divider <= 188)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 169) && (TempDivider <= 188)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 119)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 119)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 119)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 39) && (Counter <= 46)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 21)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 21)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((BitCounter == 5) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((BitCounter == 5) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CounterPreset >= 50) && (CounterPreset <= 59)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 80)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 80)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 54917)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter >= 87) && (Counter <= 123)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 76) && (Counter <= 86) ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 87) && (Counter <= 123) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 35) && (Counter <= 41) ##4 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 20)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 20)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 33) && (CounterPreset <= 42)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CtrlData >= 60559) && (CtrlData <= 65474)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 60559) && (CtrlData <= 65474)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 42) && (TempDivider <= 61)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 102)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 102)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 102)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 21)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((BitCounter == 1) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 1) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 1)) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 1) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 1) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 1) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 1) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 1) ##3 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 1) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 1) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 1) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 1)) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 1) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 1) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 1) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 1) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 1) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 1) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 1)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 1)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 194)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 194)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 194)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 194)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 60559) && (CtrlData <= 65474)) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 107) && (Divider <= 126)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 106)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 107) && (TempDivider <= 126)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((Divider >= 107) && (Divider <= 126)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 106)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 106)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 107) && (TempDivider <= 126)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 106)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 8)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 8)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 8)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 17417) && (CtrlData <= 21733)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CtrlData >= 42176) && (CtrlData <= 45953)) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 96)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 176) && (TempDivider <= 195)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Divider >= 176) && (Divider <= 195)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 107)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 107)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 8)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 8)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 19)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 8)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 80) && (Divider <= 100)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 80) && (TempDivider <= 100)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Divider >= 80) && (Divider <= 100)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 80) && (TempDivider <= 100)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 93)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 93)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Counter >= 28) && (Counter <= 33)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Mdo_2d) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 0)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 0) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 0) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 0) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdo_2d ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdo_2d ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdo_2d ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 0) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdo_2d ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData >= 49695) && (CtrlData <= 55097)) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 62)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 7) && (CounterPreset <= 16)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 7) && (CounterPreset <= 16)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 39718) && (CtrlData <= 43578)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 31245) && (CtrlData <= 35399)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((TempDivider >= 170) && (TempDivider <= 188)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 170) && (Divider <= 188)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 60) && (CounterPreset <= 68)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 181) && (Divider <= 199)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 181) && (Divider <= 199)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 181) && (TempDivider <= 199)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 181) && (TempDivider <= 199)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Counter >= 73) && (Counter <= 81) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 20)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 95) && (CounterPreset <= 102)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 95) && (CounterPreset <= 102)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 13342) && (CtrlData <= 17847)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CtrlData >= 46057) && (CtrlData <= 51084)) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Divider >= 42) && (Divider <= 60)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 42) && (Divider <= 60)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 42) && (TempDivider <= 60)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 42) && (TempDivider <= 60)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Counter >= 12) && (Counter <= 16) ##3 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Counter >= 7) && (Counter <= 11) ##3 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Counter >= 6) && (Counter <= 10)) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Counter >= 9) && (Counter <= 13) ##4 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Counter >= 7) && (Counter <= 11) ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Counter >= 14) && (Counter <= 18) ##4 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 36304)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((BitCounter == 1)) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 1) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 1) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 1) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 1) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CtrlData >= 8415) && (CtrlData <= 13236)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 26639)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Divider >= 209) && (Divider <= 225)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 209) && (TempDivider <= 225)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 60355) && (CtrlData <= 65474)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 54917)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 8)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 8)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 8)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 105) && (Divider <= 122)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 105) && (TempDivider <= 122)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Counter >= 76) && (Counter <= 85)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 6)) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 98)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 98)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 52) && (CounterPreset <= 60)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 52) && (CounterPreset <= 60)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 210) && (TempDivider <= 225)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 210) && (Divider <= 225)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 105) && (CounterPreset <= 112)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 67) && (Counter <= 74) ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 22)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 36492) && (CtrlData <= 40641)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Divider >= 17) && (Divider <= 34)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 76)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 76)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 76)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 76)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 3747)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((Divider >= 109) && (Divider <= 126)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Divider >= 109) && (Divider <= 126)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 109) && (TempDivider <= 126)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 109) && (TempDivider <= 126)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CtrlData >= 55574) && (CtrlData <= 59216)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 85) && (Divider <= 102)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 85) && (TempDivider <= 102)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Counter >= 68) && (Counter <= 75) ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 103) && (CounterPreset <= 110)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 103) && (CounterPreset <= 110)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 103) && (CounterPreset <= 110)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 209) && (Divider <= 224)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 209) && (TempDivider <= 224)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 209) && (Divider <= 224)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 209) && (TempDivider <= 224)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 3747)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CounterPreset >= 92) && (CounterPreset <= 100)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 123) && (TempDivider <= 139)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 123) && (Divider <= 139)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Counter >= 78) && (Counter <= 88) ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 29)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 51)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 51)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 108) && (TempDivider <= 125)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Divider >= 108) && (Divider <= 125)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 39) && (CounterPreset <= 48)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CtrlData >= 45022) && (CtrlData <= 49036)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) (!WCtrlDataStart_q2) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!InProgress) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WriteOp) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart_q2) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 34076) && (CtrlData <= 38151)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((CtrlData >= 21808) && (CtrlData <= 25689)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 42020)) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CounterPreset >= 75) && (CounterPreset <= 81)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 61183) && (CtrlData <= 65474)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 27651) && (CtrlData <= 32282)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 23393) && (CtrlData <= 27533)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Counter >= 18) && (Counter <= 22)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Counter >= 34) && (Counter <= 39) ##3 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 33) && (Counter <= 38) ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Divider >= 225) && (Divider <= 240)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 225) && (TempDivider <= 240)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 225) && (Divider <= 240)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 225) && (TempDivider <= 240)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 30126) && (CtrlData <= 33989)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((Counter >= 72) && (Counter <= 79) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 17244)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider >= 153) && (Divider <= 165)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 153) && (TempDivider <= 165)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 61)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 61)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Counter >= 73) && (Counter <= 80) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 22) && (Counter <= 26)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Counter >= 21) && (Counter <= 25)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Counter >= 35) && (Counter <= 40) ##4 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CtrlData >= 18080) && (CtrlData <= 22044)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData >= 26992) && (CtrlData <= 31123)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter == 5)) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData >= 8415) && (CtrlData <= 12604)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((Counter >= 72) && (Counter <= 79) ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Divider >= 226) && (Divider <= 240)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 226) && (TempDivider <= 240)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 226) && (TempDivider <= 240)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 108) && (CounterPreset <= 115)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 108) && (CounterPreset <= 115)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 226) && (Divider <= 240)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 3502)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((Divider >= 226) && (Divider <= 240)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 226) && (TempDivider <= 240)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 148) && (Divider <= 162)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 148) && (TempDivider <= 162)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CtrlData >= 42242) && (CtrlData <= 45398)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 226) && (TempDivider <= 240)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 226) && (Divider <= 240)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((BitCounter == 5) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 104)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 104)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Counter >= 54) && (Counter <= 60)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 53)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 71) ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 70) ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 79)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Counter >= 68) && (Counter <= 74)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Counter >= 56) && (Counter <= 62)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Counter >= 51) && (Counter <= 57)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CounterPreset >= 104) && (CounterPreset <= 110)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 104) && (CounterPreset <= 110)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 104) && (CounterPreset <= 110)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 26) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 26) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 46) && (Counter <= 52) ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 53) && (Counter <= 59) ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 50) && (Counter <= 56)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 57) && (Counter <= 63)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 44) && (Counter <= 50)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CtrlData >= 35615) && (CtrlData <= 39623)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((BitCounter == 5) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 28)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 16)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 16)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 60)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 60)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 60)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 60)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Divider >= 161) && (Divider <= 173)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 161) && (Divider <= 173)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 161) && (TempDivider <= 173)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 161) && (TempDivider <= 173)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 212) && (Divider <= 225)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 212) && (TempDivider <= 225)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 212) && (TempDivider <= 225)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 212) && (Divider <= 225)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 60)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 60)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 60)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 16)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 16)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 60)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 16)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 113) && (CounterPreset <= 119)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 40) && (CounterPreset <= 48)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Counter >= 66) && (Counter <= 72) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 8)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 16)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 16)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((BitCounter == 5) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData >= 3907) && (CtrlData <= 8157)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 53)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 54) && (CounterPreset <= 61)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 53)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 54) && (CounterPreset <= 61)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 55274)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 240) && (Divider <= 255)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 240) && (TempDivider <= 255)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 240) && (Divider <= 255)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 240) && (TempDivider <= 255)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 11860) && (CtrlData <= 15699)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 74)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 74)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 74)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 74)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 24)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Fiad >= 22) && (Fiad <= 23)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 3907) && (CtrlData <= 8157)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 26) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 26) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 26) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 26) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16)) |-> RStatStart);
assert property(@(posedge Clk) ((BitCounter == 5) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 15)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 15)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 18)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 28)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 28)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Divider >= 241) && (Divider <= 255)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 241) && (TempDivider <= 255)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 241) && (Divider <= 255)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 241) && (TempDivider <= 255)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 6)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 15)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 6)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 15)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 6)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 15)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 108) && (Divider <= 123)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Divider >= 75) && (Divider <= 91)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Divider >= 75) && (Divider <= 91)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 75) && (TempDivider <= 91)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Divider >= 108) && (Divider <= 123)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Divider >= 92) && (Divider <= 107)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Divider >= 92) && (Divider <= 107)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 53) && (CounterPreset <= 60)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 108) && (TempDivider <= 123)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 75) && (TempDivider <= 91)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 92) && (TempDivider <= 107)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 108) && (TempDivider <= 123)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 53) && (CounterPreset <= 60)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 92) && (TempDivider <= 107)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 241) && (TempDivider <= 255)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 241) && (Divider <= 255)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 82) ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 82) && (Counter <= 96) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 45772) && (CtrlData <= 49036)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Divider >= 195) && (Divider <= 211)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 241) && (Divider <= 255)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 241) && (Divider <= 255)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 195) && (Divider <= 211)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 241) && (TempDivider <= 255)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 241) && (TempDivider <= 255)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 195) && (TempDivider <= 211)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 195) && (TempDivider <= 211)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 6)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 6)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 241) && (Divider <= 255)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 241) && (TempDivider <= 255)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 33989) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 33989) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16)) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 71) && (Divider <= 87)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((TempDivider >= 71) && (TempDivider <= 87)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CounterPreset >= 3) && (CounterPreset <= 10)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 3) && (CounterPreset <= 10)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 3) && (CounterPreset <= 10)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 154) && (Divider <= 164)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 81) && (CounterPreset <= 88)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 154) && (Divider <= 164)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 154) && (TempDivider <= 164)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 81) && (CounterPreset <= 88)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 154) && (TempDivider <= 164)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 35399)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 91)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 33989)) |-> Busy);
assert property(@(posedge Clk) (!Mdo_d ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Mdo_d) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Mdo_d ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Mdo_d ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 58) && (Divider <= 70)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((TempDivider >= 58) && (TempDivider <= 70)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CounterPreset >= 35) && (CounterPreset <= 42)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((TempDivider >= 9) && (TempDivider <= 24)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 9) && (Divider <= 24)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 77) && (TempDivider <= 93)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider >= 77) && (Divider <= 93)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 77) && (TempDivider <= 93)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Divider >= 77) && (Divider <= 93)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 65) && (CounterPreset <= 71)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 65) && (CounterPreset <= 71)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 21)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 17)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 160)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 160)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 160)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 160)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 16) && (Divider <= 30)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 3558) && (CtrlData <= 7615)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((CounterPreset >= 35) && (CounterPreset <= 42)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 35) && (CounterPreset <= 42)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Divider >= 196) && (Divider <= 211)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 196) && (TempDivider <= 211)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 104)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 19695) && (CtrlData <= 23331)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((BitCounter == 1)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 1) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 1) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 1) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 1) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 1)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 1) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 1) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 1) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 1) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 24)) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 30) && (Divider <= 44)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 30) && (Divider <= 44)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 14) && (CounterPreset <= 21)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 14) && (CounterPreset <= 21)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 57) && (TempDivider <= 68)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider >= 57) && (Divider <= 68)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider >= 57) && (Divider <= 68)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 57) && (TempDivider <= 68)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 77) ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Counter >= 39) && (Counter <= 44)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 108)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 108)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 108)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 108)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Divider >= 30) && (Divider <= 44)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 14) && (CounterPreset <= 21)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 14) && (CounterPreset <= 21)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 30) && (Divider <= 44)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 80) && (CounterPreset <= 85)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 16)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474)) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Rgad >= 27) && (Rgad <= 28)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 17) && (TempDivider <= 30)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 17) && (TempDivider <= 30)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 35164)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((Divider >= 126) && (Divider <= 139)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 126) && (TempDivider <= 139)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Counter >= 74) && (Counter <= 80) ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Counter >= 74) && (Counter <= 80) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CounterPreset >= 82) && (CounterPreset <= 89)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 165) && (Divider <= 180)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 165) && (Divider <= 180)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 165) && (TempDivider <= 180)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 165) && (TempDivider <= 180)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 82) && (CounterPreset <= 89)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 166) && (Divider <= 181)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 140) && (TempDivider <= 155)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Divider >= 140) && (Divider <= 155)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 82) && (CounterPreset <= 89)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 76)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 166) && (TempDivider <= 181)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 105) && (CounterPreset <= 110)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 105) && (CounterPreset <= 110)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 17) && (TempDivider <= 30)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 17) && (TempDivider <= 30)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 17) && (TempDivider <= 30)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 23053) && (CtrlData <= 26231)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 149)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Divider >= 136) && (Divider <= 149)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Divider >= 136) && (Divider <= 149)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 136) && (Divider <= 149)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 149)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Counter >= 83) && (Counter <= 97) ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 149)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 67) && (CounterPreset <= 73)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 67) && (CounterPreset <= 73)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 70) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474)) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 70) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 17) && (TempDivider <= 30)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 14) && (CounterPreset <= 20)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 16) && (Divider <= 29)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 16) && (Divider <= 29)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 29903)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 2873)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 52)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 52)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Counter >= 66) && (Counter <= 71)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((TempDivider >= 182) && (TempDivider <= 195)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Divider >= 182) && (Divider <= 195)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 96)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 57224) && (CtrlData <= 61020)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 53453)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 120) && (CounterPreset <= 126)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 120) && (CounterPreset <= 126)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 16) && (Divider <= 29)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 7) && (CounterPreset <= 13)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 16) && (Divider <= 29)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 7) && (CounterPreset <= 13)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 7) && (CounterPreset <= 13)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 14) && (CounterPreset <= 20)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 7731) && (CtrlData <= 11641)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 107)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 52)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 107)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 52)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 107)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 107)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 120) && (CounterPreset <= 126)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 107)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 19471)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 107)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 70) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 70) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 34) && (Counter <= 38)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 35)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 120) && (CounterPreset <= 126)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 120) && (CounterPreset <= 126)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 120) && (CounterPreset <= 126)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 33) && (Counter <= 37) ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 31) && (Counter <= 35)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 92) && (Counter <= 123) ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 92) && (Counter <= 123) ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (SerialEn) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> SerialEn);
assert property(@(posedge Clk) (SerialEn) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 31) && (TempDivider <= 44)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 31) && (Divider <= 44)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 31) && (Divider <= 44)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 31) && (TempDivider <= 44)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 101)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 101)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 49)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Counter >= 45) && (Counter <= 50)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 66)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 1)) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Counter >= 80) && (Counter <= 89) ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((TempDivider >= 31) && (TempDivider <= 44)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 31) && (TempDivider <= 44)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 31) && (TempDivider <= 44)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 31) && (Divider <= 44)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 2786)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((CtrlData >= 19695) && (CtrlData <= 22902)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Counter >= 58) && (Counter <= 63)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Counter >= 69) && (Counter <= 74)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (SerialEn ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (SerialEn) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (SerialEn ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (SerialEn ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (SerialEn ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 1)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 35615) && (CtrlData <= 38938)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 20)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter >= 17) && (Counter <= 20) ##3 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Counter >= 51) && (Counter <= 56)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 31) && (TempDivider <= 44)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (SerialEn) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (SerialEn ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (SerialEn ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (SerialEn ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (SerialEn ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474)) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 38) && (CounterPreset <= 45)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 38) && (CounterPreset <= 45)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 139)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 139)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Counter >= 68) && (Counter <= 73) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 145)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 145)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 145)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 145)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Counter >= 78) && (Counter <= 85)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CtrlData >= 19695) && (CtrlData <= 22794)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 19)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Counter >= 18) && (Counter <= 21)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 39064) && (CtrlData <= 42176)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Rgad >= 29) && (Rgad <= 30)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 57)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 57)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Divider >= 31) && (Divider <= 43)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 31) && (TempDivider <= 43)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Counter >= 68) && (Counter <= 73) ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 106)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 106)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 106)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 106)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((BitCounter == 5)) |-> InProgress_q1);
assert property(@(posedge Clk) ((CounterPreset >= 77) && (CounterPreset <= 81)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 77) && (CounterPreset <= 81)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 54503)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 53609) && (CtrlData <= 57086)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter >= 27) && (Counter <= 30)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Rgad >= 3) && (Rgad <= 4)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (SerialEn) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (SerialEn ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (SerialEn ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (SerialEn ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (SerialEn ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084)) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 72)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 72)) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 18) && (Divider <= 30)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 18) && (TempDivider <= 30)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 18) && (Divider <= 30)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 18) && (TempDivider <= 30)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 113) && (TempDivider <= 125)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 113) && (Divider <= 125)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 107) && (Divider <= 119)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Divider >= 107) && (Divider <= 119)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 107) && (TempDivider <= 119)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 107) && (TempDivider <= 119)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 16268)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider >= 196) && (Divider <= 209)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 196) && (TempDivider <= 209)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 76) && (CounterPreset <= 80)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084)) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 32) && (Divider <= 43)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 19) && (Divider <= 30)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 19) && (TempDivider <= 30)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 66) && (CounterPreset <= 71)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 66) && (CounterPreset <= 71)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Counter >= 72) && (Counter <= 77)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 25689)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CtrlData >= 9566) && (CtrlData <= 12833)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((TempDivider >= 156) && (TempDivider <= 164)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Rgad == 9)) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 163) && (TempDivider <= 173)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Divider >= 136) && (Divider <= 147)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Divider >= 163) && (Divider <= 173)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Divider >= 156) && (Divider <= 164)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 67) && (CounterPreset <= 72)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 147)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Counter >= 94) && (Counter <= 123) ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 94) && (Counter <= 123) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 85) && (Counter <= 100)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 94)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 94)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad == 9)) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64)) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> NoPre);
assert property(@(posedge Clk) (SerialEn) |-> NoPre);
assert property(@(posedge Clk) ((Counter >= 81) && (Counter <= 90)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 34)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CtrlData >= 3003) && (CtrlData <= 6368)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((TempDivider >= 114) && (TempDivider <= 126)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 114) && (Divider <= 126)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CtrlData >= 16390) && (CtrlData <= 19471)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CounterPreset >= 33) && (CounterPreset <= 38)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 33) && (CounterPreset <= 38)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 81) && (CounterPreset <= 86)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Counter >= 81) && (Counter <= 90) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64)) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad == 9)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 94) && (Counter <= 123)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 85) && (Counter <= 100) ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 85) && (Counter <= 100) ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 80)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((BitCounter == 5) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Counter >= 72) && (Counter <= 77) ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CounterPreset >= 53) && (CounterPreset <= 58)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 60)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 60)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 53) && (CounterPreset <= 58)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 93)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 188)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 188)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084)) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 17)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 188)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 188)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 188)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 188)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 101)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 95) && (Counter <= 123)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 101)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 69) && (TempDivider <= 81)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider >= 69) && (Divider <= 81)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Divider >= 69) && (Divider <= 81)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 69) && (TempDivider <= 81)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 6426) && (CtrlData <= 9694)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((CtrlData >= 54690) && (CtrlData <= 57528)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter >= 80) && (Counter <= 87) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 2873) && (CtrlData <= 5737)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 72) && (Divider <= 84)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 72) && (TempDivider <= 84)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Counter >= 95) && (Counter <= 123) ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Counter >= 42) && (Counter <= 64)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 84) && (Counter <= 95) ##1 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 48) && (CounterPreset <= 53)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CounterPreset >= 54) && (CounterPreset <= 59)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 120) && (TempDivider <= 132)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 120) && (TempDivider <= 132)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Divider >= 120) && (Divider <= 132)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Divider >= 120) && (Divider <= 132)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Counter >= 76) && (Counter <= 81) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CounterPreset >= 56) && (CounterPreset <= 61)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 51)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 22) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 22) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 3) && (CounterPreset <= 8)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 3) && (CounterPreset <= 8)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 3) && (CounterPreset <= 8)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Counter >= 56) && (Counter <= 60)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Counter >= 51) && (Counter <= 55)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Counter >= 67) && (Counter <= 71) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Counter >= 63) && (Counter <= 67) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 65)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 187)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 187)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 187)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 187)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 62823) && (CtrlData <= 65474)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 10175) && (CtrlData <= 13054)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((CtrlData >= 4283) && (CtrlData <= 7008)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((CounterPreset >= 39) && (CounterPreset <= 45)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 39) && (CounterPreset <= 45)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Divider >= 80) && (Divider <= 93)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 80) && (TempDivider <= 93)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 39) && (CounterPreset <= 45)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Divider >= 176) && (Divider <= 188)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 176) && (TempDivider <= 188)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 93)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Counter >= 63) && (Counter <= 67)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 68)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Fiad >= 12) && (Fiad <= 18)) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 12) && (Fiad <= 18) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Fiad >= 12) && (Fiad <= 18) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 146) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 146) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 23) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 23)) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 23) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 146) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 23) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 23) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 146) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 23)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 87) && (Counter <= 102) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 96) && (Counter <= 123) ##3 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 87) && (Counter <= 102) ##1 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 96) && (Counter <= 123) ##1 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 96) && (Counter <= 123) ##2 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 35248) && (CtrlData <= 38151)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 56)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider >= 70) && (Divider <= 81)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 33)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 33)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Divider >= 70) && (Divider <= 81)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 34) && (CounterPreset <= 39)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 56)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 70) && (TempDivider <= 81)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 70) && (TempDivider <= 81)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 34) && (CounterPreset <= 39)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 56)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 56)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 199)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 199)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 93) && (CounterPreset <= 98)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 199)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 93) && (CounterPreset <= 98)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 82) && (CounterPreset <= 87)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 82) && (CounterPreset <= 87)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 199)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 211)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 104)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 104)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 211)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 211)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 211)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 6135) && (CtrlData <= 9433)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((TempDivider >= 62) && (TempDivider <= 71)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 34) && (CounterPreset <= 39)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Divider >= 62) && (Divider <= 71)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 67) && (CounterPreset <= 71)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Divider >= 135) && (Divider <= 144)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 135) && (TempDivider <= 144)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Counter >= 96) && (Counter <= 123)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 87) && (Counter <= 102) ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 146) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146)) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 23)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 23) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 146)) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 23)) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 146)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 146) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 23) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 82) && (Counter <= 90) ##1 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 81) && (Counter <= 88)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 9) && (CounterPreset <= 13)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 22) && (Divider <= 31)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 9) && (CounterPreset <= 13)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 24) && (TempDivider <= 33)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 34) && (TempDivider <= 44)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 34) && (TempDivider <= 44)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 24) && (TempDivider <= 33)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 9) && (CounterPreset <= 13)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 29089) && (CtrlData <= 31851)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 28985)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((Counter >= 81) && (Counter <= 88) ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Divider >= 140) && (Divider <= 152)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 140) && (TempDivider <= 152)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 12917) && (CtrlData <= 15699)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 66)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 135)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 66)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 135)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 135)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 135)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31)) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 22) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 22) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 22) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 77)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 22) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 48)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 48)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((Counter >= 97) && (Counter <= 123) ##4 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 7) && (Divider <= 18)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 69)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 69)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 69)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 69)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 9837) && (CtrlData <= 12604)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((Counter >= 78) && (Counter <= 83) ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Divider >= 176) && (Divider <= 187)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 176) && (Divider <= 187)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 176) && (TempDivider <= 187)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 176) && (TempDivider <= 187)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 74)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 69)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Divider >= 81) && (Divider <= 93)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 69)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 70) && (TempDivider <= 80)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 81) && (TempDivider <= 93)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 81) && (TempDivider <= 93)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Divider >= 81) && (Divider <= 93)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 69)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Divider >= 70) && (Divider <= 80)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Divider >= 70) && (Divider <= 80)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 69)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 70) && (TempDivider <= 80)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Counter >= 97) && (Counter <= 123) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 8) && (TempDivider <= 18)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 34) && (TempDivider <= 43)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 59) && (CounterPreset <= 64)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 59) && (CounterPreset <= 64)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 165) && (TempDivider <= 175)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 165) && (Divider <= 175)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 165) && (TempDivider <= 175)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 165) && (Divider <= 175)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 165) && (Divider <= 175)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 165) && (TempDivider <= 175)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 98)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 98)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 98)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 95) && (TempDivider <= 146) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 95) && (TempDivider <= 146) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 95) && (TempDivider <= 146) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 95) && (TempDivider <= 146) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 8) && (TempDivider <= 17)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 8) && (TempDivider <= 17)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 8) && (Divider <= 17)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 8) && (Divider <= 17)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 8) && (TempDivider <= 17)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 82) && (Divider <= 93)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Divider >= 82) && (Divider <= 93)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 82) && (TempDivider <= 93)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 82) && (TempDivider <= 93)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 40) && (CounterPreset <= 45)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 40) && (CounterPreset <= 45)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider >= 111) && (Divider <= 120)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 111) && (TempDivider <= 120)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 50)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 50)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 177) && (TempDivider <= 187)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 177) && (Divider <= 187)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 177) && (TempDivider <= 187)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 177) && (Divider <= 187)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 15699)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((CtrlData >= 29355) && (CtrlData <= 32282)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 29285)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 50)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Counter >= 98) && (Counter <= 123) ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 95) && (TempDivider <= 146) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 95) && (TempDivider <= 146) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 95) && (TempDivider <= 146) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 95) && (TempDivider <= 146) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 88) && (Counter <= 102) ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 88) && (Counter <= 102) ##3 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 88) && (Counter <= 102) ##2 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 131) && (Divider <= 139)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 131) && (TempDivider <= 139)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Rgad == 5)) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 60559) && (CtrlData <= 63272)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 57713) && (CtrlData <= 60355)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter >= 81) && (Counter <= 87) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 70) && (Divider <= 79)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 34) && (CounterPreset <= 38)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 70) && (TempDivider <= 79)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 33)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Divider >= 62) && (Divider <= 69)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 62) && (TempDivider <= 69)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 67) && (CounterPreset <= 70)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Counter >= 25) && (Counter <= 27)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Counter >= 22) && (Counter <= 24)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Counter >= 28) && (Counter <= 30)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Rgad == 5)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Counter >= 19) && (Counter <= 21) ##4 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 39) && (Counter <= 60) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 39) && (Counter <= 60) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad == 14)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((Rgad == 15)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((TempDivider >= 102) && (TempDivider <= 112)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 95) && (TempDivider <= 103)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 102) && (Divider <= 112)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 103)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 167) && (Divider <= 176)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 167) && (TempDivider <= 176)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 167) && (TempDivider <= 176)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 159) && (TempDivider <= 166)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 159) && (Divider <= 166)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 159) && (Divider <= 166)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 159) && (TempDivider <= 166)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 167) && (Divider <= 176)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 1833)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146)) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 95) && (TempDivider <= 146)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 96)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 103) ##3 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 103) ##4 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 65)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 65)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 92)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 92)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 59427) && (CtrlData <= 62648)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 7121) && (CtrlData <= 9904)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 103)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 103)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 103)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad == 21)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123)) |-> MdoEn_d);
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 104) ##4 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((Divider >= 104) && (Divider <= 113)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 104) && (TempDivider <= 113)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 102)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 102)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 47)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 67) ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Counter >= 63) && (Counter <= 66) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad == 22)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((CounterPreset >= 51) && (CounterPreset <= 55)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 126) && (TempDivider <= 135)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 66)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Divider >= 126) && (Divider <= 135)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 50)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad == 20)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Counter >= 39) && (Counter <= 60) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 39) && (Counter <= 60) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 39) && (Counter <= 60) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 39) && (Counter <= 60) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Counter >= 91) && (Counter <= 105)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 26) && (TempDivider <= 33)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 53) && (Divider <= 60)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 53) && (TempDivider <= 60)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 53) && (TempDivider <= 60)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Divider >= 53) && (Divider <= 60)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Divider >= 121) && (Divider <= 130)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 130)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Counter >= 91) && (Counter <= 105) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad == 19)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Counter >= 87) && (Counter <= 97) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad == 31)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((Rgad == 20)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Rgad == 2)) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad == 0)) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 63354) && (CtrlData <= 65474)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 145) && (Divider <= 155)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 126) && (TempDivider <= 134)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Divider >= 126) && (Divider <= 134)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 145) && (TempDivider <= 155)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Counter >= 101) && (Counter <= 123)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((Rgad == 0)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad == 2)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 68) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 68) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Counter >= 72) && (Counter <= 75) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Counter >= 82) && (Counter <= 87) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CtrlData >= 1904) && (CtrlData <= 4092)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((Counter >= 36) && (Counter <= 38)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Rgad == 8)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 1)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Rgad == 20)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((BitCounter == 1) ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Counter >= 101) && (Counter <= 123) ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 101) && (Counter <= 123) ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 102) && (Counter <= 123)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 102) && (Counter <= 123) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 102) && (Counter <= 123)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad == 18)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((Rgad == 18)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 76)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 76)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 68) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 68) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 68) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 68) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Fiad == 22)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Fiad == 24)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Fiad == 18)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 7) && (Divider <= 14)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Rgad == 3)) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 152) && (Divider <= 158)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 152) && (TempDivider <= 158)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 152) && (Divider <= 158)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 152) && (TempDivider <= 158)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad == 3)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (SerialEn ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (SerialEn ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (SerialEn ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (SerialEn) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (SerialEn ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Counter >= 103) && (Counter <= 123) ##4 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 103) && (Counter <= 123) ##3 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 103) && (Counter <= 123) ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 103) && (Counter <= 123) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 87) && (Counter <= 95) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad == 30)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((Counter >= 103) && (Counter <= 123) ##2 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 103) && (Counter <= 123) ##3 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 103) && (Counter <= 123) ##1 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 8) && (TempDivider <= 14)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 8) && (TempDivider <= 14)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Rgad == 16)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((Rgad == 16)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Rgad == 6)) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Counter >= 103) && (Counter <= 123) ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad == 6)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Counter >= 88) && (Counter <= 97) ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 93)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 99)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 8)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 8)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 15) && (TempDivider <= 23)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 15) && (TempDivider <= 23)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Fiad == 26)) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad == 7)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad == 23)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 3)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 3) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 3) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((BitCounter == 3) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Counter >= 104) && (Counter <= 123) ##3 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad == 27)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((Rgad == 28)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((Counter >= 104) && (Counter <= 123) ##4 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad == 17)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((TempDivider >= 103) && (TempDivider <= 110)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 103) && (Divider <= 110)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Rgad == 17)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Counter >= 84) && (Counter <= 89) ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 75)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 2)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 7)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 18) && (TempDivider <= 25)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 7)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 2)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 7)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 7)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 2)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 7)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 52)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 52)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 52)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 52)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 51) && (CounterPreset <= 54)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 51) && (CounterPreset <= 54)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Counter >= 105) && (Counter <= 123) ##4 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 96) && (Counter <= 108) ##1 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 6)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123)) |-> InProgress_q1);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Fiad == 16)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Counter >= 88) && (Counter <= 95) ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 97) ##3 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 91) && (Counter <= 100) ##1 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart_q1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart_q1 ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart_q1 ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart_q1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart_q1 ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart_q1 ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (StartOp) |-> ReadStatusOp);
assert property(@(posedge Clk) (ReadStatusOp) |-> ReadStatusOp);
assert property(@(posedge Clk) (WriteDataOp) |-> ReadStatusOp);
assert property(@(posedge Clk) (ScanStatusOp) |-> StartOp);
assert property(@(posedge Clk) (StartOp) |-> WriteDataOp);
assert property(@(posedge Clk) (WriteDataOp) |-> ScanStatusOp);
assert property(@(posedge Clk) (ReadStatusOp) |-> StartOp);
assert property(@(posedge Clk) (ScanStatusOp) |-> ScanStatusOp);
assert property(@(posedge Clk) (WriteDataOp) |-> StartOp);
assert property(@(posedge Clk) (ScanStatusOp) |-> ReadStatusOp);
assert property(@(posedge Clk) (WriteDataOp) |-> WriteDataOp);
assert property(@(posedge Clk) (ReadStatusOp) |-> ScanStatusOp);
assert property(@(posedge Clk) (StartOp) |-> StartOp);
assert property(@(posedge Clk) (StartOp) |-> ScanStatusOp);
assert property(@(posedge Clk) (ScanStatusOp) |-> WriteDataOp);
assert property(@(posedge Clk) (ReadStatusOp) |-> WriteDataOp);
assert property(@(posedge Clk) ((Counter >= 97) && (Counter <= 108)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 98) ##4 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (StartOp ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (StartOp) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (ReadStatusOp) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (WriteDataOp) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (ScanStatusOp) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (StartOp ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (StartOp ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (StartOp ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((Counter >= 106) && (Counter <= 123)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad == 21)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Counter >= 106) && (Counter <= 123) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (WriteDataOp) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (StartOp ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ReadStatusOp) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ScanStatusOp) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (StartOp ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (StartOp ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (StartOp ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (StartOp) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (WriteDataOp) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (StartOp) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (ScanStatusOp) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (ReadStatusOp) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 1) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 1) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ReadStatusOp) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (StartOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (WriteDataOp) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (StartOp) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (StartOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ScanStatusOp) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (StartOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (StartOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 91)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 96) ##3 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 94)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 94)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 153)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 153)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 153)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 153)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((BitCounter == 2)) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 12604)) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 12604)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 12604) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 12604) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 98) && (Counter <= 108) ##3 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 98) && (Counter <= 108) ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 98) && (Counter <= 108) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 97) ##4 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad == 29)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((Counter >= 100) && (Counter <= 110)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 101) && (Counter <= 111) ##1 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 12604)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 46) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 46) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 12604)) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 12604) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 12604) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 46) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 46) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 12604) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 12604) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Fiad == 17)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (ScanStatusOp) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (StartOp ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (StartOp ##3 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (WriteDataOp) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (StartOp ##4 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (StartOp) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (ReadStatusOp) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (StartOp ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((Rgad == 0)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((Rgad == 19)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 46) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 46) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 46) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 46) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 93)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 93)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Rgad == 19)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Rgad == 4)) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad == 4)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (StartOp ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (StartOp ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ReadStatusOp) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (WriteDataOp) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (StartOp ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (StartOp) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ScanStatusOp) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (StartOp ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!InProgress ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!RStatStart_q2 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!WriteOp ##4 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress ##4 1) |-> Busy);
assert property(@(posedge Clk) (!RStatStart_q2 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!WriteOp ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!InProgress ##1 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!WriteOp ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 1) |-> Busy);
assert property(@(posedge Clk) (!WriteOp ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##2 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress ##2 1) |-> Busy);
assert property(@(posedge Clk) (!WriteOp ##1 1) |-> Busy);
assert property(@(posedge Clk) (!RStatStart_q2 ##3 1) |-> Busy);
assert property(@(posedge Clk) (!RStatStart_q2 ##1 1) |-> Busy);
assert property(@(posedge Clk) (!WriteOp ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##3 1) |-> Busy);
assert property(@(posedge Clk) (!RStatStart_q2 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!InProgress ##3 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##1 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##3 1) |-> Busy);
assert property(@(posedge Clk) (!RStatStart_q2 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 10413) && (CtrlData <= 23053) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 10413) && (CtrlData <= 23053) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 99) && (Counter <= 108) ##4 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 102) && (Counter <= 111)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 15) && (Divider <= 21)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Rgad == 1)) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad == 1)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (SyncStatMdcEn ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (SyncStatMdcEn ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (SyncStatMdcEn ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> InProgress);
assert property(@(posedge Clk) (SyncStatMdcEn ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 12604)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 46)) |-> Busy);
assert property(@(posedge Clk) ((Rgad == 19)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((BitCounter == 3) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 3)) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 3) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 3)) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 3) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 3) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 3) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 3) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 3) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 3) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 3) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 3)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 3)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 3) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 3) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 3) ##3 1) |-> InProgress);
assert property(@(posedge Clk) ((Counter >= 109) && (Counter <= 123) ##4 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 109) && (Counter <= 123) ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 96) && (Counter <= 104) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 94) && (Counter <= 101)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 109) && (Counter <= 123)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 96) && (Counter <= 104) ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 109) && (Counter <= 123) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 109) && (Counter <= 123) ##3 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 109) && (Counter <= 123) ##1 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 151)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 151)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 151)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 151)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter == 0)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (CountEq0) |-> CountEq0);
assert property(@(posedge Clk) ((Counter == 1) ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((Counter >= 97) && (Counter <= 104) ##3 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 92) && (Counter <= 97)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 104) && (Counter <= 111)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (CountEq0) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Counter == 1)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (CountEq0) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94)) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94)) |-> Busy);
assert property(@(posedge Clk) ((Counter == 3) ##3 1) |-> CountEq0);
assert property(@(posedge Clk) ((Counter == 4) ##4 1) |-> CountEq0);
assert property(@(posedge Clk) ((Counter == 2) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Counter >= 105) && (Counter <= 112) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 105) && (Counter <= 112) ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 105) && (Counter <= 112) ##4 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 105) && (Counter <= 112) ##3 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (ScanStatusOp) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (StartOp) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ReadStatusOp) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((BitCounter == 3)) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 3) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 3) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 3) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 98) && (Counter <= 104) ##4 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 111) && (Counter <= 123)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter >= 0) && (Counter <= 17)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad >= 2) && (Rgad <= 29)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 !WCtrlDataStart_q2) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 !SerialEn) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 !RStatStart_q2) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (ByteSelect == 0)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 !InProgress) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 !WriteOp) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 2) && (Fiad <= 31) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!MdcEn && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (CountEq0) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 19) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 19) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!CountEq0 && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!Mdo_d ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((ShiftReg == 1) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter >= 112) && (Counter <= 123)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 103) && (Counter <= 108)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 98) && (Counter <= 103)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 112) && (Counter <= 123) ##1 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 1) |-> Busy);
assert property(@(posedge Clk) (!Mdo_d ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter >= 113) && (Counter <= 123) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 113) && (Counter <= 123) ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 113) && (Counter <= 123) ##4 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 113) && (Counter <= 123) ##3 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (!Mdo_d ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!Mdo_d ##4 1) |-> Busy);
assert property(@(posedge Clk) (!Mdo_d ##2 1) |-> Busy);
assert property(@(posedge Clk) (!Mdo_d ##1 1) |-> Busy);
assert property(@(posedge Clk) (!Mdo_d ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!Mdo_d ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset == 108)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 108)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 108)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!Mdo_d ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 19) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 19) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 19) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 19) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 98) && (Counter <= 102)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (Mdc ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (Mdc ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp && Mdc ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!Mdo_d && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (Mdc && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (Mdc ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((ShiftReg == 1) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 109) && (Counter <= 114)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 115) && (Counter <= 123)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (WriteDataOp ##1 !Mdo_d) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (ShiftReg == 1)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (MdcEn_n) |-> MdcEn_n);
assert property(@(posedge Clk) (MdcEn) |-> MdcEn);
assert property(@(posedge Clk) (MdcEn_n) |-> CountEq0);
assert property(@(posedge Clk) (MdcEn) |-> CountEq0);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (MdcEn) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (MdcEn_n) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (MdcEn) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (MdcEn_n) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (Mdi ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 31) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Counter == 84)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter == 84) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Fiad >= 17) && (Fiad <= 31) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset == 0) ##1 Mdi ##3 Mdi) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CounterPreset == 0) ##1 Mdi ##3 Mdi) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((TempDivider == 219)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider == 219)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider == 219)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider == 219)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider == 219)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider == 219)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (Mdi ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter == 84)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn_n) |-> Mdc);
assert property(@(posedge Clk) (MdcEn ##3 1) |-> Mdc);
assert property(@(posedge Clk) (MdcEn ##4 1) |-> Mdc);
assert property(@(posedge Clk) (MdcEn ##2 1) |-> Mdc);
assert property(@(posedge Clk) (MdcEn ##1 1) |-> Mdc);
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!RStatStart ##2 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!RStatStart ##3 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!RStatStart) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!RStatStart ##1 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!RStatStart ##3 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (ScanStatusOp) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (ReadStatusOp) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (StartOp ##4 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (StartOp ##2 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (WriteDataOp) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (StartOp ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (StartOp ##3 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (StartOp) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((CounterPreset == 45)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CounterPreset == 45)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad >= 15) && (Rgad <= 29)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!RStatStart ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (MdcEn_n) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (MdcEn) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((CounterPreset == 45)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (WriteDataOp && Mdi ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 125) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (Mdi && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 125) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!RStatStart ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!RStatStart ##1 1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlDataStart_q) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!RStatStart) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (RStat_q3 ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 1) && (CounterPreset <= 44) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 91) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 91) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 44) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (RStat_q2 ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (RStat_q1 ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset == 45)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!WCtrlDataStart) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Nvalid ##2 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Nvalid ##1 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Nvalid) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider == 170) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((TempDivider == 170) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart_q) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (WriteDataOp ##1 !WCtrlData_q2) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider == 0) ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider == 0) ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider == 0) ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!Nvalid ##2 1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlDataStart) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!Nvalid) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!Nvalid ##1 1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlData_q1 && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 29) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (RStat_q3 && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 22) && (Fiad <= 31) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 89) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!WCtrlData ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 89) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((ShiftReg == 0)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 0) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 0) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 0) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Mdo_2d) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Mdo_2d ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Mdo_2d ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Mdo_2d ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 0) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Mdo_2d ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (RStat_q2 ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter == 84)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (RStat_q1 ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ShiftedBit) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (ShiftedBit) |-> ShiftedBit);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> ShiftedBit);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (RStat ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider == 0) ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider == 0) ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((Divider == 92)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider == 92)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider == 92)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Divider == 92)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ShiftedBit) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad >= 10) && (Fiad <= 18)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider >= 29) && (Divider <= 157)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad >= 0) && (Rgad <= 8)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset >= 13) && (CounterPreset <= 77)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider >= 29) && (TempDivider <= 157)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter >= 82) && (Counter <= 84)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 RStat_q1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 WCtrlData) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 20165) && (CtrlData <= 33989) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider >= 92) && (TempDivider <= 170) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##2 WCtrlData_q2) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 RStat ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider == 82) ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset >= 45) && (CounterPreset <= 84) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && !Reset ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 2) && (TempDivider <= 170) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart && !WCtrlData_q2 ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad >= 0) && (Rgad <= 6) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad >= 5) && (Rgad <= 8) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !RStat_q2 ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && (Divider >= 1) && (Divider <= 170) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && Busy ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && WCtrlData ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 (Divider >= 29) && (Divider <= 157)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider >= 92) && (Divider <= 170) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !RStat_q3 ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CtrlData >= 17834) && (CtrlData <= 33989) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset >= 13) && (CounterPreset <= 77)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad >= 0) && (Fiad <= 13) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##2 (CtrlData >= 16046) && (CtrlData <= 20165)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!ScanStat_q2 && !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !WCtrlData_q3 ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset >= 45) && (CounterPreset <= 84) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart && !Mdc ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##2 !MdcEn) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 RStat ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 12) && (Fiad <= 18) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider >= 92) && (Divider <= 170) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad >= 12) && (Fiad <= 18) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CtrlData >= 20165) && (CtrlData <= 33989) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##2 !CountEq0) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter >= 0) && (Counter <= 1) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && (Rgad >= 5) && (Rgad <= 8) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((TempDivider == 82) ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (!Nvalid ##2 Mdc) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 Mdi) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Divider == 82) ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!Mdc && !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##2 RStat_q1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!RStat_q1 && !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider >= 92) && (TempDivider <= 170) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 WCtrlData_q1 ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider >= 29) && (TempDivider <= 157)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((TempDivider == 82) ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (ShiftedBit) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (ShiftedBit) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (!Nvalid ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Nvalid) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Nvalid ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider == 92)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider == 92)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 Mdi) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset >= 0) && (CounterPreset <= 77)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider >= 1) && (Divider <= 157)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter >= 1) && (Counter <= 84)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !MdcEn) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider >= 2) && (TempDivider <= 157)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !CountEq0) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (ShiftedBit) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (ShiftedBit) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 16) && (Fiad <= 24)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter == 0) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 11) && (Divider <= 65) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !InProgress_q1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !MdoEn_d ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 5076) && (CtrlData <= 24346)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !MdoEn_d ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter == 0) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !InProgress_q1 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !InProgress_q1 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter == 0) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 4) && (CounterPreset <= 31) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 20) && (Fiad <= 22) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !MdoEn_d ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter == 0)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 1) && (ShiftReg <= 4) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 20) && (Fiad <= 26) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !MdoEn_d) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 1) && (ShiftReg <= 4) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !InProgress_q1 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg >= 1) && (ShiftReg <= 4) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 11) && (TempDivider <= 65) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((BitCounter == 0) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!MdoEn_2d && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad >= 18) && (Rgad <= 29)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 !WCtrlData) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 RStat_q3) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ShiftedBit) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 29) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (RStat_q2 && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!ScanStat_q2 && !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && !Mdc) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad >= 0) && (Fiad <= 13)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad >= 0) && (Rgad <= 6)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && !WCtrlData_q2) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!Mdc && !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!RStat_q1 && !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (RStat_q1 ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter == 84) ##1 Mdi ##3 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> Mdc);
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> Mdc);
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 1) |-> Mdc);
assert property(@(posedge Clk) (!RStatStart ##3 1) |-> Mdc);
assert property(@(posedge Clk) ((Divider == 92)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((TempDivider == 92)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (RStat ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!RStatStart ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart && !MdcEn) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 0) && (TempDivider <= 92)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 0) && (Divider <= 92)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && !CountEq0) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!MdcEn && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset >= 0) && (CounterPreset <= 45)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> ShiftedBit);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> ShiftedBit);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 30301) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider == 179) ##2 Mdi ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((TempDivider == 179) ##2 Mdi ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdo) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !MdoEn_2d ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdo ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 !WriteOp) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !InProgress ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !WriteOp ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 !WriteOp ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 9) && (Rgad <= 16) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 5076) && (CtrlData <= 8551)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 !RStatStart_q2) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 21) && (Fiad <= 24)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !RStatStart_q2 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStatStart_q2 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStatStart_q2 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !WriteOp ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlDataStart_q2 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 !InProgress ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 33531) && (CtrlData <= 40641) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg >= 1) && (ShiftReg <= 2) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 !InProgress) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 1) && (ShiftReg <= 2) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 !NoPre ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 !MdoEn_2d ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdo ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (ByteSelect == 0) ##2 !MdoEn_d) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 !MdoEn_2d) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !MdoEn_2d ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 11) && (Divider <= 60) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlDataStart_q2) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlDataStart_q2 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21500) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !InProgress ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 11) && (TempDivider <= 60) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 1) && (ShiftReg <= 2) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlDataStart_q2 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 39492) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 43145) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 4) && (CounterPreset <= 29) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!WriteOp && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 29) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!InProgress && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!RStatStart_q2 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!Mdo_d && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!RStat ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 42) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 42) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 18) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlData_q1 ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 24) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!MdcEn ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 58) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!CountEq0 ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 58) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 30) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 20165) && (CtrlData <= 21010) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !ScanStat_q1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider >= 29) && (Divider <= 92)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad >= 0) && (Rgad <= 2)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##1 (CtrlData >= 17834) && (CtrlData <= 20165) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 ScanStat_q2 ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad >= 5) && (Rgad <= 6) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##1 RStat_q1 ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CtrlData >= 17834) && (CtrlData <= 20165) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider >= 29) && (TempDivider <= 92)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 0) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!ScanStat_q1 && !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 0) && (Divider <= 1) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 92) && (TempDivider <= 170) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 Mdc ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter >= 83) && (Counter <= 84)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad >= 10) && (Fiad <= 11)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset >= 45) && (CounterPreset <= 77)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##1 WCtrlData_q2 ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !ScanStat ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 ScanStat_q2) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!RStat && !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && Mdi ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && ScanStat_q1 ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 NoPre) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && NoPre ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && ScanStat ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 0) && (TempDivider <= 2) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CtrlData >= 20165) && (CtrlData <= 21010) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter >= 83) && (Counter <= 84) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && RStat ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart && (CtrlData >= 21010) && (CtrlData <= 33989) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad >= 12) && (Fiad <= 13) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !RStat_q3) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##1 !ScanStat ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && WCtrlData_q1 ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 ScanStat_q2 ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && !WCtrlData_q1 ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && (Divider >= 92) && (Divider <= 170) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset >= 45) && (CounterPreset <= 84) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter >= 0) && (Counter <= 1) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 12) && (Fiad <= 13) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset >= 77) && (CounterPreset <= 84) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad >= 12) && (Fiad <= 13) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q2 ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 ScanStat_q1 ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 ScanStat_q1 ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad >= 5) && (Rgad <= 6) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !Mdc ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad >= 6) && (Rgad <= 8) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider >= 157) && (Divider <= 170) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && ScanStat ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 21010) && (CtrlData <= 33989) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider >= 157) && (Divider <= 170) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##2 Nvalid) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !RStat_q1 ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider >= 157) && (TempDivider <= 170) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !WCtrlData_q3 ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Mdi && !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 0) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !RStat_q2 ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 ScanStat ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset >= 77) && (CounterPreset <= 84) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && !Mdi ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider >= 157) && (TempDivider <= 170) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !WCtrlData_q2 ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && NoPre ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 !ScanStat) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 WCtrlData_q3) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 WCtrlDataStart) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 ScanStat_q2) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad >= 10) && (Fiad <= 12) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad >= 6) && (Rgad <= 8) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad >= 0) && (Rgad <= 2)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 (CtrlData >= 17834) && (CtrlData <= 20165)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 !ScanStat_q1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 (Divider >= 29) && (Divider <= 92)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset >= 45) && (CounterPreset <= 77)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad >= 10) && (Fiad <= 11)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 RStat_q2) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 ScanStat_q1 ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider >= 29) && (TempDivider <= 92)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && (Rgad >= 5) && (Rgad <= 6) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 33) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!ScanStat_q1 ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 125) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 76) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 125) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 76) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 44) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 129) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 63) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 129) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 94) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 94) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 41) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (RStat ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 20) && (Fiad <= 22) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 11) && (TempDivider <= 65) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 11) && (Divider <= 65) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !MdoEn_d ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 5076) && (CtrlData <= 24346)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 1) && (ShiftReg <= 4) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 16) && (Fiad <= 24)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg >= 1) && (ShiftReg <= 4) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 1) && (ShiftReg <= 4) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 20) && (Fiad <= 26) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !MdoEn_d ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 4) && (CounterPreset <= 31) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !MdoEn_d ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (NoPre ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider == 179) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider == 179) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!ScanStat_q1 ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (RStat ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (NoPre ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!Mdi ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!Reset ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Counter == 0) ##1 !RStatStart) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (Busy ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad >= 6) && (Rgad <= 8) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 92) && (TempDivider <= 170) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 WCtrlData_q2) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 Mdc) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset >= 45) && (CounterPreset <= 84) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && RStat ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 92) && (Divider <= 170) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset >= 45) && (CounterPreset <= 77)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && WCtrlData_q1 ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!ScanStat && !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 ScanStat_q2) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 RStat_q1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter >= 83) && (Counter <= 84)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && !NoPre ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider >= 92) && (TempDivider <= 157)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider >= 92) && (Divider <= 157)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart && ScanStat_q1 ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 0) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart && !Mdi ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!Mdi && !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (ShiftedBit && WCtrlData_q3) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (ScanStat && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (ScanStat ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (RStat && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (WCtrlData ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 47) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 84) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 84) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 88) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 88) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (StartOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (ScanStatusOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (WriteDataOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (ReadStatusOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!RStat_q2 ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##1 !InProgress ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 18) && (Rgad <= 23) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdo) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !NoPre ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 9) && (Rgad <= 16) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !InProgress ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 43145) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 0) && (Fiad <= 1) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 27) && (Fiad <= 28) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlDataStart_q2 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStatStart_q2 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdo ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 21) && (Fiad <= 24)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 59080) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 56816) && (CtrlData <= 61352) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !WriteOp ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !WriteOp) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !InProgress ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 39492) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 33531) && (CtrlData <= 40641) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !InProgress) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 5076) && (CtrlData <= 8551)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q2) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !WriteOp ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 22) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 71) && (Counter <= 86) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !MdoEn_2d) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 170) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 65) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 170) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlDataStart_q2) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdo ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !WriteOp ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 31) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !MdoEn_2d ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !MdoEn_2d ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlDataStart_q2 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 73) && (Counter <= 88) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 72) && (Counter <= 87) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter >= 77) && (Counter <= 85)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !RStatStart_q2 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 84) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 65) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStatStart_q2 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q1 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !RStatStart_q2) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !MdoEn_2d ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlDataStart_q2 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 29) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart_q2 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WriteOp && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 88) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 1) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo_d && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider >= 149) && (TempDivider <= 179) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 1) && (BitCounter <= 2) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 11) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 95) && (Counter <= 111) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 114) && (CounterPreset <= 126) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad >= 24) && (Rgad <= 29)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 230) && (TempDivider <= 255) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 4) && (Fiad <= 8) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 93) && (Counter <= 109) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 1) && (BitCounter <= 2) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter >= 1) && (BitCounter <= 2)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 255) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 9) && (ShiftReg <= 19) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 9) && (ShiftReg <= 19) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter >= 92) && (Counter <= 108)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 57327) && (CtrlData <= 59847)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 230) && (Divider <= 255) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 1) && (BitCounter <= 2) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 26) && (Fiad <= 28)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg >= 9) && (ShiftReg <= 19) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 94) && (Counter <= 110) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 192) && (Divider <= 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 192) && (TempDivider <= 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 95) && (CounterPreset <= 111) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) (WriteDataOp ##1 (Divider >= 51) && (Divider <= 91)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter >= 0) && (Counter <= 6)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 RStat_q2) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CounterPreset >= 24) && (CounterPreset <= 44)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 !NoPre) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (TempDivider >= 51) && (TempDivider <= 91)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (StartOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (ReadStatusOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (ScanStatusOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WriteDataOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!ScanStat_q1 ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && NoPre) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (CtrlData >= 21010) && (CtrlData <= 33989)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!Mdi && !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 0)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 0) && (TempDivider <= 2)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad >= 12) && (Fiad <= 13)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!RStat ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad >= 5) && (Rgad <= 6)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 0) && (Divider <= 1)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!RStat && !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && !WCtrlData_q1) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!ScanStat_q1 && !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && !Mdi) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && ScanStat) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlData_q1 ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 24) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 58) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 58) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!MdcEn ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!NoPre ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter >= 7) && (Counter <= 18) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (NoPre ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 36068) && (CtrlData <= 63765) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (RStat_q1 && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (RStat ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (NoPre ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!CountEq0 ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 21) ##2 MdcEn ##2 ScanStat) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (!ScanStat_q1 ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 81) && (TempDivider <= 82) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##2 (CtrlData >= 46083) && (CtrlData <= 57528)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Divider >= 81) && (Divider <= 82) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##1 (BitCounter >= 1) && (BitCounter <= 2) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##2 (BitCounter >= 1) && (BitCounter <= 2)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##2 (Divider >= 2) && (Divider <= 14)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##1 (ShiftReg >= 4) && (ShiftReg <= 9) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 39) && (CounterPreset <= 40) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##2 (TempDivider >= 2) && (TempDivider <= 14)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##2 (ShiftReg >= 4) && (ShiftReg <= 9)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##2 (CounterPreset >= 0) && (CounterPreset <= 6)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Mdi ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (RStat && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (WCtrlData_q3 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (ScanStat && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 47) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (RStat ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> Mdc);
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> Mdc);
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> Mdc);
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> Mdc);
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad >= 13) && (Fiad <= 18)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 0) && (Divider <= 1)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdi) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!ScanStat && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 0) && (TempDivider <= 2)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!ScanStat_q1 && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && !NoPre) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && !WCtrlData_q1) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!RStat && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 0)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid && (Divider == 0)) |-> Reset);
assert property(@(posedge Clk) (!Nvalid && !MdcEn && (Counter == 0)) |-> Reset);
assert property(@(posedge Clk) (!CountEq0 && (Counter == 0)) |-> Reset);
assert property(@(posedge Clk) (!Nvalid && !WCtrlData) |-> Reset);
assert property(@(posedge Clk) (!WCtrlData ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 0)) |-> Reset);
assert property(@(posedge Clk) (!Busy) |-> Reset);
assert property(@(posedge Clk) (!MdcEn && !Nvalid && (Counter == 0)) |-> Reset);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> ShiftedBit);
assert property(@(posedge Clk) (!Nvalid && !RStat && (Counter == 0)) |-> Reset);
assert property(@(posedge Clk) (!Nvalid && (Rgad == 0)) |-> Reset);
assert property(@(posedge Clk) (Reset) |-> Reset);
assert property(@(posedge Clk) (!Nvalid && !NoPre && (Counter == 0)) |-> Reset);
assert property(@(posedge Clk) (!Nvalid && !ScanStat && (Counter == 0)) |-> Reset);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!NoPre && !Nvalid && (Counter == 0)) |-> Reset);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!Nvalid && !ScanStat_q1 && (Counter == 0)) |-> Reset);
assert property(@(posedge Clk) ((CtrlData == 0)) |-> Reset);
assert property(@(posedge Clk) (!WCtrlData ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Counter == 0) && (CounterPreset == 0)) |-> Reset);
assert property(@(posedge Clk) ((TempDivider == 0)) |-> Reset);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> ShiftedBit);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!Nvalid && !WCtrlData_q1 && (Counter == 0)) |-> Reset);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!Mdc ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!NoPre ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 38703) && (CtrlData <= 51084) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (Mdi ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!Mdc ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Counter >= 45) && (Counter <= 73) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 38703) && (CtrlData <= 51084) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!WCtrlData ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 123) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 123) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Counter >= 60) && (Counter <= 84) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!NoPre ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (Mdi ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Counter >= 45) && (Counter <= 73) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Counter >= 60) && (Counter <= 84) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!WCtrlData ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!ScanStat ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (InProgress_q3 ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (ScanStat_q2 ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q3 ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad == 9) && (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 41248)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && (Fiad == 23)) |-> ShiftedBit);
assert property(@(posedge Clk) ((ByteSelect == 0) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (RStat_q2 ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && MdoEn_d) |-> ShiftedBit);
assert property(@(posedge Clk) ((ByteSelect == 0) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 17) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 41248)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && ScanStat_q2) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && (Rgad == 9)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 43145)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q2 ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (InProgress_q3 ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && MdoEn) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && WCtrlData_q3) |-> ShiftedBit);
assert property(@(posedge Clk) (WCtrlData_q1 ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (MdoEn ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (MdoEn ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && NoPre) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q2 ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (ScanStat_q1 ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && Mdo) |-> ShiftedBit);
assert property(@(posedge Clk) (MdoEn_d ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!WCtrlData_q1 && (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn_d ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (MdoEn_2d ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 17) && (Fiad <= 31) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (MdoEn_2d ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (MdoEn ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 48527)) |-> ShiftedBit);
assert property(@(posedge Clk) (!Mdc && (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 41248) ##2 1) |-> ShiftedBit);
assert property(@(posedge Clk) (InProgress_q1 ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (Mdo ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 41248) ##2 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn_2d ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 196) && (TempDivider <= 255) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (WCtrlData_q1 ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 7) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q3 ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!ScanStat ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((BitCounter == 5) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData == 43145)) |-> ShiftedBit);
assert property(@(posedge Clk) (Mdo ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (WCtrlData_q2 ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (ScanStat ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 7) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((ByteSelect == 0) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((BitCounter == 5) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn_2d ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q3 ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && InProgress_q3) |-> ShiftedBit);
assert property(@(posedge Clk) (MdoEn ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 17) && (Fiad <= 31) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 200) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (RStat_q1 ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Counter == 72) && (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!SerialEn ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && InProgress_q1) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 12) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!ScanStat_q1 && (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 200) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Divider >= 192) && (Divider <= 255) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (ScanStat_q2 ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && MdoEn_2d) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && NoPre) |-> ShiftedBit);
assert property(@(posedge Clk) (InProgress_q3 ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> ShiftedBit);
assert property(@(posedge Clk) (RStat ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!WCtrlData && (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && RStat) |-> ShiftedBit);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q1 ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (Mdo ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && (BitCounter == 5)) |-> ShiftedBit);
assert property(@(posedge Clk) (MdoEn_2d ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (InProgress_q1 ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (InProgress_q2 ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && (BitCounter == 5)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 196) && (TempDivider <= 255) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 192) && (Divider <= 255) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && InProgress_q2) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && MdoEn) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (ScanStat ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && InProgress_q2) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q1 ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && Mdi) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad == 23) && (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && MdoEn_2d) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (ScanStat_q1 ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!Mdc && (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (Mdo ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (InProgress_q1 ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (MdoEn_d ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!SerialEn ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn_d ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (Mdo ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q3 ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q2 ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn_d ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider == 43) && RStat_q3) |-> ShiftedBit);
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (WCtrlData_q2 ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((ByteSelect == 0) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (RStat_q1 ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!SerialEn ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((BitCounter == 5) && (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (InProgress_q1 ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && ScanStat_q2) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && RStat) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (Mdo ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!ScanStat_q1 && (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && (Rgad == 9)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (ScanStat_q1 ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (ScanStat ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 12) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn_d ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!WCtrlData_q1 && (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && Mdo) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn_2d ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && MdoEn_d) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData == 48527)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn_d ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn_d ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!SerialEn ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (ScanStat_q1 ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (ScanStat ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn_2d ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Fiad == 23) && (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q1 ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn_2d ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (RStat ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && InProgress_q3) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && RStat_q3) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Counter == 72) && (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!WCtrlData && (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (Mdo ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && Mdi) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdoEn ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q2 ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && InProgress_q1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q1 ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad == 9) && (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (Mdo ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q2 ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && WCtrlData_q3) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (RStat_q2 ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((ShiftReg >= 77) && (ShiftReg <= 154) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 17) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q2 ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q2 ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider == 43) && (Fiad == 23)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((BitCounter == 5) && (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (InProgress_q3 ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 26144) ##4 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 60716) ##3 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 26144) ##4 1) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 6725) ##3 1) |-> ShiftedBit);
assert property(@(posedge Clk) (!RStat_q1 ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!RStat_q2 ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (NoPre ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData == 6725) ##1 1) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!RStat_q3 ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 60716) ##4 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData == 13877) ##3 1) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!RStat ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 60716) ##3 1) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 13877) ##2 1) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 13877) ##4 1) |-> ShiftedBit);
assert property(@(posedge Clk) (WCtrlData ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData == 6725) ##3 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!RStat_q3 ##1 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!RStat_q1 ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData == 13877) ##2 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (CountEq0 ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!RStat_q2 ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!RStat ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 13054) && (CtrlData <= 26231) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!RStat_q2 ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 6725) ##2 1) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 13877) ##4 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!RStat_q2 ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData == 60716) ##4 1) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!RStat_q3 ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData == 13877) ##3 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (WCtrlData_q1 ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData == 6725) ##1 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData == 6725) ##2 1) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (CountEq0 ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 13054) && (CtrlData <= 26231) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (NoPre ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!RStat_q3 ##1 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (NoPre ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!Mdi ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 31) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (WCtrlData ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!RStat_q1 ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 26) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!RStat_q1 ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!RStat_q2 ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!WCtrlData_q3 ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!RStat_q2 ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!WCtrlData_q3 ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (!RStat_q3 ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 26) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (NoPre ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!RStat_q3 ##2 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 44) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) (WCtrlData ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) (!Mdi ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 31) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##2 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 44) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 27) && (CounterPreset <= 57) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 27) && (CounterPreset <= 57) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((ShiftReg == 77) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##4 (TempDivider == 43)) |-> ShiftedBit);
assert property(@(posedge Clk) ((ShiftReg == 77) ##3 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##4 (TempDivider == 43)) |-> (ShiftReg == 154));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 10) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 11) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 7385)) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 41747)) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 46742)) |-> MdcEn);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 22) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 2762)) |-> MdcEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!ScanStat_q1 ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 21) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 29089)) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 24) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 57086)) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 33989)) |-> MdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 14667)) |-> MdcEn);
assert property(@(posedge Clk) (WCtrlData_q1 ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData == 44365) ##3 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (BitCounter == 0)) |-> MdcEn_n);
assert property(@(posedge Clk) (!Mdi && (Divider == 8) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 29409) ##3 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !Mdo ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##1 !RStat_q3 ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !InProgress_q2) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##4 !RStat) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##4 !NoPre) |-> MdcEn);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 32757) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!ScanStat_q2 && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !InProgress_q1 ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!InProgress_q1 && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!SyncStatMdcEn ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!InProgress_q1 ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!RStat_q1 && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (RStat_q3 ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##2 (Divider == 17) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##4 (Rgad == 14)) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 13877) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (Divider == 237) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!InProgress_q3 ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 WCtrlData ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!MdoEn_d && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (Counter == 1) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !MdoEn) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !Mdo) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !InProgress_q2 ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##1 !ScanStat ##3 1) |-> MdcEn);
assert property(@(posedge Clk) (!InProgress_q2 ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 WCtrlData_q1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 27700) ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 52714) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 23) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (Fiad == 14)) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) && WCtrlData_q2 ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!SyncStatMdcEn && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 33285) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 10432) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (BitCounter == 0) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!MdoEn ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##2 (CounterPreset == 7) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) (!InProgress_q2 && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (RStat ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##4 !Mdc) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (TempDivider == 237) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Fiad == 22) && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##3 !ScanStat ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##1 Mdi ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 38307) ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 24448) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (Counter == 0)) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 ScanStat_q1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 26144) ##3 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 36225) ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##4 !ScanStat_q1) |-> MdcEn);
assert property(@(posedge Clk) (!SyncStatMdcEn ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!Mdo && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 37267) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 20784) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 17417) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (CounterPreset == 117) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!WCtrlData_q1 && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!MdoEn_2d ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (Divider == 179)) |-> MdcEn_n);
assert property(@(posedge Clk) (!WCtrlData && (Divider == 8) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) (!Mdo ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (ShiftReg == 2) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (Rgad == 1) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!Mdc && (Divider == 8) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !MdoEn_d ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##1 RStat_q1 ##3 1) |-> MdcEn);
assert property(@(posedge Clk) (!MdoEn_d ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##4 !RStat_q1) |-> MdcEn);
assert property(@(posedge Clk) (!Mdo ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 42020) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##1 !Mdc ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##2 !Mdc ##2 1) |-> MdcEn);
assert property(@(posedge Clk) (!WCtrlData ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (SerialEn ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##3 Mdi ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 10806) ##3 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 57325) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 41812) ##3 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 44709) ##3 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 10364) ##4 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 14900) ##4 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 52600) ##3 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 624) ##4 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 35854) ##4 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 22476) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !NoPre) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 30645) ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 31318) ##4 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Counter == 2) && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Rgad == 30) && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 61352) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 17157) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) && (Rgad == 30) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!InProgress_q3 ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##3 !Mdc ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) && (ShiftReg == 2) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) && ScanStat_q2 ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) && (Fiad == 19) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) (Reset ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 63221) ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 23331) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (ScanStat_q2 ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 45953) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (TempDivider == 179)) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##1 (BitCounter == 4) ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 42723) ##4 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 19275) ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##1 RStat ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 42946) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (Fiad == 7) ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 20719) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 8551) ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 0) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!MdoEn ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !MdoEn_2d) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##3 (Counter == 1) ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 60716) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 3003) ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (Rgad == 7)) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##4 (Divider == 163)) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 32779) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 47424) ##4 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) && RStat_q2 ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 39934) ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((BitCounter == 0) && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##2 (Counter == 2) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 40641) ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 49372) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 RStat_q3 ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 30301) ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !MdoEn_d) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##3 (Rgad == 2) ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##3 (CounterPreset == 50) ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##3 (Divider == 103) ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 58) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 26231) ##4 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##1 (Divider == 13) ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((Rgad == 10) && (Divider == 8) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !MdoEn_2d ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 0) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !InProgress_q3 ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##1 (Fiad == 13) ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !WCtrlData_q2 ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !Mdi ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##3 (TempDivider == 103) ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##2 SyncStatMdcEn ##2 1) |-> MdcEn);
assert property(@(posedge Clk) (!MdoEn && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 18829) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##2 (Rgad == 21) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 39492) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (ShiftReg == 2)) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 57494) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) (!InProgress_q3 && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##1 (Rgad == 3) ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##2 WCtrlData_q3 ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 60) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !SyncStatMdcEn ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 19) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 28) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 CountEq0) |-> MdcEn_n);
assert property(@(posedge Clk) (!InProgress_q1 ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!MdoEn_2d && (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 63765) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##2 (Fiad == 10) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##2 Mdi ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) && RStat ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##4 CountEq0) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##3 RStat_q2 ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) && (Fiad == 22) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##3 SyncStatMdcEn ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##3 !WCtrlData_q3 ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 8157) ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##3 RStat_q3 ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##3 (BitCounter == 4) ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !InProgress_q3) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) && SyncStatMdcEn ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##4 SyncStatMdcEn) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##1 !RStat_q2 ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 WCtrlData_q3 ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !RStat_q3) |-> MdcEn_n);
assert property(@(posedge Clk) (!RStat_q1 && (Divider == 8) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##3 !ScanStat_q2 ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 ScanStat ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##1 !WCtrlData_q1 ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##4 WCtrlData_q1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##2 RStat_q2 ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (CounterPreset == 88)) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData == 48256) ##3 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!RStat_q2 && (Divider == 8) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##4 (Fiad == 24)) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##2 (TempDivider == 17) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##4 (BitCounter == 4)) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 21010) ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !SyncStatMdcEn) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##4 (Counter == 0)) |-> MdcEn);
assert property(@(posedge Clk) (!Busy ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 WCtrlData) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) && (BitCounter == 0) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##2 !ScanStat_q1 ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((CtrlData == 5678) ##1 1) |-> MdcEn);
assert property(@(posedge Clk) (!MdoEn_2d ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!MdoEn_d ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !MdoEn ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !WCtrlData_q3) |-> MdcEn_n);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 15) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##4 !ScanStat_q2) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##1 WCtrlData_q2 ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##2 !RStat_q3 ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##4 (TempDivider == 163)) |-> MdcEn);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##2 (BitCounter == 4) ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##3 WCtrlData ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##2 RStat_q1 ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) && WCtrlData_q1 ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##1 (CounterPreset == 5) ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##1 ScanStat_q2 ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##3 !ScanStat_q1 ##1 1) |-> MdcEn);
assert property(@(posedge Clk) (!NoPre && (Divider == 8) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((Fiad == 19) && (Divider == 8) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##4 (CounterPreset == 80)) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) && (BitCounter == 4) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((BitCounter == 4) && (Divider == 8) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##2 !WCtrlData_q2 ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((Counter == 4) && (Divider == 8) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !RStat_q2 ##1 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!InProgress_q2 ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) && ScanStat_q1 ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##3 (Fiad == 12) ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##2 !ScanStat ##2 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##3 !RStat ##1 1) |-> MdcEn);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !InProgress_q1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider == 8) ##1 (TempDivider == 13) ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##4 RStat_q3) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) && (Rgad == 10) ##4 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##1 (Counter == 3) ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider == 8) ##1 SyncStatMdcEn ##3 1) |-> MdcEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 41) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 41) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 84) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 18) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData >= 31245) && (CtrlData <= 48872) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 88) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 41) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData >= 23632) && (CtrlData <= 45376) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 84) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 41) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!ScanStat ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Fiad >= 6) && (Fiad <= 13) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (RStat_q1 ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 55) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 25) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 56) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!RStat_q2 ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!RStat_q3 ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 26) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 25) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 28) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!RStat ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 56) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (WCtrlData_q2 ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 55) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 11) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 10) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (WCtrlData ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 126) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 126) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 87) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 (TempDivider == 95) ##2 1) |-> MdcEn_n);
assert property(@(posedge Clk) (!WCtrlData ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (RStat_q3 ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 21) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!ScanStat_q1 ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData == 33989)) |-> CountEq0);
assert property(@(posedge Clk) (RStat ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (ScanStat_q2 ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !WCtrlData_q3) |-> CountEq0);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData == 61352) ##4 1) |-> CountEq0);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 15) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !InProgress_q2) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (BitCounter == 0) ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 WCtrlData_q1) |-> CountEq0);
assert property(@(posedge Clk) (!RStat_q2 ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Fiad == 22) && (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (TempDivider == 237) ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData == 10806) ##3 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !NoPre) |-> CountEq0);
assert property(@(posedge Clk) (!MdoEn && (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (ShiftReg == 2)) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData == 45953) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) && (ShiftReg == 2) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !Mdo ##1 1) |-> CountEq0);
assert property(@(posedge Clk) (!Mdo ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) && (Rgad == 30) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!SyncStatMdcEn ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) && (Fiad == 22) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!InProgress_q3 ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (Fiad == 14)) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData == 63221) ##3 1) |-> CountEq0);
assert property(@(posedge Clk) (!MdoEn ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (Divider == 179)) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (Fiad == 7) ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (Divider == 237) ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !RStat_q3) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !WCtrlData_q2 ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !InProgress_q1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !InProgress_q3 ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 WCtrlData ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) && WCtrlData_q2 ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (Rgad == 1) ##1 1) |-> CountEq0);
assert property(@(posedge Clk) (Reset ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!SyncStatMdcEn && (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !Mdo) |-> CountEq0);
assert property(@(posedge Clk) (!RStat_q1 && (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (Rgad == 7)) |-> CountEq0);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) && RStat_q2 ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!WCtrlData_q1 && (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !MdoEn ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData == 0) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!InProgress_q3 ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData == 10432) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!MdoEn_d ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!InProgress_q1 && (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (CounterPreset == 117) ##1 1) |-> CountEq0);
assert property(@(posedge Clk) (!InProgress_q2 ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !MdoEn_d ##1 1) |-> CountEq0);
assert property(@(posedge Clk) (!MdoEn_d ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!MdoEn_2d ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Rgad == 30) && (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !SyncStatMdcEn) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (CounterPreset == 88)) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !InProgress_q3) |-> CountEq0);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 22) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !Mdi ##1 1) |-> CountEq0);
assert property(@(posedge Clk) (!MdoEn_2d ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!MdoEn ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!InProgress_q1 ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (BitCounter == 0)) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 RStat_q3 ##1 1) |-> CountEq0);
assert property(@(posedge Clk) (!InProgress_q2 && (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !MdoEn) |-> CountEq0);
assert property(@(posedge Clk) (!MdoEn_2d && (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!ScanStat_q2 && (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!ScanStat ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !MdoEn_d) |-> CountEq0);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 ScanStat_q1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !SyncStatMdcEn ##1 1) |-> CountEq0);
assert property(@(posedge Clk) (!Mdo ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!InProgress_q1 ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData >= 31245) && (CtrlData <= 48872) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 0) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!Busy ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!SyncStatMdcEn ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !RStat_q2 ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((BitCounter == 0) && (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!InProgress_q2 ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!Mdo && (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 WCtrlData_q3 ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !InProgress_q1 ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 WCtrlData) |-> CountEq0);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 19) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 !MdoEn_2d) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !MdoEn_2d ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!InProgress_q3 && (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 (ShiftReg == 2) ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 ScanStat ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!MdoEn_d && (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##2 (TempDivider == 179)) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) ##1 !InProgress_q2 ##1 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider == 95) && (BitCounter == 0) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData >= 23632) && (CtrlData <= 45376) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!RStat_q3 ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (SerialEn ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 84) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 84) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 23) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 88) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 41) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 41) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 41) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 41) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 18) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Fiad >= 6) && (Fiad <= 13) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 87) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (WCtrlData_q2 ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 24) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 60) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 25) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 126) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (RStat_q1 ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 126) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 26) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 25) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 28) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 58) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 56) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 55) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!RStat ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 56) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 28) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29) ##2 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 55) ##1 (TempDivider == 95) ##2 1) |-> CountEq0);
assert property(@(posedge Clk) (!NoPre ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (WriteDataOp ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!Mdi ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (WriteDataOp ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (ReadStatusOp ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (ScanStatusOp ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!ScanStat_q1 ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!NoPre ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (ReadStatusOp ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!ScanStat ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!ScanStat_q1 ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (StartOp ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!NoPre ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (ScanStatusOp ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!Mdi ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!Mdi ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (ScanStatusOp ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!ScanStat ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!NoPre ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (StartOp ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!ScanStat ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!Mdi ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!ScanStat ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!ScanStat_q1 ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (WriteDataOp ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (WriteDataOp ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (ScanStatusOp ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (StartOp ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (ReadStatusOp ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!ScanStat_q1 ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (ReadStatusOp ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (StartOp ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !MdoEn_2d ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && WriteDataOp ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((TempDivider == 59) && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !InProgress_q1) |-> WriteDataOp);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (CounterPreset == 44) ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !Mdo ##1 1) |-> StartOp);
assert property(@(posedge Clk) (!InProgress_q2 ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!WriteOp && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!Mdo ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (MdcEn ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!InProgress && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (Counter == 15)) |-> ReadStatusOp);
assert property(@(posedge Clk) (!WCtrlData_q1 && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !InProgress) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Divider == 59) && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !WriteOp ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 ReadStatusOp ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !Mdo_d) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 StartOp ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (BitCounter == 0)) |-> StartOp);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !MdoEn_d) |-> StartOp);
assert property(@(posedge Clk) (!RStatStart_q2 && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Divider == 91) ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!MdoEn_d && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!MdoEn_d && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 WriteDataOp ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !ScanStat_q1 ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!MdoEn_2d ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((TempDivider == 59) && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !InProgress ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!MdoEn_2d && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !MdoEn_2d ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !RStatStart_q2) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (CounterPreset == 44) ##1 1) |-> StartOp);
assert property(@(posedge Clk) (!Mdo ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!MdoEn_d ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((BitCounter == 0) && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!Mdo && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 NoPre) |-> ReadStatusOp);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Counter == 17) && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !RStatStart_q2) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (ShiftReg == 1) ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && Mdi ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (TempDivider == 91) ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 RStat_q3 ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!Mdo_d && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((BitCounter == 0) && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!WriteOp ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && StartOp ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!NoPre && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && (Rgad == 13) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (TempDivider == 91) ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !Mdo ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Rgad == 13) && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !WCtrlDataStart_q2 ##1 1) |-> StartOp);
assert property(@(posedge Clk) (MdcEn ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !MdoEn_d ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !InProgress) |-> ReadStatusOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 9) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && RStat_q2 ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !WCtrlData_q2 ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!InProgress && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Counter == 16) ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && StartOp ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!Mdo && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 StartOp ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !InProgress) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !InProgress_q1 ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 RStat ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !InProgress) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (BitCounter == 0)) |-> ScanStatusOp);
assert property(@(posedge Clk) (!Mdo && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!RStatStart_q2 ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 RStat_q2 ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !Mdo) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !WriteOp ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 RStat_q1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (BitCounter == 0) ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!WriteOp && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!WriteOp && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !WriteOp ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CounterPreset == 28) && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !InProgress_q1 ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!Mdo ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((BitCounter == 0) && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (CountEq0 ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!WriteOp ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!WriteOp ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 StartOp ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Fiad == 24) ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Divider == 59) && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Divider == 59) && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Counter == 16) ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 ReadStatusOp ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Divider == 91) ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !InProgress_q2 ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!Mdo ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!WriteOp ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Fiad == 24) ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!InProgress ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (Rgad == 18)) |-> ScanStatusOp);
assert property(@(posedge Clk) (!WriteOp ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 20) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!InProgress ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && Mdi ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!InProgress_q2 ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !WriteOp) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Rgad == 12) ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!InProgress_q1 ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!InProgress ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !Mdo) |-> WriteDataOp);
assert property(@(posedge Clk) (!InProgress && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Fiad == 25) && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (Fiad == 14)) |-> StartOp);
assert property(@(posedge Clk) (!RStatStart_q2 && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (Fiad == 14)) |-> ScanStatusOp);
assert property(@(posedge Clk) (!InProgress ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !ScanStat_q1 ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !Mdo ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !WCtrlDataStart_q2) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !ScanStat_q2) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !WriteOp) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 9) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (BitCounter == 0) ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (MdcEn ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!MdoEn_d && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (BitCounter == 0) ##1 1) |-> StartOp);
assert property(@(posedge Clk) (!WCtrlData ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !InProgress ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !RStatStart_q2 ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && (Rgad == 13) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !WriteOp) |-> ScanStatusOp);
assert property(@(posedge Clk) (!InProgress_q2 ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !WCtrlDataStart_q2) |-> StartOp);
assert property(@(posedge Clk) (!Mdo ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 WriteDataOp ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Rgad == 12) ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !MdoEn_2d ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!NoPre && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!InProgress_q2 && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (CountEq0 ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!WCtrlData_q1 && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!InProgress ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 ScanStat) |-> StartOp);
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!InProgress_q1 && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (Rgad == 18)) |-> ReadStatusOp);
assert property(@(posedge Clk) (!InProgress ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !ScanStat_q1 ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 9) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!Mdc ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 9) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!RStatStart_q2 ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !MdoEn_d) |-> WriteDataOp);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !WCtrlDataStart_q2 ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Fiad == 25) && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !WriteOp ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !WCtrlData_q2 ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Rgad == 13) && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((BitCounter == 0) && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (ShiftReg == 1) ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (ShiftReg == 1) ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!MdoEn_d ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!InProgress_q1 && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 RStat_q3) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Divider == 91) ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 RStat ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Rgad == 12) ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 NoPre) |-> WriteDataOp);
assert property(@(posedge Clk) (!WriteOp ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 20) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !WCtrlDataStart_q2 ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!RStatStart_q2 ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Fiad == 25) && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && Mdi ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!InProgress_q2 && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (Rgad == 18)) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && (Rgad == 13) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 RStat_q2 ##1 1) |-> StartOp);
assert property(@(posedge Clk) (!InProgress_q1 ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!MdoEn_2d && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Fiad == 24) ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (Fiad == 14)) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (BitCounter == 0)) |-> WriteDataOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 ScanStatusOp ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!Mdc ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!WriteOp ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 RStat ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && (Fiad == 25) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !InProgress_q1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!Mdc ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 ScanStat) |-> WriteDataOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && RStat_q1 ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Counter == 16) ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!WCtrlData_q1 && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CounterPreset == 28) && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && ScanStatusOp ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (BitCounter == 0)) |-> ReadStatusOp);
assert property(@(posedge Clk) (!WCtrlData_q1 && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!InProgress_q1 ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!InProgress_q1 ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (Rgad == 18)) |-> StartOp);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!InProgress_q2 ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !MdoEn_2d ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!ScanStat_q2 && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && (Fiad == 25) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !InProgress ##1 1) |-> StartOp);
assert property(@(posedge Clk) (!WCtrlData ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!Mdo ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (CounterPreset == 44) ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !ScanStat_q2) |-> ScanStatusOp);
assert property(@(posedge Clk) (!ScanStat_q2 && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && ReadStatusOp ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!MdoEn_2d ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!Mdo && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !InProgress_q1 ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Counter == 17) && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !Mdi ##1 1) |-> StartOp);
assert property(@(posedge Clk) (!Mdo_d && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 ReadStatusOp ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (BitCounter == 0) ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!MdoEn_d ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !Mdo_d ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 ScanStat) |-> ReadStatusOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (CountEq0 ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!InProgress_q1 ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && RStat_q2 ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 WriteDataOp ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !WriteOp) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !InProgress_q1) |-> StartOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Divider == 59) && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!MdoEn_2d ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && StartOp ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 RStat_q3) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && RStat_q2 ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !WCtrlData_q2 ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 RStat_q3) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && ReadStatusOp ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !Mdi ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (CounterPreset == 44) ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!Mdc ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!MdoEn_d ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !RStatStart_q2) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !MdoEn_d ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Divider == 91) ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !WCtrlData_q3) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 WriteDataOp ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!RStatStart_q2 ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 RStat_q3) |-> StartOp);
assert property(@(posedge Clk) (!ScanStat && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 RStat_q2 ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!InProgress_q1 ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (TempDivider == 91) ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 20) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Rgad == 12) ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!InProgress_q1 ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !InProgress_q1 ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!InProgress_q2 ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !Mdi ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 RStat ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && ReadStatusOp ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && RStat_q2 ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (ShiftReg == 1)) |-> WriteDataOp);
assert property(@(posedge Clk) ((CounterPreset == 28) && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!ScanStat && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!ScanStat && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (ShiftReg == 1)) |-> StartOp);
assert property(@(posedge Clk) (!RStatStart_q2 ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!InProgress ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Fiad == 24) ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (Counter == 15)) |-> ScanStatusOp);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (CounterPreset == 1)) |-> ScanStatusOp);
assert property(@(posedge Clk) (!WriteOp && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!RStatStart_q2 && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !Mdo) |-> ScanStatusOp);
assert property(@(posedge Clk) (!MdoEn_d ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 NoPre) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && (ShiftReg == 1) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!Mdo_d && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 ScanStat) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !Mdo) |-> StartOp);
assert property(@(posedge Clk) (!MdoEn_2d ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !InProgress_q2) |-> WriteDataOp);
assert property(@(posedge Clk) (!MdoEn_2d ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !InProgress_q2) |-> ScanStatusOp);
assert property(@(posedge Clk) (!InProgress_q2 && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!ScanStat && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!InProgress_q2 ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (Fiad == 14)) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !Mdi ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 ReadStatusOp ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && RStat_q1 ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Counter == 17) && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !Mdo_d) |-> StartOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!WriteOp ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 RStat_q1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!InProgress_q1 && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !RStatStart_q2 ##1 1) |-> StartOp);
assert property(@(posedge Clk) (!MdoEn_2d ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 RStat_q1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!WCtrlData ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && Mdi ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!Mdo_d && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !ScanStat_q2) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !WCtrlDataStart_q2) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !InProgress_q1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !WCtrlData_q2 ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && WriteDataOp ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && (Rgad == 13) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Counter == 17) && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !InProgress_q2 ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !MdoEn_2d) |-> ScanStatusOp);
assert property(@(posedge Clk) (!NoPre && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && ReadStatusOp ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !MdoEn_d ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (CounterPreset == 1)) |-> WriteDataOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (MdcEn ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (Counter == 15)) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (Counter == 16) ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!ScanStat_q2 && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !InProgress_q2) |-> ReadStatusOp);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!InProgress_q1 ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!InProgress && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 ScanStatusOp ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!MdoEn_2d ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && (Fiad == 25) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !MdoEn_d ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !MdoEn_d) |-> ScanStatusOp);
assert property(@(posedge Clk) (!WCtrlData ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (CountEq0 ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !WCtrlData_q3) |-> ReadStatusOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (TempDivider == 91) ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && RStat_q1 ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (CounterPreset == 1)) |-> StartOp);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!InProgress_q2 ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!MdoEn_d ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!NoPre && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !Mdo_d ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !Mdo_d) |-> WriteDataOp);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 20) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && WriteDataOp ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && (ShiftReg == 1) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (Counter == 15)) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && ScanStatusOp ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && ScanStatusOp ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 RStat_q3 ##1 1) |-> StartOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!ScanStat_q2 && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Rgad == 13) && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!RStatStart_q2 ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !Mdo_d ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !InProgress_q2) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && (ShiftReg == 1) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (CounterPreset == 1)) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !Mdo_d ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!MdoEn_2d && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 (ShiftReg == 1) ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!InProgress_q2 ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && ScanStatusOp ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !Mdo_d) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Fiad == 25) && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!Mdo ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 NoPre) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !RStatStart_q2 ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!InProgress_q2 && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!InProgress ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !MdoEn_2d) |-> WriteDataOp);
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 RStat_q2 ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !MdoEn_2d) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 RStat_q3 ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Rgad == 13) && (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!Mdo ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !ScanStat_q2) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !ScanStat_q1 ##1 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !WCtrlDataStart_q2 ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !RStatStart_q2) |-> StartOp);
assert property(@(posedge Clk) ((CounterPreset == 28) && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !Mdo ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !InProgress_q2 ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !InProgress ##1 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !WCtrlData_q3) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && (ShiftReg == 1) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !MdoEn_d) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !WCtrlData_q3) |-> ScanStatusOp);
assert property(@(posedge Clk) (!MdoEn_d && (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !WCtrlDataStart_q2) |-> ReadStatusOp);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 RStat_q3 ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && RStat_q1 ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!MdoEn_2d && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 !MdoEn_2d) |-> ReadStatusOp);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 ScanStatusOp ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 StartOp ##1 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !InProgress_q2 ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!MdoEn_2d ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 RStat_q1) |-> StartOp);
assert property(@(posedge Clk) (!RStatStart_q2 ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 ScanStatusOp ##1 1) |-> StartOp);
assert property(@(posedge Clk) (!RStatStart_q2 && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##1 !RStatStart_q2 ##1 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && WriteDataOp ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (ShiftReg == 1)) |-> ScanStatusOp);
assert property(@(posedge Clk) (!MdoEn_d ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((TempDivider == 59) && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && (Fiad == 25) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData == 2309) && StartOp ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!MdoEn_d ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!RStatStart_q2 ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData == 2309) ##2 (ShiftReg == 1)) |-> ReadStatusOp);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((TempDivider == 59) && (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!InProgress_q1 && (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 48577) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 48577) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (WCtrlData_q2 ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (ScanStat_q2 ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 39585) && (CtrlData <= 50715) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 22) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (ScanStat_q2 ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (RStat_q3 ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 22) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 48577) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData >= 32665) && (CtrlData <= 49000) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 32665) && (CtrlData <= 49000) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 11) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (RStat ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (RStat ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData >= 36743) && (CtrlData <= 50715) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (RStat ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 15) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 48577) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 11) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (RStat_q1 ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (RStat_q1 ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData >= 36743) && (CtrlData <= 50715) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!Mdo_d ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 11) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 15) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 32665) && (CtrlData <= 49000) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (RStat_q1 ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData >= 32665) && (CtrlData <= 49000) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData >= 36743) && (CtrlData <= 50715) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 22) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 39585) && (CtrlData <= 50715) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!Mdo_d ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (WCtrlData_q2 ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (RStat_q3 ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (WCtrlData_q2 ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 15) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 11) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 22) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData >= 39585) && (CtrlData <= 50715) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 15) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (ScanStat_q2 ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (WCtrlData_q2 ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 39585) && (CtrlData <= 50715) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (RStat ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 36743) && (CtrlData <= 50715) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (RStat_q1 ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (ScanStat_q2 ##1 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (RStat_q3 ##1 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!Mdo_d ##1 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!Mdo_d ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (RStat_q3 ##1 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 14) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Fiad >= 6) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!SyncStatMdcEn ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Fiad >= 6) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 41747) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 19) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 14) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 19) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (RStat_q2 ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!Mdo_d ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (ScanStat_q1 ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Fiad >= 6) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 14) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 19) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 14) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 41747) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 19) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!RStatStart_q1 ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (RStat_q2 ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!Mdo_d ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (RStat ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!RStatStart_q1 ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 19) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 41747) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 19) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (RStat_q2 ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!RStatStart_q1 ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (RStat ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (ScanStat_q1 ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!SyncStatMdcEn ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (!RStatStart_q1 ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (ScanStat_q1 ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 41747) ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) ((Fiad >= 6) && (Fiad <= 13) ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!SyncStatMdcEn ##2 (CtrlData == 2309) ##2 1) |-> ScanStatusOp);
assert property(@(posedge Clk) (!Mdo_d ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!SyncStatMdcEn ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (RStat ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) (!Mdo_d ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (ScanStat_q1 ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 19) ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 19) ##2 (CtrlData == 2309) ##2 1) |-> StartOp);
assert property(@(posedge Clk) (RStat ##2 (CtrlData == 2309) ##2 1) |-> WriteDataOp);
assert property(@(posedge Clk) (RStat_q2 ##2 (CtrlData == 2309) ##2 1) |-> ReadStatusOp);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 9) && MdcEn_n ##4 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 43315) ##2 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 19) && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 59080) && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 2) && (ShiftReg <= 19) ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 2) && (ShiftReg <= 77) ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 2) && (ShiftReg <= 154) ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 48527) ##2 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 26) ##3 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 2) ##3 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 18) && (Rgad <= 23) ##3 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 2) && (ShiftReg <= 4) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 32) && (CounterPreset <= 33) ##3 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 61352) ##3 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 18) && (Rgad <= 23) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 SyncStatMdcEn ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 22) ##3 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 27) && (CounterPreset <= 33) ##3 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 172) ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdi) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo && RStat_q3 ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 3) ##2 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 21)) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q2 ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 3) ##2 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 SyncStatMdcEn) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 172) ##2 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 RStatStart_q1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 77) && MdcEn_n ##4 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 StartOp ##2 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 StartOp ##3 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData ##2 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 38) && MdcEn_n ##4 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q1 ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 1) ##2 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) && MdcEn_n ##4 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 2) && (ShiftReg <= 38) ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 99) ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdo_d ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 23) ##3 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 2) ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (!Mdi && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 2) ##2 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 22) ##3 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 18) ##3 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 39492) && (CtrlData <= 43145) ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 26)) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 !ScanStat) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo && SyncStatMdcEn ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##4 ScanStatusOp) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##4 !InProgress && (Rgad == 23)) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 200) ##2 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStatusOp ##2 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStatusOp ##3 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo && Mdo_d ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlDataStart_q1 ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 22) && (Fiad <= 26) ##3 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q2 && !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 172) ##2 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 WriteDataOp ##2 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (WCtrlDataStart_q1 && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 60) ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 67) ##3 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 60) ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 2) && (ShiftReg <= 38) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 54)) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 51795) && (CtrlData <= 61352) ##3 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 1)) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 43315) ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 56816) && (CtrlData <= 61352) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 26) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 2) && (ShiftReg <= 77) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 153) ##2 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 19) && MdcEn_n ##4 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 2) && (ShiftReg <= 19) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 SyncStatMdcEn ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 23) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 ReadStatusOp ##2 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 4) ##3 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 67) ##3 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !NoPre ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##4 WriteDataOp) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 WriteDataOp ##3 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStatusOp ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##4 ReadStatusOp) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 51795) && (CtrlData <= 61352) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (RStat && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 22) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 48527) ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (RStatStart_q1 && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 RStat_q3 ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 3) ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 61352) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 54)) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 StartOp ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q2 ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo && RStatStart_q1 ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##4 StartOp) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 200) ##2 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 (Rgad == 23)) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 29) ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData_q1 ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 85) ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 153) ##2 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 RStatStart_q1 ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 !ScanStat_q2) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q1 ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 Mdo_d ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 2) && (ShiftReg <= 4) ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo && (Fiad == 6) ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 ReadStatusOp ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (!ScanStat_q2 && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo && WCtrlData_q3 ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 56) && (TempDivider <= 68) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 99) ##2 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 27) && (CounterPreset <= 33) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 200) ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 9) && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat_q1 ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 56) && (Divider <= 68) ##3 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 200) ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 Mdo_d) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 56) && (TempDivider <= 68) ##3 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (Mdo_2d && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 75) ##2 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 56) && (Divider <= 68) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q1 && !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (WCtrlData && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 RStat_q2 ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q2 ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 25) ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo && WCtrlDataStart_q1 ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 6) ##1 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 ReadStatusOp ##3 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 2) && (ShiftReg <= 154) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 85) ##2 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 WriteDataOp ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 77) && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 38) && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 2) ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 RStatStart_q1 ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 32) ##3 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q3 ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData_q2) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlDataStart_q1 ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 WCtrlDataStart_q1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 32) && (CounterPreset <= 33) ##2 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 56816) && (CtrlData <= 61352) ##3 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 59080) && MdcEn_n ##4 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 172) ##1 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((Rgad == 27) && MdcEn_n ##4 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (ReadStatusOp && MdcEn_n ##4 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((Rgad >= 26) && (Rgad <= 27) && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((CtrlData == 59080) ##4 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((Fiad == 29) && MdcEn_n ##4 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((TempDivider == 11) && MdcEn_n ##4 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((Divider == 11) && MdcEn_n ##4 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((Rgad >= 26) && (Rgad <= 27) && MdcEn_n ##4 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (ScanStatusOp && MdcEn_n ##4 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (SyncStatMdcEn && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((Fiad >= 29) && (Fiad <= 31) && MdcEn_n ##4 !InProgress) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((ShiftReg == 1) && MdcEn_n ##4 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((CounterPreset == 4) && MdcEn_n ##4 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (StartOp && MdcEn_n ##4 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (WriteDataOp && MdcEn_n ##4 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((Fiad >= 29) && (Fiad <= 31) && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) (!WCtrlData_q1 && MdcEn_n ##3 !Mdo ##1 1) |-> (ShiftReg == 2));
assert property(@(posedge Clk) ((CtrlData >= 12583) && (CtrlData <= 26041) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 31) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 31) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 25) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 12583) && (CtrlData <= 28601) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 25) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##2 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##2 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 31851) && (CtrlData <= 65425) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CtrlData >= 31851) && (CtrlData <= 65425) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (WCtrlData ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (WCtrlData ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 31851) && (CtrlData <= 48421) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CtrlData >= 23393) && (CtrlData <= 45380) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 31) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!ScanStat_q1 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 31) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CtrlData >= 31851) && (CtrlData <= 48421) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 23393) && (CtrlData <= 45380) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 49) ##1 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 26) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 49) ##1 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 26) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 84) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!MdoEn_d && (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!MdoEn_d ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !MdoEn) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!MdoEn && (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!MdoEn ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!MdoEn ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!InProgress && (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 && (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !InProgress_q1 ##1 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !InProgress_q2) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !Mdo) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!InProgress_q2 ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData == 14667) ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 WCtrlData_q2 ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !InProgress_q3) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !InProgress_q3 ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 NoPre) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 NoPre ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!NoPre && (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (MdcEn ##2 (CounterPreset == 84)) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) ##2 (Rgad == 9)) |-> SerialEn);
assert property(@(posedge Clk) (MdcEn ##1 (Divider == 10) ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider == 62) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (MdcEn ##2 (Divider == 171)) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Rgad == 5) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !MdoEn_2d) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (MdcEn ##1 SerialEn ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 83) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (MdcEn ##1 (Fiad == 23) ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (WriteDataOp && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (MdcEn ##1 (ByteSelect == 1) ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (MdcEn ##1 (ShiftReg == 2) ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((ShiftReg == 2) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!MdoEn && (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 (BitCounter == 0) ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (ScanStatusOp && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (StartOp && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (MdcEn ##1 (CounterPreset == 4) ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !Mdo ##1 1) |-> SerialEn);
assert property(@(posedge Clk) (MdcEn ##2 (Fiad == 17)) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !ScanStat_q1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 (BitCounter == 0)) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!Mdi && (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (MdcEn ##1 (ByteSelect == 1) ##1 1) |-> SerialEn);
assert property(@(posedge Clk) (!InProgress_q2 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !MdoEn) |-> SerialEn);
assert property(@(posedge Clk) ((CtrlData == 14667) ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider == 62) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Rgad == 5) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !Mdi) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !MdoEn_d ##1 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !MdoEn ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!WriteOp && (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (ScanStatusOp && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!MdoEn_2d && (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !MdoEn_2d ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Fiad == 26) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 RStat) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !InProgress_q2 ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !Mdo ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!Mdo && (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !InProgress_q1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!InProgress_q1 && (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!InProgress_q1 ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!InProgress_q1 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!Mdo && (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 WCtrlData ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!MdoEn_2d && (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !ScanStat ##1 1) |-> SerialEn);
assert property(@(posedge Clk) (!MdoEn ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 NoPre ##1 1) |-> SerialEn);
assert property(@(posedge Clk) (!MdoEn_d && (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !InProgress_q1 ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 Mdi ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 84) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !ScanStat ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!WriteOp && (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !MdoEn_d) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Fiad == 26) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!InProgress && (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !ScanStat_q1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 Mdi ##1 1) |-> SerialEn);
assert property(@(posedge Clk) (MdcEn ##2 (TempDivider == 171)) |-> SerialEn);
assert property(@(posedge Clk) (!InProgress_q2 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!MdoEn ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && (BitCounter == 0) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 9) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 WCtrlData ##1 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 84) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (MdcEn ##1 (Rgad == 30) ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 NoPre) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) ##2 (Rgad == 9)) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((TempDivider == 62) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!RStatStart_q2 && (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!NoPre && (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (ReadStatusOp && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (MdcEn ##1 (ShiftReg == 2) ##1 1) |-> SerialEn);
assert property(@(posedge Clk) (!MdoEn_d ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!Mdi && (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !InProgress_q2) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!InProgress_q1 ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (MdcEn ##2 (ShiftReg == 2)) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 WCtrlData_q3) |-> SerialEn);
assert property(@(posedge Clk) (MdcEn ##1 (TempDivider == 10) ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!InProgress_q2 && (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !MdoEn_d ##1 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 WCtrlData_q1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (MdcEn ##2 (Fiad == 17)) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 84) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !MdoEn_2d) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 WCtrlData_q2 ##1 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg == 2) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !InProgress_q3 ##1 1) |-> SerialEn);
assert property(@(posedge Clk) (!MdoEn_d ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (MdcEn ##1 (TempDivider == 10) ##1 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && WCtrlData_q1 && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 RStat) |-> SerialEn);
assert property(@(posedge Clk) (MdcEn ##1 (Rgad == 30) ##1 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !MdoEn ##1 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 9) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!MdoEn_d ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (MdcEn ##1 SerialEn ##1 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !MdoEn_d) |-> SerialEn);
assert property(@(posedge Clk) (MdcEn ##2 (TempDivider == 171)) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (MdcEn ##1 (Fiad == 23) ##1 1) |-> SerialEn);
assert property(@(posedge Clk) (MdcEn ##2 (ShiftReg == 2)) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (MdcEn ##2 (CounterPreset == 84)) |-> SerialEn);
assert property(@(posedge Clk) ((BitCounter == 0) && (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (StartOp && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && (BitCounter == 0) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !Mdo) |-> SerialEn);
assert property(@(posedge Clk) (WriteDataOp && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 WCtrlData_q3) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (MdcEn ##2 (Divider == 171)) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!InProgress_q2 && (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !InProgress_q3) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && WCtrlData_q1 && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!InProgress_q2 ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 WCtrlData_q1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !MdoEn_2d ##1 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 83) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !Mdi) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 !InProgress_q2 ##1 1) |-> SerialEn);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 && (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 (BitCounter == 0)) |-> SerialEn);
assert property(@(posedge Clk) (!RStatStart_q2 && (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (MdcEn ##1 (CounterPreset == 4) ##1 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##1 (BitCounter == 0) ##1 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!InProgress_q1 && (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!InProgress_q1 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (MdcEn ##1 (Divider == 10) ##1 1) |-> SerialEn);
assert property(@(posedge Clk) (ReadStatusOp && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((BitCounter == 0) && (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset == 30) && MdcEn ##2 !InProgress_q1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider == 62) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 38703) && (CtrlData <= 51084) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!WriteOp ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 85) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (StartOp ##1 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (StartOp ##1 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 65) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!WriteOp ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!RStatStart_q2 ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 136) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 136) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (WriteDataOp ##1 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!Mdo ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!Mdo ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 38703) && (CtrlData <= 51084) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!MdoEn_2d ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!RStatStart_q2 ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!InProgress ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 85) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 85) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (ReadStatusOp ##1 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (WriteDataOp ##1 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (ReadStatusOp ##1 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!InProgress ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 136) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 85) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (ScanStatusOp ##1 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!MdoEn_2d ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 65) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (ScanStatusOp ##1 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 136) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!InProgress ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 45) ##1 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 46) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##1 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 89) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 45) ##1 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##1 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 7) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!WriteOp ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 MdcEn ##2 InProgress) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 88) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 7) ##2 MdcEn ##2 InProgress) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (ReadStatusOp ##2 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 89) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (ScanStatusOp ##2 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (ReadStatusOp ##2 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (ScanStatusOp ##2 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##2 MdcEn ##2 InProgress) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 MdcEn ##2 InProgress) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!MdoEn_2d ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!Mdo ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 89) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##1 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!InProgress ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!MdoEn_2d ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 41) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (StartOp ##2 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (WriteDataOp ##2 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!WriteOp ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 89) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!Mdo ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 7) ##2 MdcEn ##2 InProgress) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 86) ##1 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 22) && (CounterPreset <= 46) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 86) ##1 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 7) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (WriteDataOp ##2 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 2) ##2 MdcEn ##2 InProgress) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 41) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 48) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 MdcEn ##2 InProgress) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!RStatStart_q2 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 88) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (StartOp ##2 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 MdcEn ##2 InProgress) |-> SerialEn);
assert property(@(posedge Clk) (!RStatStart_q2 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##1 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!ScanStat_q2 ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 48) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 45) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!RStat_q3 ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (RStat_q3 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 45) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!RStat_q3 ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (RStat_q3 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 56) && (Divider <= 113) ##2 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##2 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 56) && (Divider <= 113) ##2 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 86) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##2 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##2 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((TempDivider >= 56) && (TempDivider <= 113) ##2 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((TempDivider >= 56) && (TempDivider <= 113) ##2 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 86) ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##2 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 26) && (CounterPreset <= 53) ##2 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!ScanStat_q2 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!ScanStat_q2 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) ((CounterPreset >= 26) && (CounterPreset <= 53) ##2 MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!RStat_q2 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!RStat_q2 ##2 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!Mdi ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!Mdi ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) ((CtrlData >= 13927) && (CtrlData <= 30834) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (BitCounter >= 3) && (BitCounter <= 5) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) && (CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!NoPre && (CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 12003) && (CtrlData <= 23331) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && InProgress_q3 ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 20612) && (CtrlData <= 31756) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 19884) && (CtrlData <= 26150) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (MdcEn ##2 (Divider == 249)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider == 177) && MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (CtrlData >= 30126) && (CtrlData <= 46742) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn ##1 (Rgad == 3) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn ##2 (Rgad == 14)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad == 30) && MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((BitCounter == 3) && MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn ##1 (Divider == 255) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 InProgress_q3 ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad == 20) && MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (CtrlData >= 32661) && (CtrlData <= 65474) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (WCtrlData_q3 && MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((ShiftReg == 38) && MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn ##2 (CounterPreset == 123)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Rgad >= 12) && (Rgad <= 17) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn ##2 (Fiad == 15)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData == 57086) ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider == 177) && MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Fiad >= 18) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn ##2 (ShiftReg == 38)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset == 87) && MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn ##1 (BitCounter == 4) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (CtrlData >= 22324) && (CtrlData <= 44248) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (BitCounter >= 3) && (BitCounter <= 5) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn ##2 (BitCounter == 4)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 16006) && (CtrlData <= 31756) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn ##1 (Fiad == 20) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (CtrlData >= 32661) && (CtrlData <= 49516) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn ##2 (TempDivider == 249)) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Rgad >= 14) && (Rgad <= 21) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 !Mdi ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn ##1 (TempDivider == 255) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (!SyncStatMdcEn && (CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (CtrlData >= 23487) && (CtrlData <= 44709) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn ##1 (ShiftReg == 38) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##2 !ScanStat) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Divider >= 0) && (Divider <= 127) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##2 !Mdi) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (Fiad >= 14) && (Fiad <= 22) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (CounterPreset >= 19) && (CounterPreset <= 40) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (CtrlData >= 34414) && (CtrlData <= 65474) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##1 ScanStat_q2 ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##2 NoPre) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##1 NoPre ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Fiad >= 16) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Fiad >= 22) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Fiad >= 21) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 ScanStat_q2 && MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (Fiad >= 20) && (Fiad <= 31) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 InProgress_q3 && MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (TempDivider >= 2) && (TempDivider <= 129) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (CounterPreset >= 0) && (CounterPreset <= 63) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (Rgad >= 17) && (Rgad <= 31) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##2 !ScanStat_q1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (Fiad >= 18) && (Fiad <= 31) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##1 SyncStatMdcEn ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##2 WCtrlData) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (CtrlData >= 33718) && (CtrlData <= 65474) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (Rgad >= 20) && (Rgad <= 31) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##2 RStat) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Rgad >= 10) && (Rgad <= 20) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Rgad >= 10) && (Rgad <= 19) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (Fiad >= 14) && (Fiad <= 31) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (Rgad >= 16) && (Rgad <= 31) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (CtrlData >= 34168) && (CtrlData <= 50309) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 !NoPre && MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (TempDivider >= 2) && (TempDivider <= 127) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (Fiad >= 15) && (Fiad <= 31) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Divider >= 0) && (Divider <= 129) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##1 (CounterPreset == 126) ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 !SyncStatMdcEn && MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##2 SyncStatMdcEn) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 ScanStat_q1 && MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (CounterPreset >= 0) && (CounterPreset <= 62) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##1 !ScanStat ##1 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Divider >= 0) && (Divider <= 81) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (!ScanStat_q1 && (CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Rgad >= 16) && (Rgad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (CounterPreset >= 0) && (CounterPreset <= 23) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Divider >= 0) && (Divider <= 44) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Divider >= 0) && (Divider <= 88) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && Mdi ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (TempDivider >= 178) && (TempDivider <= 217) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (TempDivider >= 2) && (TempDivider <= 81) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (Rgad >= 18) && (Rgad <= 24) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 !ScanStat_q2 ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Divider >= 0) && (Divider <= 58) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (Fiad >= 17) && (Fiad <= 23) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Rgad >= 16) && (Rgad <= 23) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 !SyncStatMdcEn ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (Fiad >= 17) && (Fiad <= 31) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Divider >= 0) && (Divider <= 59) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (TempDivider >= 2) && (TempDivider <= 59) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (CounterPreset >= 88) && (CounterPreset <= 107) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ScanStat_q1 ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Fiad >= 25) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 16390) && (CtrlData <= 23925) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 (Divider >= 178) && (Divider <= 217) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (Divider >= 0) && (Divider <= 42) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 74) && (CounterPreset <= 99) ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (TempDivider >= 2) && (TempDivider <= 44) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (CounterPreset >= 0) && (CounterPreset <= 40) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (TempDivider >= 2) && (TempDivider <= 42) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (CounterPreset >= 0) && (CounterPreset <= 21) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (CounterPreset >= 0) && (CounterPreset <= 22) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (TempDivider >= 2) && (TempDivider <= 54) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 23632) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && (TempDivider >= 2) && (TempDivider <= 87) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) && ScanStat ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ScanStat ##1 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlData_q3 && (CtrlData >= 42) && (CtrlData <= 31851) ##2 MdcEn ##2 1) |-> (Counter >= 86) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 48363) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!Mdo_d ##2 !RStat_q2 && MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!ScanStat && !Mdo_d ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##2 !Mdi && MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 NoPre ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##2 !RStat_q1 && MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##2 !RStat_q3 && MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (CtrlData >= 59) && (CtrlData <= 30145) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_2d ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##2 MdcEn && ScanStat) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 !RStat ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (CtrlData >= 59) && (CtrlData <= 29583) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##2 !ScanStat_q2 && MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((ShiftReg == 0) ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 !ScanStat_q1 ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##2 MdcEn && WCtrlData) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 !RStat_q1 ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!RStat && !Mdo_d ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##2 !WCtrlData_q2 && MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (CounterPreset >= 0) && (CounterPreset <= 29) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (CounterPreset >= 0) && (CounterPreset <= 63) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d && (Fiad >= 0) && (Fiad <= 6) ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (CounterPreset >= 0) && (CounterPreset <= 33) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (CounterPreset >= 0) && (CounterPreset <= 61) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (Divider >= 1) && (Divider <= 136) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (CounterPreset >= 0) && (CounterPreset <= 10) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (Divider >= 1) && (Divider <= 92) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d && !Mdi ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (CounterPreset >= 0) && (CounterPreset <= 17) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d && (CtrlData >= 0) && (CtrlData <= 30301) ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!WCtrlData && !Mdo_d ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 7) ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d && (Fiad >= 0) && (Fiad <= 10) ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (CtrlData >= 59) && (CtrlData <= 21500) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!RStat_q1 && !Mdo_d ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (TempDivider >= 2) && (TempDivider <= 61) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (TempDivider >= 2) && (TempDivider <= 84) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (Divider >= 1) && (Divider <= 84) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (Rgad >= 0) && (Rgad <= 15) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (CounterPreset >= 0) && (CounterPreset <= 20) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (TempDivider >= 2) && (TempDivider <= 81) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (CounterPreset >= 0) && (CounterPreset <= 44) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (Divider >= 1) && (Divider <= 42) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (Divider >= 1) && (Divider <= 61) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!ScanStat_q1 && !Mdo_d ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (CounterPreset >= 0) && (CounterPreset <= 36) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!NoPre ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> (ByteSelect == 1));
assert property(@(posedge Clk) (!Mdo_d ##1 (Rgad >= 0) && (Rgad <= 13) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (Divider >= 1) && (Divider <= 128) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 3) ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (TempDivider >= 2) && (TempDivider <= 137) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (Rgad >= 0) && (Rgad <= 5) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!Mdo_d ##1 (Rgad >= 0) && (Rgad <= 6) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (CounterPreset >= 0) && (CounterPreset <= 66) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (Divider >= 1) && (Divider <= 74) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (Divider >= 1) && (Divider <= 81) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_2d ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 4) ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (Rgad >= 0) && (Rgad <= 7) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((ShiftReg == 0) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (TempDivider >= 2) && (TempDivider <= 129) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (TempDivider >= 2) && (TempDivider <= 74) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 !RStat_q2 ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (TempDivider >= 2) && (TempDivider <= 136) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (TempDivider >= 2) && (TempDivider <= 55) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!NoPre ##1 (CounterPreset == 30) && MdcEn ##2 1) |-> SerialEn);
assert property(@(posedge Clk) (!Mdo_d ##1 (TempDivider >= 2) && (TempDivider <= 92) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (Divider >= 1) && (Divider <= 55) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 !WCtrlData_q1 ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (Divider >= 1) && (Divider <= 129) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (Divider >= 1) && (Divider <= 137) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 !ScanStat_q2 ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d ##1 (TempDivider >= 2) && (TempDivider <= 42) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 !StartOp ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d && (Rgad >= 0) && (Rgad <= 13) ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdi && !Mdo_d ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (Reset) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (Reset ##4 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((Divider == 170) && MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (Reset ##1 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (Reset ##3 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (Reset ##2 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##1 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Busy) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((Fiad == 12) && MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 10413) ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((TempDivider == 170) && MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Mdo_d && (CtrlData >= 0) && (CtrlData <= 19063) ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData == 33989)) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (!Mdo_d && (CtrlData >= 0) && (CtrlData <= 12980) ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##2 MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((CounterPreset == 84) && MdcEn) |-> (ShiftReg == 0));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (ShiftReg == 0));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 78) ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 21) ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q1 ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 8) ##3 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 27) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 72) && (Counter <= 79) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 (Rgad == 3)) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 24)) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 164)) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 77)) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 79) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##1 !ReadStatusOp ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##1 !RStat_q3 ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 ScanStat_q1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) && NoPre ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 71) && (Counter <= 78) ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !WriteDataOp ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##1 !WriteDataOp ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##1 ScanStat_q2 ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##1 !SyncStatMdcEn ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 123) ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo_d ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 !WriteDataOp) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 20) ##3 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 1) ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 !ScanStatusOp) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !StartOp ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 3350) && (CtrlData <= 56816) ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 80) ##3 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !ReadStatusOp && (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 80) ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 !SyncStatMdcEn) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 1) ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##1 !WCtrlData_q3 ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdo_d ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 81)) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStatStart_q1 ##3 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 ScanStat_q2) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 11) ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q1 ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !StartOp && (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 3350) && (CtrlData <= 14664) ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 95) ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStatusOp && (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 26) ##3 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStatStart_q1 ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !SyncStatMdcEn ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 Mdi) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 79) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlDataStart_q1 ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##3 !RStatStart_q1 ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 11) ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 11) ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) && WCtrlData_q3 ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 14) ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 164)) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##1 !ScanStatusOp ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q2 ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 79) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##1 !StartOp ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 55) ##3 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 55) ##3 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdo_d ##3 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData_q2 ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 ScanStat) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q2 && (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 26) && (CounterPreset <= 27) ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 WCtrlData_q2) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStatusOp ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##1 WCtrlData_q1 ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlDataStart_q1 ##3 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlDataStart_q1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 !StartOp) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !ReadStatusOp ##1 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##1 ScanStat_q1 ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 73) && (Counter <= 80) ##3 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !SyncStatMdcEn && (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##4 !RStatStart_q1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !WriteDataOp && (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStat_q3 && (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 38) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) && ScanStat ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##1 ScanStat ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 !ReadStatusOp) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStat_q2 && (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 9) && (Rgad <= 21) ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 1) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 4) ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdo_d) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) && WCtrlData ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlDataStart_q1 ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 1) ##3 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 80) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 45177) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((Fiad == 24) && MdcEn_n ##4 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 27216) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 163) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((CtrlData >= 21609) && (CtrlData <= 27216) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 26) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (!StartOp && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 192) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Rgad == 24) && MdcEn_n ##4 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((CtrlData >= 30126) && (CtrlData <= 47745) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Divider == 163) ##3 !MdoEn_d ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (!ScanStatusOp && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider == 163) && MdcEn_n ##4 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 163) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 95) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((Divider == 163) ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 26) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((TempDivider == 163) ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((Fiad == 24) ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 80) && MdcEn_n ##4 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n && NoPre ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (!WCtrlData && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (!ReadStatusOp && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (!SyncStatMdcEn && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((CtrlData >= 27216) && (CtrlData <= 45177) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (!RStatStart_q1 && MdcEn_n ##4 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (!Mdo_2d && MdcEn_n ##4 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (!RStat && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n && WCtrlData_q1 ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 163) && MdcEn_n ##4 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (!WriteDataOp && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((TempDivider >= 149) && (TempDivider <= 163) && MdcEn_n ##4 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((CtrlData == 27216) ##4 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n && Mdi ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!RStat_q1 && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 249) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 249) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((ShiftReg == 0) && MdcEn_n ##4 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (MdcEn_n && ScanStat_q2 ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((CounterPreset == 80) && MdcEn_n ##4 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 && MdcEn_n ##4 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 192) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((CounterPreset == 80) ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((TempDivider == 163) ##3 !MdoEn_d ##1 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 123) && MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((TempDivider == 163) && MdcEn_n ##4 1) |-> (ShiftReg == 1));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Mdi ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 84) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 84) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 65474) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##1 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##1 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 87) ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 0) ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 2) && (Rgad <= 9) ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 12) ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 31) ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 5) ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 28) ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##2 Mdi ##1 (CtrlData >= 43145) && (CtrlData <= 51022) ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 88) ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (ByteSelect == 1) ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 21) ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 125)) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 2) ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 23) ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 4) ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 16)) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 253)) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 170) ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q2 ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 84) ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 86) ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 65) ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 4) ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdi ##1 (Rgad == 7) ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdi ##1 (Rgad >= 7) && (Rgad <= 9) ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 4) ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##1 SerialEn ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (ByteSelect == 1) ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 47018) && (CtrlData <= 48527) ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 85)) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 170) ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##2 SerialEn ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 253)) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 65) ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 12) ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 WriteOp) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && WCtrlDataStart_q1 && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (!RStat_q3 && (Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n && WriteOp ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 RStatStart_q2 ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 WCtrlData_q1 ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 !ScanStat) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 WriteOp ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 WriteOp ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 !ScanStat_q2 ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 RStatStart_q1 ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 RStat ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 WCtrlData_q1 ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 ScanStat_q1 ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 RStat_q3 ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 Mdo_d ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 InProgress) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && RStatStart_q2 && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Fiad == 14) && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Rgad == 7) && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && (ShiftReg >= 2) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 (TempDivider >= 65) && (TempDivider <= 191) ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 !ScanStat_q1 ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 56816) ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (!Mdi && (Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 26) ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 MdoEn_2d) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 (Divider >= 65) && (Divider <= 191) ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && InProgress && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 WCtrlData_q2 ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && RStat && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((TempDivider == 179) && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 MdoEn_2d ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 (ShiftReg >= 4) && (ShiftReg <= 154) ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && RStatStart_q1 && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 WCtrlData_q2 ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 !NoPre ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 Mdo_d ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 Mdo ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && WCtrlDataStart_q2 && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 RStatStart_q2) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 WCtrlData_q3 ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 Mdo) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (!WCtrlData_q3 && (Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 WCtrlData_q3) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (ScanStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 9) && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 WriteOp ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 MdoEn_2d ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && Mdo_d && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 WCtrlDataStart_q2 ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 51022) ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 WCtrlDataStart_q2 ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 WCtrlDataStart_q2 ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 RStatStart_q1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 InProgress ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 Mdo_d ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 (Rgad == 7) ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 MdoEn_2d ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider == 179) && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 WCtrlData ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((CtrlData == 45177) ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 (ShiftReg >= 4) && (ShiftReg <= 154) ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 Mdo ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && ScanStat && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 (Rgad >= 7) && (Rgad <= 9) ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (!NoPre && (Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && WCtrlData && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && WriteOp && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 WCtrlDataStart_q1 ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 WCtrlDataStart_q1 ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 15) && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((CounterPreset == 88) && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 WCtrlDataStart_q2) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 !ScanStat ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 Mdo ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 RStatStart_q1 ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 RStatStart_q1 ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 RStatStart_q2 ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 (CounterPreset >= 31) && (CounterPreset <= 94) ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 InProgress ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 NoPre ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 !WCtrlData) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 (ShiftReg >= 4) && (ShiftReg <= 154) ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 InProgress ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 ScanStat_q2 ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 Mdo_d) |-> (ShiftReg == 4));
assert property(@(posedge Clk) (!ScanStat_q2 && (Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && Mdo_2d && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 WCtrlDataStart_q1 ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 RStatStart_q2 ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 !ScanStat_q2) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##2 RStat_q2 ##2 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 RStat_q1 ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 RStat_q1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 WCtrlDataStart_q1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##3 !ScanStat_q1 ##1 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((ShiftReg == 2) && MdcEn_n ##4 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##1 !ScanStat ##3 1) |-> (ShiftReg == 4));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !ScanStat_q1 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 !RStat ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !NoPre ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 (Rgad == 23)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 SyncStatMdcEn ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 NoPre ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 (Fiad == 6) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !SerialEn ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !SerialEn ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 SyncStatMdcEn ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 SyncStatMdcEn ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 11) ##3 ScanStat ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 RStat_q2 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 SyncStatMdcEn) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 RStat_q3 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 (ByteSelect == 0) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 !WCtrlData_q3) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !WCtrlData ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 !RStat_q1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !WCtrlData_q1 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !WCtrlData_q2 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 (ByteSelect == 0) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !ScanStat_q2 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !ScanStat_q2 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 !WCtrlData_q2 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !WCtrlData_q3 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 164)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!MdoEn && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 21) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 !InProgress_q2 ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q2 ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdi) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((CtrlData == 59080) ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q2 ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 73) && (Counter <= 80) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((Fiad == 29) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdo_d) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 0) && (BitCounter <= 3) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 !InProgress_q2 ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((TempDivider == 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 67) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 67) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 4) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 79) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((Rgad == 27) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 1) && (ShiftReg <= 38) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q3 ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 54)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 14) ##3 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 1) && (ShiftReg <= 9) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 1) && (ShiftReg <= 38) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 !MdoEn ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 4) && (Fiad <= 8) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 24)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 !MdoEn ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 0) && (Fiad <= 16) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 224) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Divider == 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 2) ##1 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 26) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 18) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 153) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 26)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 22) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 2) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 31) ##3 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 84) && (CounterPreset <= 99) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 109) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 !InProgress_q3 ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 0) && (Fiad <= 7) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg >= 1) && (ShiftReg <= 9) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 0) && (BitCounter <= 1) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 1) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 1) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 4) && (ShiftReg <= 9) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 2) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 153) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 !RStatStart_q1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter == 1) ##2 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 79) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !InProgress_q3 ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 !InProgress_q3 ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 78) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 60) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q3 ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 164)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStat_q3 ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 51022) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 21)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 2) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (!ScanStat_q1 && !NoPre && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 11) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 1) && (BitCounter <= 3) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 11) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!ScanStat && !NoPre && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 12) && (Divider <= 31) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Divider >= 11) && (Divider <= 224) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 0) && (Fiad <= 2) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 14) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 3) && (Counter <= 110) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 224) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 11) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter == 1)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 11) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdi ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 8) ##3 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 200) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 4) && (Fiad <= 26) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 11) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 0) && (BitCounter <= 1) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 0) && (BitCounter <= 2) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 30447) && (CtrlData <= 48527) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 9) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 9176) ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 170) && (Divider <= 200) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 79) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 24)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!WCtrlData_q1 && !NoPre && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdo_d ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 4) && (Counter <= 111) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 99) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 0) && (BitCounter <= 1) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Fiad >= 5) && (Fiad <= 31) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 0) && (BitCounter <= 2) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (RStat_q2 && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 21) && (Fiad <= 23) ##2 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 38) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 4) && (ShiftReg <= 38) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 4) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 21) ##2 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 0) && (BitCounter <= 3) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 16) && (Rgad <= 18) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 200) ##2 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Fiad >= 5) && (Fiad <= 17) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 3350) && (CtrlData <= 14664) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 1) && (ShiftReg <= 19) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 !MdoEn ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter == 1) ##1 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 224) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 1) && (ShiftReg <= 9) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((TempDivider >= 11) && (TempDivider <= 224) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 200) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 111) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 170) && (TempDivider <= 200) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 !RStat_q1 ##1 (Rgad == 23)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 1) && (BitCounter <= 3) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((CounterPreset >= 4) && (CounterPreset <= 111) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 55) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 60) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 NoPre) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg >= 1) && (ShiftReg <= 19) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 81)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 255) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg >= 1) && (ShiftReg <= 38) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 0) && (BitCounter <= 2) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 30447) && (CtrlData <= 33531) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 !RStatStart_q1 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && SyncStatMdcEn && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 !InProgress_q2 ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 45207) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (!NoPre && WCtrlData_q3 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 224) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 18) ##2 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 45207) ##1 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 9) ##1 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 9) ##2 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 86) && (Counter <= 93) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdi ##2 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter == 1) ##3 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 12) && (TempDivider <= 31) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 55) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData_q2) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 4) && (ShiftReg <= 9) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 20) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 25) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg >= 4) && (ShiftReg <= 38) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 11) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 230) && (Divider <= 255) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 8) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 9) ##3 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (!NoPre && RStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!NoPre && RStat_q3 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 51022) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 88) && (Counter <= 111) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 1) && (ShiftReg <= 19) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##4 !InProgress_q2 && (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q1 ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlDataStart_q1 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 114) && (CounterPreset <= 126) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 86) && (Counter <= 109) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 2) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 78) && (Counter <= 93) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 28)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 2) && (Counter <= 109) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 99) ##2 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 110) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 79) && (Counter <= 94) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##4 !InProgress_q3 && (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 54)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 !MdoEn && (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 200) ##2 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 255) ##1 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlDataStart_q1 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlDataStart_q1 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 21) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 88) && (Counter <= 95) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 255) ##1 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 71) && (Counter <= 78) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 80) && (Counter <= 95) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 80) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !NoPre ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 72) && (Counter <= 79) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 32) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 75) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 77)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!InProgress_q3 && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 29) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 92)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 87) && (Counter <= 94) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 230) && (TempDivider <= 255) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 27) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStatStart_q1 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStatStart_q1 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdo_d ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##4 !RStat && (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 126) ##1 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo_d ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 3) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!WCtrlData && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (!RStat_q1 && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((CounterPreset == 4) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q1 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg >= 4) && (ShiftReg <= 9) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 111) ##3 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 2) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 87) && (Counter <= 110) ##2 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlDataStart_q1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 95) ##3 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 94) ##2 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 31) ##3 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 1)) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg >= 4) && (ShiftReg <= 19) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 111) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 93) ##1 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 255) ##1 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((CtrlData == 27216) ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!RStat_q3 && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((TempDivider >= 149) && (TempDivider <= 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((Fiad == 5) && MdcEn_n ##4 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 95) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Divider >= 163) && (Divider <= 192) ##4 (CounterPreset == 80) && InProgress) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((CounterPreset >= 80) && (CounterPreset <= 95) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 192) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((ShiftReg == 4) && MdcEn_n ##4 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 4) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Rgad == 24) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 192) ##4 (CounterPreset == 80) && InProgress) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Rgad == 11) ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 192) ##4 (CounterPreset == 80) && InProgress) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Divider == 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((Rgad == 11) && MdcEn_n ##4 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 192) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 80) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!MdoEn_d && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Divider == 192) && MdcEn_n ##4 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((CounterPreset == 80) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((TempDivider >= 163) && (TempDivider <= 192) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Divider == 192) ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (ScanStat_q2 && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Fiad == 24) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!Mdo_2d && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((Divider >= 163) && (Divider <= 192) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((CtrlData == 9176) ##4 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((ShiftReg == 0) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) (!InProgress_q2 && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((BitCounter == 1) && MdcEn_n ##4 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Fiad == 5) ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((CounterPreset == 95) ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((TempDivider == 192) && MdcEn_n ##4 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 4) && MdcEn_n ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((CounterPreset == 95) && MdcEn_n ##4 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((TempDivider == 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((CounterPreset >= 80) && (CounterPreset <= 95) ##4 (CounterPreset == 80) && InProgress) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 95) ##4 (CounterPreset == 80) && InProgress) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((TempDivider >= 163) && (TempDivider <= 192) ##4 (CounterPreset == 80) && InProgress) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((TempDivider == 192) ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 11) && MdcEn_n ##4 1) |-> (ShiftReg == 9));
assert property(@(posedge Clk) (!RStatStart_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 2));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##1 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((BitCounter == 1) ##4 (CounterPreset == 80)) |-> (ShiftReg == 9));
assert property(@(posedge Clk) ((CounterPreset == 45) ##1 !MdoEn_d ##3 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 88) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 88) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider == 92) ##1 !MdoEn_d ##3 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider == 92) ##1 !MdoEn_d ##3 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter >= 1) && (Counter <= 83) ##2 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad >= 0) && (Rgad <= 6) ##2 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad >= 11) && (Fiad <= 12) ##2 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 !ScanStat_q1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Counter == 82) ##2 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad >= 11) && (Fiad <= 18) ##1 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 0) && (TempDivider <= 92) ##3 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider >= 157) && (Divider <= 170) ##2 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && !CountEq0 ##3 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 NoPre ##2 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!NoPre && !Nvalid ##3 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##4 (CtrlData == 56618)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter == 83) ##3 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 ScanStat_q2) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad >= 2) && (Rgad <= 6) ##1 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 NoPre) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Counter == 84) ##4 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 11) ##2 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##4 !WCtrlData_q1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Counter >= 0) && (Counter <= 82) ##1 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter == 2) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid && ScanStat_q2 ##4 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 33) && (CounterPreset <= 108) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 20165) && (CtrlData <= 21010) ##4 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && Mdi ##3 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 10) ##3 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad >= 10) && (Fiad <= 13) ##2 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 16) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##3 RStat && RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Divider >= 1) && (Divider <= 92) ##4 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 !ScanStat_q1 ##2 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad >= 2) && (Rgad <= 8) ##1 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 !RStat) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 (Divider == 216) ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset == 77) ##3 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter == 2)) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider == 157) ##3 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && RStat_q1 ##4 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 8) ##4 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 237)) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter == 2) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 0) && (CtrlData <= 21010) ##4 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && WCtrlData_q2 ##4 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 (Counter == 81) ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter >= 0) && (Counter <= 83) ##2 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset >= 77) && (CounterPreset <= 84) ##2 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 13) && (Fiad <= 18) ##3 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider == 92) ##3 !MdoEn_d ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 68) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##2 (Divider == 29) ##2 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad >= 10) && (Fiad <= 13) ##3 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 (CounterPreset == 107) ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart && ScanStat_q1 ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 43) && (Divider <= 68) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset >= 0) && (CounterPreset <= 45) ##3 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 0) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##3 !NoPre && RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!MdcEn && !Nvalid ##3 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && !NoPre ##3 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 0) ##3 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 45) ##4 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider >= 157) && (TempDivider <= 170) ##2 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 0) && (CtrlData <= 21010) ##3 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad >= 11) && (Fiad <= 12) ##1 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad >= 2) && (Rgad <= 6) ##2 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 RStat_q1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 (TempDivider == 216) ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 0) && (TempDivider <= 92) ##4 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##4 (Counter == 80)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 20165) && (CtrlData <= 21010) ##3 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Counter >= 0) && (Counter <= 82) ##2 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 29)) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid && (Divider >= 0) && (Divider <= 92) ##4 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 68) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##1 RStat_q2 ##3 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 19) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##4 (Divider == 11)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Counter >= 1) && (Counter <= 84) ##4 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad >= 0) && (Rgad <= 5) ##3 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Divider >= 0) && (Divider <= 92) ##3 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad >= 0) && (Rgad <= 5) ##2 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 18) ##4 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 !RStat_q1 ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 26)) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##2 ScanStat ##1 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((CtrlData == 20165) ##4 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 7) && (Fiad <= 16) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##3 (Fiad == 28) ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && Mdc ##4 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##3 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 68) && (Divider <= 219) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid && !MdcEn ##3 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 68) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 19) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##3 !ScanStat && RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 13) && (Fiad <= 18) ##4 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 !ScanStat_q2 ##1 RStatStart ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 RStat_q3 ##2 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##4 !RStat_q2) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Divider == 92) ##4 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 237)) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##2 RStatStart ##2 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter == 2) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 68) && (TempDivider <= 219) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##4 (Fiad == 6)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 WCtrlDataStart ##3 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 WCtrlData_q3 ##3 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset == 13) ##2 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 33) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 109) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 33) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter >= 1) && (Counter <= 83) ##3 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 (Rgad == 10) ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 114) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 108)) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 2) ##2 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 230) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##2 !RStat ##2 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##4 (TempDivider == 11)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##4 (CounterPreset == 4)) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 111) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 11) && WCtrlData ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((CounterPreset == 45) ##3 !MdoEn_d ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 19) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 92) ##4 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider == 157) ##3 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 68) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 110) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider == 29) ##2 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 230) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 114) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 2) && (TempDivider <= 92) ##4 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider == 92) ##3 !MdoEn_d ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 68) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset >= 0) && (CounterPreset <= 45) ##4 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 !WCtrlData ##1 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 41248) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 230) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##2 WCtrlDataStart_q ##2 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 117)) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 230) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!Nvalid ##1 Nvalid ##3 1) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 33) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 !ScanStat_q2 ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 !Mdi ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 11) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 SyncStatMdcEn) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##3 ScanStat_q2 ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 43145) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 !ScanStat_q2 ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 InProgress_q2 ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 (BitCounter >= 2) && (BitCounter <= 5) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 (BitCounter >= 2) && (BitCounter <= 5) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n && MdoEn_d ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 (Rgad == 11) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((CtrlData == 4866) ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##3 (BitCounter >= 2) && (BitCounter <= 5) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 ScanStat_q2) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##3 (ShiftReg >= 19) && (ShiftReg <= 154) ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Counter == 84) ##4 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlData_q1 && (Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 SyncStatMdcEn ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##3 InProgress_q2 ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##3 MdoEn_d ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && NoPre && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 ScanStat ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 MdoEn) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n && Mdo ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##3 MdoEn ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) ##1 (Rgad == 11) ##1 WCtrlData ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 (ShiftReg >= 19) && (ShiftReg <= 154) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 MdoEn_d) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 !SerialEn ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 InProgress_q1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && SyncStatMdcEn && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 6725) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Fiad == 17) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 MdoEn_d ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n && MdoEn_2d ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##3 ScanStat_q1 ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 (ShiftReg >= 19) && (ShiftReg <= 154) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 !WCtrlData_q2 ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##3 InProgress_q1 ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 17) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((ShiftReg == 9) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 (ByteSelect == 0) ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 MdoEn ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 !ScanStat_q1 ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 MdoEn ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && RStat_q3 && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 ScanStat ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 InProgress_q2) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 ScanStat) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) && (Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 (Fiad >= 3) && (Fiad <= 23) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 !WCtrlData_q2 ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 (ByteSelect == 0) ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && InProgress_q2 && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 InProgress_q1 ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 InProgress_q1 ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && Mdo && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##3 !WCtrlData_q3 ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && Mdi && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 RStat) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((BitCounter == 2) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##3 Mdi ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!ScanStat && (Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!ScanStat_q1 && (Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && InProgress_q1 && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 !WCtrlData_q1 ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##3 SyncStatMdcEn ##1 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && (ShiftReg >= 9) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n && Mdi ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 !WCtrlData_q3 ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 MdoEn_d ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) (!WCtrlData && (Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 SyncStatMdcEn ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##1 !SerialEn ##3 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 InProgress_q2 ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n && NoPre ##4 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##2 ScanStat_q1 ##2 1) |-> (ShiftReg == 19));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##1 !MdoEn_d ##3 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##3 !MdoEn_d ##1 !WCtrlData) |-> (Rgad >= 27) && (Rgad <= 31));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData_q3 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 23891) && (CtrlData <= 45376) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (RStat ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (NoPre ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (ScanStat_q2 ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdc) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!Reset ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 8)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData == 20165)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 18)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 92)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart && RStat_q1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart && ScanStat_q2) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 92)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart && WCtrlData_q2) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 45)) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (Busy ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (ScanStat_q1 ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (ScanStat ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 21) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (Mdi ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 43) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (WCtrlData ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 60) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter == 3) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 56) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 38) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 83) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 38) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 Mdi) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 28) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 73) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 172) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 6) ##1 Mdi) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdi ##1 (BitCounter >= 3) && (BitCounter <= 5) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 43315) && (CtrlData <= 48527) ##1 MdoEn_d ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 172) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn_d ##1 (CtrlData >= 43315) && (CtrlData <= 48527) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdi ##2 (BitCounter >= 3) && (BitCounter <= 5) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdi ##1 (ShiftReg >= 38) && (ShiftReg <= 154) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdi ##2 (ShiftReg >= 38) && (ShiftReg <= 154) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 85) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdi ##2 (Divider >= 83) && (Divider <= 191) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 40) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 71) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 3) && (BitCounter <= 5) && Mdi ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter == 3) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 38) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter == 3)) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 193)) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 6)) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 70) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 56) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 83) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 68)) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 72) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 71) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 193)) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdi ##2 (TempDivider >= 83) && (TempDivider <= 191) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter == 3) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 38) && (ShiftReg <= 154) && Mdi ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 95)) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdi ##2 (CounterPreset >= 40) && (CounterPreset <= 94) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 27) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 69) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 (CounterPreset >= 27) && (CounterPreset <= 108) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 NoPre ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 (CtrlData >= 12397) && (CtrlData <= 43145) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##4 !NoPre) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 31) && (CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 WCtrlData_q1 ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 !WCtrlData_q2 ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 (Fiad >= 15) && (Fiad <= 26) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((BitCounter == 3) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 MdoEn ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 RStat_q3 ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 (TempDivider >= 83) && (TempDivider <= 191) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 (BitCounter >= 3) && (BitCounter <= 5) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 !WCtrlData_q3 ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 (CtrlData >= 43315) && (CtrlData <= 48527) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 (CounterPreset >= 40) && (CounterPreset <= 94) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 InProgress_q2 ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (!SyncStatMdcEn && (CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 !SyncStatMdcEn ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && InProgress_q3 && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##4 WCtrlData_q3) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 (TempDivider >= 56) && (TempDivider <= 219) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 InProgress_q3 ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 InProgress_q3 ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n && MdoEn_d ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 !RStat_q3 ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 WCtrlData_q3 ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 !ScanStat_q2 ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 (ShiftReg >= 38) && (ShiftReg <= 154) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (!Mdi && (CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 85) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 InProgress_q2 ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 (Divider >= 56) && (Divider <= 219) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 Mdi ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 (BitCounter >= 3) && (BitCounter <= 5) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && RStat_q3 && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((ShiftReg == 19) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (!RStat_q2 && (CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 !SyncStatMdcEn ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 WCtrlData_q2 ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 (Divider >= 83) && (Divider <= 191) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 RStat_q1 ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 WCtrlData ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##4 !SyncStatMdcEn) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 (BitCounter >= 3) && (BitCounter <= 5) ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((TempDivider == 144) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && InProgress_q2 && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 RStat_q2 ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 (Fiad == 6) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && WCtrlData && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((Divider == 144) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && RStat && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 InProgress_q2 ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && (ShiftReg >= 19) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((Fiad == 31) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 WCtrlData_q2 ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) && (CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdoEn && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData == 17702) ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 MdoEn ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CounterPreset == 71) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##4 MdoEn) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && (Fiad >= 15) && (Fiad <= 31) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 !SyncStatMdcEn ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 Mdi ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 (ShiftReg >= 38) && (ShiftReg <= 154) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (!ScanStat && (CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 !ScanStat_q2 ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 !ScanStat ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n && MdoEn ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 172) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 (Divider >= 43) && (Divider <= 172) ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##4 InProgress_q2) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##4 (Rgad == 3)) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 WCtrlData_q1 ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##4 InProgress_q3) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 (ShiftReg >= 38) && (ShiftReg <= 154) ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 MdoEn ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && WCtrlData_q3 && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##3 InProgress_q3 ##1 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##2 !ScanStat_q1 ##2 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) (!WCtrlData_q1 && (CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 17702) && MdcEn_n ##1 !ScanStat_q1 ##3 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) && MdcEn_n ##4 1) |-> (ShiftReg == 38));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (NoPre ##2 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (CountEq0 ##1 !WCtrlDataStart) |-> (Counter >= 75) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!ScanStat ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!CountEq0 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (WCtrlData ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlData ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!MdcEn_n ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 21)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##4 !InProgress && (Rgad == 23)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 19) && MdcEn_n ##4 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Fiad >= 29) && (Fiad <= 31) && MdcEn_n ##4 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 77) && MdcEn_n ##4 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (Reset) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Fiad == 29) && MdcEn_n ##4 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (ReadStatusOp && MdcEn_n ##4 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdi) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 59080) && MdcEn_n ##4 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##4 (ShiftReg == 2)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (StartOp && MdcEn_n ##4 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##4 WriteDataOp) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 (Fiad == 23)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (MdcEn_n ##4 StartOp) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((ShiftReg == 1) && MdcEn_n ##4 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((TempDivider == 11) && MdcEn_n ##4 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 1)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (WriteDataOp && MdcEn_n ##4 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 9) && MdcEn_n ##4 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) && MdcEn_n ##4 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !ScanStat_q1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Rgad >= 26) && (Rgad <= 27) && MdcEn_n ##4 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (SyncStatMdcEn && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 NoPre) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!ShiftedBit ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider == 11) && MdcEn_n ##4 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CtrlData == 59080) ##4 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 38) && MdcEn_n ##4 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Rgad == 27) && MdcEn_n ##4 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 WCtrlData_q2) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!Busy) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData_q2) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (ScanStatusOp && MdcEn_n ##4 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CounterPreset == 4) && MdcEn_n ##4 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##4 ScanStatusOp) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 (Counter == 72)) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 RStat_q2) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (MdcEn_n ##4 ReadStatusOp) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !RStat_q1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 ScanStat_q2) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad == 0) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 61352) ##3 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 9) && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!RStat && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((ShiftReg == 154) && WCtrlData_q1 ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlData_q1 && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 56) && (Divider <= 68) ##3 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!NoPre && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!ScanStat && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((ShiftReg == 154) && ScanStat_q1 ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Fiad >= 29) && (Fiad <= 31) && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 27) && (CounterPreset <= 33) ##3 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 60) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!ScanStat_q2 && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 3) ##2 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 3) ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((TempDivider == 219) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 59080) && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Fiad == 26) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (MdcEn_n ##2 SyncStatMdcEn ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 56) && (TempDivider <= 68) ##3 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!RStat_q3 && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 60) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Divider == 219) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlData_q3 && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Counter == 73) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Rgad >= 26) && (Rgad <= 27) && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 6) ##1 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CounterPreset == 108) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((ShiftReg == 154) && RStat_q1 ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (Reset ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (Reset) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo && RStat_q3 ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##3 StartOp ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 25) ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##1 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (Reset) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##2 !NoPre ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 32) && (CounterPreset <= 33) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 48527) ##2 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 56) && (Divider <= 68) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 172) ##2 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 WCtrlDataStart_q1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 1) ##2 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 (Rgad == 23)) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##3 WriteDataOp ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo && SyncStatMdcEn ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 200) ##2 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 2) ##2 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (ScanStat_q1 ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 43315) ##2 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (WCtrlData && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 172) ##2 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 !ScanStat_q2) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 85) ##2 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo && RStatStart_q1 ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (RStat ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (RStatStart_q1 && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 2) && (ShiftReg <= 19) ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 SyncStatMdcEn ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##2 RStat_q3 ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo && (Fiad == 6) ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 38) && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 77) && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 99) ##2 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 29) ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 2) ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!Mdi && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (Mdo_2d && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 56) && (TempDivider <= 68) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 ReadStatusOp ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 153) ##2 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 3) ##2 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 !ScanStat) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q2 && !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!Busy) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##2 WriteDataOp ##2 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q3 ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo && WCtrlDataStart_q1 ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 StartOp ##2 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (RStat && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q2 ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q1 ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStatusOp ##2 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 39492) && (CtrlData <= 43145) ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 153) ##2 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (WCtrlDataStart_q1 && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 60) ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 ReadStatusOp ##2 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStatusOp ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 RStatStart_q1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 23) ##3 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 19) && MdcEn_n ##3 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 Mdo_d) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q1 && !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 2) ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData ##2 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (ScanStat_q1 ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 60) ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 200) ##2 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 75) ##2 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 27) && (CounterPreset <= 33) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!Busy) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo ##1 SyncStatMdcEn) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo && WCtrlData_q3 ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo && Mdo_d ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 32) && (CounterPreset <= 33) ##3 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 43315) ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 2) && (ShiftReg <= 154) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##2 RStat_q2 ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 18) ##3 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##2 Mdo_d ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 ReadStatusOp ##3 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 61352) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlDataStart_q1 ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 23) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (CountEq0 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 26) ##3 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 2) && (ShiftReg <= 154) ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 56816) && (CtrlData <= 61352) ##3 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 51795) && (CtrlData <= 61352) ##3 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 22) ##3 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 2) && (ShiftReg <= 77) ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 22) && (Fiad <= 26) ##3 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 2) && (ShiftReg <= 38) ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 2) && (ShiftReg <= 77) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 2) && (ShiftReg <= 19) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 67) ##3 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q2 ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 RStatStart_q1 ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 RStatStart_q1 ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 18) && (Rgad <= 23) ##3 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (Mdc ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 2) && (ShiftReg <= 38) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 4) ##3 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 2) ##3 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdo_d ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 2) && (ShiftReg <= 4) ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 WriteDataOp ##3 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 22) ##3 !InProgress) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlDataStart_q1 ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 StartOp ##3 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 32) ##3 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 67) ##3 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStatusOp ##3 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q1 ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 26) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 56816) && (CtrlData <= 61352) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 2) && (ShiftReg <= 4) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 172) ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 85) ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 48527) ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData_q1 ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 18) && (Rgad <= 23) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 22) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 99) ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 51795) && (CtrlData <= 61352) ##2 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q2 ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 172) ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 200) ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat_q1 ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 200) ##1 !Mdo ##1 1) |-> (CounterPreset >= 21) && (CounterPreset <= 42));
assert property(@(posedge Clk) (!WriteOp ##1 (Rgad >= 16) && (Rgad <= 22) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Fiad >= 22) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 22) && (Fiad <= 31) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##1 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 21) && (Fiad <= 31) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (ScanStat ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (ScanStat ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!Mdi ##2 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (RStat ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (ScanStat ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!RStat_q2 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!RStat ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##2 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (!WriteOp ##1 (Rgad >= 17) && (Rgad <= 23) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat_q1 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!Mdi ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##1 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WriteOp ##1 !WCtrlData_q3 ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##1 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WriteOp ##2 (CounterPreset >= 82) && (CounterPreset <= 101) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##1 (CtrlData >= 59) && (CtrlData <= 34681) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WriteOp ##2 ScanStat_q2 ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (Divider >= 161) && (Divider <= 205) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (TempDivider >= 153) && (TempDivider <= 202) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!WriteOp ##2 (Divider >= 153) && (Divider <= 202) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (CtrlData >= 18339) && (CtrlData <= 37372) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 Mdi ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (RStat_q3 ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!WriteOp ##2 (TempDivider >= 161) && (TempDivider <= 205) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WriteOp ##2 (Divider >= 121) && (Divider <= 255) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (CounterPreset >= 59) && (CounterPreset <= 126) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WriteOp ##2 (CtrlData >= 29355) && (CtrlData <= 37372) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WriteOp ##2 (TempDivider >= 121) && (TempDivider <= 255) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (Divider >= 128) && (Divider <= 255) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (TempDivider >= 128) && (TempDivider <= 255) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (MdcEn ##1 StartOp) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##1 Mdi ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (MdcEn ##1 (Counter == 18)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (Divider >= 171) && (Divider <= 255) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (MdcEn ##1 RStat_q2) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Nvalid && MdcEn) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (!WriteOp ##2 (TempDivider >= 181) && (TempDivider <= 206) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (CounterPreset >= 65) && (CounterPreset <= 126) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (MdcEn ##1 (ShiftReg == 1)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (MdcEn ##1 (Divider == 254)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (TempDivider >= 171) && (TempDivider <= 255) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!Nvalid && (Divider == 170)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn ##1 ReadStatusOp) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (Divider >= 181) && (Divider <= 206) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 170)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WriteOp ##2 (CounterPreset >= 84) && (CounterPreset <= 126) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 12)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 6)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (MdcEn ##1 WriteDataOp) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CtrlData == 33989)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (MdcEn ##1 (TempDivider == 254)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (MdcEn ##1 ScanStatusOp) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Nvalid && CountEq0) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 84)) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (!WriteOp ##1 !NoPre ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (MdcEn ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WriteOp ##2 (Fiad >= 5) && (Fiad <= 14) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (MdcEn ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!WriteOp ##1 (Divider >= 1) && (Divider <= 23) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##1 (CounterPreset >= 0) && (CounterPreset <= 13) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp && (CounterPreset >= 46) && (CounterPreset <= 72) ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (!WriteOp ##1 (CounterPreset >= 0) && (CounterPreset <= 10) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (Fiad >= 0) && (Fiad <= 14) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##1 (TempDivider >= 2) && (TempDivider <= 23) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp && (Divider >= 97) && (Divider <= 146) ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 WCtrlData_q1 ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 18)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WriteOp && WCtrlData_q3 ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn ##1 (ByteSelect == 0)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Nvalid && ScanStat_q2) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WriteOp ##1 (CounterPreset >= 0) && (CounterPreset <= 16) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Nvalid && Mdc) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Fiad == 11) && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CtrlData == 20165)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WriteOp ##2 (Fiad >= 0) && (Fiad <= 13) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Nvalid && Mdc) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!WriteOp ##3 !WriteDataOp && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 8)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn ##1 !WCtrlData) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 !ScanStatusOp && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 !ReadStatusOp && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 18)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!Nvalid && (Counter == 84)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData == 20165)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Rgad == 9) && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn ##1 !Mdi) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (NoPre ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 8)) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!WriteOp ##3 ScanStat_q2 && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 Mdi && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Reset ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WriteOp ##2 (CounterPreset >= 93) && (CounterPreset <= 126) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn && NoPre ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (Busy ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!WriteOp ##1 (CtrlData >= 21010) && (CtrlData <= 35684) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Nvalid && ScanStat_q2) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!Nvalid && RStat_q1) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn ##1 RStat_q3) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (Fiad >= 6) && (Fiad <= 16) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CounterPreset == 18) && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (NoPre ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn ##1 ScanStat) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 WCtrlData_q2 && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (Mdi ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider == 38) && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Nvalid && WCtrlData_q2) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!Reset ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData == 41747) ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn ##1 RStat) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 RStat && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Nvalid && WCtrlData_q2) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!Nvalid && RStat_q1) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Divider == 38) && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((ShiftReg == 1) && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (Busy ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn ##1 (CounterPreset == 126)) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (RStat_q1 && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 RStat_q3 && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn ##1 WCtrlData_q3) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 !SyncStatMdcEn && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn ##1 SyncStatMdcEn) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn ##1 ScanStat_q2) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 RStat_q2 && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##1 ScanStat_q1 ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 ScanStat_q1 && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 !StartOp && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn ##1 RStat_q1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 NoPre && MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn ##1 !NoPre) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn && Mdi ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp && (TempDivider >= 97) && (TempDivider <= 146) ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##3 MdcEn ##1 !SerialEn) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Nvalid && (Counter == 84)) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WriteOp ##2 RStat_q2 ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##1 (CounterPreset >= 0) && (CounterPreset <= 20) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!WriteOp ##2 (CtrlData >= 24448) && (CtrlData <= 46098) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!SyncStatMdcEn && !WriteOp ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!StartOp && !WriteOp ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 !ReadStatusOp ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 !ScanStatusOp ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (CtrlData >= 23331) && (CtrlData <= 44116) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 !WriteDataOp ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!ReadStatusOp && !WriteOp ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##1 !ReadStatusOp ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((ShiftReg == 1) ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 !StartOp ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (CounterPreset >= 99) && (CounterPreset <= 126) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (TempDivider >= 184) && (TempDivider <= 255) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (Divider >= 192) && (Divider <= 255) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!WriteOp ##2 (CounterPreset >= 97) && (CounterPreset <= 126) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 !SyncStatMdcEn ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp && ScanStat ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 ScanStat ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##1 (Divider >= 1) && (Divider <= 42) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##1 !SyncStatMdcEn ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##1 !ScanStatusOp ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##1 !StartOp ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!ScanStatusOp && !WriteOp ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (Divider >= 184) && (Divider <= 255) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!RStatStart_q1 ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (CtrlData >= 29355) && (CtrlData <= 65412) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!WriteOp ##1 (TempDivider >= 2) && (TempDivider <= 42) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##1 !WriteDataOp ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (Fiad >= 6) && (Fiad <= 15) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WriteOp ##1 (CtrlData >= 28985) && (CtrlData <= 38307) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteDataOp && !WriteOp ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##2 (TempDivider >= 192) && (TempDivider <= 255) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (Reset ##3 1) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp ##1 (CtrlData >= 26639) && (CtrlData <= 38307) ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WCtrlData_q2 && !WriteOp ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (RStat_q2 ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Mdo_d ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (CountEq0 ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!Mdi && !WriteOp ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!WriteOp && !Mdi ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (CountEq0 ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!WriteOp && (Rgad >= 0) && (Rgad <= 15) ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!RStat_q3 && !WriteOp ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((BitCounter == 3) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 3) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 3)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 3)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 3) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 3) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 3) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 3) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 3) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WriteOp ##2 RStat_q1 ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (WCtrlData ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (WCtrlData ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WriteOp ##2 ScanStat_q1 ##1 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!NoPre && !ScanStat_q2 && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !Mdi) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !WCtrlData_q2) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!NoPre && !ScanStat_q1 && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 0)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !WCtrlData_q1) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!Mdi && !NoPre && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 0)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((CtrlData == 0)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) (!Mdc && !NoPre && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 0)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) (!RStat_q2 && !WriteOp ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (Reset) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) (!WriteOp ##1 ScanStat ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!Busy) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) (!NoPre && !RStat && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) (!WCtrlData && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && (Counter == 0)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) (!WriteOp ##1 RStat_q1 ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && (CounterPreset == 0)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) ((TempDivider == 0)) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !Mdc) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) (!ScanStat ##2 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (!NoPre && !RStat_q1 && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 12604));
assert property(@(posedge Clk) (Mdi ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!NoPre ##2 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##1 !Nvalid ##2 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WriteOp ##1 !RStat_q3 ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 42) && (CounterPreset <= 85) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((TempDivider >= 87) && (TempDivider <= 173) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WriteOp ##1 RStat ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (RStat ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!WriteOp ##1 WCtrlData ##2 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WriteOp && RStat ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 83) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CounterPreset >= 0) && (CounterPreset <= 34) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (TempDivider >= 2) && (TempDivider <= 44) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 85) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlData ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Divider >= 0) && (Divider <= 50) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Divider >= 0) && (Divider <= 44) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CounterPreset >= 0) && (CounterPreset <= 24) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CounterPreset >= 0) && (CounterPreset <= 38) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 85) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Divider >= 0) && (Divider <= 70) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (TempDivider >= 2) && (TempDivider <= 70) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (TempDivider >= 2) && (TempDivider <= 122) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Divider >= 0) && (Divider <= 122) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CounterPreset >= 0) && (CounterPreset <= 63) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CounterPreset >= 0) && (CounterPreset <= 19) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!WCtrlData ##1 !Nvalid ##2 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 !Nvalid ##2 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Divider >= 0) && (Divider <= 86) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Divider >= 0) && (Divider <= 117) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CounterPreset >= 0) && (CounterPreset <= 60) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Divider >= 0) && (Divider <= 129) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (RStat ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CounterPreset >= 0) && (CounterPreset <= 41) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (TempDivider >= 2) && (TempDivider <= 129) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (TempDivider >= 2) && (TempDivider <= 117) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Divider >= 0) && (Divider <= 82) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (TempDivider >= 2) && (TempDivider <= 86) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 13054) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CounterPreset >= 0) && (CounterPreset <= 57) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (RStat ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (TempDivider >= 2) && (TempDivider <= 82) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Divider >= 125) && (Divider <= 188) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 8)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 20165) && (CtrlData <= 21010) ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (ScanStat_q1 ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 13) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Nvalid ##2 !NoPre) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (Mdi ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 188) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 18)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (Mdi ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) && RStat_q1 ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!Nvalid && Mdi ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##2 (Counter == 84)) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CtrlData >= 36492) && (CtrlData <= 50638) && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 12) ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 !Mdc && ScanStat_q1 ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 6) ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) && (Rgad >= 18) && (Rgad <= 23) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CtrlData >= 35325) && (CtrlData <= 50638) && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!Nvalid && (Divider == 1) ##2 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 !Mdc && RStat ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 MdcEn ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CtrlData == 21010) ##2 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider == 170) ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 !Mdc ##1 !ScanStat) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid && (Counter == 1) ##2 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 2) ##2 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CtrlData >= 36492) && (CtrlData <= 50638) ##1 ScanStat ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##1 !Nvalid ##2 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 !Nvalid ##2 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 5) ##2 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid && !Reset ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 !Mdc ##1 RStat_q1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 !Mdi ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider == 170) ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid && (Rgad >= 5) && (Rgad <= 8) ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 !Mdc ##1 Mdc) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 !Mdc ##1 !MdcEn) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Nvalid ##1 !Mdc ##1 Mdi) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Nvalid ##1 !Mdc ##1 ScanStat_q2) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CtrlData >= 33251) && (CtrlData <= 49423) && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!Nvalid && WCtrlData ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) && RStat ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CtrlData >= 36870) && (CtrlData <= 50638) && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 12) && (Fiad <= 18) ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 13) ##2 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 !WCtrlData_q2 ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CtrlData >= 35325) && (CtrlData <= 50638) ##1 ScanStat ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 RStat_q2 ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Rgad >= 0) && (Rgad <= 10) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 20165) && (CtrlData <= 33989) ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid && (Divider >= 1) && (Divider <= 170) ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid && Busy ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 !Mdc ##1 WCtrlData_q2) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 !Mdc && WCtrlData_q1 ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 2) && (TempDivider <= 170) ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 CountEq0 ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 !Mdc ##1 !CountEq0) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CtrlData >= 22792) && (CtrlData <= 44469) && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter == 0) ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset == 84) ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CtrlData >= 22792) && (CtrlData <= 44882) && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Rgad >= 0) && (Rgad <= 12) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 23) && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!RStat_q2 ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn && WCtrlData_q1 ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 130) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 ScanStat_q1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Rgad >= 4) && (Rgad <= 11) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 85) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Rgad >= 4) && (Rgad <= 10) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 ScanStat_q2 ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 !MdoEn ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 !InProgress_q2 && MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Rgad >= 7) && (Rgad <= 17) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 !MdoEn_d) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 7) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Rgad >= 0) && (Rgad <= 15) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!MdoEn && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CtrlData >= 218) && (CtrlData <= 18339) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 85) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 !WCtrlData) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) && (ShiftReg >= 0) && (ShiftReg <= 19) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 2) && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 (BitCounter == 0) && MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 ScanStat_q2) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 WCtrlData_q3) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CtrlData >= 225) && (CtrlData <= 15597) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 !InProgress_q2 ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 21010) && (CtrlData <= 33989) ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##1 !MdoEn ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 10) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 Mdi) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!Nvalid && NoPre ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##1 ScanStat_q1 ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 !MdoEn) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!Nvalid && ScanStat ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##1 !NoPre ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 !NoPre) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 ScanStat) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##1 WCtrlData_q2 ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 WCtrlData ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn && RStat ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##1 !InProgress_q2 ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!Nvalid && (Rgad >= 5) && (Rgad <= 6) ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (WCtrlData ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 !MdoEn_d && MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 (Rgad == 14) && MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 !InProgress_q1 && MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 RStat_q1 ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 !InProgress_q3) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 !MdoEn && MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 12) && (Fiad <= 13) ##1 !Mdc ##1 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##1 !MdoEn_d ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 130) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!MdoEn_d && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 RStat_q2) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 !InProgress_q2) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 !WCtrlData_q3 && MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn && RStat_q3 ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##1 !InProgress_q3 ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 !InProgress_q3 ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##1 RStat_q1 ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CtrlData >= 218) && (CtrlData <= 32697) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##1 RStat_q3 ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!InProgress_q2 && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) && (ShiftReg >= 0) && (ShiftReg <= 4) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) && (Rgad >= 18) && (Rgad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (Rgad >= 5) && (Rgad <= 11) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!InProgress_q3 && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 26) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##1 Mdi ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 !InProgress_q3 && MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (ShiftReg >= 0) && (ShiftReg <= 4) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (ShiftReg >= 0) && (ShiftReg <= 19) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##1 ScanStat ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (BitCounter >= 0) && (BitCounter <= 1) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (BitCounter >= 0) && (BitCounter <= 2) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn && RStat_q2 ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!WCtrlData_q1 && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##2 MdcEn && ScanStat ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 !MdoEn_d ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CtrlData >= 218) && (CtrlData <= 23937) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 60) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 9) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData == 46742) ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (MdcEn ##2 (BitCounter == 1)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!InProgress_q1 && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (MdcEn ##2 (TempDivider == 14)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 64) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (MdcEn ##2 (Divider == 14)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 28) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 27) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((ShiftReg == 4) && MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (BitCounter == 0) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CtrlData >= 33718) && (CtrlData <= 65474) && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad == 4) && MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CtrlData >= 225) && (CtrlData <= 33816) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CtrlData >= 218) && (CtrlData <= 12127) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 92) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (SerialEn ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CtrlData >= 35325) && (CtrlData <= 65412) ##1 ScanStat ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CtrlData >= 225) && (CtrlData <= 22794) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) && ScanStat_q1 ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (MdcEn ##2 (ShiftReg == 4)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CtrlData >= 35325) && (CtrlData <= 65412) && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) && (ShiftReg >= 1) && (ShiftReg <= 4) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!NoPre ##1 !Nvalid ##2 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) (MdcEn ##2 (Rgad == 15)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 126) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (MdcEn ##2 (CounterPreset == 6)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CtrlData >= 225) && (CtrlData <= 33559) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 !InProgress_q1 ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CounterPreset == 40) && MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (ShiftReg >= 1) && (ShiftReg <= 4) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((TempDivider == 82) && MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (SerialEn ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (MdcEn ##2 (Fiad == 4)) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Divider == 82) && MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) ##1 (CtrlData >= 225) && (CtrlData <= 23937) ##1 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !InProgress_q2) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##2 (Rgad == 15) ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!InProgress_q2 && (Rgad == 14) && MdcEn ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 SyncStatMdcEn) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !WCtrlData_q1 ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (Divider == 59) ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !RStat_q3) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !WCtrlData_q3) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !WCtrlData_q3 ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !NoPre ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##2 (Fiad == 4) ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##3 (Divider == 231) ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (Counter == 40) ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (!MdoEn_d && (Rgad == 14) && MdcEn ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !MdoEn ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 60) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !MdoEn ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##4 (Fiad == 19)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !MdoEn) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !InProgress_q2 ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##3 (TempDivider == 231) ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##3 (CounterPreset == 114) ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 8) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (MdcEn ##4 (BitCounter == 1)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##3 (BitCounter == 1) ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!SyncStatMdcEn && (Rgad == 14) && MdcEn ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (Rgad == 31) ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !NoPre) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !WCtrlData_q2 ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##3 (Rgad == 1) ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !NoPre ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !NoPre) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !WCtrlData ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CtrlData == 46742) ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !MdoEn) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##3 (BitCounter == 1) ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##4 (Fiad == 19)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (BitCounter == 1) ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 ScanStat_q1 ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn && RStat ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !RStat) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (!InProgress_q1 && (Rgad == 14) && MdcEn ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##2 (CounterPreset == 6) ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##2 (BitCounter == 1) ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CounterPreset == 40) && MdcEn ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##4 (Rgad == 22)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##3 (CounterPreset == 114) ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn && RStat_q2 ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn && RStat_q2 ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 RStat_q1 ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !MdoEn ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (MdcEn ##1 (Fiad == 24) ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (MdcEn ##3 (Divider == 231) ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !MdoEn ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !MdoEn ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 SyncStatMdcEn ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 ScanStat_q2 ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !InProgress_q2 ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((BitCounter == 0) && (Rgad == 14) && MdcEn ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (MdcEn ##1 (Fiad == 24) ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##2 (Rgad == 15) ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !InProgress_q2) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (Divider == 59) ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (!MdoEn && (Rgad == 14) && MdcEn ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !NoPre ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !NoPre ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (Divider == 59) ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !RStat_q3) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !NoPre ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!InProgress_q3 && (Rgad == 14) && MdcEn ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !InProgress_q3 ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !InProgress_q3 ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !InProgress_q3 ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 ScanStat_q2) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !WCtrlData_q1 ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !RStat_q1 ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 RStat_q3 ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##2 (Divider == 14) ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !InProgress_q3 ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((CtrlData == 46742) ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 ScanStat_q2) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !WCtrlData_q2 ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !WCtrlData_q2 ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 RStat_q3 ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (!WCtrlData && (Rgad == 14) && MdcEn ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !WCtrlData_q3 ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !WCtrlData_q1 ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!Nvalid && (Divider == 92) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !WCtrlData_q1 ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##3 (Counter == 38) ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 ScanStat_q2 ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!Mdi && WCtrlData ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!InProgress_q2 && (Rgad == 14) && MdcEn ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !InProgress_q2 ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !InProgress_q2 ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !RStat ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 ScanStat ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !MdoEn_d ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 SyncStatMdcEn) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !InProgress_q3 ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn && ScanStat_q2 ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!Nvalid && ScanStat_q2 ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !MdoEn_d ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !MdoEn_d ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !WCtrlData_q1 ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !WCtrlData ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 SyncStatMdcEn ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !NoPre ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (!Nvalid && WCtrlData_q2 ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 RStat_q2 ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 2) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 18) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !MdoEn_d) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##3 (Rgad == 1) ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !WCtrlData_q1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 92) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !MdoEn ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 SyncStatMdcEn ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##4 (BitCounter == 1)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 RStat_q1 ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 SyncStatMdcEn ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !WCtrlData ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (ShiftReg == 4) ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !InProgress_q2 ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 RStat_q1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !InProgress_q2 ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (Rgad == 31) ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (Fiad == 24) ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##2 (TempDivider == 14) ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 4) && MdcEn ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##3 (TempDivider == 231) ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !WCtrlData ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CounterPreset == 40) && MdcEn ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (TempDivider == 59) ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad == 4) && MdcEn ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##2 (BitCounter == 1) ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (TempDivider == 59) ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 5) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (MdcEn ##2 (Divider == 14) ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##4 (Counter == 37)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 1) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 RStat_q2 ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !RStat) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CtrlData == 21010) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !WCtrlData_q1 ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Fiad >= 20) && (Fiad <= 31) && NoPre ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (MdcEn ##2 (Fiad == 4) ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (!InProgress_q3 && (Rgad == 14) && MdcEn ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##4 (Rgad == 22)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !MdoEn_d) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !InProgress_q3) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (CounterPreset == 28) ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!MdoEn && (Rgad == 14) && MdcEn ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!Nvalid && Mdc ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !WCtrlData_q2) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 RStat ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Fiad == 4) && MdcEn ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (CounterPreset == 28) ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn && ScanStat_q2 ##4 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !WCtrlData_q3) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !InProgress_q3) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((BitCounter == 0) && (Rgad == 14) && MdcEn ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (BitCounter == 1) ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##2 (ShiftReg == 4) ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!SyncStatMdcEn && (Rgad == 14) && MdcEn ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 45) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (MdcEn ##2 (Counter == 39) ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##2 (TempDivider == 14) ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 SyncStatMdcEn ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (BitCounter == 1) ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) (MdcEn ##2 (Counter == 39) ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !WCtrlData_q2) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CtrlData == 20165) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (MdcEn ##4 (Counter == 37)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##2 (CounterPreset == 6) ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !RStat_q2 ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !RStat_q2 ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (CounterPreset == 28) ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 13) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && RStat_q1 ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn && RStat ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (Rgad == 31) ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !RStat_q1 ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 RStat_q1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!MdoEn_d && (Rgad == 14) && MdcEn ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !MdoEn_d ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !MdoEn_d ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 !MdoEn_d ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!WCtrlData && (Rgad == 14) && MdcEn ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !WCtrlData ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !WCtrlData ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!InProgress_q1 && (Rgad == 14) && MdcEn ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 ScanStat_q1 ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##3 (Counter == 38) ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !InProgress_q3 ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##3 (ShiftReg == 4) ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (ShiftReg == 4) ##1 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn ##1 (Counter == 40) ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 RStat_q3 ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 RStat_q3 ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 !RStat ##3 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##4 (ShiftReg == 4)) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 ScanStat ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((ShiftReg == 4) && MdcEn ##4 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##2 !WCtrlData_q2 ##2 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (MdcEn ##4 (ShiftReg == 4)) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##3 (ShiftReg == 4) ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##1 SyncStatMdcEn ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 1) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##4 !WCtrlData_q1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##2 (ShiftReg == 4) ##2 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (ShiftReg == 4) ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (MdcEn ##1 (TempDivider == 59) ##3 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) ((Rgad == 14) && MdcEn ##3 RStat ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter == 83) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 0) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 84) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 84) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider == 92) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 12) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider == 92)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider == 92)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && CountEq0 ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 13) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad == 10)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 1) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad == 18)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter == 84)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad == 0) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset == 77) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 255) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 45) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad == 8) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset == 45)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider == 29)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 6) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter == 82)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !WCtrlData_q1 ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad == 2)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 170) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 2) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad == 18) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CtrlData == 33989) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !RStat_q2) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 92) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 84) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 6) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider == 157) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 5) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 92) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 0) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider == 157) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && MdcEn ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad == 8)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 0) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CtrlData == 33989) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((TempDivider == 0) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 0) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad == 11)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CtrlData >= 13649) && (CtrlData <= 26144) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 125) && (Divider <= 255) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 21) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider == 29)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter == 83)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider == 157)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && MdcEn ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider == 92) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 21) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!ScanStat ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 ScanStat) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !NoPre ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlData && !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 170) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 8) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 12) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset == 45) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad == 10) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Rgad == 14) ##3 (Fiad == 11) ##1 1) |-> (TempDivider >= 94) && (TempDivider <= 145));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider == 157) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 1) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad == 0)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Rgad == 14) ##3 (Fiad == 11) ##1 1) |-> (Divider >= 94) && (Divider <= 145));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !RStat ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !NoPre ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CtrlData == 0) ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider == 157) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset == 45) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart && CountEq0 ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider == 92) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !WCtrlData_q3) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((CtrlData == 21010) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 18) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 8) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !RStat) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && (Divider == 1) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 Nvalid ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 RStat_q2 ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && (Counter == 1) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider == 92) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 WCtrlDataStart ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 5) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset == 13)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##1 WCtrlData_q3 ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider == 157)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 13) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 18) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 2) ##2 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter == 84) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset == 77)) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##1 !NoPre ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 83) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 0) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset == 77) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 10) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Mdi && (Fiad >= 20) && (Fiad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 39) && (Counter <= 60));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !Mdi ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !Mdi ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter == 4) ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##2 RStatStart) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 MdcEn ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 MdcEn ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 InProgress_q3 ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter == 4) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 11)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 MdcEn ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 90) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!RStat_q2 && (Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider == 29)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 (Divider == 157)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 !Mdi ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset == 45)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && InProgress_q3 && MdcEn_n ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData ##1 (Rgad == 7) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad == 6) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 6) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 170) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter == 4) ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 3) ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad == 12) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 12) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 28) ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !Mdc ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 77) ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##3 InProgress_q3 ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 WCtrlData_q1 ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##3 NoPre ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 MdoEn) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && InProgress_q2 && MdcEn_n ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 MdoEn ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 40) ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 MdoEn ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 8)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 170) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 !NoPre) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 Mdi ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 RStat) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((BitCounter >= 4) && (BitCounter <= 5) && MdcEn_n ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 WCtrlData_q2 ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##1 !Mdi ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 CountEq0 ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 0) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset == 84) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 40) ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!NoPre ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 (Rgad == 23)) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 (Rgad == 7) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##2 (Divider == 29)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider == 170) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider == 170) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider >= 67) && (Divider <= 119) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!Nvalid ##2 WCtrlDataStart_q) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##3 (CtrlData >= 19215) && (CtrlData <= 43145) ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && MdoEn_d) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter == 0) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 77) ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 14) ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 55) ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 19) ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 (Divider >= 40) && (Divider <= 219) ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 77) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 12) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 112) ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!Nvalid ##2 (Divider == 92)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##3 (Fiad >= 7) && (Fiad <= 28) ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 126) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 InProgress_q3) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider == 157)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider == 170) ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 18)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!Nvalid ##2 !NoPre) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 24) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider == 92)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 112) && (Divider <= 191) ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 24) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset == 13)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 51795) ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 0)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 10)) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 10)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 2)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 (Rgad >= 7) && (Rgad <= 9) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##1 CountEq0 ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 112) && (TempDivider <= 191) ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 !RStat_q3 ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset == 77)) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 4) && (BitCounter <= 5) ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 4) && (BitCounter <= 5) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 CountEq0 ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 RStat_q2 ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n && WCtrlData ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n && MdoEn ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg >= 77) && (ShiftReg <= 154) ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!WCtrlData ##2 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider == 170) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 4) && (BitCounter <= 5) ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 84) ##2 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 44) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 112) ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##2 MdoEn_d) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##2 !RStat) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 (CounterPreset >= 19) && (CounterPreset <= 108) ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter == 4)) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter == 0) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 77) && (ShiftReg <= 154) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 (Divider >= 43) && (Divider <= 90) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n && MdoEn_d ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##2 RStat_q3) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !WCtrlData_q2 ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 InProgress_q2 ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##3 WCtrlData_q3 ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset == 84) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 InProgress_q2 ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##3 InProgress_q2 ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((TempDivider >= 67) && (TempDivider <= 119) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 InProgress_q2) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##3 MdoEn ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 77) && (ShiftReg <= 154) ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 6) ##1 1) |-> (Counter >= 61) && (Counter <= 85));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !RStat_q1 ##1 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((Counter == 83) ##4 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 RStat_q3 ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n && RStat_q1 ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 InProgress_q3 ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((ShiftReg >= 38) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 55) && (CounterPreset <= 94) ##1 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 90) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 44) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!ScanStat_q2 && (Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 90) ##2 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 (TempDivider >= 40) && (TempDivider <= 219) ##3 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 (Fiad == 26)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Fiad == 11) ##3 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((CtrlData == 21609) ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Divider == 29) ##3 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (CounterPreset == 77) ##4 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Rgad >= 0) && (Rgad <= 5) ##4 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Rgad >= 2) && (Rgad <= 8) ##3 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Rgad >= 8) && (Rgad <= 10) ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (Mdi ##1 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 RStatStart ##3 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Counter == 83) ##4 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Rgad == 17) && MdcEn_n ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Divider >= 92) && (Divider <= 216) ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Fiad >= 10) && (Fiad <= 13) ##4 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Divider >= 157) && (Divider <= 216) ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (TempDivider >= 11) && (TempDivider <= 29) ##1 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (TempDivider >= 11) && (TempDivider <= 157) ##1 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Fiad == 28) ##2 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 (Divider == 217)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (TempDivider == 29) ##3 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (TempDivider == 157) ##4 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Counter == 82) ##3 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Divider >= 1) && (Divider <= 29) ##3 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (CtrlData >= 33989) && (CtrlData <= 45889) ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((BitCounter == 4) && MdcEn_n ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((CtrlData == 17834) ##4 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !WCtrlData_q1 && (CounterPreset == 107)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 WCtrlDataStart_q ##3 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Rgad == 28) ##1 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Fiad == 10) ##4 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 RStat_q3 ##3 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Rgad >= 0) && (Rgad <= 6) ##4 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (TempDivider >= 92) && (TempDivider <= 216) ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (CtrlData == 56618) ##1 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && WCtrlDataStart ##4 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Counter >= 0) && (Counter <= 83) ##4 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !WCtrlData_q1 && RStat_q2) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Rgad == 0) ##4 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (TempDivider >= 2) && (TempDivider <= 29) ##3 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (CounterPreset >= 4) && (CounterPreset <= 77) ##1 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (CounterPreset >= 4) && (CounterPreset <= 13) ##1 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Rgad == 10) ##2 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Counter >= 1) && (Counter <= 83) ##4 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Divider == 11) ##1 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Rgad == 2) ##3 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Divider >= 157) && (Divider <= 170) ##4 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Fiad == 6) ##1 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Fiad >= 6) && (Fiad <= 11) ##1 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((TempDivider == 249) && MdcEn_n ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Fiad >= 11) && (Fiad <= 13) ##3 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (TempDivider >= 157) && (TempDivider <= 216) ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((CtrlData >= 11320) && (CtrlData <= 22324) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 !NoPre ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Divider >= 1) && (Divider <= 92) ##3 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (CtrlData >= 17834) && (CtrlData <= 45889) ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Divider >= 11) && (Divider <= 157) ##1 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Divider == 216) ##2 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 ScanStat_q2 ##1 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (CounterPreset >= 77) && (CounterPreset <= 84) ##4 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !ScanStat_q2 && !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 !RStat ##1 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !RStat_q3 && !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!ScanStat_q1 && !WCtrlDataStart_q ##4 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 !ScanStat ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (CounterPreset == 13) ##3 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 (TempDivider == 217)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 !RStat ##3 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Rgad >= 6) && (Rgad <= 10) ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Fiad >= 0) && (Fiad <= 13) ##4 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Fiad == 1) && MdcEn_n ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !WCtrlData_q1 && WCtrlData) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 (Counter == 79)) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42964) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (CounterPreset == 107) ##2 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((ShiftReg == 38) && MdcEn_n ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 !ScanStat_q1 ##1 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (CounterPreset >= 0) && (CounterPreset <= 13) ##3 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Counter == 81) ##2 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 !RStat_q2 ##1 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Counter == 80) ##1 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (TempDivider >= 2) && (TempDivider <= 92) ##3 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && Nvalid ##4 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Divider >= 11) && (Divider <= 29) ##1 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (CounterPreset >= 0) && (CounterPreset <= 45) ##3 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Fiad >= 11) && (Fiad <= 18) ##3 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (CounterPreset == 4) ##1 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 NoPre ##1 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Divider == 157) ##4 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Fiad >= 6) && (Fiad <= 18) ##1 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && NoPre ##4 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 !ScanStat_q2 ##3 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (CounterPreset >= 77) && (CounterPreset <= 107) ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (TempDivider >= 157) && (TempDivider <= 170) ##4 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n && RStat_q3 ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 126) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 ScanStat_q1 ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && WCtrlData_q3 ##4 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((CounterPreset == 123) && MdcEn_n ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (TempDivider == 11) ##1 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !WCtrlData_q2) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 !WCtrlData_q1 ##1 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 ScanStat ##3 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (TempDivider == 216) ##2 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (CounterPreset >= 45) && (CounterPreset <= 107) ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 !RStat_q1 ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 RStat_q1 ##1 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q && RStat_q2 ##4 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Divider == 249) && MdcEn_n ##4 1) |-> (ShiftReg == 77));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 RStat ##2 !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !WCtrlData_q1 && RStat) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !RStat_q1 && !WCtrlData_q1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 !WCtrlData ##2 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 14464) && (CtrlData <= 30613) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 40) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 78) && (Divider <= 119) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 64) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31) ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (RStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 33) && (CounterPreset <= 58) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 78) && (TempDivider <= 119) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (RStat ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider == 157) ##1 Mdi ##3 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 InProgress_q3) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && MdoEn_d) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 10)) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n && RStat_q1 ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 MdoEn ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((TempDivider == 157) ##1 Mdi ##3 1) |-> (Rgad >= 16) && (Rgad <= 22));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 44) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 4) && (BitCounter <= 5) ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 45) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 InProgress_q2 ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 21) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter == 4)) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 55) && (CounterPreset <= 94) ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 (Divider >= 40) && (Divider <= 219) ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 41) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 112) && (Divider <= 191) ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!RStat_q2 && (Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 MdoEn) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 (Rgad == 23)) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 4) && (BitCounter <= 5) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 InProgress_q3 ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##3 MdoEn ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 RStat_q2 ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (!ScanStat_q2 && (Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && InProgress_q3 && MdcEn_n ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((ShiftReg >= 38) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 !RStat_q3 ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 InProgress_q3 ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n && WCtrlData ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##3 (Fiad >= 7) && (Fiad <= 28) ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((BitCounter >= 4) && (BitCounter <= 5) && MdcEn_n ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (!ScanStat ##1 !Nvalid ##2 1) |-> (CounterPreset >= 43) && (CounterPreset <= 68));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##3 InProgress_q2 ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 Mdi ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 InProgress_q2) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 MdoEn ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 InProgress_q2 ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 24) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && InProgress_q2 && MdcEn_n ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 WCtrlData_q1 ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##3 WCtrlData_q3 ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n && MdoEn ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 4) && (BitCounter <= 5) ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 51795) ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n && MdoEn_d ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 112) && (TempDivider <= 191) ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 85) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 RStat_q3 ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##3 (CtrlData >= 19215) && (CtrlData <= 43145) ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 85) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 !NoPre) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##4 RStat) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 32) && (CounterPreset <= 61) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 (Rgad >= 7) && (Rgad <= 9) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 (Divider >= 43) && (Divider <= 90) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##3 InProgress_q3 ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 (TempDivider >= 40) && (TempDivider <= 219) ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 WCtrlData_q2 ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 90) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 (CounterPreset >= 19) && (CounterPreset <= 108) ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad == 11) ##1 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (WCtrlData_q3 && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData == 41248)) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (ShiftedBit ##1 !NoPre) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (ShiftedBit ##1 !WCtrlData_q2) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 130) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (Reset) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 92) ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 130) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdc ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter == 81)) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 WCtrlData_q3 ##2 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n && RStat_q3 ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 18) ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !WCtrlData) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 157) ##2 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 84) ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset == 107)) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 7)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 8) ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider == 29) ##1 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 92) ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 WCtrlDataStart ##2 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider == 216)) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 0) ##2 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider == 216)) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (WCtrlData_q3 && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q2) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (ShiftedBit ##1 !NoPre) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Busy) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Rgad == 17) && MdcEn_n ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider == 29) ##1 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (ScanStat && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad == 10)) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad == 2) ##1 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad == 28)) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 Nvalid ##2 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q2) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !RStat ##1 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter == 82) ##1 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 23937) && (CtrlData <= 45398) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##1 !Mdi ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 10) ##2 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 157) ##2 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 3) ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (MdcEn ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CtrlData == 20165) ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q2) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 83) ##2 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 71)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 39) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData ##1 (Rgad == 7) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q2) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 77) ##2 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 27) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset == 13) ##1 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 RStat_q3 ##1 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Divider >= 145) && (Divider <= 197) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 40) ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 40) ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##2 MdoEn_d) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 112) ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !RStat_q1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 71)) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset == 123) && MdcEn_n ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 55) ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter == 4) ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 14) ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter == 4) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 24) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (RStat && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 90) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter == 4) ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 WCtrlDataStart_q ##1 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 17) && MdcEn_n ##3 NoPre ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 RStatStart ##1 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart && WCtrlData_q2 ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart && ScanStat_q2 ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 7)) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 145) && (TempDivider <= 197) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (ShiftedBit ##1 !WCtrlData_q2) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!RStat && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 38) && MdcEn_n ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Fiad == 1) && MdcEn_n ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 45) ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider == 249) && MdcEn_n ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((CtrlData == 21609) ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (!WCtrlDataStart && RStat_q1 ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 90) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 19) ##3 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 RStat_q2 ##2 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (RStat && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (ScanStat && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 28) ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 112) ##1 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 44) ##2 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((TempDivider == 249) && MdcEn_n ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) ((BitCounter == 4) && MdcEn_n ##4 1) |-> (ShiftReg >= 77) && (ShiftReg <= 154));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (NoPre && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 41) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (WCtrlData ##1 !WCtrlDataStart && Mdi ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (Reset ##2 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (WCtrlData ##1 !WCtrlDataStart ##1 NoPre ##2 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (Reset ##4 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (WCtrlData ##1 !WCtrlDataStart && !CountEq0 ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (WCtrlData ##1 !MdcEn && !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (WCtrlData ##1 !WCtrlDataStart && !MdcEn ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (WCtrlData ##1 !WCtrlDataStart ##3 !ScanStat) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (WCtrlData ##1 !WCtrlDataStart ##3 RStat) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (NoPre && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (CountEq0 ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!NoPre ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (ScanStat_q1 ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((TempDivider >= 68) && (TempDivider <= 126) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 68) && (Divider <= 126) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 11320) && (CtrlData <= 22324) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 40) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 39) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 96) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (WCtrlData ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!Nvalid ##4 (Fiad == 6)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##4 (CounterPreset == 4)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset == 13) ##2 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset >= 0) && (CounterPreset <= 45) ##4 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider == 29) ##2 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 13) && (Fiad <= 18) ##4 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider == 157) ##3 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 13) && (Fiad <= 18) ##3 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad >= 11) && (Fiad <= 18) ##1 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 (Fiad == 28) ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData == 20165) ##4 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider == 92) ##1 !MdoEn_d ##3 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##4 (Rgad == 28)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 2) && (TempDivider <= 92) ##4 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##4 (TempDivider == 11)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##4 (Counter == 80)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && Mdc ##4 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##4 (Divider == 11)) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider == 92) ##1 !MdoEn_d ##3 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && RStat_q1 ##4 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (Divider >= 1) && (Divider <= 92) ##4 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 ScanStat ##1 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad >= 0) && (Rgad <= 6) ##2 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 RStatStart ##2 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && Mdi ##3 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 14464) && (CtrlData <= 30613) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 !NoPre && RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter >= 0) && (Counter <= 83) ##2 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 WCtrlDataStart_q ##2 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 (CounterPreset == 107) ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 10) ##3 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 !ScanStat && RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 18) ##4 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 0) ##3 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 (Rgad == 10) ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (Divider == 92) ##4 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!Nvalid ##1 RStat_q2 ##3 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 20165) && (CtrlData <= 21010) ##3 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 !WCtrlData ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 RStat_q1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad >= 0) && (Rgad <= 5) ##2 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 RStat_q3 ##2 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad >= 0) && (Rgad <= 5) ##3 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad >= 11) && (Fiad <= 12) ##1 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad >= 2) && (Rgad <= 8) ##1 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider >= 157) && (Divider <= 170) ##2 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset >= 0) && (CounterPreset <= 45) ##3 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset >= 77) && (CounterPreset <= 84) ##2 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (Divider >= 0) && (Divider <= 92) ##3 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 8) ##4 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 !ScanStat_q1 ##2 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart && ScanStat_q1 ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 !ScanStat_q1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && !CountEq0 ##3 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && ScanStat_q2 ##4 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##4 !WCtrlData_q1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 !RStat ##2 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 Nvalid ##3 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##3 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!NoPre && !Nvalid ##3 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Nvalid ##1 WCtrlDataStart ##3 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 92) ##4 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 0) && (CtrlData <= 21010) ##3 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 85) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad >= 2) && (Rgad <= 6) ##1 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad >= 2) && (Rgad <= 6) ##2 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad >= 10) && (Fiad <= 13) ##2 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 (TempDivider == 216) ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 WCtrlData_q3 ##3 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (Counter == 84) ##4 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Nvalid ##4 !RStat_q2) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 NoPre) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 RStat && RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider == 157) ##3 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 20165) && (CtrlData <= 21010) ##4 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter >= 1) && (Counter <= 83) ##2 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 0) && (TempDivider <= 92) ##4 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad >= 11) && (Fiad <= 12) ##2 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad >= 10) && (Fiad <= 13) ##3 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 (Divider == 216) ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 0) && (CtrlData <= 21010) ##4 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 (Divider == 29) ##2 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 11) ##2 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter == 84) ##4 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (Counter >= 1) && (Counter <= 84) ##4 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 2) ##2 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 !ScanStat_q2 ##1 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 NoPre ##2 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 ScanStat_q2) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 (Counter == 81) ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 (Counter == 82) ##2 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!MdcEn && !Nvalid ##3 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset == 77) ##3 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter >= 1) && (Counter <= 83) ##3 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 45) ##4 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && WCtrlData_q2 ##4 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider >= 157) && (TempDivider <= 170) ##2 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter == 83) ##3 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 0) && (TempDivider <= 92) ##3 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 85) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 !RStat) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##2 (Counter >= 0) && (Counter <= 82) ##1 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (Divider >= 0) && (Divider <= 92) ##4 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Nvalid ##2 (Counter >= 0) && (Counter <= 82) ##2 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!Nvalid && !NoPre ##3 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!NoPre ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!Nvalid && !MdcEn ##3 RStatStart ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 !RStat_q1 ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CounterPreset == 45) ##1 !MdoEn_d ##3 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset == 45) ##3 !MdoEn_d ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider == 92) ##3 !MdoEn_d ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider == 92) ##3 !MdoEn_d ##1 1) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (ScanStat_q2 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 23937) && (CtrlData <= 45398) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (ScanStat_q1 ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!WCtrlDataStart && (CtrlData >= 0) && (CtrlData <= 21010) ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Divider == 11)) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !RStat ##2 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Rgad == 28)) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CtrlData >= 20165) && (CtrlData <= 45889) ##1 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 0) && (Divider <= 92) ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !WCtrlData ##1 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad >= 8) && (Rgad <= 10) ##1 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 10) ##3 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !RStat_q2) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad == 2) ##2 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter >= 1) && (Counter <= 83) ##3 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad == 11) ##2 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 157) ##3 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Counter == 80)) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !RStat && !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!MdcEn && !WCtrlDataStart ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad == 10) ##1 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider >= 157) && (TempDivider <= 170) ##3 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (Reset) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad >= 11) && (Fiad <= 18) ##2 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData && NoPre) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!Busy) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset >= 0) && (CounterPreset <= 45) ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 WCtrlDataStart_q ##2 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad >= 0) && (Rgad <= 6) ##3 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider >= 157) && (Divider <= 170) ##3 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !NoPre ##1 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 NoPre ##3 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter == 82) ##2 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !ScanStat ##1 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 ScanStat_q1 ##1 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad >= 18) && (Fiad <= 28) ##1 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad == 28) ##1 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider == 216) ##1 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider == 216) ##1 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad >= 11) && (Fiad <= 12) ##2 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider >= 92) && (TempDivider <= 216) ##1 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (CtrlData == 56618)) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider >= 92) && (Divider <= 216) ##1 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData && ScanStat_q2) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider == 29) ##2 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData_q1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 ScanStat ##2 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 45) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 157) ##3 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset == 107) ##1 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 0) ##3 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && !MdcEn ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 RStat_q2 ##3 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 RStatStart ##2 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 RStat_q3 ##2 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad >= 2) && (Rgad <= 8) ##2 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 0) && (TempDivider <= 92) ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter >= 0) && (Counter <= 83) ##3 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad >= 10) && (Fiad <= 13) ##3 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 WCtrlData_q3 ##3 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (CounterPreset == 4)) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad >= 0) && (Rgad <= 5) ##3 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (Mdi ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1 ##3 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 Nvalid ##3 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider == 29) ##2 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!WCtrlDataStart && !CountEq0 ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 WCtrlDataStart ##3 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 RStat ##1 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 83) ##3 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset >= 77) && (CounterPreset <= 84) ##3 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CtrlData >= 17834) && (CtrlData <= 45889) ##1 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter == 81) ##1 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart && !NoPre ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !ScanStat_q2 ##2 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad >= 2) && (Rgad <= 6) ##2 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !ScanStat_q1 && !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Counter == 83) ##4 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter >= 0) && (Counter <= 82) ##2 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!ScanStat && !WCtrlDataStart ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData && RStat_q1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !RStat_q1 ##1 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset == 13) ##2 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset >= 45) && (CounterPreset <= 107) ##1 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 77) ##3 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (TempDivider == 11)) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart && RStat_q1 ##4 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 35) && (CounterPreset <= 68) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 75) && (Divider <= 139) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 14) ##3 MdcEn ##1 1) |-> (Rgad >= 14) && (Rgad <= 19));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdi ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart && (CtrlData >= 20165) && (CtrlData <= 21010) ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((CounterPreset == 45) ##1 !MdoEn_d ##3 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 92) ##4 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 8) ##4 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 18) ##4 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdc ##4 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((CounterPreset == 45) ##3 !MdoEn_d ##1 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((TempDivider == 157) ##1 Mdi ##3 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((TempDivider >= 75) && (TempDivider <= 139) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData == 20165) ##4 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad >= 13) && (Fiad <= 18) ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!WCtrlDataStart && WCtrlData_q2 ##4 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 45) ##4 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter >= 1) && (Counter <= 84) ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 92) ##4 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 1) && (Divider <= 92) ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Counter == 84) ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 2) && (TempDivider <= 92) ##4 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 84) ##4 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##1 !MdoEn_d ##3 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider == 157) ##1 Mdi ##3 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart && ScanStat_q2 ##4 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (RStat_q3 ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Divider >= 1) && (Divider <= 29) ##3 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Divider >= 157) && (Divider <= 216) ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData == 17834) ##4 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (TempDivider >= 157) && (TempDivider <= 170) ##4 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Fiad >= 6) && (Fiad <= 18) ##1 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Divider >= 1) && (Divider <= 92) ##3 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Fiad >= 6) && (Fiad <= 11) ##1 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((TempDivider >= 67) && (TempDivider <= 119) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Divider >= 11) && (Divider <= 157) ##1 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Fiad >= 0) && (Fiad <= 13) ##4 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Fiad == 11) ##3 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (CounterPreset >= 77) && (CounterPreset <= 107) ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (TempDivider >= 11) && (TempDivider <= 157) ##1 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42964) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (CounterPreset >= 4) && (CounterPreset <= 77) ##1 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (TempDivider >= 2) && (TempDivider <= 92) ##3 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 (Counter == 79)) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (TempDivider >= 11) && (TempDivider <= 29) ##1 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Fiad == 10) ##4 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 (TempDivider == 217)) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (CtrlData >= 17834) && (CtrlData <= 45889) ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 RStat_q1 ##1 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((Divider >= 67) && (Divider <= 119) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Rgad >= 6) && (Rgad <= 10) ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##3 !MdoEn_d ##1 !WCtrlData) |-> (CtrlData >= 51389) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (CounterPreset >= 0) && (CounterPreset <= 13) ##3 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (CounterPreset >= 4) && (CounterPreset <= 13) ##1 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (CtrlData >= 33989) && (CtrlData <= 45889) ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Divider >= 11) && (Divider <= 29) ##1 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Fiad >= 11) && (Fiad <= 18) ##3 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Fiad >= 11) && (Fiad <= 13) ##3 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Divider >= 92) && (Divider <= 216) ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Rgad >= 0) && (Rgad <= 6) ##4 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((Divider == 92) ##1 !MdoEn_d ##3 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Counter == 83) ##4 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Divider >= 157) && (Divider <= 170) ##4 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Rgad == 0) ##4 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (TempDivider == 29) ##3 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && WCtrlDataStart ##4 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 NoPre ##1 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((TempDivider == 92) ##1 !MdoEn_d ##3 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (CounterPreset == 13) ##3 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && NoPre ##4 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Rgad == 10) ##2 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Divider == 157) ##4 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Counter == 81) ##2 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Fiad == 6) ##1 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Fiad == 28) ##2 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider == 92) ##3 !MdoEn_d ##1 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 WCtrlDataStart_q ##3 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 !WCtrlData_q1 ##1 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Rgad >= 0) && (Rgad <= 5) ##4 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((CounterPreset == 45) ##2 !MdoEn_d ##2 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 !RStat ##1 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!WCtrlDataStart_q && RStat_q2 ##4 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 (Divider == 217)) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (TempDivider >= 92) && (TempDivider <= 216) ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Fiad >= 10) && (Fiad <= 13) ##4 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Rgad >= 2) && (Rgad <= 8) ##3 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (CounterPreset >= 0) && (CounterPreset <= 45) ##3 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Rgad == 28) ##1 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (CounterPreset == 4) ##1 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Divider == 11) ##1 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Rgad == 2) ##3 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !RStat_q3 && !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!ScanStat_q1 && !WCtrlDataStart_q ##4 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (TempDivider == 157) ##4 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 !RStat ##3 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (CounterPreset >= 77) && (CounterPreset <= 84) ##4 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (CounterPreset == 107) ##2 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 !NoPre ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !WCtrlData_q1 && RStat) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (RStat_q2 ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (TempDivider == 11) ##1 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Divider == 216) ##2 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Counter >= 1) && (Counter <= 83) ##4 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (Counter == 80) ##1 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 ScanStat_q1 ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (Counter >= 0) && (Counter <= 83) ##4 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !WCtrlData_q2) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 ScanStat_q2 ##1 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 (Fiad == 26)) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Counter == 82) ##3 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((CounterPreset >= 33) && (CounterPreset <= 58) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (CounterPreset >= 45) && (CounterPreset <= 107) ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (RStat_q2 ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 !ScanStat ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !WCtrlData_q1 && (CounterPreset == 107)) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (Divider == 29) ##3 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (Rgad >= 8) && (Rgad <= 10) ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((TempDivider == 92) ##3 !MdoEn_d ##1 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 (CtrlData == 56618) ##1 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && Nvalid ##4 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && WCtrlData_q3 ##4 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (TempDivider >= 157) && (TempDivider <= 216) ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !WCtrlData_q1 && WCtrlData) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 RStatStart ##3 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 (TempDivider >= 2) && (TempDivider <= 29) ##3 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 !WCtrlData ##2 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 (TempDivider == 216) ##2 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 RStat_q3 ##3 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 !ScanStat_q1 ##1 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 !ScanStat_q2 ##3 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !ScanStat_q2 && !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 !RStat_q1 ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !WCtrlData_q1 && RStat_q2) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 !RStat_q2 ##1 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 RStat ##2 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 ScanStat ##3 !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q && (CounterPreset == 77) ##4 1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 !RStat_q1 && !WCtrlData_q1) |-> (Rgad >= 20) && (Rgad <= 26));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((TempDivider == 92) ##2 !MdoEn_d ##2 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 (Rgad >= 8) && (Rgad <= 19) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider == 92) ##2 !MdoEn_d ##2 1) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 25) ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 11320) && (CtrlData <= 22324) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (CountEq0 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 11320) && (CtrlData <= 22324) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##1 !MdoEn_d ##3 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 (Rgad >= 8) && (Rgad <= 16) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31502) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!ScanStat_q2 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!NoPre ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData == 41248)) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##3 !MdoEn_d ##1 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##2 !MdoEn_d ##2 !WCtrlData) |-> (Fiad >= 0) && (Fiad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 21) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!RStat && ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 27) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 154) && ScanStat ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 RStat_q1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##1 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (ScanStat ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !NoPre) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!RStat_q3 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !RStat_q2) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 (Fiad == 7)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Rgad == 9) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((ShiftReg == 154) && RStat ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !WCtrlData_q2) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (RStat ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((ShiftReg == 154) && RStat_q3 ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !ScanStat_q2) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!WCtrlData_q1 && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 (Counter == 71)) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((ShiftReg == 154) && WCtrlData_q3 ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 ScanStat_q1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Fiad == 23) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Divider == 43) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!ScanStat_q1 && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 13649) && (CtrlData <= 26144) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((ShiftReg == 154) && NoPre ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 78) && (Divider <= 119) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 78) && (TempDivider <= 119) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##1 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((TempDivider == 43) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset == 20) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 68) && (Divider <= 126) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##1 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Counter == 72) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 68) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!RStat_q1 && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 68) && (TempDivider <= 126) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 43) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31502) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##2 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 32) && (CounterPreset <= 61) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31502) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Mdc ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 43) ##2 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 45) && (CounterPreset <= 86) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!ScanStat_q2 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!CountEq0 && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 14464) && (CtrlData <= 30613) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 14464) && (CtrlData <= 30613) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 23937) && (CtrlData <= 45398) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 23937) && (CtrlData <= 45398) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 75) && (TempDivider <= 139) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!MdcEn_n && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 ScanStat_q1 && ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 WCtrlData_q3 ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && WCtrlData_q2 ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 75) && (Divider <= 139) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 !NoPre && ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CounterPreset >= 35) && (CounterPreset <= 68) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 68) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 RStat_q1 && ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!MdcEn_n ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat_q3 ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (RStat_q1 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!CountEq0 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 13054) ##2 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlData_q3 && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 22) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (RStat_q2 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 22) && (Fiad <= 31) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42964) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 45) && (CounterPreset <= 86) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42964) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!RStat ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (RStat ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (Mdi ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 ScanStat ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 RStat ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (RStat_q2 ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) (RStat_q2 ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ScanStat_q1 ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 21) && (Fiad <= 31) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 20));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 27) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 25) ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 25) ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 27) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 RStat ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 RStat ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ScanStat_q1 ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat_q3 ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (ScanStat_q1 ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 NoPre ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset == 45) ##2 !MdoEn_d ##2 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad >= 8) && (Rgad <= 10) ##1 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider >= 157) && (Divider <= 170) ##3 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter >= 0) && (Counter <= 83) ##3 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider == 92) ##1 !MdoEn_d ##3 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad >= 18) && (Fiad <= 28) ##1 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset >= 77) && (CounterPreset <= 84) ##3 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad >= 11) && (Fiad <= 12) ##2 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider >= 157) && (TempDivider <= 170) ##3 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter >= 0) && (Counter <= 82) ##2 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 RStat_q2 ##3 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider == 216) ##1 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!ScanStat && !WCtrlDataStart ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 WCtrlDataStart_q ##2 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad >= 2) && (Rgad <= 8) ##2 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad >= 0) && (Rgad <= 6) ##3 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData_q1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset == 45) ##3 !MdoEn_d ##1 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider >= 92) && (Divider <= 216) ##1 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 WCtrlData_q3 ##3 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 RStatStart ##2 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 RStat_q3 ##2 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 NoPre ##3 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1 ##3 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && !NoPre ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !ScanStat ##1 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CtrlData >= 17834) && (CtrlData <= 45889) ##1 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad >= 0) && (Rgad <= 5) ##3 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad >= 11) && (Fiad <= 18) ##2 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset >= 45) && (CounterPreset <= 107) ##1 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider >= 92) && (TempDivider <= 216) ##1 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 0) && (TempDivider <= 92) ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad >= 10) && (Fiad <= 13) ##3 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 83) ##3 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && (CtrlData >= 20165) && (CtrlData <= 21010) ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && (CtrlData >= 0) && (CtrlData <= 21010) ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##2 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CtrlData >= 20165) && (CtrlData <= 45889) ##1 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && ScanStat_q2 ##4 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad == 2) ##2 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter == 82) ##2 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 0) ##3 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Counter == 80)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider == 216) ##1 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdc ##4 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 10) ##3 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 8) ##4 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider == 92) ##2 !MdoEn_d ##2 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 18) ##4 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter >= 1) && (Counter <= 83) ##3 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Counter == 84) ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad == 10) ##1 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad == 28) ##1 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 92) ##4 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad == 11) ##2 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider == 29) ##2 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 92) ##4 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 2) && (TempDivider <= 92) ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad >= 2) && (Rgad <= 6) ##2 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart && RStat_q1 ##4 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider == 92) ##2 !MdoEn_d ##2 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !RStat_q1 ##1 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 0) && (Divider <= 92) ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !WCtrlData ##1 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 1) && (Divider <= 92) ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Divider == 11)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !RStat_q2) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter == 81) ##1 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad >= 13) && (Fiad <= 18) ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 Nvalid ##3 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 45) ##4 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && !CountEq0 ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 ScanStat ##2 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !NoPre ##1 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData && NoPre) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !ScanStat_q1 && !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !ScanStat_q2 ##2 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !RStat && !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 RStat ##1 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset >= 0) && (CounterPreset <= 45) ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter >= 1) && (Counter <= 84) ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider == 92) ##1 !MdoEn_d ##3 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 WCtrlDataStart ##3 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset == 45) ##1 !MdoEn_d ##3 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 ScanStat_q1 ##1 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdi ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData && ScanStat_q2) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Fiad == 6)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && !MdcEn ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 157) ##3 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData == 20165) ##4 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (CounterPreset == 4)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (TempDivider == 11)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 157) ##3 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!MdcEn && !WCtrlDataStart ##4 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 77) ##3 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Rgad == 28)) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData && RStat_q1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 84) ##4 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset == 107) ##1 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider == 29) ##2 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset == 13) ##2 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !RStat ##2 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlDataStart && WCtrlData_q2 ##4 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 38520) && (CtrlData <= 51084) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider == 92) ##3 !MdoEn_d ##1 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 21) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##1 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 44));
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!RStat && ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##1 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!RStat && ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData == 41248)) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 44));
assert property(@(posedge Clk) ((Divider == 92) ##3 !MdoEn_d ##1 1) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData == 41248)) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (ScanStat ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31502) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 21) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Mdi ##2 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 7) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 7) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 WCtrlData_q3 ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (Mdi ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Mdi ##2 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) (!WCtrlData ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 WCtrlData_q3 ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) (Mdi ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 (Rgad >= 8) && (Rgad <= 16) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 (Rgad >= 8) && (Rgad <= 16) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 13649) && (CtrlData <= 26144) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 13649) && (CtrlData <= 26144) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##1 !MdoEn_d ##3 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) (WCtrlData ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!RStat_q3 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31) ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!MdcEn_n && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!MdcEn_n && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##3 !MdoEn_d ##1 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 37472) && (CtrlData <= 51084) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##1 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!CountEq0 && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31) ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##1 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!CountEq0 && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 !NoPre && ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 ScanStat_q1 && ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!ScanStat_q2 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 9) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (Reset) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (Reset) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 !NoPre && ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 RStat_q1 && ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && WCtrlData_q2 ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 9) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!ScanStat_q2 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 11320) && (CtrlData <= 22324) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (Reset ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 ScanStat_q1 && ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Busy) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 RStat_q1 && ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!WCtrlData_q3 && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!WCtrlData_q3 && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!Busy) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (ScanStat_q1 ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && WCtrlData_q2 ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (WCtrlData ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##2 !MdoEn_d ##2 !WCtrlData) |-> (CtrlData >= 49359) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 23937) && (CtrlData <= 45398) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 14464) && (CtrlData <= 30613) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 ScanStat ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 ScanStat ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 18) && (Rgad <= 23) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 65) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 170) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 5076) && (CtrlData <= 8551)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 65) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 21) && (Fiad <= 24)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 31) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !NoPre ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 33531) && (CtrlData <= 40641) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 27) && (Fiad <= 28) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 0) && (Fiad <= 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 22) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 84) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 39492) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter >= 77) && (Counter <= 85)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 71) && (Counter <= 86) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 56816) && (CtrlData <= 61352) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 9) && (Rgad <= 16) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 72) && (Counter <= 87) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 43145) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 170) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 73) && (Counter <= 88) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##2 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##2 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre ##2 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 10) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!NoPre ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!NoPre ##2 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 13) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 13) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 10) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 (Rgad >= 8) && (Rgad <= 19) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!WCtrlData_q3 && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 (Rgad >= 8) && (Rgad <= 19) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!NoPre ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42964) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (ScanStat_q2 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49423) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (Reset) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 21) && (Fiad <= 31) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!ScanStat ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 21) && (Fiad <= 31) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!Busy) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (Reset) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!Nvalid && !MdcEn && (Counter == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) (!NoPre && !Nvalid && (Counter == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31502) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!Nvalid && !WCtrlData_q1 && (Counter == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && (Counter == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) (!Nvalid && !RStat && (Counter == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) (!Nvalid && (Divider == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Busy) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) (!Nvalid && !NoPre && (Counter == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42964) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!Nvalid && !ScanStat_q1 && (Counter == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Counter == 0) && (CounterPreset == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) (!Nvalid && !WCtrlData) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) (WCtrlData_q3 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!MdcEn && !Nvalid && (Counter == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!CountEq0 && (Counter == 0)) |-> (CtrlData >= 0) && (CtrlData <= 15699));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (WCtrlData_q2 ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Fiad == 0) ##2 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Fiad >= 22) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 22) && (Fiad <= 31) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad == 0) ##2 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 22) && (Fiad <= 31) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (ScanStat_q1 ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Fiad >= 22) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (ScanStat_q1 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 27) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!RStat_q1 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 RStat ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 13054) ##2 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 13054) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 12823) && (CtrlData <= 25689));
assert property(@(posedge Clk) (WCtrlData ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 13054) ##2 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!ScanStat ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 29) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 59080) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 179) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 88) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider >= 149) && (TempDivider <= 179) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (Mdi ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 8)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Rgad == 0) ##2 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!RStat_q3 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!RStat_q3 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 8)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 18)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (Mdi ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 18)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Rgad == 0) ##2 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) (!Nvalid ##1 !NoPre) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 89) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (!ScanStat_q1 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter == 84)) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!Nvalid ##1 !NoPre) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter == 84)) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (RStat ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 12) ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Counter == 0) ##2 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 NoPre ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData == 33989) ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!Nvalid && MdcEn ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 NoPre ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData == 0) ##3 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CtrlData >= 22792) && (CtrlData <= 44469) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!Nvalid && (Divider == 170) ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CtrlData == 0) ##3 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 170) ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 84) ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 170) ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && WCtrlData_q2 ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!Nvalid && CountEq0 ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 6) ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (Reset ##3 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 12) ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 84) ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CtrlData == 33989) ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 6) ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!Nvalid && CountEq0 ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!Nvalid && (Divider == 170) ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (!Nvalid && MdcEn ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider == 0) ##3 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider == 0) ##3 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 25) ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Counter == 0) ##2 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (ScanStat_q2 ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 18) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 122) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 33087) && (CtrlData <= 65474) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!NoPre ##2 !WCtrlDataStart_q ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 21) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (ScanStat_q1 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData == 41248)) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!NoPre ##2 !Nvalid ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 (Rgad >= 8) && (Rgad <= 16) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##1 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) (!NoPre ##2 !WCtrlDataStart ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25959) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##1 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 53) && (Counter <= 81) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (CountEq0 ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider == 0) ##3 !MdoEn) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre ##2 !RStatStart ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 WCtrlData_q3 ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider == 0) ##3 !MdoEn) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!RStat && ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData == 20165)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 8) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && WCtrlData_q2) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!WCtrlDataStart && RStat_q1) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdc) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 45) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (RStat_q2 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!WCtrlDataStart && RStat_q1 ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart && ScanStat_q2) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 8)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31) ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 92) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdc ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData == 20165) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && WCtrlData_q2 ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && ScanStat_q2 ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 84)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Reset ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 18) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 24718) && (CtrlData <= 37267) ##1 !WCtrlDataStart ##3 1) |-> (CtrlData >= 38277) && (CtrlData <= 51084));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 92) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 84) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (CountEq0 ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Counter >= 45) && (Counter <= 122) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 18)) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (Busy ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart && MdcEn ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 6) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 8)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !RStat) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 Nvalid) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 0) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 18)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !WCtrlData_q1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (MdcEn_n ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !NoPre) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (Mdi ##1 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 13)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 12) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!Mdc ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 92)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && CountEq0 ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 10)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider == 0) ##1 !RStat_q1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 5)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 0) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData == 0) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((TempDivider == 0) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!NoPre ##1 !WCtrlDataStart ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 170) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 157)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 1)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlData && !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData == 33989) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 170) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 0) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (Mdi ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 1)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 WCtrlData_q3) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!MdcEn_n && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 92)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 0)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 0)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 2)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 84)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 83)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 45)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 RStat_q2) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 77)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 84) ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 WCtrlDataStart) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##2 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (Mdi ##1 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 157)) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##2 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CtrlData >= 13649) && (CtrlData <= 26144) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!WCtrlData_q3 && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre ##1 !Nvalid ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!CountEq0 && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Fiad == 0) ##1 !RStatStart) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 RStat_q1 && ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!NoPre ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (WCtrlData_q1 ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 !NoPre && ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (CountEq0 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Rgad == 0) ##1 !RStatStart) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (MdcEn ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData_q3 ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 ScanStat_q1 && ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider == 144) ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> InProgress_q3);
assert property(@(posedge Clk) (ShiftedBit) |-> InProgress_q3);
assert property(@(posedge Clk) ((Divider == 144) ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider == 191) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (RStat ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (ScanStat ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Rgad == 0)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!ScanStat_q2 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider == 191) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (RStat_q2 ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset == 94) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad == 7) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (NoPre && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !RStat_q3) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 (Rgad >= 8) && (Rgad <= 19) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData == 48527)) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData == 43145)) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 22) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (RStat_q3 ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Counter == 83)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlData_q2 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && WCtrlData_q2 ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Fiad == 10)) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!RStat_q2 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (ShiftedBit && NoPre) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Counter >= 60) && (Counter <= 83) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Counter == 71) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !WCtrlData_q2 ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider == 170) ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 WCtrlData_q1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter == 84) ##1 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 0) ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !Mdi ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 RStat_q1 ##1 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 0) ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 ScanStat_q1 ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad == 6) ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !Mdc ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (Mdi ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 RStat) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 RStat ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider == 0) ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && (Counter == 0) ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !RStat_q2 ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !RStat && !WCtrlDataStart ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad == 12) ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset == 45) ##1 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && (CounterPreset == 0) ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !Mdi ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !RStat_q1 ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !ScanStat_q1 && !WCtrlDataStart ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 7) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData && !WCtrlDataStart ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 MdcEn ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !WCtrlData_q3 ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !RStat_q2 ##1 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !RStat_q3 ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 WCtrlData) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad == 18) ##1 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !WCtrlData_q3 ##1 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 21) && (Fiad <= 31) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 ScanStat_q2 ##1 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !Mdc ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad == 8) ##1 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 CountEq0 ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !RStat_q1 && !WCtrlDataStart ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !ScanStat_q2 && !WCtrlDataStart ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CtrlData == 0) ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider == 92) ##1 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider == 92) ##1 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !WCtrlData_q1 ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 !RStat_q3 ##1 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset == 84) ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!Mdi && !NoPre && !WCtrlDataStart ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 WCtrlData ##1 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !WCtrlData_q2 ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!Mdc && !NoPre && !WCtrlDataStart ##4 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 RStat_q2) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter == 0) ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider == 170) ##2 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 13) ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 1) ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 1) ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 ScanStat ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !RStat_q1 ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 0) ##1 Mdi ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 5) ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !ScanStat_q2 ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !Mdc ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !WCtrlData_q1 ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 ScanStat ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData ##2 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !WCtrlData_q2 ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 0) ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlData ##2 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !RStat_q2 ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !WCtrlData_q3 ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !RStat ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 2) ##3 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!ScanStat_q2 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!RStat ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (NoPre ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 25) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (RStat_q3 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 22) && (Fiad <= 31) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 22) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!NoPre ##2 !WCtrlDataStart_q ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!NoPre ##2 !Nvalid ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre ##2 !Nvalid ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre ##2 !WCtrlDataStart_q ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (RStat ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!NoPre ##2 !WCtrlDataStart ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre ##2 !WCtrlDataStart ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre ##2 !RStatStart ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (RStat ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (!NoPre ##2 !RStatStart ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 27) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!RStat_q3 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 43315) && (CtrlData <= 48527) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 28) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (!NoPre ##1 !Nvalid ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (MdcEn_n ##3 !NoPre && (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 95) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && InProgress ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStatusOp && (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 56816) ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 24) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 26) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 123) ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 45177) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##4 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 !ReadStatusOp ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 !ScanStatusOp) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 !WriteDataOp ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##1 !Nvalid) |-> (CtrlData >= 25940) && (CtrlData <= 38151));
assert property(@(posedge Clk) (!RStat_q1 && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (!NoPre ##1 !WCtrlDataStart ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 !ReadStatusOp) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 163) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && (Divider >= 83) && (Divider <= 191) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 3) && (BitCounter <= 5) ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 193)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n && WriteOp ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && InProgress_q1 ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n && MdoEn_d ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 192) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 43194) ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 !ReadStatusOp ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 80) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 26) ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 193)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && ScanStat ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 3350) && (CtrlData <= 56816) ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 NoPre ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 WriteOp) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress_q2 ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (InProgress_q3 && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStatusOp ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Divider == 144) && MdcEn_n ##4 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 95) ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && MdoEn ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 95)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 80) ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##4 (ShiftReg == 38)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((BitCounter == 3) && MdcEn_n ##4 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 3) && (Fiad <= 28) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((TempDivider == 144) && MdcEn_n ##4 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 WriteOp ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (!NoPre ##1 !Nvalid ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Divider == 144) ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 3) && (BitCounter <= 5) && (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 RStatStart_q2) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 WriteOp ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) && MdcEn_n ##4 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((BitCounter >= 3) && (BitCounter <= 5) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && ScanStat_q1 ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 6)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CounterPreset == 71) ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 83) && (Divider <= 191) && (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((TempDivider == 144) ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 RStatStart_q2 ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CounterPreset == 71) && MdcEn_n ##4 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && RStatStart_q2 ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Fiad == 31) && MdcEn_n ##4 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n && MdoEn_2d ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn_2d ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 MdoEn) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 79) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && MdoEn_2d ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 249) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 MdoEn_2d) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlDataStart_q2 ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 9) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 163) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 !WriteDataOp) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 MdoEn_2d ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CtrlData == 17702) ##4 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn_n && NoPre ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n && Mdo ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 ScanStat) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 !SyncStatMdcEn) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n && MdoEn ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n && WCtrlDataStart_q2 ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((ShiftReg == 19) && MdcEn_n ##4 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 WCtrlData_q3) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress_q2 ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && MdoEn_d ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 RStat_q2) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 !WriteDataOp && (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter == 3)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress_q1 ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdo ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 122) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && Mdo ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 Mdo) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n && Mdo_d ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 !WriteDataOp ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 123) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 ScanStat_q1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (!NoPre ##1 !WCtrlDataStart ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (!RStat_q2 && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 27216) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) && MdcEn_n ##4 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 Mdo ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (RStat_q1 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 192) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && WCtrlDataStart_q2 ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 WCtrlDataStart_q2) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 MdoEn ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && RStat_q1 ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 249) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 InProgress) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 WCtrlData_q2) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) && MdcEn_n ##4 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && (TempDivider >= 83) && (TempDivider <= 191) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (!WriteDataOp && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 !SyncStatMdcEn ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && WriteOp ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress_q1 ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 !StartOp ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 21609) && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStatusOp ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (!ReadStatusOp && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (!ScanStatusOp && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && Mdi ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 RStatStart_q2 ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n && RStatStart_q2 ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##3 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 (Rgad == 3)) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress_q3 ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n && ScanStat_q2 ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 87) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 3) && (BitCounter <= 5) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress_q3 ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 InProgress_q1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##3 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 Mdi) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 RStat ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 !StartOp) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 InProgress_q3) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (!StartOp && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && InProgress_q3 ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 !StartOp ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 !StartOp && (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && (CounterPreset >= 40) && (CounterPreset <= 94) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (InProgress_q1 && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && InProgress_q2 ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q3 ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 ScanStat_q2) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (InProgress_q2 && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 !WCtrlData) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && (ShiftReg >= 38) && (ShiftReg <= 154) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n && InProgress ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 MdoEn_d) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 MdoEn_d ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 InProgress_q2) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlDataStart_q2 ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && (BitCounter >= 3) && (BitCounter <= 5) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 !ReadStatusOp && (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn_d ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 !SyncStatMdcEn && (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (InProgress && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (!SyncStatMdcEn && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 94) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 !SyncStatMdcEn ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CounterPreset >= 54) && (CounterPreset <= 89) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##1 NoPre ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 27) ##3 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter == 3) ##3 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 38) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 84) && (CounterPreset <= 99) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 172) ##2 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31) ##2 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q2 ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17) ##2 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 55) && (Divider <= 56) ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 83) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 170) && (Divider <= 200) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 2) && (BitCounter <= 3) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##3 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 21) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 84) && (CounterPreset <= 85) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 170) && (TempDivider <= 200) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 170) && (TempDivider <= 172) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 170) && (Divider <= 172) ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter == 3) ##2 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 38) ##3 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 40) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 38) ##2 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 55) && (TempDivider <= 56) ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter == 3) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStat_q3 ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q1 ##1 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##3 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 28) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 83) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 28) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 2) && (BitCounter <= 3) ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 85) ##2 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 172) ##2 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && WCtrlData_q1 ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 26) && (CounterPreset <= 27) ##2 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) && WCtrlData_q2 ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 60) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid && Mdc) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid && (Divider == 92)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Rgad == 0)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 92)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Fiad == 10)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!Reset ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!NoPre ##3 !RStatStart ##1 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (Busy ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Fiad == 10)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Counter == 83)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Rgad == 0)) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!CountEq0 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 10) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 45)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 43) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (ScanStat_q1 ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 8)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad == 26) ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (Counter >= 47) && (Counter <= 74));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 NoPre ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Nvalid && ScanStat_q2) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (ScanStat ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid && WCtrlData_q2) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData == 20165)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!MdcEn ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid && RStat_q1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !RStat_q3) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre ##3 !WCtrlDataStart_q ##1 1) |-> (CounterPreset >= 62) && (CounterPreset <= 93));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 18)) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !RStat_q3) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Counter == 83)) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (WCtrlData ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 MdcEn ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !Mdc ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 WCtrlData_q1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 RStat_q2) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad == 8) ##1 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter == 84) ##1 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 RStat) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider == 170) ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!Mdc && !NoPre && !WCtrlDataStart ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !WCtrlData_q1 ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider == 92) ##1 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter == 0) ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !Mdi ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !RStat_q2 ##1 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad == 8) ##1 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 RStat_q1 ##1 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (Reset ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 0) ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!Mdi && !NoPre && !WCtrlDataStart ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((TempDivider == 0) ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 WCtrlData) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 ScanStat_q1 ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !RStat_q1 ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !WCtrlData_q3 ##1 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 WCtrlData ##1 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!Mdi && !NoPre && !WCtrlDataStart ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !Mdc ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !RStat && !WCtrlDataStart ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !WCtrlData_q2 ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 MdcEn ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset == 45) ##1 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad == 6) ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !RStat_q2 ##1 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !RStat_q1 ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlData && !WCtrlDataStart ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !Mdi ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad == 12) ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 RStat_q2) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !Mdc ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 WCtrlData ##1 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (Reset ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !RStat_q2 ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !Mdi ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 RStat ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!Mdc && !NoPre && !WCtrlDataStart ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !RStat_q1 && !WCtrlDataStart ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !WCtrlData_q1 ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 RStat_q1 ##1 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !Mdc ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad == 6) ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter == 0) ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 !RStat_q3 ##1 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider == 170) ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 129) && (Divider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad == 12) ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !RStat_q3 ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !WCtrlData_q3 ##1 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlData && !WCtrlDataStart ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData == 0) ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 0) ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 ScanStat_q2 ##1 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider == 92) ##1 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset == 84) ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider == 170) ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 ScanStat_q1 ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && (Counter == 0) ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !ScanStat_q2 && !WCtrlDataStart ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad == 18) ##1 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 129) && (TempDivider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!NoPre && !ScanStat_q1 && !WCtrlDataStart ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !RStat_q2 ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !RStat_q1 && !WCtrlDataStart ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter == 84) ##1 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !WCtrlData_q2 ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && (CounterPreset == 0) ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!NoPre && !RStat && !WCtrlDataStart ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider == 170) ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset == 45) ##1 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && (Counter == 0) ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((TempDivider == 0) ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 RStat) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !ScanStat_q1 && !WCtrlDataStart ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 CountEq0 ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad == 18) ##1 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !WCtrlData_q2 ##4 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 13) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 0) ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider == 92) ##1 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 ScanStat_q2 ##1 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider == 92) ##1 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 0) ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && (CounterPreset == 0) ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !Mdi ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 RStat ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset == 84) ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !WCtrlData_q3 ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 WCtrlData) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !ScanStat_q2 && !WCtrlDataStart ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !WCtrlData_q2 ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !RStat_q3 ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 !RStat_q3 ##1 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 WCtrlData_q1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (Mdi ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 CountEq0 ##2 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !WCtrlData_q3 ##2 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CtrlData == 0) ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 0) ##1 Mdi ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !Mdc ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !RStat_q1 ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !RStat_q2 ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 0) ##1 Mdi ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 1) ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !WCtrlData_q3 ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 6426) && (CtrlData <= 9694) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !WCtrlData_q1 ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 13) ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (NoPre ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 6322) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 5) ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 0) ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 13) ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !ScanStat_q2 ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !WCtrlData_q3 ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 21) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !RStat_q2 ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !RStat_q1 ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !WCtrlData_q1 ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 1) ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 0) ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 ScanStat ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !WCtrlData_q2 ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !WCtrlData_q2 ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 ScanStat ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 2) ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!ScanStat ##2 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 1) ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 5) ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !RStat ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!RStat_q1 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!Mdc && (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!ScanStat ##2 !RStatStart) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !ScanStat_q2 ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!ScanStat ##2 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!ScanStat ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !Mdc ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!ScanStat ##2 !WCtrlDataStart_q) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 1) ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 2) ##3 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((CtrlData >= 36068) && (CtrlData <= 48256) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!ScanStat ##2 !Nvalid) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !RStat ##3 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) (ReadStatusOp ##1 (Rgad == 30)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (ReadStatusOp ##1 WCtrlDataStart_q2) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (ReadStatusOp ##1 (TempDivider == 10)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp && CountEq0 ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 (Fiad == 23)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!ScanStat ##1 !Nvalid ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !NoPre && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 36068) && (CtrlData <= 63765) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid ##2 !WCtrlData_q2) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (ReadStatusOp ##1 InProgress) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 !ScanStat) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 15) && (Rgad <= 23) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !Mdc && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Mdi && (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 101) && (TempDivider <= 153) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (ReadStatusOp ##1 SerialEn) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (ReadStatusOp ##1 (ByteSelect == 1)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (ReadStatusOp ##1 WriteOp) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 !RStat_q3) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (ShiftReg == 2) && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 8415) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 101) && (Divider <= 153) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (ReadStatusOp ##1 !WriteDataOp) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 (CounterPreset == 4)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid ##2 !Mdi) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (ReadStatusOp ##1 !ReadStatusOp) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 6)) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (ReadStatusOp ##1 (Divider == 10)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 (ShiftReg == 2)) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 WCtrlData) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (ReadStatusOp ##1 !ScanStatusOp) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (MdcEn ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (CounterPreset == 30) && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !WCtrlData && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && WCtrlData ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 12)) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (ReadStatusOp ##1 !SyncStatMdcEn) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (TempDivider == 62) ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid ##2 (Divider == 170)) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q3 && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 !ScanStat_q1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider == 170)) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp && WCtrlData_q1 ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q2 && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid ##2 !Mdc) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (Divider == 62) ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !ScanStat && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!ScanStat ##1 !WCtrlDataStart ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (RStatStart_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 !RStat_q1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (ReadStatusOp ##1 !StartOp) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 !RStat_q2) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (ReadStatusOp ##1 RStatStart_q2) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!RStat_q1 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q1 && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 188) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!Nvalid ##2 !RStat_q1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 !WCtrlData_q1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset == 84)) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !ScanStat_q2 && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 Mdo_d) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (Counter == 0) && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp && Mdo_d ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 WCtrlData_q2) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!RStat_q2 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 22) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (WCtrlData ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 5) ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 175) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 14) && (Rgad <= 31) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 16) && (Fiad <= 22) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (Mdo_d ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (Mdo_d ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Fiad == 26) && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 18) && (Fiad <= 23) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (ShiftReg == 2) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 2) && (Counter <= 4) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid ##1 !WCtrlData_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 16) && (Rgad <= 31) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData == 14667) ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!ScanStat_q1 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 ReadStatusOp ##1 Mdi) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider == 1) ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 13) ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset == 0) ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!WCtrlData_q3 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid ##1 !RStat ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Rgad == 5) && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!ScanStat ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!RStat && (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!RStat ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (MdcEn && ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!ScanStat_q2 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && Mdo_d ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Counter >= 2) && (Counter <= 5) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!RStat_q3 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (ReadStatusOp && MdcEn ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider == 2) ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && !Mdc ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##1 !WCtrlData_q2 ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##1 ScanStat ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 21) && (Rgad <= 31) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##1 !RStat_q2 ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Mdc ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Busy) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!RStat ##4 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 21) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##1 !Mdc ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 15) && (Fiad <= 23) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##1 !RStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##2 !WCtrlData_q3) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !WCtrlData ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##1 !ScanStat_q2 ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##1 !WCtrlData_q3 ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !RStat_q1 && !ScanStat ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 31) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 11) && (Fiad <= 21) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 3) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 20) && (Rgad <= 31) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (Reset) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Mdc && !Nvalid && !ScanStat ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && !Mdi ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##2 !RStat_q3) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && (Counter == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && !WCtrlData_q2 ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && (CounterPreset == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Mdi && !Nvalid && !ScanStat ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !RStat && !ScanStat ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid && (Divider == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CtrlData == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((TempDivider == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##2 !RStat_q2) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && !WCtrlData_q1 ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && !ScanStat_q2 ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && !ScanStat_q1 ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!RStat_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##2 ScanStat_q1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##2 RStat) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (Counter >= 0) && (Counter <= 17));
assert property(@(posedge Clk) (!RStat ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!MdcEn_n && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22561) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!CountEq0 && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 10) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (NoPre ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##1 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 ScanStat_q1 && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!ScanStat_q2 ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset == 45) ##1 !MdoEn_d ##3 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 RStat_q1 && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 18) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!NoPre ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Fiad == 6) ##2 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 60) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!RStat_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 229) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 32) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!NoPre ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider == 92) ##2 !MdoEn_d ##2 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider == 92) ##2 !MdoEn_d ##2 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider == 92) ##1 !MdoEn_d ##3 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (Mdi ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset == 45) ##2 !MdoEn_d ##2 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 229) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 78) && (Divider <= 119) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 1) && (CounterPreset <= 113) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 67) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 1) && (CounterPreset <= 44) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 78) && (Divider <= 119) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 78) && (TempDivider <= 119) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 3) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (ScanStat ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 67) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((TempDivider >= 78) && (TempDivider <= 119) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlData_q2 ##4 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider == 92) ##1 !MdoEn_d ##3 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 44) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 13) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!NoPre ##3 !WCtrlDataStart_q ##1 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 45) ##3 !MdoEn_d ##1 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 75) && (CounterPreset <= 99) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 146) && (TempDivider <= 199));
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Divider >= 146) && (Divider <= 199));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##2 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!NoPre ##3 !WCtrlDataStart_q ##1 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) (!NoPre ##3 !RStatStart ##1 1) |-> (Divider >= 124) && (Divider <= 188));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (ScanStat_q1 ##1 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 87) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (SyncStatMdcEn ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 19) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!NoPre ##3 !RStatStart ##1 1) |-> (TempDivider >= 124) && (TempDivider <= 188));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (CounterPreset == 4)) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (CtrlData >= 0) && (CtrlData <= 21010) ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Fiad == 6)) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Divider == 11)) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 157) ##3 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset == 107) ##1 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 157) ##3 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 115) && (TempDivider <= 185) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter >= 0) && (Counter <= 83) ##3 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (TempDivider == 11)) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Counter == 80)) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !ScanStat_q2 ##2 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 18) ##4 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 8) ##4 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 1) && (Divider <= 92) ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 188) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 0) && (Divider <= 92) ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider == 92) ##3 !MdoEn_d ##1 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 RStat_q3 ##2 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider == 92) ##3 !MdoEn_d ##1 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad >= 11) && (Fiad <= 18) ##2 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 2) && (TempDivider <= 92) ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad >= 0) && (Rgad <= 6) ##3 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 121) && (Divider <= 188) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 77) ##3 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider == 29) ##2 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter >= 1) && (Counter <= 84) ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q3 ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlDataStart && (CtrlData >= 20165) && (CtrlData <= 21010) ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 92) ##4 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter >= 1) && (Counter <= 83) ##3 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider == 216) ##1 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CtrlData >= 20165) && (CtrlData <= 45889) ##1 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##2 !MdoEn_d ##2 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad >= 13) && (Fiad <= 18) ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 Nvalid ##3 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !NoPre ##1 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 45) ##4 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData == 20165) ##4 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((TempDivider >= 97) && (TempDivider <= 180) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 0) ##3 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider >= 92) && (TempDivider <= 216) ##1 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 0) && (TempDivider <= 92) ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 92) ##4 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad >= 18) && (Fiad <= 28) ##1 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad >= 8) && (Rgad <= 10) ##1 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad >= 2) && (Rgad <= 6) ##2 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad >= 0) && (Rgad <= 5) ##3 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider >= 92) && (Divider <= 216) ##1 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData && ScanStat_q2) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CtrlData >= 17834) && (CtrlData <= 45889) ##1 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 10) ##3 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 121) && (Divider <= 188) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!WCtrlDataStart && !NoPre ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad >= 10) && (Fiad <= 13) ##3 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdi ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (CtrlData == 56618)) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !ScanStat_q1 && !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 WCtrlDataStart ##3 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 ScanStat ##2 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad >= 11) && (Fiad <= 12) ##2 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset == 13) ##2 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad >= 2) && (Rgad <= 8) ##2 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !RStat && !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 24) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter >= 0) && (Counter <= 82) ##2 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 NoPre ##3 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!MdcEn && !WCtrlDataStart ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData && NoPre) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && !MdcEn ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider == 216) ##1 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset >= 45) && (CounterPreset <= 107) ##1 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider >= 157) && (TempDivider <= 170) ##3 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 WCtrlData_q3 ##3 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad == 28) ##1 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 RStatStart ##2 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!WCtrlDataStart && Mdc ##4 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 97) && (Divider <= 180) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider >= 115) && (Divider <= 185) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart && ScanStat_q2 ##4 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad == 11) ##2 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!ScanStat && !WCtrlDataStart ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !ScanStat ##1 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 ScanStat_q1 ##1 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad == 10) ##1 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData_q1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 WCtrlDataStart_q ##2 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && RStat_q1 ##4 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !RStat ##2 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad == 2) ##2 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !RStat_q1 ##1 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !WCtrlData ##1 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset >= 77) && (CounterPreset <= 84) ##3 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter == 81) ##1 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData && RStat_q1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && !CountEq0 ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 83) ##3 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && WCtrlData_q2 ##4 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 126) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 RStat_q2 ##3 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider >= 157) && (Divider <= 170) ##3 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter == 82) ##2 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1 ##3 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 84) ##4 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !RStat_q2) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset >= 0) && (CounterPreset <= 45) ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 188) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider == 29) ##2 1) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 56) && (CounterPreset <= 91) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 RStat ##1 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 RStat ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 136) && (Divider <= 192) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (CountEq0 ##1 !Nvalid) |-> (Counter >= 64) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 10) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 45) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 87) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##1 !MdoEn_d ##3 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 175) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 87) && (TempDivider <= 173) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 125)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##3 !MdoEn_d ##1 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 2) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad == 14) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 15) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 0) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdo_d ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 7) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 22) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad == 27) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !RStatStart_q1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStatStart_q1 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlDataStart_q1 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q2 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset >= 58) && (CounterPreset <= 90) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData_q2) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 20) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 23) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 164)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 65) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!NoPre ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##3 RStat_q3 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##2 !MdoEn ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##1 Mdi ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 85)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 88) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 16)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 54)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 26)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CtrlData == 59080) ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##3 !MdoEn ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset >= 4) && (CounterPreset <= 73) && RStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CtrlData == 45177) ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 21)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 4) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 24)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider == 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 27) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 28) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider >= 11) && (TempDivider <= 149) && RStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 47018) && (CtrlData <= 48527) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##4 !RStat) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 11) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 48527) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!MdoEn_d && RStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##2 !ScanStat_q1 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 153) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 54)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!MdoEn && RStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 1) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad == 7) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 81)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##1 !MdoEn ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 79) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdo_d ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 55) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##1 RStat_q3 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 21) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 1) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && WCtrlData_q3 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##3 !ScanStat_q2 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 72) && (Counter <= 79) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##1 !WCtrlData_q2 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##4 !InProgress_q2) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlDataStart_q1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !RStatStart_q1 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 2) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 8) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 31) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 80) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat && RStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 11) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && RStat_q2 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##1 !ScanStat ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider == 179) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 253)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 21) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 170) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##1 !InProgress_q2 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStatStart_q1 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlData_q1 && RStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdo_d ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdo_d) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 12) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##1 !InProgress_q3 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 170) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##2 !WCtrlData_q3 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##4 !RStat_q2) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 253)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 79) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 65) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 164)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 84) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 78) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 26) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 12) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 5) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##4 !MdoEn) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 87) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider == 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset == 4) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 71) && (Counter <= 78) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##2 !ScanStat_q2 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 4) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider >= 11) && (Divider <= 149) && RStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##4 !InProgress_q3) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!ScanStat && RStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 9) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##3 !InProgress_q3 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 79) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider == 179) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 77)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 4) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##2 !InProgress_q3 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 86) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 38) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 4) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdi && RStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ScanStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 73) && (Counter <= 80) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##3 (Counter >= 2) && (Counter <= 71) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 39492) && (CtrlData <= 43145) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 25) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 18) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##3 !InProgress_q2 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##1 (Counter >= 4) && (Counter <= 73) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 67) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 29) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##3 (Fiad == 6) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q1 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##1 !ScanStat_q1 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdi) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 29) && RStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress_q3 && RStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad == 29) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlDataStart_q1 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlDataStart_q1 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 153) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 88) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##2 RStat_q2 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 22) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##2 !InProgress_q2 ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##1 (TempDivider >= 67) && (TempDivider <= 219) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 67) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 2) ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##1 (CounterPreset >= 32) && (CounterPreset <= 108) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 75) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##2 (Counter >= 3) && (Counter <= 72) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 3) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 55) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress_q2 && RStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##1 (Divider >= 67) && (Divider <= 219) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 4) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 22) && (Fiad <= 26) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 23) ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 32) ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 1)) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##3 !RStat_q1 ##1 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##2 !RStat ##2 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##1 RStat_q1 ##3 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Mdo_2d && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 ReadStatusOp ##1 1) |-> (Counter >= 18) && (Counter <= 38));
assert property(@(posedge Clk) ((Divider == 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 80) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 124) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Counter == 84) ##4 !WCtrlData) |-> (Rgad >= 23) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Rgad == 24) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider == 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 124) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset == 80) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CtrlData == 27216) ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad == 24) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((ShiftReg == 0) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStatStart_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider >= 149) && (TempDivider <= 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 1) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!MdcEn_n ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!ScanStat ##4 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat_q1 ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!ScanStat_q1 ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 16163) && (CtrlData <= 31682) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 NoPre ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 85) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 9) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 41) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 85) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 41) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 85) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!CountEq0 ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 85) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q2) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 71)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (ShiftedBit ##1 !NoPre) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 7)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 21) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !WCtrlData_q2) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !WCtrlData_q2) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !NoPre) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!ShiftedBit ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (ScanStat_q1 ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 71)) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q2) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 99) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q2) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat_q3 ##1 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 7)) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q2) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q2) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 ScanStat ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 71)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##1 !NoPre) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 7)) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##1 !WCtrlData_q2) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q2) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit && WCtrlData_q1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (Reset) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData == 41248)) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!RStat_q2 ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (RStat && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (NoPre ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (ScanStat && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!NoPre && ScanStat_q2 && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!NoPre && ShiftedBit && WCtrlData_q2) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!Busy) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((ShiftReg == 77) ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (RStat && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (WCtrlData_q3 && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!NoPre && RStat_q2 && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData_q3 && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!RStat && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData_q3 && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ScanStat && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (ScanStat && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStatStart) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStatStart ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStatStart ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStatStart ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (NoPre && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (NoPre && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 7) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 27) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 45) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (NoPre && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 45) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 69) && (Divider <= 132) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (RStat_q1 ##1 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 83) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 69) && (TempDivider <= 132) ##2 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 83) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CounterPreset >= 33) && (CounterPreset <= 58) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (!Mdi ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 69) && (CounterPreset <= 96));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (Mdc ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 33) && (CounterPreset <= 58) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 13054) && (CtrlData <= 26231) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 126) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 67) && (Divider <= 119) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 WCtrlData_q3 ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 39) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 67) && (TempDivider <= 119) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 67) && (TempDivider <= 119) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 39) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 67) && (Divider <= 119) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 40) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (RStat ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 40) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 78) && (Divider <= 119) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (RStat ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (RStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 78) && (TempDivider <= 119) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 68) && (TempDivider <= 126) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 68) && (TempDivider <= 126) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 68) && (Divider <= 126) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 68) && (Divider <= 126) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##3 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (ScanStat ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 && MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!ScanStat && MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (InProgress_q2 && MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 32) && (CounterPreset <= 61) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) && MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn_n && RStat_q3 ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n && MdoEn_d ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 32) && (CounterPreset <= 61) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 28)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 3350) && (CtrlData <= 51795) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 6725) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 43194) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 219) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 68) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 7) && (Fiad <= 16) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData == 4866) ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) && (CtrlData >= 3635) && (CtrlData <= 43145) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 43) && (Divider <= 90) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad == 17) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 2) && (BitCounter <= 4) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 4) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) && Mdi ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 68) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 InProgress_q1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 8) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 56) && (Divider <= 68) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) && MdoEn_d ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 1) && (BitCounter <= 5) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 249) && MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 31) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat_q2 ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n && Mdo ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 19) && (ShiftReg <= 77) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 14) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 18) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat_q1 ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q1 ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) && ScanStat_q1 ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 55) && (Divider <= 68) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n && MdoEn_2d ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 55) && (TempDivider <= 68) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 26) && (CounterPreset <= 33) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 InProgress_q2) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 14) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 51795) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 2) && (BitCounter <= 3) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 2) && (BitCounter <= 5) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 14) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 2) && (BitCounter <= 3) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 9) && (ShiftReg <= 77) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 19) && (ShiftReg <= 154) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 50) && (CounterPreset <= 72) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 17) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 NoPre) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 16) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 19) && (ShiftReg <= 38) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (ByteSelect == 0) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 11) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 9) && (ShiftReg <= 154) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 9) && (ShiftReg <= 38) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 237)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter == 1) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 29)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 230) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter == 1) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdi ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 2) && (BitCounter <= 4) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 26)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 237)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 18) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 0) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 2) && (BitCounter <= 5) && (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 123) && MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 230) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 249) && MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 MdoEn_d) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 1) && (BitCounter <= 3) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 114) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 230) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 117)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 ScanStat) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 3) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 230) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 44) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) && ScanStat_q2 ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 56) && (TempDivider <= 68) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) && (ShiftReg >= 19) && (ShiftReg <= 154) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 219) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 68) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 14) && (CounterPreset <= 33) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 111) && (Counter <= 123) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 43145) && (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 27216) && MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 3) && (Fiad <= 24) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 33) && (CounterPreset <= 44) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress_q2 ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 27) && (CounterPreset <= 33) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 27) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) && (BitCounter >= 2) && (BitCounter <= 5) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 99) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 114) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 255) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 33) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 14) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 33) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 126) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 RStat) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q2 ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 24)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 68) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 1) && (BitCounter <= 5) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 33) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 68) && (Divider <= 90) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 9) && (ShiftReg <= 77) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 9) && (ShiftReg <= 154) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 21) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 200) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 18) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 68) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 255) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 8) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 21) && (Fiad <= 23) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 111) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n && NoPre ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter == 1) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 MdoEn) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter == 1)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 68) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 MdoEn ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 200) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q3 ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 41248) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) && InProgress_q2 ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 9) && (ShiftReg <= 38) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 11266) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 43) && (Divider <= 68) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 90) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 68) && (TempDivider <= 90) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q2 ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 19) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 110) && (Counter <= 122) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 19) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (ByteSelect == 0) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 14) && (CounterPreset <= 108) ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 68) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (MdcEn_n ##2 MdoEn_d ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdi ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) && MdoEn ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn_d ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (InProgress_q1 && MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress_q1 ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) && InProgress_q1 ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 19) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 45207) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 95) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 33) && (CounterPreset <= 38) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress_q1 ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 SyncStatMdcEn ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 SyncStatMdcEn) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 31) ##3 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) && SyncStatMdcEn ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 SyncStatMdcEn ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 1) && (BitCounter <= 3) ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 !SerialEn ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 ScanStat_q2) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 2) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q3 && (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q1 ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress_q2 ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 !SerialEn ##1 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 110) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 93) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 108)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 92)) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat_q2 ##2 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 109) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 94) ##2 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!ScanStat_q1 && MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Rgad == 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider == 192) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (MdcEn_n && SyncStatMdcEn ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n && Mdi ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad == 5) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((BitCounter == 1) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData == 9176) ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset == 95) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (RStat ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((ShiftReg == 4) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider == 192) && MdcEn_n ##4 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlData && MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 9) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 75) && (TempDivider <= 139) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 75) && (Divider <= 139) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 9) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (ShiftedBit ##1 (CounterPreset == 20)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 68) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 40) && (CounterPreset <= 82) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 68) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (ShiftedBit ##1 (TempDivider == 43)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (ShiftedBit ##1 (Divider == 43)) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 75) && (Divider <= 139) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 75) && (TempDivider <= 139) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##1 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##1 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 102) && (Divider <= 149) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##1 !Nvalid) |-> (Divider >= 46) && (Divider <= 93));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##1 !Nvalid) |-> (TempDivider >= 46) && (TempDivider <= 93));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 83) && (Divider <= 170) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 83) && (TempDivider <= 170) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 35) && (CounterPreset <= 68) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 7) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42485) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 35) && (CounterPreset <= 68) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##2 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 102) && (TempDivider <= 150) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42964) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 41) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 85) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 85) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Counter == 0) ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 68) ##4 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 87) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (RStat && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (ShiftedBit ##1 (Divider == 191)) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 71)) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!ScanStat ##2 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 22) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!Mdi ##2 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) (NoPre ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (ShiftedBit ##1 (CounterPreset == 94)) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) (WCtrlData_q3 && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 97) && (Divider <= 180) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (ShiftedBit ##1 (TempDivider == 191)) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 129) && (Divider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (ShiftedBit ##1 !WCtrlData_q2) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 129) && (TempDivider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 97) && (TempDivider <= 180) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 (Rgad >= 8) && (Rgad <= 16) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (ShiftedBit ##1 !NoPre) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 33) && (CounterPreset <= 58) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q2) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 31) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (ScanStat && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 45) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q2) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 10) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!MdcEn ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (NoPre && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (!RStat_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!CountEq0 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 67) && (Divider <= 119) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 67) && (TempDivider <= 119) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData == 33989)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 101) && (Divider <= 153) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 170)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 101) && (TempDivider <= 153) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 10) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 188) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 6)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Divider >= 115) && (Divider <= 185) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 115) && (TempDivider <= 185) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 24) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 (Rgad >= 8) && (Rgad <= 19) ##1 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!WCtrlDataStart && MdcEn) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 12)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 170)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 3) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!WCtrlDataStart && CountEq0) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 84)) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((CounterPreset >= 56) && (CounterPreset <= 91) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!RStat_q1 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!RStat_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 75) && (CounterPreset <= 99) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 68) && (TempDivider <= 126) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 36068) && (CtrlData <= 48256) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 39) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (Mdo_d ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && WCtrlData ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && Mdo_d ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (RStatStart_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!RStat_q1 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 14) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Divider >= 68) && (Divider <= 126) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (!RStat ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!RStat_q3 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 87) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) (!ScanStat_q2 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (WCtrlDataStart_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (Mdo_d ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WCtrlData_q1 && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 229) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (Divider == 62) ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!WCtrlData ##2 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!RStat && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!RStat_q2 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !ScanStat_q1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##1 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 19) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 21) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 15) && (Rgad <= 23) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 32) && (CounterPreset <= 61) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 40) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !ScanStat_q2 && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 8415) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 (Fiad == 23)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !Mdc && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !ScanStat) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q1 && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 6322) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !WCtrlData && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !NoPre && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (ShiftReg == 2) && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q2 && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 20165) ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp && CountEq0 ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (TempDivider == 62) ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp && Mdo_d ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 1) && (CounterPreset <= 113) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !ScanStat && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!ScanStat_q1 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 (ShiftReg == 2)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 Mdo_d) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 WCtrlData) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 229) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 16) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 20) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q2) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 WCtrlData_q2) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 (CounterPreset == 4)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !WCtrlData_q1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q3) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q3 && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (Counter == 0) && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (CounterPreset == 30) && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WriteDataOp ##1 (Divider == 10)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!Mdi && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad == 30)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 WriteDataOp ##1 Mdi) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Fiad == 26) && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WriteDataOp ##1 WCtrlDataStart_q2) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (WriteDataOp ##1 RStatStart_q2) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WriteDataOp ##1 WriteOp) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 6426) && (CtrlData <= 9694) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WriteDataOp ##1 (ByteSelect == 1)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WriteDataOp ##1 InProgress) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Rgad == 5) && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 43) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!Mdc && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WriteDataOp ##1 SerialEn) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WriteDataOp ##1 !SyncStatMdcEn) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData == 14667) ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (ShiftReg == 2) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WriteDataOp ##1 (TempDivider == 10)) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WriteDataOp ##1 !ScanStatusOp) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WriteDataOp && MdcEn ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WriteDataOp ##1 !StartOp) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (WriteDataOp ##1 !WriteDataOp) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!WCtrlData_q3 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (MdcEn && WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Fiad == 6) ##2 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Counter >= 2) && (Counter <= 5) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Counter >= 2) && (Counter <= 4) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (WriteDataOp ##1 !ReadStatusOp) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 16) && (Fiad <= 22) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!NoPre ##2 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 18) && (Fiad <= 23) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!ScanStat ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 15) && (Fiad <= 23) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##1 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 68) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##1 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!WCtrlData ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 11) && (Fiad <= 21) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (!NoPre ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!NoPre ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 13054) ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CtrlData >= 36068) && (CtrlData <= 63765) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Divider >= 75) && (Divider <= 139) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 32) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 67) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (SyncStatMdcEn ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 75) && (TempDivider <= 139) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 67) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##1 !Nvalid ##1 1) |-> (Divider >= 61) && (Divider <= 123));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!Mdi ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) (!ScanStat ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##1 !Nvalid ##1 1) |-> (TempDivider >= 61) && (TempDivider <= 123));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##1 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 44) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!Mdc ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 13054) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##1 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CounterPreset >= 35) && (CounterPreset <= 68) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Rgad == 0) ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 3) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (!ScanStat ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CounterPreset >= 1) && (CounterPreset <= 44) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) ((CtrlData == 0)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CtrlData == 21010)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 84)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((CtrlData == 33989)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 5)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 0)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 1)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 0)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlData && !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 170)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 12)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (Mdi ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((TempDivider == 0)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 170)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 6)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider == 0) ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((TempDivider == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 0)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (Reset) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 13)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!Busy) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 2)) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 83) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 83) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Fiad == 0) ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##1 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 45) && (CounterPreset <= 86) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 45) && (CounterPreset <= 86) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 85) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!RStat_q1 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 85) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##1 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##1 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 85) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 20));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 85) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (Mdi ##1 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 13));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 38520) && (CtrlData <= 51084) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 37472) && (CtrlData <= 51084) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (NoPre ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter >= 7) && (Counter <= 17)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CtrlData >= 2309) && (CtrlData <= 29355)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 RStat_q1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!NoPre ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> (Counter >= 21) && (Counter <= 46));
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!WCtrlData ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##4 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##4 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 33087) && (CtrlData <= 65474) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49423) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((CtrlData >= 31289) && (CtrlData <= 65462) && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) && RStat_q1 ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (WCtrlData_q2 ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) && (CtrlData >= 31289) && (CtrlData <= 65462) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (Mdi ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!NoPre ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 19) ##2 MdcEn ##2 ScanStat) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 18) ##2 MdcEn ##1 ScanStat ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 60));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!ScanStat ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 19) ##2 MdcEn ##2 ScanStat) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 18) ##2 MdcEn ##2 ScanStat) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (RStat ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 60) ##2 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 60));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!NoPre && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) && RStat ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) && WCtrlData ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) && ScanStat ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!MdoEn && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 RStat_q1 ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat_q3 ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!WCtrlData_q2 && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Fiad == 13) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 18) && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 13) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 ScanStat_q1 ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) && (BitCounter >= 0) && (BitCounter <= 1) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((ShiftReg == 4) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((ShiftReg == 9) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad == 4) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##2 MdcEn ##2 ScanStat) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider == 82) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 10) && (Rgad <= 16) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Divider == 82) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) && (Rgad >= 13) && (Rgad <= 18) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Divider == 81) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 39) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CtrlData == 2762) ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Rgad == 0) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((BitCounter == 1) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData == 46742) ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 65462) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 40) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) && Mdi ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (Rgad >= 14) && (Rgad <= 21) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 WCtrlData ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (!InProgress_q2 && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider == 81) && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (SerialEn ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##1 (BitCounter == 1) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q2) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q2) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (MdcEn ##2 (BitCounter == 2)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (MdcEn ##1 (BitCounter == 2) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ShiftedBit ##1 !WCtrlData_q2) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 71)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !NoPre) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q2) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 48822) && (CtrlData <= 65462) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 13) && (Fiad <= 21) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##1 (Divider == 164) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (Fiad >= 8) && (Fiad <= 15) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##1 (CounterPreset == 81) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##1 (Fiad == 24) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (Fiad >= 12) && (Fiad <= 22) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 RStat_q2 ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CtrlData >= 45889) && (CtrlData <= 65462) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q2) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn ##1 (ShiftReg == 4) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 19) && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (MdcEn ##1 (Fiad == 5) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn ##1 (Rgad == 22) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##1 (TempDivider == 59) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn ##2 (Fiad == 4)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (BitCounter >= 0) && (BitCounter <= 1) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !ScanStat_q2 ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (ShiftedBit ##1 !NoPre) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (Divider >= 0) && (Divider <= 84) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##2 (BitCounter == 1)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) && (Fiad >= 11) && (Fiad <= 16) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 71)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (CtrlData >= 32505) && (CtrlData <= 65462) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##2 (Divider == 2)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (CtrlData >= 30510) && (CtrlData <= 48064) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 7)) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (CounterPreset >= 0) && (CounterPreset <= 22) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##1 (TempDivider == 164) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !MdoEn ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 7)) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (Divider >= 0) && (Divider <= 43) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##2 (CounterPreset == 0)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !Mdi ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##2 (Fiad == 29)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (TempDivider >= 2) && (TempDivider <= 87) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##2 (Divider == 14)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##1 (Rgad == 31) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !WCtrlData_q3 ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (RStat_q2 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (MdcEn ##2 (ShiftReg == 9)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##1 (Divider == 59) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (Divider >= 0) && (Divider <= 63) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (CounterPreset >= 0) && (CounterPreset <= 29) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (CounterPreset >= 0) && (CounterPreset <= 39) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##2 (TempDivider == 14)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42964) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (MdcEn ##2 (TempDivider == 2)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##1 (ShiftReg == 9) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (TempDivider >= 2) && (TempDivider <= 43) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (TempDivider >= 2) && (TempDivider <= 63) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) && (Fiad >= 10) && (Fiad <= 19) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##1 (CounterPreset == 28) ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##2 (CounterPreset == 6)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (MdcEn ##2 (ShiftReg == 4)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !InProgress_q2 ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (SerialEn ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ShiftedBit ##1 !WCtrlData_q2) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn ##2 (Rgad == 15)) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) && (Rgad >= 14) && (Rgad <= 21) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 21) && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 !Mdi && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65462) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 ScanStat_q2 && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (Divider >= 0) && (Divider <= 128) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 6));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 WCtrlData_q1 ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 122) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (CounterPreset >= 0) && (CounterPreset <= 63) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 !MdoEn) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !NoPre ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (Divider >= 0) && (Divider <= 126) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 !MdoEn && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 WCtrlData_q1 && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 !NoPre && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 !InProgress_q2 && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##1 !MdoEn ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (!ScanStat_q1 && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ScanStat_q1 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##1 WCtrlData_q2 ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (RStat ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##1 SyncStatMdcEn ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##1 Mdi ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 WCtrlData_q1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ShiftedBit && WCtrlData_q3 ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 WCtrlData) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 RStat_q2) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##1 WCtrlData ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 SyncStatMdcEn) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##1 !InProgress_q3 ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 RStat_q2 && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (RStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (!ScanStat_q2 && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##1 WCtrlData_q3 ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (CounterPreset >= 0) && (CounterPreset <= 61) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 170) && (Divider <= 254) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 RStat && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 WCtrlData_q3) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ScanStat && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (RStat && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 170) && (TempDivider <= 254) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (ScanStat && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 89) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (TempDivider >= 2) && (TempDivider <= 128) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 RStat_q3 && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##1 RStat_q3 ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ShiftedBit && WCtrlData_q3 ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (TempDivider >= 2) && (TempDivider <= 126) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 !InProgress_q3) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) && RStat_q3 ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##1 RStat_q1 ##1 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (CounterPreset >= 0) && (CounterPreset <= 62) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 WCtrlData_q2 && MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (RStat && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (NoPre && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WCtrlData ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WCtrlData_q3 && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp && NoPre ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (NoPre && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (Mdi ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider == 43) ##1 MdoEn) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider == 43) ##1 MdoEn) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (ScanStat_q2 ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (ShiftedBit && NoPre ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider == 43) ##1 MdoEn) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 51426) && (CtrlData <= 65462) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (CtrlData >= 23331) && (CtrlData <= 45398) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 (CtrlData >= 24878) && (CtrlData <= 37372) ##1 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (ShiftedBit && NoPre ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 83) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider == 43) ##1 MdoEn) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Counter >= 45) && (Counter <= 122) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 45) && (CounterPreset <= 86) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 138) && (TempDivider <= 254) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 138) && (Divider <= 254) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (NoPre && ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 29));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (CountEq0 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!WCtrlData_q3 && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (WCtrlData_q1 ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 184) && (Divider <= 220) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 91) && (CounterPreset <= 109) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 21) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) && (Rgad >= 14) && (Rgad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (RStat ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) && (Rgad >= 15) && (Rgad <= 31) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 184) && (TempDivider <= 220) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31) && (TempDivider >= 128) && (TempDivider <= 255) ##2 MdcEn ##2 1) |-> (Counter >= 31) && (Counter <= 63));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 85) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 22792) && (CtrlData <= 44469) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (MdcEn_n ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Divider == 92) ##1 !MdoEn_d ##3 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((TempDivider == 92) ##1 !MdoEn_d ##3 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 85) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset == 45) ##1 !MdoEn_d ##3 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##1 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset == 45) ##3 !MdoEn_d ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (ScanStat_q2 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 66) && (CounterPreset <= 126) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!Nvalid ##1 !ScanStat_q1 ##2 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset >= 0) && (CounterPreset <= 45) ##4 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 25) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!ScanStat_q2 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset >= 0) && (CounterPreset <= 45) ##3 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData == 43145)) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && Mdc ##4 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider == 191) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##3 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 18) ##4 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Counter >= 1) && (Counter <= 84) ##4 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 RStat_q2 ##3 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##4 (Fiad == 6)) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 11) ##2 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 2) ##2 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && WCtrlData_q2 ##4 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 WCtrlData_q3 ##3 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 ScanStat ##1 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider == 92) ##3 !MdoEn_d ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((CounterPreset == 94) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 8) ##4 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 0) && (CtrlData <= 21010) ##4 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 RStat && RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 (Rgad == 10) ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider == 157) ##3 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && ScanStat_q2 ##4 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 !ScanStat_q1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 0) && (TempDivider <= 92) ##3 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid ##4 (Counter == 80)) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad >= 0) && (Rgad <= 5) ##2 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Fiad == 7) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter >= 1) && (Counter <= 83) ##2 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad >= 0) && (Rgad <= 6) ##2 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && Mdi ##3 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 (Divider == 216) ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##4 (Divider == 11)) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 0) ##3 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Divider == 92) ##4 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid ##4 !WCtrlData_q1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset == 77) ##3 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 !RStat_q1 ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Divider == 29) ##2 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider == 29) ##2 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((CtrlData == 20165) ##4 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 13) && (Fiad <= 18) ##4 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 (Fiad == 28) ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 !RStat) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((CtrlData == 48527)) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad >= 2) && (Rgad <= 8) ##1 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset == 13) ##2 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Divider >= 1) && (Divider <= 92) ##4 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##4 (CounterPreset == 4)) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider >= 157) && (Divider <= 170) ##2 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 Nvalid ##3 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 20165) && (CtrlData <= 21010) ##4 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Counter == 71) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad >= 2) && (Rgad <= 6) ##2 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!Nvalid ##3 !WCtrlData ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad >= 11) && (Fiad <= 12) ##1 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 92) ##4 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider == 191) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 20165) && (CtrlData <= 21010) ##3 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##4 (CtrlData == 56618)) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Nvalid && RStat_q1 ##4 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 13) && (Fiad <= 18) ##3 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 NoPre ##2 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid ##3 !NoPre && RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 10) ##3 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad >= 11) && (Fiad <= 18) ##1 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!RStat_q2 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Counter >= 60) && (Counter <= 83) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 2) && (TempDivider <= 92) ##4 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart && ScanStat_q1 ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider == 157) ##3 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Divider >= 0) && (Divider <= 92) ##3 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlData_q2 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid && !MdcEn ##3 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 45) ##4 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter == 83) ##3 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad >= 0) && (Rgad <= 5) ##3 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid ##3 !ScanStat && RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && !NoPre ##3 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 RStat_q3 ##2 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 (TempDivider == 216) ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 (CounterPreset == 107) ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && !CountEq0 ##3 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (NoPre && ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset >= 77) && (CounterPreset <= 84) ##2 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Mdc ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 NoPre) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad >= 10) && (Fiad <= 13) ##2 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 0) && (CtrlData <= 21010) ##3 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider == 92) ##3 !MdoEn_d ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && (Divider >= 0) && (Divider <= 92) ##4 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad >= 2) && (Rgad <= 6) ##1 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##1 WCtrlDataStart ##3 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlData_q1 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##3 (Counter == 81) ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!Nvalid ##4 !RStat_q2) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Counter == 84) ##4 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 RStat_q1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Counter == 82) ##2 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 RStatStart ##2 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 !ScanStat_q2 ##1 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 0) && (TempDivider <= 92) ##4 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##3 RStatStart ##1 ScanStat_q2) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!MdcEn && !Nvalid ##3 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Counter >= 0) && (Counter <= 82) ##2 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad >= 10) && (Fiad <= 13) ##3 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 !RStat ##2 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad >= 11) && (Fiad <= 12) ##2 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!NoPre && !Nvalid ##3 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter >= 0) && (Counter <= 83) ##2 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 (Counter >= 0) && (Counter <= 82) ##1 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider >= 157) && (TempDivider <= 170) ##2 RStatStart ##1 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter >= 1) && (Counter <= 83) ##3 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (ShiftedBit ##1 (CounterPreset == 20)) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid ##4 (TempDivider == 11)) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!Nvalid ##2 WCtrlDataStart_q ##2 1) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##1 !MdoEn_d ##3 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter >= 53) && (Counter <= 81) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (Reset) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25959) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!Busy) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##3 !MdoEn_d ##1 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (WCtrlData_q3 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider == 92)) |-> Mdc);
assert property(@(posedge Clk) ((TempDivider == 92)) |-> Mdc);
assert property(@(posedge Clk) (RStat_q2 ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Counter == 84) ##4 !WCtrlData) |-> (Rgad >= 21) && (Rgad <= 31));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!RStat ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (RStat ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (!ScanStat_q1 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 27) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 28) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!WCtrlData ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!WCtrlData ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##4 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##4 ShiftedBit) |-> (Fiad >= 25) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (ShiftedBit) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 60) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 60) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (RStat_q3 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (RStat ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (ScanStat ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##4 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (CountEq0 ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (RStat_q1 ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (ScanStat ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WCtrlData_q2 ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 97) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (ScanStat ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 42) && (CounterPreset <= 85) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 126) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (CountEq0 ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 126) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 8)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!Nvalid && ScanStat_q2) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (Mdi ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 188) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 188) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (Busy ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CtrlData == 20165)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 18)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Nvalid && WCtrlData_q2) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!Nvalid && Mdc) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!Reset ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!Nvalid && RStat_q1) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!Nvalid && (Counter == 84)) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 138) && (TempDivider <= 197) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 145) && (Divider <= 197) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CounterPreset >= 66) && (CounterPreset <= 97) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Divider >= 138) && (Divider <= 197) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!Reset ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (MdcEn ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!Mdc ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 145) && (TempDivider <= 197) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (Busy ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (WCtrlData ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!RStat_q3 ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (CountEq0 ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 18)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 92)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 45)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 8)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && WCtrlData_q2) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (NoPre ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (Reset) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && RStat_q1) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 64) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 130) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 0)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!NoPre ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 130) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 0)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 84)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 130) ##2 ShiftedBit) |-> (TempDivider >= 200) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider == 0)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 1)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 92)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && ScanStat_q2) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 2)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData == 0)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 13)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 64) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 1)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData == 20165)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData == 21010)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (MdcEn ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlData && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdc) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 0)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 5)) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!Busy) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (NoPre ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 130) ##2 ShiftedBit) |-> (Divider >= 200) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((ShiftReg == 154) && RStat_q3 ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Rgad == 9) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 (Divider == 191)) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 (CounterPreset == 94)) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 (Counter == 71)) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 91) && (TempDivider <= 173) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##4 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!WCtrlData_q1 && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !RStat_q2) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((ShiftReg == 154) && ScanStat ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((ShiftReg == 154) && RStat ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 RStat_q1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 (TempDivider == 191)) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((ShiftReg == 154) && WCtrlData_q3 ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 ScanStat_q1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !NoPre) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !WCtrlData_q2) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Divider >= 91) && (Divider <= 173) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !ScanStat_q2) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider == 43) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!MdcEn_n ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Fiad == 23) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Divider == 43) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Counter == 72) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((ShiftReg == 154) && NoPre ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (WCtrlData ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 62) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CounterPreset == 20) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!ScanStat_q1 && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!RStat_q1 && (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (RStat ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!NoPre ##2 !WCtrlDataStart ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!NoPre ##2 !WCtrlDataStart ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!NoPre ##2 !WCtrlDataStart_q ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!NoPre ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!NoPre ##2 !RStatStart ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!WCtrlData ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!NoPre ##2 !RStatStart ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre ##2 !Nvalid ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!NoPre ##2 !WCtrlDataStart_q ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre ##2 !Nvalid ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (Reset ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!Busy) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (Reset) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (Reset) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (ScanStat_q1 ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 68) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (RStat_q1 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 86) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 46) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!Busy) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (Mdi ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q2) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!CountEq0 ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q2) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit ##1 !NoPre) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 71)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit ##1 (Divider == 191)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 7)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit ##1 (CounterPreset == 94)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit ##1 (TempDivider == 191)) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (ShiftedBit ##1 !WCtrlData_q2) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WCtrlData_q1 ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q2) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (WCtrlData ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 71)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (ShiftedBit ##1 !NoPre) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Fiad == 10)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (RStat && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Counter == 83)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (ScanStat && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit && WCtrlData_q3 ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !RStat_q3) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q2) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 7)) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##1 !WCtrlData_q2) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Fiad == 10)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Rgad == 0)) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (ScanStat_q1 ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Rgad == 0)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Counter == 83)) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !RStat_q3) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider == 92) ##1 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 RStat ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad == 18) ##1 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad == 8) ##1 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset == 45) ##1 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad == 18) ##1 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!NoPre ##3 !WCtrlDataStart_q ##1 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (RStat ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!ScanStat ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ScanStat && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 WCtrlData_q1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (RStat && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Divider == 43) ##1 MdoEn) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (NoPre && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((TempDivider == 43) ##1 MdoEn) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (ShiftedBit && NoPre ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !RStat_q2 ##1 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 RStat_q2) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider == 92) ##1 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 !RStat_q3 ##1 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 WCtrlData) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!NoPre ##3 !RStatStart ##1 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 ScanStat_q2 ##1 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 RStat) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !WCtrlData_q3 ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData_q3 && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter == 84) ##1 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 WCtrlData ##1 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !RStat_q2 ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 ScanStat_q1 ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !WCtrlData_q3 ##1 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 RStat ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !WCtrlData_q3 ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !RStat_q2 ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 RStat_q2) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre ##3 !WCtrlDataStart_q ##1 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 RStat_q1 ##1 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre ##3 !RStatStart ##1 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 WCtrlData ##1 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 WCtrlData) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset == 45) ##1 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !WCtrlData_q3 ##1 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !RStat_q3 ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter == 84) ##1 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider == 92) ##1 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 RStat_q1 ##1 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 WCtrlData_q1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider == 92) ##1 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad == 8) ##1 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 !RStat_q3 ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 !RStat_q3 ##1 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 RStat) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##2 ScanStat_q1 ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !RStat_q2 ##1 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##3 ScanStat_q2 ##1 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!Mdi ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!WCtrlData && !WCtrlDataStart ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !WCtrlData_q2 ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && (Counter == 0) ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !Mdi ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !WCtrlData_q2 ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !Mdi ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (Reset ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CtrlData == 0) ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !Mdc ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !WCtrlData_q2 ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !RStat_q1 && !WCtrlDataStart ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad == 6) ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !ScanStat_q2 ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !RStat_q1 ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData == 0) ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && (Counter == 0) ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !Mdc ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !Mdc ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre && !ScanStat_q1 && !WCtrlDataStart ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (Reset ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 0) ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && (CounterPreset == 0) ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter == 0) ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!Mdc && !NoPre && !WCtrlDataStart ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 MdcEn ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 0) ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !RStat_q1 ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset == 84) ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider == 170) ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider == 170) ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !RStat && !WCtrlDataStart ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !Mdi ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 MdcEn ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (Reset ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad == 12) ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !WCtrlData_q2 ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !Mdc ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !WCtrlData_q1 ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider == 170) ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad == 6) ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !RStat_q1 ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !Mdi ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !WCtrlData_q2 ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 0) ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider == 170) ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((TempDivider == 0) ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 ScanStat ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && !WCtrlData_q1 ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !RStat_q1 && !WCtrlDataStart ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !WCtrlData_q3 ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 CountEq0 ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter == 0) ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!Mdi && !NoPre && !WCtrlDataStart ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !RStat_q2 ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!Mdc && !NoPre && !WCtrlDataStart ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad == 12) ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart && (CounterPreset == 0) ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 0) ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !RStat && !WCtrlDataStart ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !ScanStat_q1 && !WCtrlDataStart ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !Mdc ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !WCtrlData_q3 ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!NoPre && !ScanStat_q2 && !WCtrlDataStart ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !Mdc ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 ScanStat ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!Mdi && !NoPre && !WCtrlDataStart ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !ScanStat_q2 && !WCtrlDataStart ##4 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!ScanStat ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !RStat_q1 ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((TempDivider == 0) ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !ScanStat_q2 ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##1 !RStat_q2 ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !WCtrlData_q2 ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset == 84) ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlData && !WCtrlDataStart ##4 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (NoPre && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 CountEq0 ##2 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 1) ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 5) ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !WCtrlData_q1 ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 13) ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 1) ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 5) ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 2) ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 0) ##1 Mdi ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 13) ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 1) ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !WCtrlData_q1 ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 21) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 0) ##1 Mdi ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !RStat ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !RStat ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 1) ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 0) ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 2) ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 0) ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!RStat ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) (ScanStat_q2 ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (ScanStat ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 13054) ##2 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 60) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre ##1 !WCtrlDataStart ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!NoPre ##1 !Nvalid ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!NoPre ##1 !Nvalid ##3 1) |-> (Divider >= 88) && (Divider <= 173));
assert property(@(posedge Clk) (!NoPre ##1 !WCtrlDataStart ##3 1) |-> (TempDivider >= 88) && (TempDivider <= 173));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##4 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 126) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (RStat ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 38) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 24)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 26) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 11) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 54)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 26)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 84) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 27) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 21) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q2 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 4) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##2 !WCtrlData_q3 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##2 !RStat_q3 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 164)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##1 !WCtrlData_q1 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 170) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 16)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##1 WCtrlData_q3 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 18) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 21)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 !RStat_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 21) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) && RStat_q3 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##2 ScanStat_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdi) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 253)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 65) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 12) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) && WCtrlData_q2 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##1 !WCtrlData_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 67) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##2 !WCtrlData_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 !WCtrlData_q3) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q1 && (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 11) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 20) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 88) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##1 !InProgress_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##1 (Fiad >= 23) && (Fiad <= 27) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 170) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 14664) && (CtrlData <= 41248) && (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 153) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n && Mdi ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 249) && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 28) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n && WCtrlData_q1 ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 47018) && (CtrlData <= 48527) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 164)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 !WCtrlData_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 78) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##1 (Divider >= 43) && (Divider <= 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##1 !MdoEn ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 253)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 75) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##1 !RStat_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 2) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##2 !InProgress_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##2 !MdoEn ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##2 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 81)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 192) && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 2) && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 22) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 9) && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 54)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 31) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 85)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 32) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 80) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 4) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !InProgress_q3 && (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 153) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 87) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 29) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 9) && (Rgad <= 21) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 65) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 29) && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 3) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 72) && (Counter <= 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 25) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##2 NoPre ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 12) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 73) && (Counter <= 80) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 67) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##1 (CounterPreset >= 20) && (CounterPreset <= 38) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 86) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##1 (TempDivider >= 43) && (TempDivider <= 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 123) && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 95) && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 77)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!WCtrlData && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 71) && (Counter <= 78) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 4) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStat && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 0) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 125)) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) && ScanStat ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!MdoEn && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !MdoEn && (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 5) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 !MdoEn) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider >= 149) && (TempDivider <= 249) && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 !InProgress_q3) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##2 !InProgress_q3 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##1 !InProgress_q3 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress_q3 && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider >= 149) && (TempDivider <= 192) && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 4) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##2 !WCtrlData ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 4) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n && RStat_q2 ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 23) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 !InProgress_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##1 !RStat ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !InProgress_q2 && (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData && (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##2 !RStat_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q1 && (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##1 ScanStat_q1 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!InProgress_q2 && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider == 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad == 24) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 29) && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (Reset ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider >= 149) && (TempDivider <= 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset == 80) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (Reset ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 80) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (Reset ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CtrlData == 27216) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (Reset ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Rgad == 24) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 21609) && (CtrlData <= 27216) && MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (MdcEn_n && ScanStat_q1 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (Reset) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Busy) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad == 14) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider == 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 15) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Fiad == 29) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Rgad == 27) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 9) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CtrlData == 59080) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Rgad == 7) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider == 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CounterPreset == 88) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((CtrlData == 45177) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CounterPreset == 4) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) ((TempDivider == 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 4));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!RStat_q2 && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdoEn && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 31443) && (CtrlData <= 52687)) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg >= 19) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q3 ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 40) && (CounterPreset <= 94) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 6) && (Fiad <= 10)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 83) && (Divider <= 191) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 83) && (TempDivider <= 191) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 51795) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 130) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ScanStat_q1 ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 64) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 130) ##2 ShiftedBit) |-> (CounterPreset >= 97) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((ShiftReg >= 19) && (ShiftReg <= 38) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 83) && (TempDivider <= 112) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 12397) && (CtrlData <= 19215) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 83) && (Divider <= 112) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((Fiad == 1) ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 40) && (CounterPreset <= 55) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##2 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##1 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##1 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (NoPre ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (MdcEn_n ##4 !MdoEn) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 1) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 0) && (BitCounter <= 1) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 0) && (BitCounter <= 1) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg >= 1) && (ShiftReg <= 9) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !InProgress_q2 ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 0) && (BitCounter <= 1) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 51022) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 !InProgress_q2 ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !InProgress_q2 ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Nvalid) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !MdoEn ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 1) && (ShiftReg <= 9) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 !MdoEn ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Nvalid ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !MdoEn ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Nvalid ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!InProgress_q2 && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 1) && (ShiftReg <= 9) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (ShiftReg >= 1) && (ShiftReg <= 9)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !WCtrlDataStart) |-> (CounterPreset >= 30) && (CounterPreset <= 61));
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 94) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit ##1 1) |-> (Divider >= 191) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 191) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (RStat && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (ScanStat && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (ShiftedBit && WCtrlData_q3) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##2 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 !WCtrlDataStart ##1 1) |-> (CtrlData >= 15889) && (CtrlData <= 32282));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 47) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 7) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 13054) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WCtrlData_q3 ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 WCtrlData_q3) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 RStat) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad >= 20) && (Rgad <= 29)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WCtrlData ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 WCtrlData_q1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!RStat_q1 ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 84) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 84) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!ScanStat_q1 ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88)) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 29) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WCtrlData && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WCtrlData_q2 && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WCtrlData_q1 ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!RStat_q3 ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 13054) && (CtrlData <= 26231) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 88) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 88) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##4 !NoPre && ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) (!RStat_q2 ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData_q2 ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 38520) && (CtrlData <= 51084) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##2 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##1 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit) |-> (Rgad >= 7) && (Rgad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 22792) && (CtrlData <= 44469) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlData_q1 ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 37472) && (CtrlData <= 51084) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (RStat_q3 ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && ScanStat_q2) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n && WriteOp ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 InProgress_q2 ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 !StartOp ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (WCtrlDataStart_q2 && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (InProgress && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn_2d ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 RStatStart_q2 ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStatusOp ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (!ScanStatusOp && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 2) && (Rgad <= 22) ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 73) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 68)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 !WriteDataOp && (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 WriteOp ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 17) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 193)) |-> InProgress_q3);
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 123) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 InProgress ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 26) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (!StartOp && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (WCtrlData_q1 && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 !WriteDataOp ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 !ReadStatusOp ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStatusOp && (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && WriteOp) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlDataStart_q2 ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 RStatStart_q2 ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 MdoEn ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 10)) |-> InProgress_q3);
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 WriteOp ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 249) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 MdoEn_2d ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (RStatStart_q2 && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && MdoEn) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && Mdi) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && RStat_q2) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress_q2 ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 3) && (Fiad <= 28) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 Mdo ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 28) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData && (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (Mdo_d && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlDataStart_q2 ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 21609) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 6)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 56816) ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat_q1 ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdoEn_2d && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 17) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStatusOp ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 45177) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 WriteOp ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 24) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 3350) && (CtrlData <= 51795) ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 Mdo ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (ScanStat_q1 ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (MdcEn_n ##3 !WriteDataOp ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 MdoEn_2d ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 43) && (Divider <= 90) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && MdoEn_2d) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 3350) && (CtrlData <= 56816) ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && RStat) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 !ReadStatusOp && (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (Mdo && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && MdoEn_d) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 !StartOp ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn_d ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && Mdo) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && ScanStat) |-> InProgress_q3);
assert property(@(posedge Clk) (!WriteDataOp && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 193)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 RStatStart_q2 ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (NoPre && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 24) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 !ReadStatusOp ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && InProgress_q2) |-> InProgress_q3);
assert property(@(posedge Clk) (!ReadStatusOp && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 !StartOp ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 121) ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 Mdo ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && WCtrlDataStart_q2) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData_q2 ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 44) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q3 ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 9) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStatusOp ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 123) ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 90) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && InProgress_q1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 MdoEn ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlDataStart_q2 ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (WriteOp && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (ScanStat && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q1 ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (InProgress_q2 && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 14) ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdoEn_d && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 !WriteDataOp ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 MdoEn_d ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 122) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress_q1 ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q2 ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 249) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 !ReadStatusOp ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 InProgress_q1 ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && RStatStart_q2) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && WCtrlData_q2) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress_q2 ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress_q1 ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && InProgress) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 MdoEn_d ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 !StartOp && (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 71) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q1 ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 95)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 72) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) (InProgress_q1 && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((Rgad == 17) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 28) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 14) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 112) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((CtrlData == 17702) ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q1 ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (!RStat && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((Fiad == 31) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((CounterPreset == 123) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((ShiftReg == 19) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 69) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) ##3 !Mdi ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 19215) && (CtrlData <= 38703) ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((CtrlData >= 21609) && (CtrlData <= 27216) ##3 !Mdi ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q1 ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 27216) ##3 !Mdi ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 83) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 14) ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 90) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((TempDivider == 249) ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 123) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((CtrlData == 21609) ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 !RStat_q2 ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 172) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 3) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 NoPre ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 51795) && (CtrlData <= 56816) ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 24) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 83) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((Divider == 249) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 79) && (Divider <= 90) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 40) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData_q1 ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 40) ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((CounterPreset == 71) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 11266) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 55) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 19) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((Divider == 249) ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 70) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 !RStat_q3 ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 33) && (CounterPreset <= 44) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (Mdi && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad == 1) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 12) && (TempDivider <= 40) ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((CtrlData >= 21609) && (CtrlData <= 27216) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 27) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 172) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((TempDivider == 249) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) (!WCtrlData_q3 && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 249) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdi ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 8) ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 90) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((Rgad == 17) ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 28) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 28) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((CounterPreset == 123) ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 40) ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 16) && (Fiad <= 28) ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 7) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 12) && (Divider <= 40) ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 68) && (Divider <= 90) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 40) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat_q2 ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 43) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 71) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n && Mdi ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 85) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##3 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 40) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 19215) ##1 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 249) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##4 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 79) && (TempDivider <= 90) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 112) ##1 1) |-> InProgress_q3);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 27216) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 44) ##2 1) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 68) && (TempDivider <= 90) ##2 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 19) ##3 (Rgad == 23)) |-> InProgress_q3);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49423) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42964) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (ScanStat ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 22) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 54) && (CounterPreset <= 89) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 175) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (WCtrlData_q1 ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 122) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 188) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 18) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (CountEq0 ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ScanStat_q2 ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!RStat ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 16) && (Rgad <= 18) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 45207) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 5076) && (CtrlData <= 24346)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Divider == 179) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 11) && (TempDivider <= 65) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 16) && (Fiad <= 24)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 192) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 80) && (Counter <= 95) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 73) && (Counter <= 95) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 79) && (Counter <= 94) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 4) && (CounterPreset <= 31) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 0) && (Fiad <= 2) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CtrlData >= 27216) && (CtrlData <= 59080) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 11) && (Divider <= 65) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 72) && (Counter <= 94) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 20) && (Fiad <= 26) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter >= 77) && (Counter <= 92)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 71) && (Counter <= 93) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((TempDivider == 179) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 20) && (Fiad <= 22) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((TempDivider >= 149) && (TempDivider <= 192) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 95) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (MdcEn_n ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Mdc ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (RStat_q2 ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 27) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 27203) && (CtrlData <= 38374) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!RStat_q2 && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter == 71) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad == 7) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider == 191) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!WCtrlData_q2 && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData == 43145)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData == 48527)) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!ScanStat_q2 && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 33087) && (CtrlData <= 65474) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (NoPre && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider == 191) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (ShiftedBit && NoPre) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset == 94) && ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter >= 60) && (Counter <= 83) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter >= 53) && (Counter <= 81) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 24));
assert property(@(posedge Clk) ((CounterPreset >= 89) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter >= 45) && (Counter <= 122) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 91) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 91) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!RStat_q2 ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 121) && (Divider <= 188) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (WCtrlData_q3 ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (RStat ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!NoPre ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25959) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31) ##3 ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 8));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 2) && (Rgad <= 14) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 44) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (NoPre ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (ScanStat_q2 ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!WCtrlData ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 65) && (Counter <= 88) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (WCtrlData ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (RStat ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (Mdi ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (RStat ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 18) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!RStat_q3 ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!WCtrlDataStart && RStat_q1) |-> Mdc);
assert property(@(posedge Clk) (!Reset ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 18)) |-> Mdc);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((CtrlData == 20165)) |-> Mdc);
assert property(@(posedge Clk) (Busy ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 84)) |-> Mdc);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (CountEq0 ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 8)) |-> Mdc);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (!WCtrlDataStart && ScanStat_q2) |-> Mdc);
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 45)) |-> Mdc);
assert property(@(posedge Clk) (!WCtrlDataStart && WCtrlData_q2) |-> Mdc);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 43) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (Mdi ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (Reset ##4 1) |-> Mdc);
assert property(@(posedge Clk) (Reset ##3 1) |-> Mdc);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((CtrlData >= 23925) && (CtrlData <= 36940) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (!Reset ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (Mdi ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (!Busy ##4 1) |-> Mdc);
assert property(@(posedge Clk) (WCtrlData_q1 ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 92)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 18)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid && RStat_q1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 60) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (ScanStat ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 60) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!Busy ##3 1) |-> Mdc);
assert property(@(posedge Clk) (!Nvalid && (Rgad == 8)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData == 20165)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid && WCtrlData_q2) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid && Mdc) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid && (Divider == 92)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!Nvalid && ScanStat_q2) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 45)) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (Busy ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 21) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (ScanStat_q1 ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (ScanStat_q1 ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (Reset ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 43) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 24) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!ScanStat ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 30126) && (CtrlData <= 45359) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (RStat_q3 ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (WCtrlData_q1 ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (MdcEn ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (ScanStat ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) (NoPre ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (WCtrlData ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) (!ScanStat_q1 ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 24) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22044) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##2 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 21) ##2 !WCtrlDataStart) |-> Mdc);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 60) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##4 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!ScanStat ##2 !WCtrlDataStart) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!ScanStat ##2 !Nvalid) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!ScanStat ##2 !WCtrlDataStart_q) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!ScanStat ##2 !RStatStart) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 23) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (CountEq0 ##1 !Nvalid) |-> (Counter >= 46) && (Counter <= 123));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Nvalid ##2 !Mdc) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 6)) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 12)) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid ##2 !Mdi) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset == 84)) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid ##2 (Divider == 170)) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid ##2 !RStat_q1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider == 170)) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid ##2 !WCtrlData_q2) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 13) ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 !WCtrlDataStart) |-> (CtrlData >= 32505) && (CtrlData <= 49036));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset == 0) ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider == 1) ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider == 2) ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid ##1 !WCtrlData_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 5) ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid ##1 !RStat ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!ScanStat ##1 !Nvalid ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##1 !Mdc ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##1 !RStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((CtrlData == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Busy) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##2 !RStat_q3) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Mdi && !Nvalid && !ScanStat ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##1 !RStat_q2 ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && !Mdi ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !RStat_q1 && !ScanStat ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##2 !RStat_q2) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && (Counter == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && !WCtrlData_q1 ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (Reset) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && !ScanStat_q2 ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##2 !WCtrlData_q3) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Mdc && !Nvalid && !ScanStat ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (!Nvalid && (Divider == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##1 !WCtrlData_q2 ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && !Mdc ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##2 RStat) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && !WCtrlData_q2 ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !RStat && !ScanStat ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) ((TempDivider == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##2 ScanStat_q1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !WCtrlData ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##1 ScanStat ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##1 !WCtrlData_q3 ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && !ScanStat_q1 ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat ##1 !ScanStat_q2 ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!ScanStat ##1 !WCtrlDataStart ##1 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (!Nvalid && !ScanStat && (CounterPreset == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 30));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 21) && (Fiad <= 24)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q1 ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 65) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 12) && (Divider <= 31) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 27) && (Fiad <= 28) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 192) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 5076) && (CtrlData <= 8551)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 11) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 3350) && (CtrlData <= 14664) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 4) && (ShiftReg <= 9) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter >= 85) && (Counter <= 92)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 29) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 65) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 0) && (Fiad <= 1) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 86) && (Counter <= 93) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 59080) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad >= 5) && (Fiad <= 15) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 20) && (Fiad <= 21) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 56816) && (CtrlData <= 61352) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 12) && (TempDivider <= 31) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 18) && (Rgad <= 23) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 88) && (Counter <= 95) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q2) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 30447) && (CtrlData <= 33531) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStat_q3 && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !NoPre ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 14) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 87) && (Counter <= 94) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 192) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 4) && (ShiftReg <= 9) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 95) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 31) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 39492) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (RStat_q1 ##3 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Fiad >= 7) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 1) |-> WCtrlData);
assert property(@(posedge Clk) (!RStatStart ##1 1) |-> WCtrlData);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 9) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 9) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) (!RStatStart ##2 1) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 1) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 40));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider == 92) ##2 !MdoEn_d ##2 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider == 92) ##1 !MdoEn_d ##3 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit ##1 1) |-> (Divider >= 175) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 45) ##1 !MdoEn_d ##3 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 175) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 45) ##2 !MdoEn_d ##2 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider == 92) ##2 !MdoEn_d ##2 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider == 92) ##1 !MdoEn_d ##3 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!RStatStart ##3 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset == 45) ##3 !MdoEn_d ##1 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 8) ##4 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 RStatStart ##2 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter >= 1) && (Counter <= 84) ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 0) ##3 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad == 2) ##2 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Counter == 81) ##1 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 1) && (Divider <= 92) ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Fiad == 6)) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !WCtrlData ##1 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad == 28) ##1 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 WCtrlDataStart_q ##2 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !RStat_q2) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 RStat_q2 ##3 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 WCtrlData_q3 ##3 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && WCtrlData_q2 ##4 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider >= 157) && (Divider <= 170) ##3 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData && NoPre) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider >= 92) && (Divider <= 216) ##1 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Divider == 11)) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad >= 11) && (Fiad <= 18) ##2 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad >= 0) && (Rgad <= 5) ##3 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 157) ##3 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdi ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 RStat_q3 ##2 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider >= 157) && (TempDivider <= 170) ##3 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 92) ##4 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (Counter == 80)) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider == 92) ##3 !MdoEn_d ##1 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad >= 2) && (Rgad <= 8) ##2 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && !CountEq0 ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 92) ##4 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset >= 77) && (CounterPreset <= 84) ##3 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad == 10) ##1 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter >= 0) && (Counter <= 83) ##3 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter >= 0) && (Counter <= 82) ##2 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (CtrlData == 56618)) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset == 107) ##1 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider == 29) ##2 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (CtrlData >= 0) && (CtrlData <= 21010) ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider == 29) ##2 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !RStat ##2 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdc ##4 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((CtrlData == 20165) ##4 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 18) ##4 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Divider == 216) ##1 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 77) ##3 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 Nvalid ##3 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 NoPre ##3 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad >= 13) && (Fiad <= 18) ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CtrlData >= 17834) && (CtrlData <= 45889) ##1 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad >= 0) && (Rgad <= 6) ##3 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && RStat_q1 ##4 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 0) && (Divider <= 92) ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 157) ##3 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Fiad >= 18) && (Fiad <= 28) ##1 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad >= 10) && (Fiad <= 13) ##3 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 RStat ##1 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (TempDivider == 11)) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 (CounterPreset == 4)) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && ScanStat_q2 ##4 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1 ##3 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 10) ##3 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset >= 0) && (CounterPreset <= 45) ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad == 11) ##2 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider >= 92) && (TempDivider <= 216) ##1 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && !MdcEn ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData_q1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter >= 1) && (Counter <= 83) ##3 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData && RStat_q1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CtrlData >= 20165) && (CtrlData <= 45889) ##1 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (CtrlData >= 20165) && (CtrlData <= 21010) ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !NoPre ##1 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!MdcEn && !WCtrlDataStart ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad >= 11) && (Fiad <= 12) ##2 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset == 13) ##2 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 WCtrlDataStart ##3 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Counter == 82) ##2 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (TempDivider == 216) ##1 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !ScanStat_q2 ##2 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (CounterPreset >= 45) && (CounterPreset <= 107) ##1 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 2) && (TempDivider <= 92) ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 45) ##4 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Counter == 83) ##3 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !RStat_q1 ##1 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !RStat && !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 0) && (TempDivider <= 92) ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##2 !MdoEn_d ##2 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 !ScanStat ##1 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !WCtrlData && ScanStat_q2) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 ScanStat ##2 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && !NoPre ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 84) ##4 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((TempDivider == 92) ##3 !MdoEn_d ##1 1) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 (Rgad >= 8) && (Rgad <= 10) ##1 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 ScanStat_q1 ##1 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!ScanStat && !WCtrlDataStart ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad >= 2) && (Rgad <= 6) ##2 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 !ScanStat_q1 && !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##1 !MdoEn_d ##3 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##3 !MdoEn_d ##1 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) ((Divider >= 58) && (Divider <= 121) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 !Mdi) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Fiad >= 26) && (Fiad <= 31)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter >= 4) && (Counter <= 10)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Divider >= 51) && (Divider <= 67)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (TempDivider >= 51) && (TempDivider <= 67)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad >= 2) && (Rgad <= 13)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter >= 0) && (Counter <= 3)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CounterPreset >= 24) && (CounterPreset <= 32)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 58) && (TempDivider <= 121) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter == 84) ##4 !WCtrlData) |-> (Rgad >= 17) && (Rgad <= 31));
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 36068) && (CtrlData <= 48256) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 25) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 141) && (Divider <= 254) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 141) && (TempDivider <= 254) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 16) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 126) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 255) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 255) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 126) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (WCtrlData_q3 ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 58) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 58) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 67) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Divider == 192) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 7) && (Rgad <= 31) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 28)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 75) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 9) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Rgad == 24) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter == 1) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 170) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((TempDivider >= 149) && (TempDivider <= 163) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 12) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 153) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 163) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 11) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 164)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 80) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 99) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 40) ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 99) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 24)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 25) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 32) ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((TempDivider == 11) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 12) && (TempDivider <= 67) ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 79) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdi ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 7) && (Rgad <= 18) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q1 ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CtrlData == 9176) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 8) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 170) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 27) && MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 12) && (Divider <= 67) ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 31) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 RStat ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 28) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad == 24) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 15) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 153) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 12) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 22) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 21) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 21)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 65) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 21) && (Fiad <= 23) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (Reset ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 1) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 2) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 2) && (Rgad <= 9) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 21) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 18) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 0) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 125)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 31) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 29) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Divider == 163) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 4) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 8) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 23) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Rgad == 7) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 40) ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 47018) && (CtrlData <= 48527) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CtrlData == 45177) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 81)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 20) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad == 29) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Rgad == 27) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 54)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 11) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 !WCtrlData_q3) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ScanStat && MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Divider == 11) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 84) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 !RStat_q1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) && RStat_q1 ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 72) && (Counter <= 79) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (WCtrlData_q1 && MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 (TempDivider == 162)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStat && MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 26)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 30447) && (CtrlData <= 48527) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 54)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData_q2 ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q2 ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !NoPre ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 (Divider == 162)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 200) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 255) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 9) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 21) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 28) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) && (Rgad >= 9) && (Rgad <= 22) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 !Mdi && (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 11266) && (CtrlData <= 48527) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 45207) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 21) && (Fiad <= 27) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) && (Fiad >= 2) && (Fiad <= 7) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 94) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q3 ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 !RStat && (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((TempDivider == 192) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 32) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 1) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (Reset) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 27216) && MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 59080) && MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 95) && MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 192) && MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q1 ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) && MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 15) && MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad == 5) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 2) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CounterPreset == 95) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 95) ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 2) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 192) && MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 255) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 2) && (Fiad <= 7) && (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 (CounterPreset == 80)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 31) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Rgad == 11) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ScanStat_q1 && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 11) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (ShiftReg == 9)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q1 ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 164)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (Reset ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((Fiad == 14) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 3) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 67) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ScanStat_q2 && MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 24)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 38) && (CounterPreset <= 99) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 79) && (Divider <= 200) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 18) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 NoPre) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 21) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ShiftedBit ##1 (CounterPreset == 20)) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 14) && (CounterPreset <= 26) ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 55) ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((TempDivider == 163) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 14) && (CounterPreset <= 19) ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ShiftedBit ##1 (Divider == 43)) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 14) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CounterPreset == 88) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q2 ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 55) ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ShiftedBit ##1 (TempDivider == 43)) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 16)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 11266) && (CtrlData <= 33531) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 21) && (Fiad <= 24) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 9) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((BitCounter == 1) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdi) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdi ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CtrlData == 27216) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q1 ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter == 1) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData_q2) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (Reset ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 95) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 80) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 94) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 87) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 4) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Busy) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (Reset ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter == 1) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 88) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 79) && (TempDivider <= 200) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStat_q2 ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 RStat_q2) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 71) && (Counter <= 78) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 27) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 92)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 9) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 73) && (Counter <= 80) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 85)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 !RStat_q3 && (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 253)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 26) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CtrlData == 59080) ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 5) ##3 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 1)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 86) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 78) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 79) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 22) && (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 65) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CounterPreset == 80) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 !RStat) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 200) ##1 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData ##2 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 38) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 79) ##2 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 9) && (Rgad <= 22) && (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CounterPreset == 4) && MdcEn_n ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) && (Rgad == 22) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 77)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 93) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 253)) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q2 && (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (BitCounter >= 0) && (BitCounter <= 1));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (RStat ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (ShiftedBit && WCtrlData_q1 ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 255) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 88) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 88) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 255) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider == 170)) |-> WCtrlData);
assert property(@(posedge Clk) ((TempDivider == 170)) |-> WCtrlData);
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (ScanStat_q2 ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!RStat_q2 ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##2 !Nvalid) |-> (CounterPreset >= 41) && (CounterPreset <= 83));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 1) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid ##2 1) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid ##1 1) |-> WCtrlData);
assert property(@(posedge Clk) (!WCtrlDataStart ##1 1) |-> WCtrlData);
assert property(@(posedge Clk) (!WCtrlDataStart && !MdcEn) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 0) && (TempDivider <= 92)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 0) && (Divider <= 92)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlDataStart && !CountEq0) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset >= 0) && (CounterPreset <= 45)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!MdcEn && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!WCtrlData ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 31) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!Mdi ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 126) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!WCtrlDataStart ##2 1) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!Nvalid ##2 1) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> WCtrlData_q1);
assert property(@(posedge Clk) (ScanStat_q2 ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 84) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 84) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 87));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 130) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 64) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 87));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (NoPre ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 31) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((BitCounter == 1)) |-> Mdo_2d);
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (ScanStat ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 130) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!ScanStat_q1 ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (WCtrlData_q2 ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (RStat_q1 ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 31) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!ScanStat_q1 ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Fiad >= 27) && (Fiad <= 31)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (TempDivider >= 141) && (TempDivider <= 229)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Divider >= 141) && (Divider <= 229)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CounterPreset >= 69) && (CounterPreset <= 113)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter >= 2) && (Counter <= 5)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CtrlData >= 17458) && (CtrlData <= 29355)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter >= 11) && (Counter <= 17)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 22561) && (CtrlData <= 44365) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 60) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (ScanStat_q1 ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 47) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 44709) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 23925) && (CtrlData <= 36940) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (ScanStat_q2 ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 126) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 12) && (Counter <= 18) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 27) && (Fiad <= 31) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 13) && (Fiad <= 22) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter >= 5) && (Counter <= 11) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (WCtrlData_q2 ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (RStat_q2 ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 84) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!NoPre ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!RStat_q1 ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 31) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!ScanStat_q2 ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 14) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 25) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 58) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 12) && (Fiad <= 22) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 58) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 170) && (Divider <= 254) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((TempDivider >= 170) && (TempDivider <= 254) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (WCtrlData ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 31) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit ##1 1) |-> (CtrlData >= 22186) && (CtrlData <= 43578));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (Mdi ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 85) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 255) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 255) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!Mdc ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (RStat ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 38520) && (CtrlData <= 51084) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 85) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset == 71) ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (ScanStat_q2 ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 54) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 54) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 175) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 83) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData_q1 ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!Nvalid && !Reset) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && (Divider >= 1) && (Divider <= 170)) |-> WCtrlData);
assert property(@(posedge Clk) ((TempDivider == 92)) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && (Rgad >= 5) && (Rgad <= 8)) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 12) && (Fiad <= 18)) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 20165) && (CtrlData <= 33989)) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && Busy) |-> WCtrlData);
assert property(@(posedge Clk) ((Divider == 92)) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 2) && (TempDivider <= 170)) |-> WCtrlData);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!MdcEn_n ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((ShiftReg == 154) && ScanStat) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData_q1 && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 126) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad == 9) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((ShiftReg == 154) && WCtrlData_q3) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((ShiftReg == 154) && RStat) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 23) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlData ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 83) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 24) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 RStat ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (CountEq0) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (ScanStat ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!WCtrlDataStart && !WCtrlData_q1) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlDataStart && !NoPre) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdi) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 0)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 0) && (TempDivider <= 2)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!NoPre && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad >= 13) && (Fiad <= 18)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!CountEq0 ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 0) && (Divider <= 1)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!RStat && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!ScanStat_q1 && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!Mdi ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!ScanStat && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 22792) && (CtrlData <= 44469) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 37472) && (CtrlData <= 51084) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (RStat_q2 ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad == 9) && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider == 191)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((ShiftReg == 154) && WCtrlData_q3) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!WCtrlData ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((ShiftReg == 154) && RStat_q3) |-> RStat);
assert property(@(posedge Clk) (!WCtrlData_q1 && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider == 191)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset == 94)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((ShiftReg == 154) && ScanStat) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 ScanStat ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (ScanStat_q1 ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 54) && (CounterPreset <= 89) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 138) && (TempDivider <= 254) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Divider >= 138) && (Divider <= 254) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 86) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (NoPre ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Fiad >= 12) && (Fiad <= 22) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ScanStat ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!ScanStat_q1 ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (RStat ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 45) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (ScanStat_q1 ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ScanStat ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 88) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!ScanStat_q2 ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 88) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (ScanStat_q2 ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!RStat ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25959) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (ScanStat ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!Mdc ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ScanStat ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!RStat_q3 ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad >= 11) && (Rgad <= 16)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 26) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!Mdi ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter >= 2) && (Counter <= 4)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter >= 12) && (Counter <= 17)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter >= 6) && (Counter <= 11)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (ScanStat_q2 ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 66) && (CounterPreset <= 126) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 175) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 89) && (CounterPreset <= 126) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 84) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 84) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (Reset ##3 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (Reset) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (Reset ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!Busy) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (RStat_q3 ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49423) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!NoPre ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 21) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 15) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!Busy ##3 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (ScanStat_q2 ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!Busy ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Counter >= 3) && (Counter <= 6) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter >= 7) && (Counter <= 12) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter >= 13) && (Counter <= 18) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 20037) && (CtrlData <= 29355) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ScanStat_q2 && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 25) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 25) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 33087) && (CtrlData <= 65474) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 22) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 54) && (CounterPreset <= 89) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (CountEq0 ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!MdcEn_n ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!RStat_q2 ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (ScanStat_q2 ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 85) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!ScanStat_q1 ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (Mdi ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!Mdc ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (WCtrlData_q3 ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 68) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 62) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 85) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!CountEq0 ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!Mdi ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!Mdi ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 21) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 24) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!NoPre ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (CountEq0 ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 46) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 41) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (RStat_q3 ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 24) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 65462) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ScanStat_q2 ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 7) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 125) && (Divider <= 188) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!WCtrlData ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 188) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!WCtrlData ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Divider >= 121) && (Divider <= 188) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 78) && (TempDivider <= 119) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (ScanStat_q1 ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 !NoPre && ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 78) && (Divider <= 119) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 RStat_q1 && ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 ScanStat_q1 && ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (Mdi ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 20) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 122) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 40) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 33087) && (CtrlData <= 65474) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 (Rgad >= 8) && (Rgad <= 16) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42964) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 60) && (CounterPreset <= 93) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 18) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> RStat_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (RStat ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (CountEq0 ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (ShiftedBit ##1 (CounterPreset == 20)) |-> RStat_q2);
assert property(@(posedge Clk) (ScanStat_q1 ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> RStat_q2);
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 60) && (CounterPreset <= 93) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> RStat_q2);
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (WCtrlData_q1 ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> RStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> RStat_q2);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2)) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ScanStat_q1 ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!Nvalid && Mdi) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 20165) && (CtrlData <= 21010)) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && RStat) |-> WCtrlData);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!Nvalid && (Rgad >= 5) && (Rgad <= 6)) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && WCtrlData_q1) |-> WCtrlData);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!Nvalid && ScanStat_q1) |-> WCtrlData);
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 92) && (TempDivider <= 170)) |-> WCtrlData);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ScanStat && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> WCtrlData_q3);
assert property(@(posedge Clk) (RStat && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 12) && (Fiad <= 13)) |-> WCtrlData);
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!Nvalid && ScanStat) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && (CounterPreset >= 45) && (CounterPreset <= 84)) |-> WCtrlData);
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!Nvalid && (Divider >= 92) && (Divider <= 170)) |-> WCtrlData);
assert property(@(posedge Clk) (ScanStat_q1 ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!Nvalid && NoPre) |-> WCtrlData);
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter == 72) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter == 71) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CtrlData == 43145)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset == 20) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider == 191) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> RStat_q1);
assert property(@(posedge Clk) (!Reset ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 28) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CtrlData == 48527)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!ScanStat_q1 && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 60) && (Counter <= 83) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 22792) && (CtrlData <= 44469) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 121) && (Divider <= 188) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 71)) |-> RStat_q1);
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((ShiftReg == 154) && NoPre) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!ScanStat_q2 && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad == 7) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!RStat_q1 && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!MdcEn_n && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!RStat_q2 && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q2) |-> RStat_q1);
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (RStat_q2 ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 146) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42964) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((TempDivider == 43) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ShiftedBit ##1 !NoPre) |-> RStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 188) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 65474) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 17) && (CounterPreset <= 39) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (Busy ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 255) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Fiad == 23) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 !WCtrlData_q2) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider == 43) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 7)) |-> RStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> RStat_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q2) |-> RStat_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 125) && (Divider <= 188) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (CountEq0 ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider == 191) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset == 94) && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!WCtrlData_q2 && (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 122) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!RStat_q2 ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (WCtrlData_q2 ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!WCtrlDataStart && ScanStat_q2) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!WCtrlDataStart && WCtrlData_q2) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 0)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 68) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (Reset ##1 1) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 1)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (Reset ##3 1) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (Reset ##4 1) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (MdcEn ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlDataStart && RStat_q1) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlDataStart && Mdc) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 37472) && (CtrlData <= 51084) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (Reset) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData == 21010)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (Reset ##4 1) |-> RStat_q2);
assert property(@(posedge Clk) (!Busy ##4 1) |-> RStat_q2);
assert property(@(posedge Clk) (ScanStat && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CtrlData == 20165)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> RStat);
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 0)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 84)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 8)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 45)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 18)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!Busy) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!Busy ##1 1) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!Busy ##3 1) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 98) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 2)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 92)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 0)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!WCtrlData && !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 38520) && (CtrlData <= 51084) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 1)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (WCtrlData_q3 && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData == 0)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider == 92)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 33) && (CounterPreset <= 58) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 5)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 13)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Counter >= 60) && (Counter <= 83) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Divider >= 94) && (Divider <= 145) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 94) && (TempDivider <= 145) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 67) && (Divider <= 119) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider == 0)) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (RStat_q1 ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 67) && (TempDivider <= 119) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider == 43) && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad == 7) && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (NoPre && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CtrlData == 48527)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 NoPre ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (Reset ##3 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 89) && (CounterPreset <= 126) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49423) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!ScanStat ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (Reset ##4 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 98) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!CountEq0 && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Counter == 72) && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!Busy ##4 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CtrlData == 43145)) |-> RStat);
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!Busy ##3 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!RStat_q1 && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset == 20) && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData_q2 && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!NoPre ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!RStat_q2 && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter == 71) && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Counter >= 45) && (Counter <= 122) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((ShiftReg == 154) && NoPre) |-> RStat);
assert property(@(posedge Clk) (!ScanStat_q2 && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad == 23) && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider == 43) && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!ScanStat_q1 && (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (CountEq0 ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!NoPre ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Counter >= 53) && (Counter <= 81) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 38520) && (CtrlData <= 51084) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!Busy ##4 1) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 97) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!Busy ##3 1) |-> RStat);
assert property(@(posedge Clk) (Mdi ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (Reset ##2 1) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (Reset ##3 1) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!Busy ##2 1) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (WCtrlData ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (Reset ##4 1) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && WCtrlData_q2 ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 37472) && (CtrlData <= 51084) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 45) && (CounterPreset <= 86) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (Mdi ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((BitCounter == 2) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 68) && (TempDivider <= 126) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 145) && (Divider <= 197) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Counter >= 45) && (Counter <= 122) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42964) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 (Rgad >= 8) && (Rgad <= 19) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25959) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31502) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!WCtrlData ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 53) && (Counter <= 81) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 13) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((TempDivider >= 145) && (TempDivider <= 197) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 68) && (Divider <= 126) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49423) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 WCtrlData_q3 ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ScanStat_q1 ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 28) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 27) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!ScanStat ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 7) && (Fiad <= 17));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (Mdi ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42964) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 42) && (CounterPreset <= 85) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 32) && (CounterPreset <= 61) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (RStat_q1 ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Fiad >= 13) && (Fiad <= 21)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CtrlData >= 24448) && (CtrlData <= 29355)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad >= 15) && (Rgad <= 19)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 ScanStat_q2) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 13054) && (CtrlData <= 26231) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter >= 5) && (Counter <= 9)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 ScanStat_q1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter >= 13) && (Counter <= 17)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 !Mdc) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (Reset) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!ScanStat ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!Busy ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!Busy) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!NoPre ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (Reset) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 10) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (Reset ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 138) && (Divider <= 197) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (ScanStat_q2 ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!Busy) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!Busy ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 7) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 33087) && (CtrlData <= 65474) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (Reset ##3 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!RStat_q3 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (Mdi ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 66) && (CounterPreset <= 97) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 138) && (TempDivider <= 197) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!Mdc ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!WCtrlData_q3 && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 27) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 89) && (CounterPreset <= 126) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 22) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (CtrlData >= 43794) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 13) && (Fiad <= 18) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ScanStat && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 13054) && (CtrlData <= 26231) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ScanStat ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ScanStat_q1 && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 31) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 14464) && (CtrlData <= 30613) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Counter >= 60) && (Counter <= 83) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!ScanStat ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (WCtrlData_q2 ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 23937) && (CtrlData <= 45398) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 21) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 188) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (WCtrlData_q1 ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 22) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 27) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 35) && (CounterPreset <= 68) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 31) && (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 91) && (Divider <= 173) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 91) && (TempDivider <= 173) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (ScanStat_q1 ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 9) ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 21) && (Fiad <= 31) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 22) && (Fiad <= 31) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) && (Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 188) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 21) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 31) ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> WCtrlData_q2);
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 75) && (TempDivider <= 139) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 75) && (Divider <= 139) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 (CounterPreset == 20)) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 23) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData_q1 ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> WCtrlData_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> WCtrlData_q3);
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 2) && (BitCounter <= 5) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 2) && (BitCounter <= 5) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 2) && (BitCounter <= 5) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter >= 2) && (BitCounter <= 4)) |-> MdoEn);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 5) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 InProgress_q2) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 83) && (TempDivider <= 230) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((TempDivider == 144) ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress_q2 ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 InProgress_q2 ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 51795) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 83) && (Divider <= 230) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 31443) && (CtrlData <= 57327)) |-> MdoEn);
assert property(@(posedge Clk) ((Divider == 144) ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 40) && (CounterPreset <= 114) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (ShiftedBit) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress_q2 ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n && MdoEn_d ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (InProgress_q2 && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!Nvalid && (Fiad == 13)) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 84)) |-> WCtrlData);
assert property(@(posedge Clk) (!RStat && ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!ScanStat && ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter >= 53) && (Counter <= 81) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Fiad == 7) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 6)) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && (Counter == 84)) |-> WCtrlData);
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData == 41248)) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!Nvalid && Mdc) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && (Rgad == 8)) |-> WCtrlData);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 2)) |-> WCtrlData);
assert property(@(posedge Clk) ((CtrlData == 20165)) |-> WCtrlData);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 45)) |-> WCtrlData);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset == 94) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!RStat_q2 && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (WCtrlData ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!WCtrlData_q2 && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((TempDivider == 191) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 27) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Counter == 71) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!Nvalid && (Divider == 1)) |-> WCtrlData);
assert property(@(posedge Clk) ((Divider == 191) && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!Nvalid && (Rgad == 5)) |-> WCtrlData);
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (WCtrlData_q1 ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (RStat_q1 ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData == 33989)) |-> WCtrlData);
assert property(@(posedge Clk) ((CtrlData == 43145)) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData == 48527)) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 22792) && (CtrlData <= 44469) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!Nvalid && ScanStat_q2) |-> WCtrlData);
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 122) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter >= 45) && (Counter <= 122) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData == 21010)) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && (Fiad == 12)) |-> WCtrlData);
assert property(@(posedge Clk) (!Nvalid && WCtrlData_q2) |-> WCtrlData);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!Nvalid && (Counter == 1)) |-> WCtrlData);
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!Nvalid && (Fiad == 18)) |-> WCtrlData);
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!ScanStat_q2 && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (NoPre && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!Nvalid && MdcEn) |-> WCtrlData);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!Nvalid && RStat_q1) |-> WCtrlData);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!Nvalid && CountEq0) |-> WCtrlData);
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 2) && (BitCounter <= 4) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 2) && (BitCounter <= 4) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 38) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 2) && (BitCounter <= 4) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 4) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 19215) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (NoPre ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!Busy ##4 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (Reset ##4 1) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!Busy ##3 1) |-> WCtrlData);
assert property(@(posedge Clk) (Reset ##4 1) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!Busy ##2 1) |-> WCtrlData);
assert property(@(posedge Clk) (Reset ##3 1) |-> WCtrlData);
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (Reset ##1 1) |-> WCtrlData);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (Reset ##2 1) |-> WCtrlData);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (Reset ##4 1) |-> WCtrlData);
assert property(@(posedge Clk) (!Busy ##4 1) |-> WCtrlData_q1);
assert property(@(posedge Clk) (Reset ##3 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (Reset ##2 1) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (Reset ##4 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (Reset ##3 1) |-> WCtrlData_q1);
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (MdcEn_n ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!Busy ##2 1) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!Busy ##4 1) |-> WCtrlData);
assert property(@(posedge Clk) (!Busy ##3 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!Busy ##3 1) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 7) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!Busy ##1 1) |-> WCtrlData);
assert property(@(posedge Clk) (!Busy ##4 1) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 13649) && (CtrlData <= 26144) ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 25) ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (CountEq0 ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!NoPre ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 18) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 7) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (Mdi ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!Mdc ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (WCtrlData ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!WCtrlData_q1 ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 126) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 255) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 255) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 44709) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##2 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (!WCtrlData ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!RStat ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (WCtrlData_q3 ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 28) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (NoPre ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 84) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 84) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 11320) && (CtrlData <= 22324) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!ScanStat ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!ScanStat ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (WriteDataOp ##1 (Fiad >= 26) && (Fiad <= 28)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CtrlData >= 52504) && (CtrlData <= 63765)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Divider >= 74) && (Divider <= 91)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (TempDivider >= 141) && (TempDivider <= 161)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CtrlData >= 2309) && (CtrlData <= 14667)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Fiad >= 29) && (Fiad <= 31)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 ScanStat) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CounterPreset >= 69) && (CounterPreset <= 79)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad >= 11) && (Rgad <= 13)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (TempDivider >= 74) && (TempDivider <= 91)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad >= 2) && (Rgad <= 8)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CtrlData >= 12980) && (CtrlData <= 18310)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Divider >= 141) && (Divider <= 161)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter >= 0) && (Counter <= 1)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Fiad >= 13) && (Fiad <= 17)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CounterPreset >= 36) && (CounterPreset <= 44)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (ShiftedBit ##1 (Divider == 43)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (ShiftedBit ##1 (TempDivider == 43)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 (CounterPreset == 20)) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (RStat_q3 ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (RStat_q2 ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 1) && (CounterPreset <= 11) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 102) && (CounterPreset <= 126) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 25) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 206) && (TempDivider <= 254) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 74) && (Divider <= 91) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 74) && (TempDivider <= 91) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 141) && (Divider <= 161) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 206) && (Divider <= 254) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 79) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 52504) && (CtrlData <= 63765) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 100) && (CounterPreset <= 126) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 25) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 141) && (TempDivider <= 161) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (ShiftedBit && WCtrlData_q1 ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (ScanStat_q1 ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (WCtrlData_q2 ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!Mdc ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 12) && (Fiad <= 22) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (WCtrlData ##3 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (RStat_q2 ##4 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (Reset ##3 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (CountEq0 ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (ScanStat ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 52504) && (CtrlData <= 63765) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 88) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!RStat_q2 && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 88) ##4 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((CtrlData >= 27203) && (CtrlData <= 38374) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!MdcEn_n ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (ScanStat ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStatStart ##3 1) |-> Mdi);
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 1) |-> Mdi);
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> Mdi);
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> Mdi);
assert property(@(posedge Clk) (ShiftedBit) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 11) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 52687) && (CtrlData <= 57327)) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 43194) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter >= 2) && (BitCounter <= 3)) |-> MdoEn);
assert property(@(posedge Clk) ((Fiad == 1) ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 6) && (Fiad <= 10)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q3 ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (MdcEn_n ##3 Mdi ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 (TempDivider == 191)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 (Divider == 191)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 (CounterPreset == 94)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!Busy) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad == 9) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (Reset ##4 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 44709) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 RStat_q1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 154) && ScanStat ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!WCtrlData_q1 && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !RStat_q2) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 ScanStat_q1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (Reset) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 154) && WCtrlData_q3 ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 154) && RStat_q3 ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !WCtrlData_q2) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !NoPre) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 (Counter == 71)) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !ScanStat_q2) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 154) && RStat ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (RStat_q3 ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 83) && (TempDivider <= 112) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 16) && (Fiad <= 28) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 12397) && (CtrlData <= 19215) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 2) && (BitCounter <= 3) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 249) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((BitCounter >= 2) && (BitCounter <= 3) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 83) && (Divider <= 112) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 11266) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 2) && (BitCounter <= 3) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdi ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 249) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 2) && (BitCounter <= 3) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 4) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 123) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 40) && (CounterPreset <= 55) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!ScanStat_q1 && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider == 43) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (RStat ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!RStat_q1 && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (RStat_q2 ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (ScanStat_q2 ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 154) && NoPre ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset == 20) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider == 43) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (WCtrlData_q1 ##4 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) ((Counter == 72) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad == 23) && (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (!RStat ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!WCtrlData ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!Mdi ##2 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (RStat ##3 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!WCtrlData ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!CountEq0 ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!RStat_q1 ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (WCtrlData_q2 ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (WCtrlData_q3 ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat_q1 ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (ScanStat_q2 ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit ##1 1) |-> RStat_q1);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!NoPre ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> NoPre);
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q2) |-> NoPre);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> NoPre);
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (ShiftedBit ##1 (Divider == 43)) |-> NoPre);
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (ShiftedBit ##1 (CounterPreset == 20)) |-> NoPre);
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> NoPre);
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> NoPre);
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> NoPre);
assert property(@(posedge Clk) (ShiftedBit ##1 (TempDivider == 43)) |-> NoPre);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!ScanStat_q1 ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (WriteDataOp ##1 (Divider >= 206) && (Divider <= 229)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CounterPreset >= 102) && (CounterPreset <= 113)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (TempDivider >= 206) && (TempDivider <= 229)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Fiad >= 1) && (Fiad <= 6)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CounterPreset >= 75) && (CounterPreset <= 79)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter >= 10) && (Counter <= 12)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 47) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 31) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (Reset ##4 1) |-> NoPre);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (Reset ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!Busy ##4 1) |-> NoPre);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (Reset ##2 1) |-> NoPre);
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (ShiftedBit && WCtrlData_q1 ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (ScanStat_q1 && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!Busy ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!Busy ##2 1) |-> NoPre);
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!RStat_q1 ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!ScanStat_q2 ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((TempDivider == 254) ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 13) && (Fiad <= 15) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 6) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 148) && (TempDivider <= 200) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider == 254) ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 153) && (TempDivider <= 161) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 55) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 74) && (CounterPreset <= 99) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 148) && (Divider <= 200) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 153) && (Divider <= 161) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 19) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 223) && (Divider <= 254) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 55) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 11) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider == 84) ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider == 84) ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 67) && (TempDivider <= 76) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 67) && (Divider <= 76) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 223) && (TempDivider <= 254) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> MdoEn);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (WCtrlData_q2 ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!WCtrlData ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad == 25) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (MdcEn_n && WCtrlData_q1 ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##3 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!NoPre ##2 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n && ScanStat ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> Mdi);
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> Mdi);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 3350) && (CtrlData <= 56816) ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && Mdo) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 230) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 17) && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n && WriteOp ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && RStat_q2) |-> MdoEn);
assert property(@(posedge Clk) (!ReadStatusOp && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q1 ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && MdoEn_d) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 WriteOp ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && WriteOp) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && ScanStat_q2) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n && Mdo_d ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 24) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn_d ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 21609) && (CtrlData <= 27216) && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && RStatStart_q2) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData == 17702) ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n && RStatStart_q2 ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((Rgad == 17) ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 !WriteDataOp ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 9) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 27216) ##3 !Mdi ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && ScanStat) |-> MdoEn);
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((CounterPreset == 123) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 6)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlDataStart_q2 ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 InProgress_q1 ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 WriteOp ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress_q1 ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData && (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n && NoPre ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 !ReadStatusOp ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 26) && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 !ReadStatusOp ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 !ReadStatusOp ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 Mdo ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((TempDivider == 249) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 !StartOp ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (MdcEn_n ##3 WriteOp ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter == 2)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n && WCtrlDataStart_q2 ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 95)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 193)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q1 ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 28) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 26)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 RStatStart_q2 ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (!ScanStat ##2 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 17) && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Rgad == 17) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 6725) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 117)) |-> MdoEn);
assert property(@(posedge Clk) (!ScanStatusOp && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 Mdo ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 Mdo ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && InProgress_q1) |-> MdoEn);
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 193)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 10)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 121) ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n && InProgress ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStatusOp && (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 InProgress ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 RStatStart_q2 ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 68)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 114) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData_q2 ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 24) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 44) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 MdoEn_2d ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 43) && (Divider <= 90) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n && Mdo ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 230) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 237)) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData == 21609) ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 3) && (Fiad <= 28) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 21609) && (CtrlData <= 27216) ##3 !Mdi ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStatusOp ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 2) && (Rgad <= 22) ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && InProgress) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 MdoEn_d ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 249) && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 MdoEn_2d ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 73) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 122) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && WCtrlDataStart_q2) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlDataStart_q2 ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q3 ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q2 ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (InProgress && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n && MdoEn_2d ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 29)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && WCtrlData_q2) |-> MdoEn);
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && ScanStat_q1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 237)) |-> MdoEn);
assert property(@(posedge Clk) ((Divider == 249) ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 21609) && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((TempDivider == 249) ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 71) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((Divider == 249) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && Mdi) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress_q1 ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 56816) ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 27216) && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 90) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (!StartOp && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 !ReadStatusOp && (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (InProgress_q1 && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 123) ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 45177) && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn_2d ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 249) && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) ##3 !Mdi ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 !StartOp ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (!WriteDataOp && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 !WriteDataOp ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 123) && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 !StartOp ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat_q1 ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStatusOp ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 !WriteDataOp ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStatusOp ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlDataStart_q2 ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 MdoEn_d ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (!RStat && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 !StartOp && (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && MdoEn_2d) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 !WriteDataOp && (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 RStatStart_q2 ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 72) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (MdcEn_n ##1 NoPre ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 3) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData == 4866) ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 68) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 !RStat_q3 ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25959) ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 70) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) ((BitCounter == 2) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 14) ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 83) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (ScanStat ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 7) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 90) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 68) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 44) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n && Mdi ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 79) && (TempDivider <= 90) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 85) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 68) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 112) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 16) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 8) ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 230) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 24) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 33) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 114) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 40) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 71) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 83) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 40) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 28) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 14) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 68) && (Divider <= 90) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 68) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 33) && (CounterPreset <= 44) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 40) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (!NoPre ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 51795) && (CtrlData <= 56816) ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 79) && (Divider <= 90) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 27) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 12) && (Divider <= 40) ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 12) && (TempDivider <= 40) ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 230) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 28) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((CounterPreset == 123) ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter == 2) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter == 2) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 0) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 33) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) (!WCtrlData_q3 && MdcEn_n ##4 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 172) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter == 2) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 172) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 112) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q1 ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q1 ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat_q2 ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 68) && (TempDivider <= 90) ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 22561) && (CtrlData <= 44365) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStat_q2 ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (!ScanStat_q2 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 69) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData_q1 ##1 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 55) ##1 1) |-> MdoEn);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 90) ##2 1) |-> MdoEn);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 19) ##3 1) |-> MdoEn);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((ShiftReg == 9) && MdcEn_n ##4 1) |-> MdoEn);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData ##2 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 19) ##3 (Rgad == 23)) |-> MdoEn);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStatStart_q1 ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!ScanStatusOp ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!WriteDataOp ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!StartOp ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!ReadStatusOp ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (StartOp) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (ScanStatusOp) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (ReadStatusOp) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (WriteDataOp) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (StartOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (StartOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (StartOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (StartOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (RStat ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (ShiftedBit ##1 !WCtrlData_q2) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !NoPre) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q2) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 7)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !NoPre) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (ScanStat_q2 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!WCtrlData_q1 ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q2) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 88) ##1 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 58) ##1 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 71)) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q2) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 !WCtrlData_q2) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 7)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q2) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##1 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 71)) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 ScanStat_q1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 84) ##1 RStat_q1 ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 7) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 7) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 7) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (ShiftedBit && WCtrlData_q3 ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Divider >= 87) && (Divider <= 173) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (WCtrlData_q2 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ScanStat && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (ScanStat && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit && WCtrlData_q3 ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (RStat && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 7) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!ScanStat_q1 ##4 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider == 43) ##1 MdoEn) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (Reset ##2 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (NoPre && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider == 43) ##1 MdoEn) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider == 43) ##1 MdoEn) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (ShiftedBit && NoPre ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 175) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((TempDivider == 43) ##1 MdoEn) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit && NoPre ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##2 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Divider == 43) && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (NoPre && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!RStat_q3 ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (Reset ##4 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider == 43) && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (ScanStat_q1 ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!Busy ##4 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (WCtrlData_q2 ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider == 2) ##1 ScanStat ##1 1) |-> Mdi);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!ScanStat ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!ScanStat ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (ScanStat ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) (WriteDataOp ##1 (Fiad >= 1) && (Fiad <= 2)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CounterPreset >= 41) && (CounterPreset <= 44)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 CountEq0) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter == 4)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CtrlData >= 2309) && (CtrlData <= 8551)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad == 18)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (WriteDataOp ##1 (CounterPreset >= 36) && (CounterPreset <= 37)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 31) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (WriteDataOp ##1 (CounterPreset >= 110) && (CounterPreset <= 113)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Divider >= 23) && (Divider <= 25)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (TempDivider >= 23) && (TempDivider <= 25)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ShiftedBit) |-> Mdi);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> Mdi);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (ScanStat_q2 ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Divider >= 223) && (Divider <= 229) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 84) && (Divider <= 91) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (CountEq0 ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 2) && (Rgad <= 3) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 160) && (Divider <= 161) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 60) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 54) && (TempDivider <= 55) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 2) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 84) && (TempDivider <= 91) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 74) && (Divider <= 76) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 2) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 160) && (TempDivider <= 161) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 23) && (Divider <= 25) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 54) && (Divider <= 55) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 11) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (CountEq0 ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 17) && (Fiad <= 18) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 21) && (Fiad <= 22) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 60) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 23) && (TempDivider <= 25) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 11) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (CountEq0 ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 223) && (TempDivider <= 229) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 74) && (TempDivider <= 76) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 12) && (Fiad <= 18) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider >= 29) && (TempDivider <= 157)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (Divider >= 1) && (Divider <= 170) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 20165) && (CtrlData <= 33989) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 WCtrlData_q2) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 Mdc) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 2) && (TempDivider <= 170) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && !Reset ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (Rgad >= 5) && (Rgad <= 8) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 !CountEq0) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (Divider >= 29) && (Divider <= 157)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (Counter >= 82) && (Counter <= 84)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && Busy ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && WCtrlData ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 !MdcEn) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (CtrlData >= 16046) && (CtrlData <= 20165)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 RStat_q1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset >= 13) && (CounterPreset <= 77)) |-> Mdi);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##1 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (!RStat ##2 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (ScanStat ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 170)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 12)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Nvalid && (Divider == 170)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!Nvalid && MdcEn) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 6)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData == 33989)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 84)) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Nvalid && CountEq0) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider >= 92) && (Divider <= 170) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!SyncStatMdcEn ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!Nvalid ##1 RStat ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 WCtrlData_q1 ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider >= 92) && (TempDivider <= 170) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset >= 45) && (CounterPreset <= 84) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!ScanStatusOp ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!WriteDataOp ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!RStatStart_q1 ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!StartOp ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!ReadStatusOp ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (WCtrlData_q1 ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (Reset ##2 1) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!Busy ##2 1) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (ScanStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (WCtrlData_q2 ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!RStat_q1 ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider == 191)) |-> ScanStat);
assert property(@(posedge Clk) ((Divider == 191)) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset == 94)) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (ShiftedBit && WCtrlData_q3) |-> ScanStat);
assert property(@(posedge Clk) ((Divider == 43)) |-> ScanStat);
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider == 43) ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider == 43)) |-> ScanStat);
assert property(@(posedge Clk) (RStat && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider == 43) ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> ScanStat);
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 30126) && (CtrlData <= 65180) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 22044));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (ScanStat_q1 ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!RStat_q2 ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (WCtrlData_q3 ##2 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (RStat ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 19) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 30) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!WCtrlData ##3 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 121) && (Divider <= 188) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Counter >= 60) && (Counter <= 83) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!ScanStat_q1 ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!SyncStatMdcEn ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset == 71) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CounterPreset == 71) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> NoPre);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (WriteDataOp ##1 MdcEn) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (WriteDataOp ##1 (Fiad == 22)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22561) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (Mdc ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 188) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 74) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 MdcEn_n) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 122) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (Fiad == 6)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WriteDataOp ##1 (Divider == 67)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 95) && (TempDivider <= 146) ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CounterPreset == 102)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 46) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 43) && (CounterPreset <= 86) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (CountEq0 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 95) && (TempDivider <= 146) ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CounterPreset == 32)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (CounterPreset == 69)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (WriteDataOp ##1 (TempDivider == 67)) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!Nvalid && Mdi ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 20165) && (CtrlData <= 21010) ##2 1) |-> Mdi);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 WCtrlData_q2) |-> ScanStat_q2);
assert property(@(posedge Clk) (WCtrlData_q3 ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 175) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (ShiftedBit ##1 (Divider == 43)) |-> ScanStat_q2);
assert property(@(posedge Clk) (WriteDataOp && MdcEn_n ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !RStat_q2) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 (Fiad == 7)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad == 27) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider == 229) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad == 6) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!MdcEn_n ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((TempDivider == 229) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider == 51) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (MdcEn_n ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider == 153) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (MdcEn_n ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !WCtrlData_q2) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !NoPre) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 (Counter == 71)) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider == 76) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 23)) |-> ScanStat_q2);
assert property(@(posedge Clk) (MdcEn ##2 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 96) && (Divider <= 147) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider == 23) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad == 29) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (MdcEn_n ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 (CounterPreset == 20)) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData == 59080) ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (CountEq0 ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (MdcEn ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 20) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 !ScanStat_q2) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider == 11) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 96) && (TempDivider <= 147) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ShiftedBit ##1 NoPre) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider == 206) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 84) && (CounterPreset <= 126) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (MdcEn_n ##3 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Divider == 141) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider == 4) ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 ScanStat_q1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider == 67) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider == 4) ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider == 74) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 72)) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider == 23) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider == 91) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider == 67) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (MdcEn_n && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CounterPreset == 4) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider == 51) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ShiftedBit ##1 (TempDivider == 43)) |-> ScanStat_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q2) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider == 223) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider == 25) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider == 74) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!MdcEn_n ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider == 91) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider == 25) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Divider == 223) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider == 11) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider == 76) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider == 141) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider == 153) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider == 206) && WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (MdcEn ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 RStat_q1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 48) && (CounterPreset <= 73) ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!Nvalid ##2 (Counter >= 83) && (Counter <= 84)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (Divider >= 92) && (Divider <= 170) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (Divider >= 29) && (Divider <= 92)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 92) && (TempDivider <= 170) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (CtrlData >= 17834) && (CtrlData <= 20165) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (CtrlData >= 17834) && (CtrlData <= 20165)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && ScanStat_q1 ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 WCtrlDataStart) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && ScanStat ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 WCtrlData_q3) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (Counter >= 83) && (Counter <= 84) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 21010) && (CtrlData <= 33989) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!Nvalid ##1 Mdc ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 WCtrlData_q2 ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 !ScanStat) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && RStat ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && NoPre ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (Rgad >= 5) && (Rgad <= 6) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 Nvalid) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider >= 29) && (TempDivider <= 92)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad >= 10) && (Fiad <= 11)) |-> Mdi);
assert property(@(posedge Clk) ((Divider == 1) ##1 ScanStat ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 !ScanStat ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 RStat_q1 ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad >= 0) && (Rgad <= 2)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 RStat_q2) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 12) && (Fiad <= 13) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (CounterPreset >= 45) && (CounterPreset <= 84) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset >= 45) && (CounterPreset <= 77)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 ScanStat_q2 ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 ScanStat_q2) |-> Mdi);
assert property(@(posedge Clk) (!Mdi ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!Nvalid ##2 !ScanStat_q1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && WCtrlData_q1 ##2 1) |-> Mdi);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((ShiftReg == 154) && RStat ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 154) && ScanStat ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 108) && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!WCtrlData_q1 && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25959) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!ScanStat && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Fiad == 26) && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!StartOp ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!RStat && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!WriteDataOp ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!RStat_q3 && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad == 9) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Mdc ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 !WCtrlData_q2) |-> ScanStat_q1);
assert property(@(posedge Clk) (RStat_q1 && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (Mdi ##1 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) (ShiftedBit ##1 (Fiad == 7)) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##2 ShiftedBit) |-> (Rgad >= 9) && (Rgad <= 20));
assert property(@(posedge Clk) (WCtrlData_q1 && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider == 219) && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12604) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Counter >= 45) && (Counter <= 122) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Rgad == 0) && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!WCtrlData_q3 && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!CountEq0 ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData == 41248) ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Counter == 73) && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 !RStat_q2) |-> ScanStat_q1);
assert property(@(posedge Clk) (!Mdc ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!ScanStatusOp ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!ReadStatusOp ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (!CountEq0 ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!NoPre && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!ScanStat_q1 ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 18) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider == 219) && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CounterPreset == 108) && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 41248) && (CtrlData <= 43145) && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 219) && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 !NoPre) |-> ScanStat_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 !ScanStat_q2) |-> ScanStat_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 RStat_q1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 219) && ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!RStatStart_q1 ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) (ShiftedBit ##1 (Counter == 71)) |-> ScanStat_q1);
assert property(@(posedge Clk) ((ShiftReg == 154) && WCtrlData_q3 ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((ShiftReg == 154) && RStat_q3 ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 54) && (CounterPreset <= 89) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider >= 157) && (TempDivider <= 170) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (Divider >= 157) && (Divider <= 170) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad >= 6) && (Rgad <= 8) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad >= 10) && (Fiad <= 12) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (RStat_q2 ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!Nvalid ##1 ScanStat_q1 ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset >= 77) && (CounterPreset <= 84) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> ScanStat);
assert property(@(posedge Clk) (!ShiftedBit ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider == 43) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 43) && (Divider <= 191) && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (RStat && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((TempDivider == 43) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (WCtrlData_q1 ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (Reset ##3 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 43145) && (CtrlData <= 48527) && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 20) && (CounterPreset <= 94) && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (Reset ##4 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (Reset ##2 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Busy ##4 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((ShiftReg == 77) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Fiad == 23) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 23) && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!ScanStat_q1 && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (RStat_q3 && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((ShiftReg == 154) && NoPre ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset == 20) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Busy ##3 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!RStat_q1 && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (Reset ##4 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> ScanStat);
assert property(@(posedge Clk) (ShiftedBit && WCtrlData_q3 ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!Busy ##2 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!NoPre ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Counter >= 71) && (Counter <= 72) && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Rgad == 9) && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!Busy ##4 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter == 72) && (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!WCtrlData_q1 && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 7) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 43) && (TempDivider <= 191) && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Counter >= 64) && (Counter <= 123) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (ScanStat_q2 ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (Mdi ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (Reset ##3 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (Reset ##2 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Counter >= 47) && (Counter <= 123) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Busy ##2 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 45) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!Busy ##3 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!ScanStat_q2 && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad == 23) && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CtrlData == 48527)) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData == 43145)) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (NoPre && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!SyncStatMdcEn ##1 WriteDataOp ##1 1) |-> SyncStatMdcEn);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad == 7) && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (ShiftedBit && NoPre) |-> ScanStat);
assert property(@(posedge Clk) (RStat_q3 ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!RStat_q2 && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!RStat_q1 && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CtrlData == 48527) ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Counter == 71) && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!ScanStat_q1 && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (NoPre && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CounterPreset == 20) && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (ShiftedBit && NoPre ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat_q1 ##2 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Counter == 72) && ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!WCtrlData_q2 && ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) (Reset ##2 1) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!Mdc ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (RStat_q3 ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (WCtrlData ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 41) && (CounterPreset <= 83) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!WCtrlData ##2 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 18) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (Reset ##1 1) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 13054) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!Busy ##2 1) |-> ScanStat);
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) (!Busy ##1 1) |-> ScanStat);
assert property(@(posedge Clk) (ScanStat_q1 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 27) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (MdcEn_n ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> Mdi);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 22) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!ScanStat_q2 ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Counter >= 53) && (Counter <= 81) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 89) && (CounterPreset <= 126) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> Mdi);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat_q1 ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 88) && (TempDivider <= 173) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (NoPre ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 84) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 87) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 88) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 84) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 88) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 42) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!WCtrlData ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (MdcEn_n ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat_q2 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!CountEq0 ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Counter >= 61) && (Counter <= 85) ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!Mdi ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 38520) && (CtrlData <= 51084) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (CountEq0 ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!NoPre ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!Nvalid && (Counter == 1) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 45) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (Rgad == 8) ##2 1) |-> Mdi);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 5) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && ScanStat_q2 ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && RStat_q1 ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!MdcEn_n ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!Nvalid && Mdc ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (Fiad == 18) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (Fiad == 13) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (Divider == 92) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (Divider == 1) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && WCtrlData_q2 ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 92) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 2) ##2 1) |-> Mdi);
assert property(@(posedge Clk) ((CtrlData == 21010) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (Counter == 84) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!RStat ##3 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((CtrlData == 20165) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (ScanStat_q2 ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 37472) && (CtrlData <= 51084) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (WCtrlData_q3 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData == 33989) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 18) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (Divider == 157) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 RStatStart) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 170) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 !NoPre) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (Counter == 84)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 10)) |-> Mdi);
assert property(@(posedge Clk) (!Busy ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset == 77) ##1 1) |-> Mdi);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider == 29)) |-> Mdi);
assert property(@(posedge Clk) (RStat ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (Reset ##4 1) |-> Mdi);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 8) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (Reset ##3 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 0)) |-> Mdi);
assert property(@(posedge Clk) (Reset ##1 1) |-> Mdi);
assert property(@(posedge Clk) ((TempDivider >= 124) && (TempDivider <= 188) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!Nvalid ##1 (Counter == 83) ##1 1) |-> Mdi);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 126) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!Nvalid ##2 (Divider == 29)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 8)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 10) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 !RStat) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 Nvalid ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 WCtrlData_q3 ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 RStat_q3) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 WCtrlDataStart_q) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider == 157) ##1 1) |-> Mdi);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 21934) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!Nvalid ##1 WCtrlDataStart ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 0) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 RStat_q2 ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 !NoPre ##1 1) |-> Mdi);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 11)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (Counter == 82)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset == 45)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 2)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (Fiad == 12) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset == 77)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (Rgad == 6) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (Divider == 170) ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (Divider == 157)) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && MdcEn ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 18)) |-> Mdi);
assert property(@(posedge Clk) (!ScanStat_q2 ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!Nvalid ##2 (Counter == 83)) |-> Mdi);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 126) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider == 157)) |-> Mdi);
assert property(@(posedge Clk) (!Busy ##4 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 84) ##2 1) |-> Mdi);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!RStat_q1 ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!Nvalid ##1 (Counter == 84) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid && CountEq0 ##2 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset == 13)) |-> Mdi);
assert property(@(posedge Clk) (!Busy ##3 1) |-> Mdi);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 10) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 40) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 12) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 CountEq0 ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 MdcEn ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 !Mdi ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (Counter == 0) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset == 84) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 6) ##1 1) |-> Mdi);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 200) && (Divider <= 255) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!Nvalid ##1 (Divider == 170) ##1 1) |-> Mdi);
assert property(@(posedge Clk) (WCtrlData ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 203) && (TempDivider <= 255) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 200) && (TempDivider <= 255) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 127) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 33087) && (CtrlData <= 65474) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 43) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider == 170) ##1 1) |-> Mdi);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15285) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 18) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 12) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat_q3 ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (CountEq0 ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat_q2 ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (Mdi ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!RStat ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 86) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 86) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 97) && (CounterPreset <= 126) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 93) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!RStat ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 15699) ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 28) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 16) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 93) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 83) && (TempDivider <= 230) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 83) && (Divider <= 230) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 31443) && (CtrlData <= 57327)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 51795) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && MdoEn_d ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 83) && (Divider <= 230) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 40) && (CounterPreset <= 114) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 83) && (TempDivider <= 230) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 40) && (CounterPreset <= 114) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 31443) && (CtrlData <= 57327)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 51795) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n && MdoEn_d ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (!WCtrlData ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 15) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 60) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##3 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CtrlData >= 22792) && (CtrlData <= 44469) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49423) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 22) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 60) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider == 144) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (ShiftedBit) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 38) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((TempDivider == 144) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 19215) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 38) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (ShiftedBit) |-> InProgress_q2);
assert property(@(posedge Clk) ((Divider == 144) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 19215) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((TempDivider == 144) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> InProgress_q2);
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 121) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (WCtrlData_q1 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!ScanStat_q1 ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (NoPre ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 121) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!ScanStat ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (!RStatStart ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!WCtrlDataStart_q) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!RStatStart) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!RStatStart ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 120) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 21307) && (CtrlData <= 42964) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 120) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (WCtrlData_q3 ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!RStat ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (ScanStat_q2 ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit ##1 1) |-> (TempDivider >= 128) && (TempDivider <= 255));
assert property(@(posedge Clk) ((TempDivider >= 61) && (TempDivider <= 123) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!RStat_q3 ##3 ShiftedBit ##1 1) |-> (Divider >= 128) && (Divider <= 255));
assert property(@(posedge Clk) ((Divider >= 61) && (Divider <= 123) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 30) && (CounterPreset <= 61) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 86) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 29) && (CounterPreset <= 60) ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((BitCounter == 5)) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 5)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 5)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 5)) |-> InProgress);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 13) ##3 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((TempDivider >= 146) && (TempDivider <= 199) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((Divider >= 146) && (Divider <= 199) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!WCtrlData ##1 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##4 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (RStat_q1 ##2 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData_q2 ##2 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (Mdi ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!RStat_q2 && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 Mdi ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (!RStat_q2 && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 6) && (Fiad <= 10)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 52687) && (CtrlData <= 57327)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 6) && (Fiad <= 10)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 43194) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 43194) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 Mdi ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q3 ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q3 ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat) |-> InProgress_q2);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 RStat) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 52687) && (CtrlData <= 57327)) |-> InProgress_q2);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 123) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 249) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 12397) && (CtrlData <= 19215) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 11266) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Fiad == 1) ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 4) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 12397) && (CtrlData <= 19215) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdi ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 83) && (Divider <= 112) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdi ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 249) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 16) && (Fiad <= 28) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 83) && (TempDivider <= 112) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 249) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 83) && (TempDivider <= 112) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg >= 9) && (ShiftReg <= 19) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Fiad == 1) ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 83) && (Divider <= 112) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 249) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 11266) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 16) && (Fiad <= 28) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 40) && (CounterPreset <= 55) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 4) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 123) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 40) && (CounterPreset <= 55) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) (!Nvalid ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!WCtrlDataStart) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((CounterPreset >= 69) && (CounterPreset <= 96) ##2 ShiftedBit ##1 1) |-> ScanStat_q1);
assert property(@(posedge Clk) ((BitCounter == 5) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 5) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 5) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 5) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdcEn_n) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (MdcEn) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg >= 0) && (ShiftReg <= 19) ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 88)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 88)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider >= 44) && (Divider <= 88)) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider >= 44) && (TempDivider <= 88)) |-> RStatStart);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 6)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 6725) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 21609) && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 Mdo ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 56816) ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 45177) && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 10)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && InProgress ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 17) && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && Mdo_d ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 193)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn_d ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 122) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 9) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 249) && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 26) && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 73) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 17) && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 Mdo ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 3) && (Fiad <= 28) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 29)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && WCtrlData_q1 ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 28) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && Mdo) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 WriteOp ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 WriteOp ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 3) && (Fiad <= 28) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 43) && (Divider <= 90) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 24) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 3350) && (CtrlData <= 56816) ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (!ScanStatusOp && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n && Mdo ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 193)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && RStat_q2) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 72) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStatusOp ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 123) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 45177) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 WriteOp ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 249) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 114) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q2 ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 237)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && MdoEn_d) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStatusOp ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 230) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && MdoEn_2d) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 114) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 90) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 72) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && MdoEn_d) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && WCtrlDataStart_q2) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && ScanStat ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlDataStart_q2 ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (!StartOp && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 !StartOp ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 !StartOp ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 MdoEn_d ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 237)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 !ReadStatusOp ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 !ReadStatusOp && (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n && NoPre ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 26)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && NoPre ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && ScanStat_q2) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q3 ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && InProgress) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (InProgress && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && MdoEn_2d ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 !StartOp ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (!StartOp && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 !ReadStatusOp ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 9) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 17) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 InProgress ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 MdoEn_d ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 56816) ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 MdoEn_2d ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (!ReadStatusOp && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 26) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 28) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 123) && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 230) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 249) && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 237)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 237)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && InProgress) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 29)) |-> InProgress_q2);
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 230) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 24) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlDataStart_q2 ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlDataStart_q2 ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && WCtrlData_q2) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 !StartOp ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && Mdo ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData_q2 ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && WriteOp ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 MdoEn_2d ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 WriteOp ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && WriteOp) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 !ReadStatusOp && (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q1 ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && WriteOp) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 Mdo ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && Mdi) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 RStat ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (InProgress_q1 && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 193)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 !WriteDataOp ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlDataStart_q2 ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q1 ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress_q1 ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 Mdo ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 10)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn_2d ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress_q1 ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && RStatStart_q2) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 InProgress_q1 ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 122) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 121) ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 123) ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && Mdo) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 MdoEn_2d ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStatusOp ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && MdoEn_2d) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 WriteOp ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && InProgress_q1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && WriteOp ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 !StartOp && (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 MdoEn_2d ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 !StartOp && (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (!ReadStatusOp && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 !ReadStatusOp ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && ScanStat_q1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStatusOp ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStatusOp ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat_q1 ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 24) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && InProgress_q1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && Mdi) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 Mdo ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 Mdo ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && Mdo_d ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && ScanStat_q1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 6)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 2) && (Rgad <= 22) ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 73) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 RStatStart_q2 ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 !WriteDataOp ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 !WriteDataOp ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStatusOp && (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 !WriteDataOp && (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && MdoEn_2d ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && RStatStart_q2 ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 RStatStart_q2 ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 InProgress ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 6725) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (InProgress_q1 && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 WriteOp ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 RStatStart_q2 ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress_q1 ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 24) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 RStatStart_q2 ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 InProgress_q1 ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q1 ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 95)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n && WCtrlDataStart_q2 ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 95)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 68)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 43) && (Divider <= 90) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && ScanStat) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 117)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 3350) && (CtrlData <= 56816) ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n && WCtrlDataStart_q2 ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n && InProgress ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStatusOp ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 !ReadStatusOp ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && ScanStat_q2) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 RStatStart_q2 ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 71) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q1 ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData && (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData && (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && WCtrlDataStart_q2) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && ScanStat) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 230) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q3 ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 44) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (!ScanStatusOp && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 !StartOp ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStatusOp && (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 123) ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && RStat_q2) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 71) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (!WriteDataOp && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 68)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 MdoEn_d ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 17) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 MdoEn_d ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 RStatStart_q2 ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && WCtrlData_q1 ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (!WriteDataOp && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 117)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 !ReadStatusOp ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 !WriteDataOp ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 !StartOp ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData_q2 ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n && ScanStat ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 21609) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 121) ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 26)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 193)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 !WriteDataOp ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 44) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q2 ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 !ReadStatusOp ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 90) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (InProgress && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 !WriteDataOp ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 2) && (Rgad <= 22) ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && WCtrlData_q2) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn_d ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress_q1 ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 249) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlDataStart_q2 ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23) && RStatStart_q2) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 !WriteDataOp && (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n && RStatStart_q2 ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlDataStart_q2 ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat_q1 ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 MdoEn_2d ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (!Nvalid ##4 (CtrlData >= 16046) && (CtrlData <= 45889)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (CounterPreset >= 13) && (CounterPreset <= 107)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 RStat_q2) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (Fiad >= 10) && (Fiad <= 28)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (Divider >= 29) && (Divider <= 216)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (TempDivider >= 29) && (TempDivider <= 216)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (Counter >= 81) && (Counter <= 83)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 WCtrlData_q1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (MdcEn_n ##1 NoPre ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 68) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && Mdi ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (!RStat && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (!RStat && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 14) ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 12) && (TempDivider <= 40) ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 112) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 90) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((CtrlData >= 21609) && (CtrlData <= 27216) && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 70) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 68) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 33) && (CounterPreset <= 44) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 12) && (Divider <= 40) ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 14) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((ShiftReg == 9) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 8) ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 8) ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 7) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q1 ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CtrlData == 21609) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q1 ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 83) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CtrlData >= 21609) && (CtrlData <= 27216) ##3 !Mdi ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CtrlData == 21609) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 !RStat_q2 ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 40) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CtrlData == 4866) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Rgad == 17) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 24) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((CounterPreset == 123) ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 68) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 24) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 3) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 112) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((TempDivider == 249) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((CounterPreset == 123) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 33) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((CtrlData == 17702) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 27216) ##3 !Mdi ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 28) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 68) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 230) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 33) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((Divider == 249) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 16) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 27) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 79) && (Divider <= 90) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 68) && (TempDivider <= 90) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 0) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 79) && (Divider <= 90) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((Divider == 249) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 40) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 0) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat_q2 ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 68) && (Divider <= 90) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((ShiftReg == 9) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 12) && (Divider <= 40) ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 51795) && (CtrlData <= 56816) ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 172) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 7) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q1 ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 !RStat_q3 ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 28) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 27) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((CounterPreset == 123) ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n && Mdi ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((CtrlData >= 21609) && (CtrlData <= 27216) ##3 !Mdi ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 !RStat_q3 ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 90) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 85) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 55) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 114) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 44) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 3) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 16) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CtrlData == 4866) ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 27216) && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 14) ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 28) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 14) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 19) ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 68) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((Rgad == 17) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) ##3 !Mdi ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 19) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 172) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 69) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Divider == 249) ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 112) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 40) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 83) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((TempDivider == 249) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) ##3 !Mdi ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 68) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 19) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 44) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 71) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 70) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((Rgad == 17) ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((TempDivider == 249) ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 69) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((CtrlData == 17702) ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 68) && (TempDivider <= 90) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 33) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 NoPre ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 40) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CounterPreset == 123) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 90) ##2 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((Divider == 249) ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 19) ##3 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 33) ##3 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((TempDivider == 249) ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 27216) ##3 !Mdi ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CtrlData >= 21609) && (CtrlData <= 27216) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData_q1 ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((Rgad == 17) ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 40) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 27216) && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 55) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 68) && (Divider <= 90) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 40) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 28) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q1 ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat_q2 ##1 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 79) && (TempDivider <= 90) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 172) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) (!WCtrlData_q3 && MdcEn_n ##4 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 12) && (TempDivider <= 40) ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##4 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 79) && (TempDivider <= 90) ##2 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##4 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData_q1 ##1 (Rgad == 23)) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 71) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 90) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 !RStat_q2 ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 230) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 33) && (CounterPreset <= 44) ##2 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 230) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 83) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 83) ##1 1) |-> (BitCounter >= 2) && (BitCounter <= 5));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 172) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) (!WCtrlData_q3 && MdcEn_n ##4 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 114) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 51795) && (CtrlData <= 56816) ##3 (Rgad == 23)) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 68) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 230) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 112) ##1 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 68) ##3 1) |-> InProgress_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 85) ##2 1) |-> InProgress_q2);
assert property(@(posedge Clk) ((BitCounter == 5) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 5) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 5) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 5) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!Nvalid ##2 !RStat_q3 ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad >= 12) && (Fiad <= 18) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && !Mdc ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 !WCtrlData_q3 ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && !WCtrlData_q2 ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (Divider >= 92) && (Divider <= 170) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (TempDivider >= 29) && (TempDivider <= 157) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (ShiftedBit) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 0) && (Fiad <= 13) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && !RStat_q1 ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && !ScanStat_q2 ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 WCtrlData ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Fiad >= 10) && (Fiad <= 18) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad >= 5) && (Rgad <= 8) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset >= 45) && (CounterPreset <= 84) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 RStat_q1 ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Counter >= 0) && (Counter <= 1) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Rgad >= 0) && (Rgad <= 6) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (CtrlData >= 16046) && (CtrlData <= 20165) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Rgad >= 0) && (Rgad <= 8) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (CtrlData >= 20165) && (CtrlData <= 33989) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (CtrlData >= 17834) && (CtrlData <= 33989) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Mdc && !Nvalid ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Divider >= 29) && (Divider <= 157) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 !RStat_q2 ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider >= 92) && (TempDivider <= 170) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 RStat ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Counter >= 82) && (Counter <= 84) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (CounterPreset >= 13) && (CounterPreset <= 77) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!RStat_q3 ##3 (ShiftReg == 154) ##1 1) |-> (CounterPreset >= 61) && (CounterPreset <= 126));
assert property(@(posedge Clk) (WCtrlData ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((BitCounter == 5) ##3 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 5) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 5) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 5) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) (!Nvalid ##4 (Fiad >= 10) && (Fiad <= 11)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 !ScanStat_q2) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 RStat) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (Counter >= 82) && (Counter <= 83)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (CounterPreset >= 77) && (CounterPreset <= 107)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 WCtrlData) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (TempDivider >= 157) && (TempDivider <= 216)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (Divider >= 157) && (Divider <= 216)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (CtrlData >= 16046) && (CtrlData <= 17834)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (!Nvalid ##1 !Mdc ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Fiad >= 12) && (Fiad <= 13) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && NoPre ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Rgad >= 0) && (Rgad <= 2) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (CtrlData >= 20165) && (CtrlData <= 21010) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 ScanStat_q1 ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset >= 77) && (CounterPreset <= 84) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (CounterPreset >= 45) && (CounterPreset <= 77) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 0) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 ScanStat_q2 ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && !ScanStat_q1 ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter >= 0) && (Counter <= 1) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (CtrlData >= 17834) && (CtrlData <= 20165) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((TempDivider == 170) ##1 RStat_q1 ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (TempDivider >= 29) && (TempDivider <= 92) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Mdi && !Nvalid ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad >= 6) && (Rgad <= 8) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((Divider == 170) ##1 RStat_q1 ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Fiad >= 10) && (Fiad <= 11) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider >= 157) && (TempDivider <= 170) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (Counter >= 83) && (Counter <= 84) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Divider >= 29) && (Divider <= 92) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (Divider >= 157) && (Divider <= 170) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 !RStat_q2 ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 !ScanStat_q1 ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (CtrlData >= 17834) && (CtrlData <= 20165) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Divider >= 0) && (Divider <= 1) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Counter >= 83) && (Counter <= 84) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && !Mdi ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 ScanStat_q1 ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (TempDivider >= 0) && (TempDivider <= 2) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (CtrlData >= 21010) && (CtrlData <= 33989) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 !ScanStat_q2 ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 ScanStat ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 ScanStat_q2 ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 NoPre ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && !WCtrlData_q1 ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad >= 12) && (Fiad <= 13) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 !RStat_q1 ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && ScanStat ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && !RStat ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad >= 5) && (Rgad <= 6) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 !ScanStat ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 !WCtrlData_q3 ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Counter == 0) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 !RStat_q3 ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Rgad >= 5) && (Rgad <= 6) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 !WCtrlData_q2 ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((BitCounter == 5)) |-> Mdo_d);
assert property(@(posedge Clk) ((BitCounter == 5) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((BitCounter == 5) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((BitCounter == 5) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((BitCounter == 5) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (Divider == 29)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (Fiad == 11)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 !RStat_q3) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (Divider == 157)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 !NoPre) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (Divider == 216)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (TempDivider == 157)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (Counter == 83)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (Counter == 81)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (CounterPreset == 77)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (Fiad == 28)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 !RStat_q1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (TempDivider == 29)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 ScanStat_q1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (Fiad == 10)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (CounterPreset == 107)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (Counter == 82)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 ScanStat) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (TempDivider == 216)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##4 (CounterPreset == 13)) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!Nvalid ##3 (Divider == 157) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 MdcEn ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 0) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 12) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 !RStat ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 !Mdc ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Fiad == 18) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((CtrlData == 21010) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((CtrlData == 0) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (Reset) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 170) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Divider == 29) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 !WCtrlData_q3 ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (TempDivider == 2) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 !RStat ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 10) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (TempDivider == 29) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Rgad == 0) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 !RStat_q1 ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Rgad == 8) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider == 1) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (CounterPreset == 13) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset == 77) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (CounterPreset == 45) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 !NoPre ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (Reset ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (Counter == 83) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 13) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 13) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Counter == 83) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Counter == 84) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Rgad == 2) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 !WCtrlData_q2 ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 8) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 0) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 12) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (Counter == 0) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 5) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 6) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (Fiad == 18) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter == 0) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 0) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && MdcEn ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset == 45) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Divider == 170) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Divider == 1) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider == 170) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 !NoPre ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((Divider == 170) ##2 WCtrlData ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Busy) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Fiad == 18) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((TempDivider == 170) ##2 WCtrlData ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 6) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Divider == 0) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (Rgad == 8) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (CounterPreset == 84) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Counter == 1) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter == 84) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Fiad == 10) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (Divider == 157) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (Reset ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Rgad == 6) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Fiad == 11) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Rgad == 5) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider == 170) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (TempDivider == 157) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset == 84) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset == 45) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (CounterPreset == 0) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 CountEq0 ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 !RStat_q2 ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (CounterPreset == 84) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && CountEq0 ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 !WCtrlData_q1 ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider == 2) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (Counter == 82) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (Counter == 84) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 (TempDivider == 157) ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && (Fiad == 12) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Divider == 92) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((TempDivider == 0) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((CtrlData == 33989) ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 MdcEn ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid && !WCtrlData ##4 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (Counter == 1) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 !Mdi ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##1 (TempDivider == 92) ##3 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 !Mdi ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 ScanStat ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##3 (CounterPreset == 77) ##1 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) (!Nvalid ##2 CountEq0 ##2 1) |-> (Rgad >= 0) && (Rgad <= 16));
assert property(@(posedge Clk) ((BitCounter == 5) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 44)) |-> Busy);
assert property(@(posedge Clk) ((BitCounter == 5) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 19) ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((BitCounter == 5) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 30126) && (CtrlData <= 45359) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((BitCounter == 5) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 43) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 43) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 42) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !Mdc) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (TempDivider == 170)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Divider == 170)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Fiad == 12)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !RStat_q1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !Mdi) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 !WCtrlData_q2) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (CounterPreset == 84)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 (Rgad == 6)) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (TempDivider == 2) ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !WCtrlData_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart && !WCtrlData_q2 ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Divider == 1) ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1 && !Mdc ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad >= 0) && (Fiad <= 13) ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter >= 0) && (Counter <= 1) ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1 ##1 !RStat_q3) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (CounterPreset == 0) ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !RStat_q1 && !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1 ##1 !WCtrlData_q3) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart && (Counter == 0) ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !RStat ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !Mdc && !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!Mdc && !WCtrlDataStart ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!Mdi && !WCtrlDataStart ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !RStat_q2 && !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart && !Mdc ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1 ##1 ScanStat_q1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Rgad == 5) ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1 && ScanStat ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1 ##1 !RStat_q2) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1 && !WCtrlData_q2 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad >= 0) && (Rgad <= 6) ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1 && !ScanStat_q2 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!ScanStat_q2 && !WCtrlDataStart ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1 ##1 RStat) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart && !Mdi ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!RStat_q1 && !WCtrlDataStart ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 (Fiad == 13) ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 !ScanStat_q1 && !WCtrlData_q3 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (Reset) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart && !WCtrlData_q1 ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (Reset ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!RStat && !WCtrlDataStart ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!Busy) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider >= 0) && (Divider <= 1) ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart && (Divider == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart && (Fiad == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((TempDivider == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((CtrlData == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (Reset ##2 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) ((Divider == 0) ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart && (TempDivider >= 0) && (TempDivider <= 2) ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!ScanStat_q1 && !WCtrlDataStart ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart && (Rgad == 0) ##2 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlData && !WCtrlDataStart ##2 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!WCtrlDataStart && (CounterPreset == 0) ##1 !ScanStat_q1 ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (Counter >= 0) && (Counter <= 45));
assert property(@(posedge Clk) (!RStatStart_q1 ##1 1) |-> Busy);
assert property(@(posedge Clk) (!RStatStart_q1 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!RStatStart_q1 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!RStatStart_q1 ##3 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##3 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##1 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!RStatStart_q1 ##2 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlDataStart_q1 ##4 1) |-> Busy);
assert property(@(posedge Clk) (!RStatStart_q1 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 42) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 42) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 18) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 121) && (TempDivider <= 188) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 70) && (CounterPreset <= 97) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 188) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 136) && (TempDivider <= 192) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 13) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 9) && (Fiad <= 13) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 43) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider >= 1) && (Divider <= 43) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (CounterPreset >= 0) && (CounterPreset <= 60));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((BitCounter == 5)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 5)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((Divider >= 133) && (Divider <= 194) ##1 ShiftedBit ##1 1) |-> (Divider >= 0) && (Divider <= 127));
assert property(@(posedge Clk) ((TempDivider >= 133) && (TempDivider <= 194) ##1 ShiftedBit ##1 1) |-> (TempDivider >= 0) && (TempDivider <= 127));
assert property(@(posedge Clk) ((BitCounter == 5) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 5) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((BitCounter == 1) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((BitCounter == 5) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 5) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 5) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((BitCounter == 5) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 1) && (ShiftReg <= 19) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 16) && (Fiad <= 28)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 1) && (ShiftReg <= 19) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q3 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg >= 1) && (ShiftReg <= 19) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (RStat_q2 && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad >= 5) && (Fiad <= 29) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset == 88) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStatStart) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStatStart ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStatStart ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((BitCounter == 5) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((BitCounter == 5) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CounterPreset >= 4) && (CounterPreset <= 111) && MdcEn_n ##3 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter >= 77) && (Counter <= 108)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad >= 5) && (Fiad <= 31) && MdcEn_n ##3 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStat ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 4) && (Counter <= 111) ##2 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 11) && (Divider <= 224) && MdcEn_n ##3 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 73) && (Counter <= 111) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 1) && (ShiftReg <= 38) ##2 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 11) && (TempDivider <= 224) && MdcEn_n ##3 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 !RStat_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((BitCounter >= 0) && (BitCounter <= 3) && MdcEn_n ##3 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 0) && (BitCounter <= 3) ##2 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 51022) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 71) && (Counter <= 109) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 72) && (Counter <= 110) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 4) && (Fiad <= 26) ##2 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 !RStat_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 13054) ##2 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 111) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 149) && (TempDivider <= 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Nvalid ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlDataStart) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Nvalid ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Nvalid) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 224) && MdcEn_n ##3 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 20) && (Fiad <= 26) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 0) && (Fiad <= 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 111) && MdcEn_n ##3 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 11) && (Divider <= 65) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 11) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q1 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 5076) && (CtrlData <= 24346)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 16) && (Rgad <= 18) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 24) && (Fiad <= 28)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 45207) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 80) && (Counter <= 95) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 88) && (Counter <= 111) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter >= 77) && (Counter <= 92)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q3 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 73) && (Counter <= 95) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 20) && (Fiad <= 22) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 4) && (CounterPreset <= 31) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 71) && (Counter <= 93) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 11) && (TempDivider <= 65) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 72) && (Counter <= 94) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 224) && MdcEn_n ##3 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider == 179) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 80) && (CounterPreset <= 95) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 163) && (Divider <= 192) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 192) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData >= 27216) && (CtrlData <= 59080) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad >= 5) && (Fiad <= 17) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider == 179) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!WCtrlData && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 149) && (TempDivider <= 192) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 163) && (TempDivider <= 192) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 111) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 95) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider == 249) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((TempDivider == 249) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter >= 77) && (Counter <= 85)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 0) && (Fiad <= 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 16) && (Fiad <= 21)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 3350) && (CtrlData <= 14664) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 255) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 88) && (Counter <= 95) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 67) && (Divider <= 68) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 RStat ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 11) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 179) && MdcEn_n ##3 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 22) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 27) && (Fiad <= 28) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 4) && (Fiad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 179) && MdcEn_n ##3 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 39492) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 12) && (Divider <= 31) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 170) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 24) && (Fiad <= 26)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 43) && (Divider <= 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 32) && (CounterPreset <= 33) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 18) && (Rgad <= 23) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 38) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 68) && (Divider <= 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 31) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 33) && (CounterPreset <= 38) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 84) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 30447) && (CtrlData <= 33531) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 65) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 87) && (Counter <= 94) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 !NoPre ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 5076) && (CtrlData <= 8551)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 68) && (TempDivider <= 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 21) && (Fiad <= 24)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 65) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 56816) && (CtrlData <= 61352) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider >= 237) && (Divider <= 253)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 170) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 4) && (ShiftReg <= 38) ##2 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 57327) && (CtrlData <= 59847)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 67) && (TempDivider <= 68) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 26) && (Fiad <= 28)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider >= 237) && (TempDivider <= 253)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 88) && MdcEn_n ##3 !Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 14) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset >= 117) && (CounterPreset <= 125)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 12) && (TempDivider <= 31) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 3) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 86) && (Counter <= 93) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((ShiftReg == 38) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 38)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 38) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 38) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 38) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 15) ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 17) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 59080) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 29) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 95) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 7) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 192) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData >= 27216) && (CtrlData <= 45177) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 192) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStat_q3 && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 31) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 4) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 80) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 4) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 110) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 92)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 0) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 16) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 21) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 21) && (Fiad <= 23) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdi ##1 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 72) && (Counter <= 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 3) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 93) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 71) && (Counter <= 78) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 108)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 85)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 95) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 77)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 88) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (RStat && MdcEn_n ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 125)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 230) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##2 !SyncStatMdcEn) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 230) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 65) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 38) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 32) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 68) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 28) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 255) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##2 WCtrlData_q3) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 31) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 153) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 253)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 67) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 255) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 19) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 78) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 109) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 230) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 164)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 54)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 230) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 21) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 68) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 170) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 170) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 237)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 67) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 27) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 23) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 11) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 29)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 0) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 237)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q2 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 68) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData ##1 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 153) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 114) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 18) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 86) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) && NoPre ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 20) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 33) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 65) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 11) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 164)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 28)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 12) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 26) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 14) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 5) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 84) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 21) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 126) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##1 !ScanStat_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 73) && (Counter <= 80) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 114) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 117)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 81)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 26)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 111) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 24)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 25) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 41248) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 11) && (TempDivider <= 224) && MdcEn_n ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 !SyncStatMdcEn ##1 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##1 RStat_q3 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##1 WCtrlData_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 11) && (Divider <= 224) && MdcEn_n ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 NoPre) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 4) && (Fiad <= 26) ##1 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 4) && (Counter <= 111) ##1 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 !SyncStatMdcEn && (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 4) && (CounterPreset <= 111) && MdcEn_n ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 111) && MdcEn_n ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad >= 5) && (Fiad <= 31) && MdcEn_n ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 224) && MdcEn_n ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!SyncStatMdcEn && MdcEn_n ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Mdi && MdcEn_n ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##1 !NoPre ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdi) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat ##1 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 16)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 253)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdi ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 47018) && (CtrlData <= 48527) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 54)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 18) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 24)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 33) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) && WCtrlData_q1 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 22) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 19) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 45207) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 21)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 224) && MdcEn_n ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 1) && (ShiftReg <= 38) ##1 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 99) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 12) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!RStat_q1 && MdcEn_n ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 94) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 87) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 75) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 26)) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 111) ##1 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 68) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q1 ##1 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStat_q3 && (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) && RStat_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q2 ##1 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##1 !SyncStatMdcEn ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 31) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 19) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##2 !RStat) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat_q1 && (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (Reset ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad == 5) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad == 14) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider == 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 15) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad == 29) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad == 24) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad == 17) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (Reset) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData == 27216) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider == 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 6725) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (Reset ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad == 27) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider == 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData >= 13236) && (CtrlData <= 26231) ##1 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) (Reset ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData == 59080) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider == 192) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 192) ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider == 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 149) && (Divider <= 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset == 80) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 7) ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (ScanStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Fiad == 14) ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad == 24) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad == 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData == 45177) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad == 7) ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 192) ##2 (Rgad == 7) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData == 4866) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CtrlData == 9176) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (Reset ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset == 4) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Rgad == 7) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((Divider == 192) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 80) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset == 95) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Busy) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((TempDivider >= 149) && (TempDivider <= 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 19));
assert property(@(posedge Clk) ((CounterPreset == 71) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 40) && (CounterPreset <= 126) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 83) && (TempDivider <= 255) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (InProgress_q1 && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress_q1 ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress_q1 ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 1) && (BitCounter <= 5) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter >= 1) && (BitCounter <= 4)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 3) && (Fiad <= 24) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 1) && (BitCounter <= 5) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 1) && (BitCounter <= 5) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 31443) && (CtrlData <= 59847)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 83) && (Divider <= 255) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (Mdo && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 InProgress_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdoEn_2d && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 5) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 InProgress_q1 ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 38) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 24) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 51795) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 52687) && (CtrlData <= 59847)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter >= 1) && (BitCounter <= 3)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q1 ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Divider == 144) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> MdoEn_d);
assert property(@(posedge Clk) ((TempDivider == 144) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (ShiftedBit) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q2) |-> MdoEn_d);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 14) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 1) && (BitCounter <= 3) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 19) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 1) && (BitCounter <= 3) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 1) && (BitCounter <= 3) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 19215) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 8) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 3) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (!RStat_q2 && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 255) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 162)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 6) && (Fiad <= 10)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 43194) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 26) && (Fiad <= 28)) |-> MdoEn_d);
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 249) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q3 ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter >= 1) && (BitCounter <= 2)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 21) && (Fiad <= 24) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 80)) |-> MdoEn_d);
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 123) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 57327) && (CtrlData <= 59847)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 Mdi ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 162)) |-> MdoEn_d);
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 249) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 4) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdi ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 11) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 22) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 11266) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter >= 1) && (BitCounter <= 2) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 4) && (Fiad <= 8) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 16) && (Fiad <= 28) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 230) && (Divider <= 255) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 114) && (CounterPreset <= 126) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 85) && (CounterPreset <= 99) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter >= 1) && (BitCounter <= 2) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 40) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter >= 1) && (BitCounter <= 2) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 40) && (CounterPreset <= 55) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 14) && (CounterPreset <= 19) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 83) && (TempDivider <= 112) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 40) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 172) && (TempDivider <= 200) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 172) && (Divider <= 200) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 12397) && (CtrlData <= 19215) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 83) && (Divider <= 112) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 230) && (TempDivider <= 255) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter >= 1) && (BitCounter <= 2) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15699) ##2 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 75) && (Counter <= 123)) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 6725) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 17) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData == 4866) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat_q1 ##1 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Fiad == 17) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 237)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 90) ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Fiad == 1) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 28)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 1) && (Fiad <= 28) ##1 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 18) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 27) ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 68)) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 117)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 73) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData == 17702) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 193)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 43) && (Divider <= 90) ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 95)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 26)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 45207) ##1 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 24) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 27216) && MdcEn_n ##4 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q1 && ScanStat) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 219) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 44) ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 71) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Fiad == 31) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 1) && (Fiad <= 16) ##1 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 45207) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 10)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 24)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 6)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 72) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 29)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (BitCounter == 1)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 !SerialEn ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData == 21609) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Rgad == 17) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 !SerialEn ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q1 && ScanStat_q2) |-> MdoEn_d);
assert property(@(posedge Clk) (!ScanStat && MdcEn_n ##4 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 219) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (ByteSelect == 0) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (ByteSelect == 0) ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (NoPre && MdcEn_n ##4 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 14) && (CounterPreset <= 108) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 11) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CounterPreset == 123) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 NoPre) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 237)) |-> MdoEn_d);
assert property(@(posedge Clk) (!WCtrlData_q1 && MdcEn_n ##4 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (RStat_q3 && MdcEn_n ##4 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q1 && SyncStatMdcEn) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 193)) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 68) && (Divider <= 90) ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 19) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 33) && (CounterPreset <= 44) ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 99) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 3) ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 14) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 255) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 55) && (TempDivider <= 68) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat_q2 ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (!WCtrlData && MdcEn_n ##4 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 32) && (CounterPreset <= 33) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 28) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 69) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 70) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 200) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 67) && (Divider <= 68) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 126) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 44) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 68) && (Divider <= 79) ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 85) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 27) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 11) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat_q1 ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Rgad == 11) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 67) && (TempDivider <= 68) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 14) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 230) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 112) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 8) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 24) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 33) && (CounterPreset <= 38) ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat_q2 ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 172) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 33) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 3) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat_q2 ##1 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q2 ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (Mdi && MdcEn_n ##4 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 83) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((TempDivider == 192) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 68) && (TempDivider <= 90) ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Divider == 192) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 40641) ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 SyncStatMdcEn ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (SyncStatMdcEn && MdcEn_n ##4 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 14) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q1 ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 26) && (CounterPreset <= 33) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 255) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 68) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 40) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (BitCounter == 1) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 0) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 230) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 14) && (CounterPreset <= 33) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 172) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 18) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q2 ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 112) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (BitCounter == 1) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (BitCounter == 1) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((BitCounter == 1) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData == 9176) ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q1 ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 40) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 28) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 SyncStatMdcEn ##1 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 68) && (TempDivider <= 79) ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q3 ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 55) && (Divider <= 68) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 21) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q3 ##1 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) ((ShiftReg == 4) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 68) ##3 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 16) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n && Mdi ##4 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 114) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 SyncStatMdcEn ##2 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (!ScanStat_q1 && MdcEn_n ##4 RStat_q1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 18) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 71) ##3 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 33) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 40) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CounterPreset == 95) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 55) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdi ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 200) ##2 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 2) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((Fiad == 5) && MdcEn_n ##4 1) |-> MdoEn_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 83) ##1 1) |-> MdoEn_d);
assert property(@(posedge Clk) ((CtrlData >= 15889) && (CtrlData <= 32282) ##1 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (SerialEn ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (SerialEn ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (SerialEn) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (SerialEn ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (SerialEn ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Counter >= 88) && (Counter <= 123) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Counter >= 88) && (Counter <= 123) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider == 249) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((TempDivider == 249) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CounterPreset == 71) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdoEn_2d && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (Mdo && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 83) && (Divider <= 255) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 31443) && (CtrlData <= 59847)) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 3) && (Fiad <= 24) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 40) && (CounterPreset <= 126) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 83) && (TempDivider <= 255) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 38) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> WriteOp);
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (SerialEn) |-> WriteOp);
assert property(@(posedge Clk) (SerialEn ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> InProgress);
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> WriteOp);
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> RStatStart_q2);
assert property(@(posedge Clk) (SerialEn ##3 1) |-> WriteOp);
assert property(@(posedge Clk) (SerialEn) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> InProgress);
assert property(@(posedge Clk) (SerialEn ##4 1) |-> WriteOp);
assert property(@(posedge Clk) (SerialEn ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (SerialEn ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> InProgress);
assert property(@(posedge Clk) (SerialEn ##4 1) |-> InProgress);
assert property(@(posedge Clk) (SerialEn ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (SerialEn ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (SerialEn ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (SerialEn ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> WriteOp);
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (SerialEn) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (SerialEn ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> InProgress);
assert property(@(posedge Clk) (SerialEn) |-> InProgress);
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (SerialEn ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (SerialEn ##3 1) |-> InProgress);
assert property(@(posedge Clk) (SerialEn ##4 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (SerialEn ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (SerialEn ##3 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((BitCounter == 3)) |-> Mdo_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q1 ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 52687) && (CtrlData <= 59847)) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 51795) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 24) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q2) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 19215) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 14) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 19) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (ShiftedBit) |-> InProgress_q1);
assert property(@(posedge Clk) ((Divider == 144) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 8) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> InProgress_q1);
assert property(@(posedge Clk) ((TempDivider == 144) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 57327) && (CtrlData <= 59847)) |-> InProgress_q1);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 80)) |-> InProgress_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 6) && (Fiad <= 10)) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 255) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 Mdi ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 21) && (Fiad <= 24) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 162)) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 162)) |-> InProgress_q1);
assert property(@(posedge Clk) (!RStat_q2 && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 43194) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 26) && (Fiad <= 28)) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q3 ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> Nvalid);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 16) && (Fiad <= 28) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 230) && (Divider <= 255) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 11266) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 12397) && (CtrlData <= 19215) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 22) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 114) && (CounterPreset <= 126) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdi ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 249) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 85) && (CounterPreset <= 99) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 172) && (Divider <= 200) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 40) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 4) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 83) && (Divider <= 112) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 249) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 40) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 123) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 230) && (TempDivider <= 255) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 11) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 83) && (TempDivider <= 112) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 40) && (CounterPreset <= 55) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 172) && (TempDivider <= 200) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 4) && (Fiad <= 8) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 14) && (CounterPreset <= 19) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (NoPre && MdcEn_n ##4 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !SerialEn ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 45207) ##1 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (ByteSelect == 0) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 27216) && MdcEn_n ##4 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 1) && (Fiad <= 28) ##1 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 237)) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 45207) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (ByteSelect == 0) ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 44) ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 28)) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 1) && (Fiad <= 16) ##1 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 72) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q1 && SyncStatMdcEn) |-> InProgress_q1);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 11) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 43) && (Divider <= 90) ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat_q1 ##1 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 27) ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 219) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !SerialEn ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 14) && (CounterPreset <= 108) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 29)) |-> InProgress_q1);
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q1 && ScanStat_q2) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 193)) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 24)) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 26)) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 NoPre) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 6)) |-> InProgress_q1);
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 24) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 10)) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q1 && ScanStat) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 219) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 68)) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 193)) |-> InProgress_q1);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 17) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 6725) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 237)) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 18) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 73) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 90) ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 95)) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 117)) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 71) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (SerialEn ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (SerialEn ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (SerialEn) |-> Mdo_d);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (SerialEn ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (SerialEn ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> Mdo_d);
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad >= 27) && (Rgad <= 31) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 27) && (Rgad <= 31) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 18) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CtrlData == 4866) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 200) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 172) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 55) && (Divider <= 68) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 255) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (!WCtrlData_q1 && MdcEn_n ##4 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 3) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Fiad == 31) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 14) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 68) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q3 ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat_q2 ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 11) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) ((ShiftReg == 4) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((TempDivider == 192) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 83) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q1 ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Divider == 192) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStat_q2 ##1 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 230) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 255) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Rgad == 17) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Fiad == 5) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 71) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 33) && (CounterPreset <= 38) ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 33) && (CounterPreset <= 44) ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 SyncStatMdcEn ##1 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (Mdi && MdcEn_n ##4 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 SyncStatMdcEn ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 67) && (Divider <= 68) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CtrlData == 17702) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 2) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 55) && (TempDivider <= 68) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Rgad == 11) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 27) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 68) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 0) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 32) && (CounterPreset <= 33) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 21) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 33) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 112) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdi ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 40641) ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n && Mdi ##4 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 40) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 16) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q2 ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 26) && (CounterPreset <= 33) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 83) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (SyncStatMdcEn && MdcEn_n ##4 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 68) && (TempDivider <= 79) ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CtrlData == 21609) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 28) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 114) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 24) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 40) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 68) && (Divider <= 79) ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 8) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Fiad == 1) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CtrlData == 9176) ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 18) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CounterPreset == 123) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q3 ##1 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Fiad == 17) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (!ScanStat_q1 && MdcEn_n ##4 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 68) && (TempDivider <= 90) ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 14) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 28) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 68) && (Divider <= 90) ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 40) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 SyncStatMdcEn ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (RStat_q3 && MdcEn_n ##4 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat_q1 ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 55) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 172) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 230) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q1 ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 44) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((CounterPreset == 95) && MdcEn_n ##4 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 19) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 85) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q2 ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 126) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 70) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat_q2 ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 69) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 33) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 112) ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 67) && (TempDivider <= 68) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 14) ##3 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 200) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData ##1 1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 3) ##2 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 14) && (CounterPreset <= 33) ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (!WCtrlData && MdcEn_n ##4 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (!ScanStat && MdcEn_n ##4 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat ##3 RStat_q1) |-> InProgress_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 99) ##2 1) |-> InProgress_q1);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (Fiad >= 18) && (Fiad <= 31));
assert property(@(posedge Clk) ((ShiftReg == 19)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 19) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 19) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 19) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 19) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Counter >= 90) && (Counter <= 123) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 1)) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 1) ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 1) ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 27) && (Rgad <= 31) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 27) && (Rgad <= 31) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 27) && (Rgad <= 31) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Rgad >= 27) && (Rgad <= 31) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2)) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 22794) ##1 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2)) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 9) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 9) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 9) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 9) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 9)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (SerialEn ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (SerialEn) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (SerialEn ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (SerialEn ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (SerialEn ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (SerialEn ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (SerialEn ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (SerialEn ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (SerialEn) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (SerialEn ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CtrlData >= 30126) && (CtrlData <= 65180) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 13) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad >= 10) && (Fiad <= 13) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 8) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 8) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> Nvalid);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 8)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 4) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 4) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 4)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((BitCounter == 3) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!RStat ##2 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!RStat_q3 ##3 (ShiftReg == 154)) |-> RStat_q3);
assert property(@(posedge Clk) ((BitCounter == 5)) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 1) ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 1) ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 1)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlData_q2 ##3 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 ShiftedBit ##1 1) |-> (Fiad >= 16) && (Fiad <= 31));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 !WCtrlDataStart) |-> (CtrlData >= 0) && (CtrlData <= 31851));
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (WriteDataOp) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (StartOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (StartOp) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (StartOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (ReadStatusOp) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (StartOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (StartOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (ScanStatusOp) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 (Rgad >= 8) && (Rgad <= 15) ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 123)) |-> Mdo_2d);
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 123) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 123) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 123) ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 123) ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 ShiftedBit) |-> WCtrlData_q1);
assert property(@(posedge Clk) (!RStat_q2 ##1 ShiftedBit ##1 1) |-> RStat_q2);
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 ShiftedBit) |-> WCtrlData_q3);
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 ShiftedBit ##1 1) |-> WCtrlData_q2);
assert property(@(posedge Clk) (!RStat ##1 (ShiftReg == 154)) |-> RStat);
assert property(@(posedge Clk) (!NoPre ##1 !Mdc ##3 (Rgad == 3)) |-> Mdo);
assert property(@(posedge Clk) (!NoPre ##1 !Mdc ##3 (Rgad == 3)) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre ##2 !Mdc ##2 (Rgad == 3)) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre ##2 !Mdc ##2 (Rgad == 3)) |-> Mdo);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 31) ##1 (ShiftReg == 154) ##1 1) |-> (Fiad >= 0) && (Fiad <= 15));
assert property(@(posedge Clk) (!NoPre ##3 !Mdc ##1 (Rgad == 3)) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre ##3 !Mdc ##1 (Rgad == 3)) |-> Mdo);
assert property(@(posedge Clk) (!NoPre ##4 !Mdc && (Rgad == 3)) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre ##4 !Mdc && (Rgad == 3)) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((TempDivider == 249) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Divider == 249) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((TempDivider == 249) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Divider == 249) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!Mdo_2d ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 0)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 0) ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Mdo_2d ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 0) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Mdo_2d ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Mdo_2d) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 0) ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 0) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Mdo_2d ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 21609) && (CtrlData <= 27216) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!ScanStat_q2 ##1 ShiftedBit ##1 1) |-> ScanStat_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n && WCtrlDataStart_q2 ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 RStatStart_q2 ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n && WriteOp ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n && Mdo_d ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 WriteOp ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 RStatStart_q2 ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlDataStart_q2 ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlDataStart_q2) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 InProgress) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 65) && (TempDivider <= 255) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 WriteOp ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 65) && (Divider <= 255) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n && WCtrlDataStart_q2 ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 WriteOp ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 65) && (Divider <= 255) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((CounterPreset == 71) ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 InProgress ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 WriteOp) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 InProgress) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlDataStart_q2 ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 WriteOp ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 31) && (CounterPreset <= 126) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 WriteOp ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 WriteOp) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 24346) && (CtrlData <= 59847)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlDataStart_q2 ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 InProgress ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n && WriteOp ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 31) && (CounterPreset <= 126) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 WriteOp ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlDataStart_q2) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 RStatStart_q2) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 24346) && (CtrlData <= 59847)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 RStatStart_q2) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n && RStatStart_q2 ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 RStatStart_q2 ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 InProgress ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 65) && (TempDivider <= 255) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n && InProgress ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 RStatStart_q2 ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 RStatStart_q2 ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlDataStart_q2 ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlDataStart_q2 ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 InProgress ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n && RStatStart_q2 ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlDataStart_q2 ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n && Mdo_d ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n && InProgress ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CounterPreset == 71) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 RStatStart_q2 ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (InProgress && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 NoPre ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 38) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 38) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 NoPre ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 56816) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 !NoPre ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 !NoPre ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 56816) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!ScanStat ##1 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 15) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 15) ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 19) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 19) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (!WCtrlData_q3 && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!WCtrlData_q3 && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (ShiftedBit) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q1 ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((Divider >= 192) && (Divider <= 249) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Divider == 144) ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 9) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 11) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 9) ##2 1) |-> Mdo);
assert property(@(posedge Clk) ((TempDivider >= 192) && (TempDivider <= 249) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 52687) && (CtrlData <= 59847)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q2 ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((TempDivider >= 192) && (TempDivider <= 249) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q2) |-> Mdo);
assert property(@(posedge Clk) ((TempDivider == 144) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q3) |-> Mdo);
assert property(@(posedge Clk) (ShiftedBit) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q2 ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n && ScanStat ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Divider == 144) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CounterPreset >= 95) && (CounterPreset <= 123) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 11) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((TempDivider == 144) ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n && ScanStat ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Divider >= 192) && (Divider <= 249) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CounterPreset >= 95) && (CounterPreset <= 123) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q2) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 52687) && (CtrlData <= 59847)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q1 ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q1 ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q3) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q1 ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 7) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 170) && (Divider <= 200) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 8) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 65) && (Divider <= 112) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 65) && (Divider <= 112) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q1 ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 14) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 31) && (CounterPreset <= 55) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData_q2 ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 9) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 19) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 19215) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 8) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 14) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 19215) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 19) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 170) && (Divider <= 200) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 84) && (CounterPreset <= 99) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 65) && (TempDivider <= 112) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 84) && (CounterPreset <= 99) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 65) && (TempDivider <= 112) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 7) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData_q2 ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 170) && (TempDivider <= 200) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 31) && (CounterPreset <= 55) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q1 ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 12) && (TempDivider <= 40) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 12) && (TempDivider <= 40) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 170) && (TempDivider <= 200) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 12) && (Divider <= 40) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 12) && (Divider <= 40) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 9) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (!RStat_q2 && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (!RStat_q2 && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 26) && (Fiad <= 28)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 255) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 6) && (Fiad <= 10)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 51022) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider >= 237) && (Divider <= 253)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q1) |-> Mdo);
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 249) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 Mdi ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 Mdi ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 24346) && (CtrlData <= 31443)) |-> Mdo);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 43194) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 43315) && (CtrlData <= 48527) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 255) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 80)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat) |-> Mdo);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 17) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 249) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 162)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider >= 237) && (TempDivider <= 253)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 162)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q3 ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider >= 237) && (Divider <= 253)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q3 ##3 1) |-> Mdo);
assert property(@(posedge Clk) (!RStat_q3 && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 57327) && (CtrlData <= 59847)) |-> Mdo);
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 249) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 51022) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 123) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 162)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 43194) ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 17) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 6) && (Fiad <= 10)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 26) && (Fiad <= 28)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 123) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset >= 117) && (CounterPreset <= 125)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset >= 117) && (CounterPreset <= 125)) |-> Mdo);
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 249) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 24346) && (CtrlData <= 31443)) |-> MdoEn_2d);
assert property(@(posedge Clk) (!RStat_q3 && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 43315) && (CtrlData <= 48527) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 80)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 57327) && (CtrlData <= 59847)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider >= 237) && (TempDivider <= 253)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 162)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> Mdo);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> Mdo);
assert property(@(posedge Clk) ((BitCounter == 5) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 192) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 14) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 4) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 11) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 11) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 65) && (Divider <= 83) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 12397) && (CtrlData <= 19215) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 4) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 65) && (TempDivider <= 83) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 65) && (Divider <= 83) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 95) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 170) && (Divider <= 172) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 170) && (Divider <= 172) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 40) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 40) ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 192) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 51795) && (CtrlData <= 56816) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 16) && (Fiad <= 28) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 95) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 11266) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 2) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 22) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 4) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 16) && (Fiad <= 28) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 230) && (Divider <= 255) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 11266) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdi ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 84) && (CounterPreset <= 85) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 230) && (TempDivider <= 255) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 31) && (CounterPreset <= 40) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 114) && (CounterPreset <= 126) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 192) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 2) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg >= 2) && (ShiftReg <= 4) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 7) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 114) && (CounterPreset <= 126) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 22) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 170) && (TempDivider <= 172) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 65) && (TempDivider <= 83) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdi ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 31) && (CounterPreset <= 40) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 14) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 12397) && (CtrlData <= 19215) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 40) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 192) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 230) && (TempDivider <= 255) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 51795) && (CtrlData <= 56816) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 84) && (CounterPreset <= 85) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 40) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 170) && (TempDivider <= 172) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 230) && (Divider <= 255) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 7) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((CtrlData >= 42) && (CtrlData <= 31851) ##1 !Nvalid) |-> (CtrlData >= 32282) && (CtrlData <= 65474));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 11) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 11) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CtrlData >= 6725) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 95)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 NoPre) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 68)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 28)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CtrlData == 4866) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 43) && (Divider <= 68) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 253)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 193)) |-> Mdo);
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 24) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 24) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 10)) |-> Mdo);
assert property(@(posedge Clk) ((Rgad == 17) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((CounterPreset == 95) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 71) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((CounterPreset == 95) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 29)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 237)) |-> Mdo);
assert property(@(posedge Clk) ((CtrlData == 4866) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Fiad == 5) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 72) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 47018) && (CtrlData <= 48527) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 193)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((CtrlData == 9176) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((CtrlData == 21609) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CtrlData == 17702) ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 6)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 73) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q2 ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((Rgad == 11) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Fiad == 17) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n && ScanStat_q1 ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Fiad == 17) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 253)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 237)) |-> Mdo);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 15) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 26)) |-> Mdo);
assert property(@(posedge Clk) ((TempDivider == 192) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q2 ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CounterPreset == 123) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 28)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 43) && (Divider <= 68) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 117)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 71) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 95)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 237)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 253)) |-> Mdo);
assert property(@(posedge Clk) ((CtrlData == 9176) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Fiad == 31) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Divider == 192) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Fiad == 1) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 68) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 16)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Rgad == 17) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 29)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 47018) && (CtrlData <= 48527) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 45207) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 68) ##2 1) |-> Mdo);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 15) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 125)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 24)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 125)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 16)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 193)) |-> Mdo);
assert property(@(posedge Clk) ((Fiad == 31) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 NoPre) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 24)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 10)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q1) |-> Mdo);
assert property(@(posedge Clk) ((Fiad == 5) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 26)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 45207) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Divider == 192) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 73) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 237)) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Rgad == 11) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 253)) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CtrlData == 21609) ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 193)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 33) ##2 1) |-> Mdo);
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Fiad == 1) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((CounterPreset == 123) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n && ScanStat_q1 ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 72) ##2 1) |-> Mdo);
assert property(@(posedge Clk) ((CtrlData == 17702) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((TempDivider == 192) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 6)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 68)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 117)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 33) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 Mdi) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 Mdi) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 Mdi) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 Mdi) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 170) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 28) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 2) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 69) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 !WriteDataOp) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 (Rgad == 3)) |-> Mdo);
assert property(@(posedge Clk) ((CtrlData == 45177) ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 23) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 2) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 23) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 !StartOp ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (ByteSelect == 1) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !RStat_q2 ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 0) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !WriteDataOp ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 112) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 28) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 70) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 33) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !ReadStatusOp ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 172) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 55) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 !ReadStatusOp ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 28) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (ByteSelect == 1) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 !WriteDataOp) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 65) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((TempDivider == 179) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 170) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 27) ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 2) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 84) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 ScanStat ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 NoPre ##2 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !ReadStatusOp ##2 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 !ReadStatusOp) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 21) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 !SyncStatMdcEn) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdi ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 170) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 40) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!ReadStatusOp && !NoPre && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n && WCtrlData_q1 ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 21) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 !StartOp) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 172) ##2 1) |-> Mdo);
assert property(@(posedge Clk) ((CounterPreset == 88) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 16) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 170) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 126) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 WCtrlData_q2) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 126) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 71) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 71) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 28) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 2) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !RStat_q2 ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((Fiad == 14) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 !ScanStatusOp ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 14) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 172) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 65) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 8) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 0) ##1 1) |-> Mdo);
assert property(@(posedge Clk) ((Divider == 179) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 Mdi) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 40) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !WriteDataOp ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 SerialEn ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CtrlData == 45177) ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !SyncStatMdcEn ##3 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !StartOp ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (ByteSelect == 1) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 172) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 WCtrlData ##2 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !WriteDataOp ##3 1) |-> Mdo);
assert property(@(posedge Clk) ((Rgad == 7) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (!StartOp && !NoPre && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !RStat_q3 ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 0) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !ScanStatusOp ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!StartOp && !NoPre && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 44) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 31) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 112) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!RStat_q1 && !NoPre && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 0) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 3) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 255) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 WCtrlData_q3 ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!ScanStatusOp && !NoPre && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 65) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Divider == 179) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 21) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 18) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n && WCtrlData_q1 ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 255) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !SyncStatMdcEn ##2 1) |-> Mdo);
assert property(@(posedge Clk) (!WriteDataOp && !NoPre && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 Mdi) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 112) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (!SyncStatMdcEn && !NoPre && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 200) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 24) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 85) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 3) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 19) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 !ScanStatusOp ##1 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 !SyncStatMdcEn) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 !ReadStatusOp) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 !ScanStatusOp) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 ScanStat_q1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 NoPre ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 (Rgad == 3)) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdi ##2 1) |-> Mdo);
assert property(@(posedge Clk) ((ShiftReg == 2) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 !StartOp) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 16) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 8) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 85) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !StartOp ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 24) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 40) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 WCtrlData_q1 ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 28) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 WCtrlData_q2 ##3 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !StartOp ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 40) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !RStat_q3 ##2 1) |-> Mdo);
assert property(@(posedge Clk) ((Rgad == 7) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !WriteDataOp ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 69) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 14) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 WCtrlData_q2 ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 WCtrlData_q1 ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 112) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 ScanStat_q1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 !SyncStatMdcEn ##1 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 !StartOp ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 99) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !ScanStatusOp ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 SerialEn ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 33) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 !WriteDataOp ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 200) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 19) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!ReadStatusOp && !NoPre && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 28) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 84) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 !ScanStatusOp) |-> Mdo);
assert property(@(posedge Clk) (!ScanStatusOp && !NoPre && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !ScanStatusOp ##2 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 ScanStat ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!SyncStatMdcEn && !NoPre && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 255) ##1 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 65) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !SyncStatMdcEn ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 44) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 SerialEn ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 WCtrlData_q3 ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 21) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 !ReadStatusOp ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 WCtrlData_q2) |-> MdoEn_2d);
assert property(@(posedge Clk) ((Fiad == 14) && MdcEn_n ##4 1) |-> Mdo);
assert property(@(posedge Clk) ((TempDivider == 179) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !ReadStatusOp ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 200) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !StartOp ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 2) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 99) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 18) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 70) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!WriteDataOp && !NoPre && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 31) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !SyncStatMdcEn ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 SerialEn ##2 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 55) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 33) ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 !WriteDataOp ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 (ByteSelect == 1) ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 255) ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##1 !ScanStatusOp ##3 1) |-> Mdo);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 200) ##2 1) |-> Mdo);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 WCtrlData ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##3 !SyncStatMdcEn ##1 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 33) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##2 !ReadStatusOp ##2 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 27) ##3 1) |-> MdoEn_2d);
assert property(@(posedge Clk) ((CounterPreset == 88) && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!RStat_q1 && !NoPre && MdcEn_n ##4 1) |-> MdoEn_2d);
assert property(@(posedge Clk) (!ScanStat ##2 ShiftedBit) |-> ScanStat);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 4) && (Fiad <= 26) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 4) && (Counter <= 111) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter >= 1) && (Counter <= 108)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 2) && (Counter <= 109) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 0) && (Fiad <= 16) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 1) && (ShiftReg <= 38) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 1) && (ShiftReg <= 38) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 3) && (Counter <= 110) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg >= 1) && (ShiftReg <= 38) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider >= 11) && (Divider <= 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 4) && (CounterPreset <= 111) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad >= 5) && (Fiad <= 31) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider >= 11) && (TempDivider <= 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (StartOp) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WriteDataOp) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WriteDataOp) |-> RStatStart_q1);
assert property(@(posedge Clk) (StartOp ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (ScanStatusOp) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (StartOp ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (StartOp) |-> RStatStart_q1);
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (StartOp ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (StartOp ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (StartOp ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ReadStatusOp) |-> RStatStart_q1);
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (ScanStatusOp) |-> RStatStart_q1);
assert property(@(posedge Clk) (StartOp ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (StartOp ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (StartOp ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (ReadStatusOp) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 30447) && (CtrlData <= 48527) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 109) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 110) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q3 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 111) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q2 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 0) && (Fiad <= 7) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 Mdi ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter >= 68) && (Counter <= 108)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 !RStat) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStat_q3 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 13) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad >= 11) && (Fiad <= 13) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStat_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 111) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart_q) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CounterPreset == 88) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStatStart) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n && RStat_q2 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStat ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 200) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat_q1 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 11) && (Divider <= 83) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 !NoPre ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter >= 68) && (Counter <= 92)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 11) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 9) && (Rgad <= 31) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 55) && (Divider <= 68) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 200) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 15) && (Fiad <= 26) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 26) && (CounterPreset <= 33) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 21) && (Fiad <= 28)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 !RStat_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 !RStat_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q1 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 99) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 4) && (CounterPreset <= 40) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 51022) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q3 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 NoPre ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 RStat_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 55) && (TempDivider <= 68) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 11) && (TempDivider <= 83) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Nvalid ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n && RStat ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!ScanStat && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider == 192) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlDataStart) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider == 192) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Nvalid) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Nvalid ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 20) && (Fiad <= 22) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q1 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 48527) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 86) && (Counter <= 109) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 20) && (Fiad <= 26) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 16) && (Rgad <= 18) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 87) && (Counter <= 110) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q3) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 83) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q3 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 24) && (Fiad <= 28)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 88) && (Counter <= 111) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 0) && (Fiad <= 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q2 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q1 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter >= 77) && (Counter <= 92)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 56) && (Divider <= 219) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 40) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 45207) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat_q1 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q2 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q3 ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 172) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 !SyncStatMdcEn ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 !SyncStatMdcEn ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 52687) && (CtrlData <= 59847)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 5076) && (CtrlData <= 24346)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 !SyncStatMdcEn ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q2 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 27) && (CounterPreset <= 108) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 56) && (TempDivider <= 219) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 11) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 78) && (Counter <= 93) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 80) && (Counter <= 95) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 85) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 172) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 79) && (Counter <= 94) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 3)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 83) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 !SyncStatMdcEn) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 3) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 3) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 3) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 3) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 80) && (CounterPreset <= 95) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Mdi && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 27) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlData_q1 && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!SyncStatMdcEn && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider >= 163) && (Divider <= 192) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n && ScanStat_q2 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider >= 163) && (TempDivider <= 192) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n && WCtrlData_q3 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!WCtrlData && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider == 179) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider == 179) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 111) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad >= 5) && (Fiad <= 17) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 16) && (Fiad <= 21)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 68) && (Divider <= 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 43315) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 4) && (Fiad <= 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 38703) && (CtrlData <= 39492) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 12397) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 3) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 55) && (TempDivider <= 56) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 43) && (Divider <= 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 43315) && (CtrlData <= 48527) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 55) && (Divider <= 56) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 6) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 23) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 32) && (CounterPreset <= 33) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 170) && (Divider <= 172) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 !NoPre ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 0) && (Fiad <= 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 170) && (TempDivider <= 172) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 68) && (TempDivider <= 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 12) && (Divider <= 31) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 33) && (CounterPreset <= 38) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 24) && (Fiad <= 26)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 80) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 43194) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 3350) && (CtrlData <= 14664) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 30447) && (CtrlData <= 33531) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 87) && (Counter <= 94) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset >= 117) && (CounterPreset <= 125)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider >= 237) && (Divider <= 253)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 56816) && (CtrlData <= 61352) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 67) && (Divider <= 68) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 26) && (CounterPreset <= 27) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 84) && (CounterPreset <= 85) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 12) && (TempDivider <= 31) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 5076) && (CtrlData <= 8551)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider >= 237) && (TempDivider <= 253)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 57327) && (CtrlData <= 59847)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 255) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 Mdi ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 78) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 11) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 21) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 14) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 67) && (TempDivider <= 68) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 31) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 86) && (Counter <= 93) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 20) && (Fiad <= 21) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 18) && (Rgad <= 23) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 65) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 25) && (Rgad <= 28) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter >= 85) && (Counter <= 92)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 27) && (Fiad <= 28) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 88) && (Counter <= 95) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 38) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 65) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 RStat ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 17) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 9) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Rgad >= 26) && (Rgad <= 27) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 59080) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 192) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 192) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 80) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 7) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad >= 29) && (Fiad <= 31) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!RStat_q3 && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 95) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 11) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 85)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 94) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 45207) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 92)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 23) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 108)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 164)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 77)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 3) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 0) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 29)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 21) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 1) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 111) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 67) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 68)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 33) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 69) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 5) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 25) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 95)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 38) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 85) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 193)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 172) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 27) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 237)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 172) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdi ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 56) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdi) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 93) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 16)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 253)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 26)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 NoPre) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 255) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 78) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 18) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 109) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 54)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 2) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 81)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 26) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 21) && (Fiad <= 23) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 230) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 31) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 18) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 26)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 47018) && (CtrlData <= 48527) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 28) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 126) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 24)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 28) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 28)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 20) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 24)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 21) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 21)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 80) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 86) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 54)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q1 ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 11) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 56) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 6)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 71) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 32) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 255) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 253)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 114) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 88) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 67) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 33) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 38) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 73) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 125)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 4) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 14) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 22) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 0) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 117)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 8) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 193)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 1)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 27) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 84) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 31) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 40) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 72) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 230) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 164)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 79) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 21) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 16) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q2 ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 70) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 71) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData_q2) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 95) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 38) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 1) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 87) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 4) ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 (ShiftReg == 38) ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 237)) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 110) ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 1)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 1)) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 1) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 1) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 1) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 1) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (!Busy ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 6725) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (Reset ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CtrlData == 27216) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Rgad == 24) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Rgad == 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad == 5) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Rgad == 7) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad == 29) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (Reset ##1 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad == 17) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad == 24) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider == 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 15) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (Reset ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CtrlData == 4866) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CtrlData == 59080) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CtrlData == 45177) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CtrlData == 17702) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (Reset ##3 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Busy) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CounterPreset == 80) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider == 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CtrlData == 9176) ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CounterPreset == 4) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (Reset) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider == 11) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider == 144) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad == 31) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider == 163) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CounterPreset == 95) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Rgad == 27) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((Fiad == 14) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) (MdcEn_n && ScanStat_q1 ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((TempDivider == 144) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((CounterPreset == 71) && MdcEn_n ##4 1) |-> (ShiftReg >= 0) && (ShiftReg <= 38));
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 1) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 1)) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 1) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 1) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 1) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 1)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##2 (Fiad == 23)) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##2 (Fiad == 23)) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##2 (Fiad == 23)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##2 (Fiad == 23)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##2 (ShiftReg == 2)) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (ShiftReg == 2) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##2 (ShiftReg == 2)) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (ShiftReg == 2) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (ShiftReg == 2) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (ShiftReg == 2) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (ShiftReg == 2) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (ShiftReg == 2) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##2 (ShiftReg == 2)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (ShiftReg == 2) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (ShiftReg == 2) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##2 (ShiftReg == 2)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 1) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 1)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 1) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 1) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 1) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Counter >= 2) && (Counter <= 4) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((Counter >= 2) && (Counter <= 4) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Counter >= 2) && (Counter <= 4) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Counter >= 2) && (Counter <= 4) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((Divider == 249) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((TempDivider == 249) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 8551) && (CtrlData <= 59847)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 RStatStart_q1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 255) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlDataStart_q1 ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 255) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlDataStart_q1 ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlDataStart_q1) |-> Mdo_d);
assert property(@(posedge Clk) (Mdo_2d && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (WCtrlDataStart_q1 && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (RStatStart_q1 && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 RStatStart_q1 ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 126) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 RStatStart_q1 ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 RStatStart_q1 ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlDataStart_q1 ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (Counter == 0) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (Counter == 0) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 CountEq0 ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (Counter == 0) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 CountEq0 ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 CountEq0 ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (Counter == 0) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 CountEq0 ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> Mdo_2d);
assert property(@(posedge Clk) (SerialEn ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (SerialEn) |-> Mdo_2d);
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (SerialEn ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (SerialEn ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (SerialEn ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 38) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> WriteOp);
assert property(@(posedge Clk) (ShiftedBit) |-> RStatStart_q2);
assert property(@(posedge Clk) (ShiftedBit) |-> WriteOp);
assert property(@(posedge Clk) (ShiftedBit) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> RStatStart_q2);
assert property(@(posedge Clk) (ShiftedBit) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 61352) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CounterPreset == 71) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData) |-> Mdo_d);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (CounterPreset == 30) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (CounterPreset == 30) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (CounterPreset == 30) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (CounterPreset == 30) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> InProgress);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> InProgress);
assert property(@(posedge Clk) (MdcEn_n ##1 NoPre ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 23) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 19) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 17) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 17) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> InProgress);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> InProgress);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q3 ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 !NoPre ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (RStat && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad >= 23) && (Rgad <= 29)) |-> Mdo_d);
assert property(@(posedge Clk) (WCtrlData && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData_q3 ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (!ScanStat_q2 && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData_q1 ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q1 ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat_q2 ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (!WCtrlData_q3 && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 SyncStatMdcEn) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q2 ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 55) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 22) && (Rgad <= 28) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 200) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 200) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 112) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 SyncStatMdcEn ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CounterPreset == 4) ##3 !Mdi ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (SyncStatMdcEn && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 9) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 SyncStatMdcEn ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 99) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 112) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 15) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 SyncStatMdcEn ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 11) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (ScanStat && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!MdcEn ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 10) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 75) && (CounterPreset <= 99) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CounterPreset >= 75) && (CounterPreset <= 99) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 36068) && (CtrlData <= 48256) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 36068) && (CtrlData <= 63765) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 36068) && (CtrlData <= 63765) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!MdcEn ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!CountEq0 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 129) && (TempDivider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 129) && (TempDivider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 10) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 36068) && (CtrlData <= 63765) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 75) && (CounterPreset <= 99) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 129) && (Divider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 36068) && (CtrlData <= 48256) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 36068) && (CtrlData <= 48256) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 128) && (TempDivider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!MdcEn ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Divider >= 128) && (Divider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 129) && (Divider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!MdcEn ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 129) && (Divider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 10) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!CountEq0 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 129) && (TempDivider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 36068) && (CtrlData <= 48256) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 8) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 10) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 129) && (Divider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!CountEq0 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 129) && (TempDivider <= 255) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 75) && (CounterPreset <= 99) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!CountEq0 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 36068) && (CtrlData <= 63765) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 52687) && (CtrlData <= 59847)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q1 ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Divider == 144) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (ShiftedBit) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q3) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 9) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat_q1 ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((TempDivider == 144) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 24) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 8551) && (CtrlData <= 31443)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad >= 23) && (Rgad <= 24)) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 39492) && (CtrlData <= 51022) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q2 ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 48527) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 6) && (Fiad <= 16)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q2 ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q1 ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (!Mdi && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q2) |-> Mdo_d);
assert property(@(posedge Clk) (ScanStatusOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (StartOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (ScanStatusOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> InProgress);
assert property(@(posedge Clk) (StartOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (ReadStatusOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> InProgress);
assert property(@(posedge Clk) (StartOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> InProgress);
assert property(@(posedge Clk) (ReadStatusOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (ReadStatusOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> InProgress);
assert property(@(posedge Clk) (ReadStatusOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (ScanStatusOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteDataOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (ScanStatusOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (StartOp ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##2 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!RStat_q3 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 87) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 15) && (Fiad <= 23) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!Mdc ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 14) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 16) && (Fiad <= 22) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (WriteDataOp ##1 (Divider == 10)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 20) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 22) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !Mdc && WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!Mdi && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 WCtrlData_q2) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 15) && (Rgad <= 23) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData == 14667) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 229) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q2 && WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 229) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 97) && (TempDivider <= 180) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteDataOp ##1 !WriteDataOp) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 14) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 WCtrlData) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 15) && (Fiad <= 23) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q1 && WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (WriteDataOp ##1 (TempDivider == 10)) |-> RStatStart_q2);
assert property(@(posedge Clk) (NoPre ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 20) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 (TempDivider == 10)) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !ScanStat_q1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!Mdc && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!Mdi && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!ScanStat_q1 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !ScanStat) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !ScanStat && WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !Mdc && WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 101) && (Divider <= 153) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!ScanStat_q1 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 (TempDivider == 10)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 22) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat && WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 87) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !WCtrlData && WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Counter >= 2) && (Counter <= 5) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!RStat_q2 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 8415) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 1) && (CounterPreset <= 113) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q3) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 115) && (Divider <= 185) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat && WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteDataOp ##1 !WriteDataOp) |-> InProgress);
assert property(@(posedge Clk) (MdcEn && WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 6426) && (CtrlData <= 9694) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 87) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 16) && (Fiad <= 22) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CounterPreset >= 56) && (CounterPreset <= 91) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 22) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 6322) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !ScanStat) |-> InProgress);
assert property(@(posedge Clk) ((Divider >= 115) && (Divider <= 185) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Fiad == 26) && WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (Divider == 62) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Rgad == 5) && WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (TempDivider == 62) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 15) && (Rgad <= 23) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q3 && WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 WCtrlData_q2) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 WCtrlData) |-> InProgress);
assert property(@(posedge Clk) (!RStat_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteDataOp ##1 (Divider == 10)) |-> WriteOp);
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad == 30)) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 8415) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 16) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CounterPreset >= 1) && (CounterPreset <= 113) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 11) && (Fiad <= 21) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 97) && (Divider <= 180) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteDataOp ##1 !ReadStatusOp) |-> InProgress);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter == 30)) |-> WriteOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 3) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 3) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad == 5) && WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 16) && (Fiad <= 22) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 21) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData == 14667) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad == 30)) |-> WriteOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WriteDataOp && MdcEn ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!RStat && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 (CounterPreset == 4)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 19) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 18) && (Fiad <= 23) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 15) && (Rgad <= 23) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 11) && (Fiad <= 21) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 229) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 (CounterPreset == 4)) |-> InProgress);
assert property(@(posedge Clk) (!WCtrlData_q3 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 19) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Fiad == 26) && WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Counter >= 2) && (Counter <= 5) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 !ScanStatusOp) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !NoPre && WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 87) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 16) && (Fiad <= 22) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (NoPre ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 6322) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (NoPre ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!ScanStat_q1 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 21) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 21) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 3) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 87) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WCtrlData_q1 && WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 15) && (Fiad <= 23) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 18) && (Fiad <= 23) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 101) && (TempDivider <= 153) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteDataOp ##1 !ReadStatusOp) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad == 5) && WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad == 5) && WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !WCtrlData_q1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 15) && (Rgad <= 23) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q2) |-> WriteOp);
assert property(@(posedge Clk) (WriteDataOp ##1 !StartOp) |-> WriteOp);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q3) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !ScanStat_q2 && WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !WCtrlData && WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat && WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Fiad == 6) ##2 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 188) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 6426) && (CtrlData <= 9694) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 188) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (Divider == 62) ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 101) && (Divider <= 153) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 97) && (Divider <= 180) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (WriteDataOp ##1 (Divider == 10)) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 18) && (Fiad <= 23) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (WriteDataOp ##1 !ScanStatusOp) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!RStat_q2 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!Mdi && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 15) && (Fiad <= 23) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 115) && (Divider <= 185) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 8415) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 21) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !NoPre && WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 16) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!ScanStat_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 14) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !Mdc && WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 (CounterPreset == 4)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 !StartOp) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 101) && (Divider <= 153) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter == 30)) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !WCtrlData_q1) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 !SyncStatMdcEn) |-> InProgress);
assert property(@(posedge Clk) (!ScanStat_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (WriteDataOp ##1 (TempDivider == 10)) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 115) && (Divider <= 185) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 3) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad == 30)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 (CounterPreset == 4)) |-> WriteOp);
assert property(@(posedge Clk) (!RStat_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (NoPre ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!RStat && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 20) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 14) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!Mdc && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 115) && (TempDivider <= 185) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Fiad == 26) && WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !WCtrlData_q1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 !SyncStatMdcEn) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (Divider == 62) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 18) && (Fiad <= 23) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!RStat_q1 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 16) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 6426) && (CtrlData <= 9694) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Fiad == 6) ##2 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!RStat_q2 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteDataOp ##1 !SyncStatMdcEn) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 229) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !ScanStat_q1) |-> InProgress);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !ScanStat && WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WriteDataOp && MdcEn ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!WCtrlData_q3 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Fiad == 6) ##2 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 101) && (Divider <= 153) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q3 && WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 229) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q2 && WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 WCtrlData_q2) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !ScanStat_q2 && WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!Mdc && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !ScanStat_q1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 20) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !Mdc && WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (MdcEn && WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!Mdi && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 56) && (CounterPreset <= 91) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 WCtrlData) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 22) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q1 && WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (Divider == 62) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 88) && (Divider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!RStat_q3 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 124) && (Divider <= 188) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !WCtrlData && WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 6322) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && WCtrlData ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q1 && WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 !SyncStatMdcEn) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Counter >= 2) && (Counter <= 5) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData == 14667) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WCtrlData_q1 && WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 19) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!RStat_q3 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 6322) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 97) && (TempDivider <= 180) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 !ScanStatusOp) |-> WriteOp);
assert property(@(posedge Clk) (!RStat && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter == 30)) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 11) && (Fiad <= 21) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (TempDivider == 62) ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!ScanStat_q1 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!Mdc ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Fiad == 26) && WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (TempDivider == 62) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 97) && (Divider <= 180) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !WCtrlData_q1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Fiad >= 11) && (Fiad <= 21) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 6426) && (CtrlData <= 9694) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 56) && (CounterPreset <= 91) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!RStat_q1 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && WCtrlData ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!Mdc && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 46) && (CounterPreset <= 87) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && (Rgad >= 16) && (Rgad <= 31) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 (TempDivider == 62) ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 101) && (TempDivider <= 153) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (WriteDataOp ##1 !ScanStatusOp) |-> InProgress);
assert property(@(posedge Clk) ((Fiad == 6) ##2 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !ScanStat && WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteDataOp ##1 !StartOp) |-> InProgress);
assert property(@(posedge Clk) (!ScanStat_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 229) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 87) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdcEn && WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData == 14667) ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !NoPre && WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Rgad >= 20) && (Rgad <= 29) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 1) && (CounterPreset <= 113) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q3) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 115) && (TempDivider <= 185) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (WriteDataOp ##1 (Rgad == 30)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!Mdc ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !ScanStat_q2 && WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!RStat_q1 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q2) |-> InProgress);
assert property(@(posedge Clk) (!WCtrlData_q3 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 1) && (CounterPreset <= 113) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (WriteDataOp ##1 (Divider == 10)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !ScanStat && WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !NoPre && WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!Mdc ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 19) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q2) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q2 && WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !ScanStat) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 !StartOp) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WriteDataOp && MdcEn ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q3 && WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WCtrlData_q1 && WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!RStat_q1 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 8415) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 115) && (TempDivider <= 185) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!RStat_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 WCtrlData) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 115) && (TempDivider <= 185) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q3 && WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!RStat_q2 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 (Counter == 30)) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!RStat_q3 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !ScanStat) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 97) && (Divider <= 180) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!RStat_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 101) && (TempDivider <= 153) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !ScanStat_q1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 87) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q3) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 !RStat_q2) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 !ReadStatusOp) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 85) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Counter >= 2) && (Counter <= 5) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WCtrlData_q1 && WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat && WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && WCtrlData ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 97) && (TempDivider <= 180) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 229) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdcEn && WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 56) && (CounterPreset <= 91) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 101) && (TempDivider <= 153) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 89) && (TempDivider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 89) && (Divider <= 173) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q1 && WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !RStat_q2 && WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 97) && (TempDivider <= 180) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !WCtrlData && WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) && WCtrlData ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!ScanStat_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Rgad >= 13) && (Rgad <= 22) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 !ReadStatusOp) |-> WriteOp);
assert property(@(posedge Clk) ((CounterPreset >= 62) && (CounterPreset <= 93) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 188) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 229) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteDataOp && MdcEn ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!RStat && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 !WriteDataOp) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!WCtrlData_q3 && (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (WriteDataOp ##1 !WriteDataOp) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 !ScanStat_q2 && WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 WCtrlData_q2) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 44) && (CounterPreset <= 86) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 125) && (TempDivider <= 188) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q1 ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (!WCtrlData_q1 && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 40) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q2 ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 8) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 172) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 83) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 14) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 27) && (CounterPreset <= 33) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 83) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 12) && (Divider <= 40) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 172) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 22) && (Rgad <= 25) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 56) && (Divider <= 68) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Divider == 11) ##3 !Mdi ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 !NoPre ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q3 ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 56) && (TempDivider <= 68) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 12) && (TempDivider <= 40) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 7) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 51795) && (CtrlData <= 61352) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((TempDivider == 11) ##3 !Mdi ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 85) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 19215) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData_q2 ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 19) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (!RStat_q2 && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 17) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (!RStat_q3 && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (!ScanStat ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 31) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 67) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!ScanStat_q2 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 44) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!NoPre ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!ScanStat_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 67) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 24) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 31) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 24) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 31) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 31) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 1) && (CounterPreset <= 44) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 67) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 67) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!RStat ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!NoPre ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!ScanStat ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!ScanStat_q2 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!RStat_q1 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!RStat ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 24) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!RStat_q1 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 67) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 67) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 4) && (Divider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!NoPre ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 44) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!NoPre ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!RStat_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 32) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!RStat_q1 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!ScanStat_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!RStat_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!RStat_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((CounterPreset >= 1) && (CounterPreset <= 44) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!RStat ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 32) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 67) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 1) && (CounterPreset <= 44) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 32) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!RStat ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!ScanStat_q2 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) (!ScanStat ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!ScanStat_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 44) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 67) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!ScanStat ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 17) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!RStat_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((Counter >= 0) && (Counter <= 6) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!RStat_q1 ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (!ScanStat_q2 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 1) && (CounterPreset <= 44) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 24) ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 32) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((TempDivider >= 4) && (TempDivider <= 91) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 44) ##1 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!ScanStat_q1 ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q3 ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 24346) && (CtrlData <= 31443)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat_q3 ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 249) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 80)) |-> Mdo_d);
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 249) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 16) && (Fiad <= 21)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 26) && (Fiad <= 28)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q2) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 Mdi ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 26) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q2 ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider >= 237) && (TempDivider <= 253)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 43194) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 6) && (Fiad <= 10)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 162)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset >= 117) && (CounterPreset <= 125)) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 7) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 51022) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 162)) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider >= 237) && (Divider <= 253)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 57327) && (CtrlData <= 59847)) |-> Mdo_d);
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 192) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 255) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 192) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 95) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q1) |-> Mdo_d);
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 123) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (!RStat ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WriteOp);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (!RStat ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> InProgress);
assert property(@(posedge Clk) (!RStat ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> WCtrlDataStart_q2);
assert property(@(posedge Clk) (!RStat ##2 (CtrlData >= 0) && (CtrlData <= 12917) ##1 WriteDataOp ##1 1) |-> RStatStart_q2);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 21) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 11) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 40) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 2) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 4) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 18) && (Rgad <= 23) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 22) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad >= 26) && (Rgad <= 27) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 6) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdi ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 56816) && (CtrlData <= 61352) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 170) && (Divider <= 172) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 22) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 230) && (TempDivider <= 255) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 12397) && (CtrlData <= 19215) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 65) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 14) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 84) && (CounterPreset <= 85) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 32) && (CounterPreset <= 33) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad >= 29) && (Fiad <= 31) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 230) && (Divider <= 255) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 65) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 114) && (CounterPreset <= 126) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 11266) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 16) && (Fiad <= 28) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 3) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 40) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 59080) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 170) && (TempDivider <= 172) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 43315) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 31) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q1 ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 11) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (ScanStat_q1 && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 6725) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 15) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CtrlData == 45177) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 WriteDataOp) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 NoPre) |-> Mdo_d);
assert property(@(posedge Clk) ((Divider == 192) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CtrlData == 9176) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData_q2) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdi) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q2 ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 117)) |-> Mdo_d);
assert property(@(posedge Clk) ((Divider == 179) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 StartOp) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad == 1) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q1 ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 29)) |-> Mdo_d);
assert property(@(posedge Clk) ((TempDivider == 179) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 24)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 26)) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad == 14) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CounterPreset == 123) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((TempDivider == 192) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 95)) |-> Mdo_d);
assert property(@(posedge Clk) ((CounterPreset == 88) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 73) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 47018) && (CtrlData <= 48527) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad == 5) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad == 11) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CtrlData == 17702) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad == 17) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 16)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 10)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 253)) |-> Mdo_d);
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CtrlData == 4866) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 28)) |-> Mdo_d);
assert property(@(posedge Clk) ((CtrlData == 21609) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 45207) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 68)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 1)) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad == 7) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 21)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 ReadStatusOp) |-> Mdo_d);
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 6)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 253)) |-> Mdo_d);
assert property(@(posedge Clk) ((CounterPreset == 95) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 24) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad == 31) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q1) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad == 17) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 71) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 ScanStatusOp) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 26)) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 72) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 125)) |-> Mdo_d);
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Fiad == 29) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 255) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 200) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 StartOp ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (ScanStatusOp && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 18) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 4) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 WriteDataOp ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 ScanStatusOp ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdi ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 14) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CtrlData == 59080) ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 99) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 0) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((ShiftReg == 1) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 0) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 16) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((CounterPreset == 4) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 24) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 255) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Divider == 11) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (ReadStatusOp && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 23) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 WriteDataOp ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 21) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 22) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 44) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 70) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 StartOp ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStatusOp ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 28) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((Rgad == 27) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 2) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 71) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 112) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 65) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 19) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 ReadStatusOp ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 27) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 65) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 33) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 3) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 84) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 21) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 55) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStatusOp ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 172) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 31) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 ReadStatusOp ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 40) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 29) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 28) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 2) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 69) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 WriteDataOp ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 112) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) ((TempDivider == 11) && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (StartOp && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 3) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 40) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (WriteDataOp && MdcEn_n ##4 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 172) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 200) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 18) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 1) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 8) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 28) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 25) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 StartOp ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 33) ##3 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 ReadStatusOp ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 126) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 170) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 170) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 2) ##1 1) |-> Mdo_d);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 85) ##2 1) |-> Mdo_d);
assert property(@(posedge Clk) ((TempDivider == 249) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Divider == 249) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider == 249) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((TempDivider == 249) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 255) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 255) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 255) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 8551) && (CtrlData <= 59847)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 126) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (Mdo_2d && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 8551) && (CtrlData <= 59847)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 126) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 255) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (Mdo_2d && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 77) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 38) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 38) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 61352) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 61352) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 0) ##2 1) |-> Busy);
assert property(@(posedge Clk) (!Mdo_2d ##2 1) |-> Busy);
assert property(@(posedge Clk) (!Mdo_2d ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 0) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 0) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 0) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 0) ##3 1) |-> Busy);
assert property(@(posedge Clk) (!Mdo_2d ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!Mdo_2d ##3 1) |-> Busy);
assert property(@(posedge Clk) (!Mdo_2d ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 0) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!Mdo_2d ##1 1) |-> Busy);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 23) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CounterPreset == 71) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 19) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 23) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 NoPre ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CounterPreset == 71) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 NoPre ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 19) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 17) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q1 ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad >= 23) && (Rgad <= 29)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad >= 23) && (Rgad <= 29)) |-> RStatStart_q1);
assert property(@(posedge Clk) (WCtrlData && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData_q3 ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 17) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 !NoPre ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q2 ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q3 ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData_q1 ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 !NoPre ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (!ScanStat_q2 && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 17) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 17) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q3 ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat_q2 ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q2 ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat_q2 ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (RStat && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData_q3 ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (!ScanStat_q2 && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (RStat && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData_q1 ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q1 ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (WCtrlData && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (!WCtrlData_q3 && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 200) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 15) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 22) && (Rgad <= 28) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 112) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 200) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 55) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 112) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 112) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 200) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CounterPreset == 4) ##3 !Mdi ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CounterPreset == 4) ##3 !Mdi ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 22) && (Rgad <= 28) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 15) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 99) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 9) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (!WCtrlData_q3 && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 9) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 99) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 55) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 112) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 200) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 48527) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 11) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 39492) && (CtrlData <= 51022) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q2) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 52687) && (CtrlData <= 59847)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q2 ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 6) && (Fiad <= 16)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 11) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q1 ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 8551) && (CtrlData <= 31443)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad >= 23) && (Rgad <= 24)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (!Mdi && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 9) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (!Mdi && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q1 ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 6) && (Fiad <= 16)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 24) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 8551) && (CtrlData <= 31443)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat_q1 ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q2 ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 9) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 39492) && (CtrlData <= 51022) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 48527) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q1 ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 52687) && (CtrlData <= 59847)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q3) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad >= 23) && (Rgad <= 24)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q3) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat_q1 ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q2 ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ScanStat && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 24) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q2) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat_q1 ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (ScanStat && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q2 ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 22) && (Rgad <= 25) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q1 ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 14) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Divider == 11) ##3 !Mdi ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 19215) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 56) && (TempDivider <= 68) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q2 ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 83) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 12) && (Divider <= 40) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 83) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 7) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ShiftedBit) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !NoPre ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Divider == 144) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 22) && (Rgad <= 25) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 56) && (Divider <= 68) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 83) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 40) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 83) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((TempDivider == 144) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 172) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 56) && (Divider <= 68) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 12) && (Divider <= 40) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 153) && (Divider <= 172) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider == 11) ##3 !Mdi ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 40) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 WCtrlData ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 85) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 56) && (TempDivider <= 68) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData_q2 ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 11) && (Rgad <= 14) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 19) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 8) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !NoPre ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData_q2 ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 51795) && (CtrlData <= 61352) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (!WCtrlData_q1 && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q3 ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((TempDivider == 144) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 19) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 51795) && (CtrlData <= 61352) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 8) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Divider == 144) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 27) && (CounterPreset <= 33) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 WCtrlData_q1 ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 27) && (CounterPreset <= 33) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 12) && (TempDivider <= 40) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 5) && (Rgad <= 7) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((TempDivider == 11) ##3 !Mdi ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q3 ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 3635) && (CtrlData <= 19215) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 172) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ShiftedBit) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 12) && (TempDivider <= 40) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 153) && (TempDivider <= 172) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q2 ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (!WCtrlData_q1 && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 75) && (CounterPreset <= 85) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((TempDivider == 11) ##3 !Mdi ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 51022) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 162)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 24346) && (CtrlData <= 31443)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 6) && (Fiad <= 10)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 80)) |-> RStatStart_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 24346) && (CtrlData <= 31443)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 57327) && (CtrlData <= 59847)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider >= 237) && (TempDivider <= 253)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 43194) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 51022) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CtrlData >= 57327) && (CtrlData <= 59847)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 Mdi ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider >= 237) && (TempDivider <= 253)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider >= 237) && (Divider <= 253)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 6) && (Fiad <= 7) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 255) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 26) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 6) && (Fiad <= 10)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 162)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q2) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q2) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 26) && (Fiad <= 28)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 43194) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 16) && (Fiad <= 21)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider >= 237) && (Divider <= 253)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 Mdi ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset >= 117) && (CounterPreset <= 125)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 26) && (Fiad <= 28)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat_q3 ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 162)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 80)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad >= 16) && (Fiad <= 21)) |-> RStatStart_q1);
assert property(@(posedge Clk) (!RStat_q3 && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 17) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q3 ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 17) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 9176) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 191) && (Divider <= 255) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat_q1) |-> RStatStart_q1);
assert property(@(posedge Clk) (!RStat_q2 && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 9) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 94) && (CounterPreset <= 126) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q2 ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 191) && (TempDivider <= 255) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 26) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q2 ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 23)) |-> RStatStart_q1);
assert property(@(posedge Clk) (!RStat_q2 && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 RStat ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 RStat) |-> RStatStart_q1);
assert property(@(posedge Clk) (!RStat_q3 && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 162)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 RStat_q3 ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset >= 117) && (CounterPreset <= 125)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q3 ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 11) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q1 ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 40) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 21) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Rgad >= 26) && (Rgad <= 27) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 65) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 192) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 3) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 2) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 230) && (Divider <= 255) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 12397) && (CtrlData <= 19215) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 6) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 22) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 22) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 95) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 40) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 11) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 123) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 7) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 84) && (CounterPreset <= 85) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdi ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 11266) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 170) && (TempDivider <= 172) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 40) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 4) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 7) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 60) && (TempDivider <= 65) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 43315) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 11266) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 65) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 40) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 43315) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 192) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 56816) && (CtrlData <= 61352) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 123) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 230) && (TempDivider <= 255) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 22) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 16) && (Fiad <= 28) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad >= 0) && (Rgad <= 2) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 21609) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider >= 230) && (TempDivider <= 255) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 12397) && (CtrlData <= 19215) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad >= 16) && (Fiad <= 28) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 249) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 249) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 21) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 114) && (CounterPreset <= 126) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 95) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 60) && (Divider <= 65) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 249) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 249) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 6) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad >= 29) && (Fiad <= 31) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 21) && (Fiad <= 22) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 170) && (Divider <= 172) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 56816) && (CtrlData <= 61352) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider >= 230) && (Divider <= 255) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 18) && (Rgad <= 23) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 3) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (!NoPre && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 170) && (Divider <= 172) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 4) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 18) && (Rgad <= 23) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Rgad >= 26) && (Rgad <= 27) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 7) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 192) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 192) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 59080) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdi ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 84) && (CounterPreset <= 85) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 114) && (CounterPreset <= 126) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad >= 29) && (Fiad <= 31) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg >= 1) && (ShiftReg <= 2) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 59080) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 14) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 31) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 5) && (CounterPreset <= 14) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset >= 29) && (CounterPreset <= 31) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat_q1 ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 170) && (TempDivider <= 172) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 32) && (CounterPreset <= 33) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 32) && (CounterPreset <= 33) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 29)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 NoPre) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 71) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 10)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 21)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 29)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 21)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 24) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 68)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 24)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 26)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 47018) && (CtrlData <= 48527) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 6725) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 10)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 73) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 72) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 26)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter >= 69) && (Counter <= 71) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 253)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 16)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 24) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 6)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 125)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData_q2) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 68)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 !ScanStat_q1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 15) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdi) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 6)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 !Mdi) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 6725) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 73) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 95)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 72) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 15) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q2 ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 117)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Divider == 253)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 253)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Rgad == 24)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ScanStat_q1 && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 11) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 117)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 WCtrlData_q1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (ScanStat_q1 && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 45207) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 1)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 26)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 28)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 16)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 NoPre) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat_q2 ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q1 ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 125)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Counter == 1)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (Fiad == 28)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 !WCtrlData_q1 ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 !WCtrlData_q2) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 47018) && (CtrlData <= 48527) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CtrlData >= 43145) && (CtrlData <= 45207) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (TempDivider == 253)) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 95)) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##4 (CounterPreset == 26)) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 11) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((TempDivider == 11) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad == 29) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad == 5) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Rgad == 27) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad == 17) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 65) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 112) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Divider == 11) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 200) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 1) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 21) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 65) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 24) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CtrlData == 4866) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 55) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 8) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 14) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CtrlData == 21609) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CtrlData == 9176) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Rgad == 7) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 18) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 0) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 22) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 25) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 1) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CtrlData == 59080) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 172) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Rgad == 17) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 23) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 22) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 25) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 112) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 14) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 170) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 2) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 8) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 33) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 18) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 112) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 200) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((TempDivider == 179) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad == 14) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 40) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 2) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 40) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Rgad == 11) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 2) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 0) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 28) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 172) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad == 14) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CtrlData == 45177) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdi ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 21) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CtrlData == 45177) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdi ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 2) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CtrlData == 59080) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((ShiftReg == 1) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((TempDivider == 11) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Divider == 11) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 WCtrlData ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CtrlData == 9176) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Fiad == 31) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Rgad == 7) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 28) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad == 29) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Fiad == 31) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CounterPreset == 95) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 27) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 16) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 170) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 18) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 28) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Rgad == 17) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Fiad == 17) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Rgad == 27) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 170) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 0) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 3) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 3) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Fiad == 5) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 1) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 172) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 3) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 170) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 55) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 3) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 2) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad == 1) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 21) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CounterPreset == 4) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 69) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 29) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 126) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 33) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 255) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 40) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider == 192) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 172) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Rgad == 28) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider == 200) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider == 179) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 255) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CtrlData == 17702) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Divider == 255) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 84) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 99) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Rgad == 11) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 4) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 112) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider == 200) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Divider == 192) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 85) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 24) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 40) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 71) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 4) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CtrlData == 17702) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 70) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CounterPreset == 95) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 65) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CtrlData == 21609) ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 33) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 2) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 126) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 71) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 31) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((TempDivider == 179) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CounterPreset == 123) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 21) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Counter == 69) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 84) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 19) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 23) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CtrlData == 4866) ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 !ScanStat ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CounterPreset == 4) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 33) ##3 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 44) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 70) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 44) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((TempDivider == 192) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 255) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((CounterPreset == 88) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 27) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 28) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 0) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 16) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (Fiad == 28) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 29) ##1 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Divider == 179) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CounterPreset == 88) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 85) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 19) ##3 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((CounterPreset == 123) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 18) ##2 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((TempDivider == 192) && MdcEn_n ##4 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (TempDivider == 65) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset == 99) ##2 1) |-> RStatStart_q1);
assert property(@(posedge Clk) (MdcEn_n ##3 (CounterPreset == 31) ##1 1) |-> RStatStart_q1);
assert property(@(posedge Clk) ((Fiad == 1) && MdcEn_n ##4 1) |-> WCtrlDataStart_q1);
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 123) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 123) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 123) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 123) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 123) ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter >= 86) && (Counter <= 123) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((Fiad == 29)) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad == 31)) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad == 17)) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 6) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 6) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad >= 5) && (Rgad <= 6)) |-> Busy);
assert property(@(posedge Clk) ((Fiad >= 12) && (Fiad <= 13) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Fiad >= 12) && (Fiad <= 13) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Fiad >= 12) && (Fiad <= 13)) |-> Busy);
assert property(@(posedge Clk) (ReadStatusOp) |-> Mdo_2d);
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WriteDataOp) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStatusOp) |-> Mdo_2d);
assert property(@(posedge Clk) (StartOp ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (StartOp ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (StartOp ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (StartOp) |-> Mdo_2d);
assert property(@(posedge Clk) (StartOp ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123)) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123)) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter >= 89) && (Counter <= 123)) |-> Busy);
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149)) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73)) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149)) |-> Mdo_2d);
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (SerialEn ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (SerialEn ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (SerialEn) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (SerialEn ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (SerialEn ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (SerialEn) |-> RStatStart);
assert property(@(posedge Clk) (SerialEn ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> RStatStart);
assert property(@(posedge Clk) (SerialEn ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (SerialEn ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (SerialEn ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (SerialEn ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (SerialEn ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (SerialEn ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (SerialEn ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> Nvalid);
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (SerialEn ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (SerialEn ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (SerialEn ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (SerialEn) |-> WCtrlDataStart);
assert property(@(posedge Clk) (SerialEn ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (SerialEn) |-> Nvalid);
assert property(@(posedge Clk) (SerialEn ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect == 1) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect == 1)) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect == 1) ##2 1) |-> Busy);
assert property(@(posedge Clk) (SerialEn ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect == 1) ##3 1) |-> Busy);
assert property(@(posedge Clk) (SerialEn ##2 1) |-> Busy);
assert property(@(posedge Clk) (SerialEn ##1 1) |-> Busy);
assert property(@(posedge Clk) ((ByteSelect == 1) ##1 1) |-> Busy);
assert property(@(posedge Clk) (SerialEn) |-> Busy);
assert property(@(posedge Clk) ((Rgad == 24) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) (MdcEn_n ##3 1) |-> Mdo_2d);
assert property(@(posedge Clk) (MdcEn_n ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) (WriteDataOp) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ReadStatusOp) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (StartOp) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ScanStatusOp) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider == 249)) |-> Mdo_2d);
assert property(@(posedge Clk) (MdcEn_n ##4 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider == 249)) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!WCtrlData_q1 ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!WCtrlData ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad == 29) ##2 Mdi) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset == 73)) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!RStat_q2 ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 125) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 44) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 17) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 94) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 2) && (Divider <= 129) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!RStat_q3 ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 129) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 17) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset == 71)) |-> Mdo_2d);
assert property(@(posedge Clk) (!ScanStat_q2 && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 2) && (Divider <= 94) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (RStat_q1 ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (RStat_q3 ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 63) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 21609) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 2) && (TempDivider <= 94) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (RStat && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!RStat_q1 ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlData && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 94) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 41) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 125) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat_q1 ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (RStat_q2 ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!RStat ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!Mdi ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!ScanStat_q1 ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!RStat_q2 ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat_q2 ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!RStat_q3 ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 44882) && (CtrlData <= 65474) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat_q2 ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!WCtrlData_q1 ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!WCtrlData ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!ScanStat ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 11) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!RStat_q3 ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 13054) && (CtrlData <= 26231) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider == 224)) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 36) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlData_q3 ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 11) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlData_q2 ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!Mdi && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!WCtrlData_q2 ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (Mdi ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlData_q3 ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!WCtrlData_q3 && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider == 224)) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 19) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 19) && (Rgad <= 31) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 18) && (Fiad <= 31) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 30301) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (WCtrlData_q1 ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 31) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 59) && (CtrlData <= 30301) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 31) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 17) && (Fiad <= 31) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 12583) && (CtrlData <= 28601) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 22) && (Rgad <= 31) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 31) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (NoPre ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 65474) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat_q1 ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!RStat_q2 ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!NoPre ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 176) && (Divider <= 255) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 87) && (CounterPreset <= 126) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (RStat ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 176) && (TempDivider <= 255) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 22902) && (CtrlData <= 44731) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (NoPre ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider == 149)) |-> Mdo_2d);
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!WCtrlData_q3 ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 12) && (Fiad <= 22) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 9176) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!WCtrlData ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider == 144)) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 58) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 14) && (Rgad <= 19) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider == 144)) |-> Mdo_2d);
assert property(@(posedge Clk) (!RStat_q1 ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider == 149)) |-> Mdo_2d);
assert property(@(posedge Clk) (!WCtrlData_q1 && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (ShiftedBit) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 58) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 95) && (TempDivider <= 146) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 95) && (Divider <= 146) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!RStat_q3 && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!RStat_q2 && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat_q2 ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!WCtrlData_q2 ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 24) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 17) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 12) && (Fiad <= 22) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!Mdi ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 61) && (CounterPreset <= 126) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 13927) && (CtrlData <= 30834) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!RStat_q1 ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!RStat ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 58) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 38597) && (CtrlData <= 51084) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 191) && (TempDivider <= 255) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 38520) && (CtrlData <= 51084) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 191) && (Divider <= 255) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 58) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (Mdi ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!NoPre ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 32505) && (CtrlData <= 49036) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 24) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 13) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 94) && (CounterPreset <= 126) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 58) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 58) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 24) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 43133) && (CtrlData <= 65474) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!RStat ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22794) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 6) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 179) && (Divider <= 192) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 179) && (TempDivider <= 192) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 21609) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 14) && (Fiad <= 15) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 51) && (Divider <= 97) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 55) && (Divider <= 121) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 100) && (CounterPreset <= 126) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 24) && (CounterPreset <= 47) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat_q1 && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 29) && (Fiad <= 31) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 26) && (Rgad <= 27) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 55) && (TempDivider <= 121) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 45177) && (CtrlData <= 59080) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 88) && (CounterPreset <= 95) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 7) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (!NoPre && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 11) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 6725) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 249) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 11) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 249) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat_q1 ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 51) && (TempDivider <= 97) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 123) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 24) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 24) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 17) && (Fiad <= 31) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 20000) && (CtrlData <= 41075) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) (ScanStat_q2 ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 58) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 58) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 43794) && (CtrlData <= 65474) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset == 4) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 12980) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData == 45177)) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData == 4866)) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider == 192) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData == 6725)) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset == 95) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad == 9) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad == 5) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider == 179) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad == 1) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData == 17702)) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 45) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad == 17) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 8) && (Fiad <= 17) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad == 15) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 72) && (CounterPreset <= 99) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad == 27) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 21079) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad == 7) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider == 11) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset == 123) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData == 21609)) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData == 9176)) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData == 59080)) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 8) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider == 11) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad == 11) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad == 14) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider == 179) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider == 192) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset == 88) && MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 13054) && (CtrlData <= 26231) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 24) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 27) && (Rgad <= 31) ##3 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 23937) && (CtrlData <= 36068) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##2 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((CtrlData >= 26516) && (CtrlData <= 38520) ##1 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 24) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Rgad >= 21) && (Rgad <= 31) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((Fiad >= 16) && (Fiad <= 24) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##4 MdcEn_n) |-> Mdo_2d);
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 149) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 73) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 149) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (CountEq0 ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (CountEq0) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad == 5) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad == 5) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad == 27) ##2 Mdi) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad == 5)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad == 13) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((Fiad == 13) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset == 123) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlData_q3 ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset == 4) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 2)) |-> Busy);
assert property(@(posedge Clk) ((Fiad == 13)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 2) ##4 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 2) ##3 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 2) ##2 1) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 2) ##1 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlData_q2 ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStat_q2 ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad == 8) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Rgad == 8) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdcEn) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider == 11) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider == 11) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad == 8) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Rgad == 8) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 18) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 219) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 27)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 219) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !SerialEn ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 14) && (CounterPreset <= 108) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (ByteSelect == 0) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (RStat_q3 ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad == 12) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Fiad == 18) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Fiad == 18) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Fiad == 12) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider == 249) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider == 249) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (WCtrlData_q2 ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (WCtrlData_q1 ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad == 8)) |-> Busy);
assert property(@(posedge Clk) ((Fiad == 18) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Fiad == 18) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 68) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat_q2 ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 14) && (CounterPreset <= 33) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!ScanStat ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 68) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStat_q3 ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (NoPre && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n && NoPre ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 27216) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset == 73) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!ScanStat_q1 && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 16) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad == 12)) |-> Busy);
assert property(@(posedge Clk) ((Fiad == 18)) |-> Busy);
assert property(@(posedge Clk) (RStat_q1 ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 18) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 17) && (Fiad <= 27)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlData_q3 ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ScanStat_q1 ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ScanStat ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad == 6) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Rgad == 6) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (Mdo && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n && MdoEn_2d ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdoEn_2d ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset == 71) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (Mdo ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n && Mdo ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (Mdo ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (RStat_q3 && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdoEn_2d ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (SyncStatMdcEn ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 31851) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 15) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlData ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 127) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 62) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 127) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 26) && (CounterPreset <= 33) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 55) && (Divider <= 68) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 ScanStat_q1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 55) && (TempDivider <= 68) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 43) && (TempDivider <= 90)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStat ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 14) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (SyncStatMdcEn ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 SyncStatMdcEn ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 43) && (Divider <= 90)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 RStat) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !ScanStat_q1 ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 16) && (Rgad <= 31)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 21) && (Fiad <= 27)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 !ScanStat_q2) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 20) && (CounterPreset <= 44)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 12823) && (CtrlData <= 25689) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 11) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 0) && (Rgad <= 14) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 22044) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider == 163) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider == 192) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (Mdi && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider == 163) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Nvalid ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Nvalid ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Nvalid) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (SyncStatMdcEn && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n && Mdi ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!ScanStat && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider == 192) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (WCtrlData_q3 && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStat ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 14) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 10) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad == 6)) |-> Busy);
assert property(@(posedge Clk) (RStat_q2 ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 36697) && (CtrlData <= 43194) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !NoPre ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 8) && (Rgad <= 11) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 27)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 24) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 58) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 !RStat_q2) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 RStat_q3) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 8) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad >= 16) && (Rgad <= 18)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 58) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter >= 70) && (Counter <= 79)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter >= 71) && (Counter <= 80) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q2 ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q3) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q1 ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 RStat_q2 ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 68) && (TempDivider <= 90)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStat_q3 ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlData_q1 ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 68) && (Divider <= 90)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 33) && (CounterPreset <= 44)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData_q2) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 88) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 88) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 85) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 47) && (Divider <= 88) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 9) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 87) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 87) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 19) && (CounterPreset <= 40) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 47) && (TempDivider <= 88) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 85) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 13) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 43) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ScanStat_q1 ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider == 144) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 144) && (Divider <= 163) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ScanStat_q2 && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 44) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlData && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 27) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ShiftedBit) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStat && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 44) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider == 149) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 15535) && (CtrlData <= 31851) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider == 149) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (RStat_q1 && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 71) && (CounterPreset <= 80) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlData_q1 && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 24) && (Fiad <= 31) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 20) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStat_q2 && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 17702) && (CtrlData <= 27216) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 144) && (TempDivider <= 163) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 9176) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider == 144) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WriteOp ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!InProgress ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart_q2 ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 46) && (TempDivider <= 94) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 46) && (Divider <= 94) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 21) && (CounterPreset <= 46) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 7) && (Fiad <= 15) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 0) && (CtrlData <= 15285) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 23) && (Rgad <= 31) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 49359) && (CtrlData <= 65474) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdo ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 67) && (Divider <= 68) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 1) && (Fiad <= 3)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 4) && (Rgad <= 10) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart_q2 ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 11) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !RStatStart_q2 ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad >= 0) && (Rgad <= 3) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 16)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg >= 1) && (ShiftReg <= 2)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 15) && (Fiad <= 20) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 14) && (CounterPreset <= 19) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 3350) && (CtrlData <= 14664) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 31) && (TempDivider <= 40) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !Mdi ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 25) && (CounterPreset <= 54) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (CtrlData >= 41248) && (CtrlData <= 43194) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !WCtrlDataStart_q2 ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset >= 32) && (CounterPreset <= 33) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 22) && (Fiad <= 26) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!InProgress ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad >= 23) && (Fiad <= 24)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider >= 31) && (Divider <= 40) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Divider >= 79) && (Divider <= 90)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !InProgress ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 30447) && (CtrlData <= 33531)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider >= 67) && (TempDivider <= 68) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 6903) && (CtrlData <= 11266)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (TempDivider >= 79) && (TempDivider <= 90)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !WriteOp ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdo) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WriteOp ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad >= 3) && (Fiad <= 4) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (CtrlData >= 40641) && (CtrlData <= 43315)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 !WCtrlData) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (CounterPreset >= 33) && (CounterPreset <= 38)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 !MdoEn_2d ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 !MdoEn_2d) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg >= 1) && (ShiftReg <= 2) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 63) && (CounterPreset <= 126) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 86) && (CounterPreset <= 126) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 175) && (TempDivider <= 255) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 175) && (Divider <= 255) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 18) && (Rgad <= 31) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 15) && (Rgad <= 31) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 23) && (Fiad <= 31) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 127) && (Divider <= 255) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 4866) && (CtrlData <= 6725) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 29) && (Fiad <= 31) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 11) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 111) && (CounterPreset <= 123) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!InProgress && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 224) && (Divider <= 249) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WCtrlDataStart_q2 && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 15) && (Fiad <= 17) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!WriteOp && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 1) && (Fiad <= 5) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 24) && (Rgad <= 26) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 127) && (TempDivider <= 255) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 224) && (TempDivider <= 249) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStatStart_q2 && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg >= 4) && (ShiftReg <= 9) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 188) && (Divider <= 255) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 90) && (CounterPreset <= 126) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (StartOp ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 73) && (CounterPreset <= 98) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ScanStatusOp ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 188) && (TempDivider <= 255) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (WriteDataOp ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 6) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ReadStatusOp ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 22186) && (CtrlData <= 43578) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 9) && (Rgad <= 20) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!RStat_q1 ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 59) && (Divider <= 121) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 32282) && (CtrlData <= 49036) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 59) && (TempDivider <= 121) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 14) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 22) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 0) && (Fiad <= 5) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Divider == 67) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 3) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 24)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 8) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 26) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 ReadStatusOp ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 ScanStatusOp ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 31)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 14) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ScanStatusOp ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 WriteDataOp ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 18)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 21)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (TempDivider == 67) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 4) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 1)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 0) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 9)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Rgad == 5)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 23)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (CounterPreset == 32) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 18) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (ShiftReg == 2)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (WriteDataOp ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 17)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 27)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 20) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (StartOp ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (ShiftReg == 2) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Rgad == 8) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ReadStatusOp ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Fiad == 15) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Counter == 3)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 (Fiad == 3)) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 StartOp ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##2 !Mdi) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (MdcEn_n ##1 (Counter == 4) ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 17) && (Fiad <= 31) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (Mdi ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ScanStat_q2 ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (RStat ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (Mdi ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 8) && (Rgad <= 15) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 17) && (Rgad <= 24) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 25) && (Rgad <= 31) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 17) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 47) && (CounterPreset <= 72) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 51530) && (CtrlData <= 65474) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 51389) && (CtrlData <= 65474) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ScanStat_q2 ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData == 6725) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (StartOp && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Busy ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad == 24) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (Reset ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad == 29) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (Reset ##3 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (Reset ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 147) && (Divider <= 200) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 201) && (Divider <= 255) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 4) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ReadStatusOp && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData == 17702) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad == 6) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad == 1) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 201) && (TempDivider <= 255) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad == 31) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (Reset) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (Reset ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData == 9176) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ScanStatusOp && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad == 17) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Busy ##4 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (WriteDataOp && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider == 224) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad == 17) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset == 111) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData == 4866) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData == 27216) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData == 59080) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider == 224) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad == 27) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData == 21609) ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset == 95) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad == 11) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Busy ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 147) && (TempDivider <= 200) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad == 5) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Busy ##1 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad == 15) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad == 26) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad == 9) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset == 80) && MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 99) && (CounterPreset <= 126) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (!Busy) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 6) && (Rgad <= 12) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 11) && (Rgad <= 20) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 16) && (Rgad <= 24) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 56) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 38277) && (CtrlData <= 51084) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Fiad >= 25) && (Fiad <= 31) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 56) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 4) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 34) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Rgad >= 7) && (Rgad <= 13) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 122) && (Divider <= 187) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 58) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 58) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 122) && (TempDivider <= 187) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((ShiftReg == 4) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WriteDataOp) |-> RStatStart);
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ScanStatusOp) |-> RStatStart);
assert property(@(posedge Clk) (StartOp ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (WriteDataOp) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ReadStatusOp) |-> RStatStart);
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (StartOp ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (ScanStatusOp) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ReadStatusOp) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (StartOp ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (StartOp ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (StartOp) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (StartOp ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (StartOp ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (StartOp) |-> RStatStart);
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (StartOp ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (StartOp ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 25940) && (CtrlData <= 38151) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((TempDivider >= 0) && (TempDivider <= 61) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((Divider >= 0) && (Divider <= 61) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 29) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 0) && (CounterPreset <= 28) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) ((CounterPreset >= 55) && (CounterPreset <= 89) ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (StartOp ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (StartOp ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (StartOp) |-> Nvalid);
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (StartOp ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (StartOp ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStatusOp) |-> Nvalid);
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ReadStatusOp) |-> Nvalid);
assert property(@(posedge Clk) (WriteDataOp) |-> Nvalid);
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (StartOp ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (StartOp ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (StartOp ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ScanStatusOp) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WriteDataOp) |-> WCtrlDataStart);
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ReadStatusOp) |-> WCtrlDataStart);
assert property(@(posedge Clk) (StartOp ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (StartOp) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (StartOp ##1 1) |-> Busy);
assert property(@(posedge Clk) (ScanStatusOp ##3 1) |-> Busy);
assert property(@(posedge Clk) (ScanStatusOp ##2 1) |-> Busy);
assert property(@(posedge Clk) (WriteDataOp ##4 1) |-> Busy);
assert property(@(posedge Clk) (WriteDataOp) |-> Busy);
assert property(@(posedge Clk) (ReadStatusOp ##4 1) |-> Busy);
assert property(@(posedge Clk) (ReadStatusOp ##1 1) |-> Busy);
assert property(@(posedge Clk) (WriteDataOp ##1 1) |-> Busy);
assert property(@(posedge Clk) (ScanStatusOp) |-> Busy);
assert property(@(posedge Clk) (StartOp ##4 1) |-> Busy);
assert property(@(posedge Clk) (StartOp ##2 1) |-> Busy);
assert property(@(posedge Clk) (StartOp) |-> Busy);
assert property(@(posedge Clk) (StartOp ##3 1) |-> Busy);
assert property(@(posedge Clk) (WriteDataOp ##3 1) |-> Busy);
assert property(@(posedge Clk) (ScanStatusOp ##4 1) |-> Busy);
assert property(@(posedge Clk) (ReadStatusOp ##2 1) |-> Busy);
assert property(@(posedge Clk) (ReadStatusOp) |-> Busy);
assert property(@(posedge Clk) (ReadStatusOp ##3 1) |-> Busy);
assert property(@(posedge Clk) (ScanStatusOp ##1 1) |-> Busy);
assert property(@(posedge Clk) (WriteDataOp ##2 1) |-> Busy);
assert property(@(posedge Clk) ((Counter == 1) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Counter == 1) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (CountEq0 ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (CountEq0 ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (CountEq0 ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (CountEq0 ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (CountEq0 ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (CountEq0 ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (CountEq0 ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (CountEq0 ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (CountEq0 ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (CountEq0 ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (NoPre ##1 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (CountEq0) |-> Busy);
assert property(@(posedge Clk) (CountEq0 ##3 1) |-> Busy);
assert property(@(posedge Clk) (CountEq0 ##2 1) |-> Busy);
assert property(@(posedge Clk) (CountEq0 ##1 1) |-> Busy);
assert property(@(posedge Clk) ((Counter == 1)) |-> Busy);
assert property(@(posedge Clk) (NoPre ##2 MdcEn_n ##2 1) |-> (ByteSelect == 0));
assert property(@(posedge Clk) (CountEq0 ##4 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset == 84) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset == 84) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData >= 20165) && (CtrlData <= 21010)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider == 2) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((TempDivider == 2) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CounterPreset == 84)) |-> Busy);
assert property(@(posedge Clk) ((TempDivider == 2)) |-> Busy);
assert property(@(posedge Clk) (MdcEn_n ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdcEn_n) |-> RStatStart);
assert property(@(posedge Clk) (MdcEn_n ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (MdcEn_n ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (MdcEn_n ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdcEn_n ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdcEn_n) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdcEn_n ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (MdcEn_n ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (MdcEn_n ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdcEn_n ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (MdcEn_n) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdcEn ##3 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdcEn_n) |-> Nvalid);
assert property(@(posedge Clk) (MdcEn_n ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdcEn_n ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdcEn_n ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (MdcEn ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (MdcEn ##3 1) |-> RStatStart);
assert property(@(posedge Clk) (MdcEn ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdcEn_n ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (MdcEn_n ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (MdcEn ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (MdcEn ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdcEn ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdcEn ##3 1) |-> Nvalid);
assert property(@(posedge Clk) (MdcEn ##3 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdcEn ##2 1) |-> Nvalid);
assert property(@(posedge Clk) (MdcEn_n ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (MdcEn_n ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (MdcEn_n ##1 1) |-> Busy);
assert property(@(posedge Clk) (MdcEn_n ##3 1) |-> Busy);
assert property(@(posedge Clk) (MdcEn ##2 1) |-> Busy);
assert property(@(posedge Clk) (MdcEn) |-> Busy);
assert property(@(posedge Clk) (MdcEn ##3 1) |-> Busy);
assert property(@(posedge Clk) (MdcEn ##4 1) |-> Busy);
assert property(@(posedge Clk) (MdcEn_n ##2 1) |-> Busy);
assert property(@(posedge Clk) (MdcEn_n) |-> Busy);
assert property(@(posedge Clk) (MdcEn ##1 1) |-> Busy);
assert property(@(posedge Clk) (MdcEn_n ##4 1) |-> Busy);
assert property(@(posedge Clk) ((Counter == 84) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider == 1) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider == 1) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter == 84) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter == 84) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Counter == 84) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((CounterPreset == 45) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset == 45) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Counter == 84)) |-> Busy);
assert property(@(posedge Clk) ((Divider == 1)) |-> Busy);
assert property(@(posedge Clk) ((CounterPreset == 45) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CounterPreset == 45) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider == 170) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((Divider == 170) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider == 170) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider == 170) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CounterPreset == 45)) |-> Busy);
assert property(@(posedge Clk) (ShiftedBit) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (ShiftedBit) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> RStatStart);
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlDataStart_q ##1 1) |-> Busy);
assert property(@(posedge Clk) (!RStatStart ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!WCtrlDataStart_q ##3 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> Busy);
assert property(@(posedge Clk) (!RStatStart ##1 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!WCtrlDataStart_q ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!RStatStart ##2 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlDataStart_q ##2 1) |-> Busy);
assert property(@(posedge Clk) (!RStatStart ##3 1) |-> Busy);
assert property(@(posedge Clk) (ShiftedBit) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider == 92) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) (ShiftedBit) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider == 92) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider == 92) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((Divider == 92) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> RStatStart);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> RStatStart);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((TempDivider == 170)) |-> Busy);
assert property(@(posedge Clk) ((Divider == 170)) |-> Busy);
assert property(@(posedge Clk) ((Divider == 92) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((Divider == 92) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((TempDivider == 92) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((TempDivider == 92) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> RStatStart);
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!Nvalid ##3 1) |-> Busy);
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (!WCtrlDataStart ##3 1) |-> Busy);
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!WCtrlDataStart ##1 1) |-> Busy);
assert property(@(posedge Clk) (!Nvalid ##4 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!Nvalid ##2 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlDataStart ##2 1) |-> Busy);
assert property(@(posedge Clk) (!Nvalid ##1 1) |-> Busy);
assert property(@(posedge Clk) (!WCtrlDataStart ##4 1) |-> Busy);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> Nvalid);
assert property(@(posedge Clk) ((Divider == 92)) |-> Busy);
assert property(@(posedge Clk) (ShiftedBit) |-> Busy);
assert property(@(posedge Clk) ((TempDivider == 92)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 154)) |-> Busy);
assert property(@(posedge Clk) ((ShiftReg == 154) ##1 1) |-> Busy);
assert property(@(posedge Clk) (ShiftedBit ##1 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData == 20165) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData == 21010) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData == 21010) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) ((CtrlData == 33989) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData == 20165) ##4 1) |-> RStatStart);
assert property(@(posedge Clk) ((CtrlData == 33989) ##4 1) |-> WCtrlDataStart_q);
assert property(@(posedge Clk) (Reset ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData == 20165) ##1 1) |-> Nvalid);
assert property(@(posedge Clk) (ShiftedBit ##2 1) |-> Busy);
assert property(@(posedge Clk) ((CtrlData == 20165) ##1 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) (!Busy ##4 1) |-> Nvalid);
assert property(@(posedge Clk) (Reset ##4 1) |-> Nvalid);
assert property(@(posedge Clk) ((ShiftReg == 154) ##2 1) |-> Busy);
assert property(@(posedge Clk) (!Busy ##4 1) |-> WCtrlDataStart);
assert property(@(posedge Clk) ((CtrlData == 21010)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData == 33989)) |-> Busy);
assert property(@(posedge Clk) ((CtrlData == 20165)) |-> Busy);
assert property(@(posedge Clk) (Reset ##4 1) |-> Busy);
assert property(@(posedge Clk) (Reset ##1 1) |-> Busy);
assert property(@(posedge Clk) (Reset ##3 1) |-> Busy);
assert property(@(posedge Clk) (!Busy ##3 1) |-> Busy);
assert property(@(posedge Clk) (Reset ##2 1) |-> Busy);
assert property(@(posedge Clk) (!Busy ##1 1) |-> Busy);
assert property(@(posedge Clk) (!Busy ##4 1) |-> Busy);
assert property(@(posedge Clk) (!Busy ##2 1) |-> Busy);
endmodule
