# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/TFlipFlop.v"
verilog xil_defaultlib  "../../../Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/Divide.v"
verilog xil_defaultlib  "../../../Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/Reg.v"
verilog xil_defaultlib  "../../../Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/FifoTesting.v"
verilog xil_defaultlib  "../../../Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/ConvolutionEngine.v"
verilog xil_defaultlib  "../../../Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/FifoBuffer2.v"
verilog xil_defaultlib  "../../../Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/hdl/myip_v1_0_S00_AXIS.v"
verilog xil_defaultlib  "../../../Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/hdl/myip_v1_0_M00_AXIS.v"
verilog xil_defaultlib  "../../../Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/src/TopLevel_Convolution.v"
verilog xil_defaultlib  "../../../Ip_Try1.ip_user_files/bd/design_1/ipshared/6910/hdl/myip_v1_0.v"
verilog xil_defaultlib  "../../../Ip_Try1.ip_user_files/bd/design_1/ip/design_1_myip_0_0/sim/design_1_myip_0_0.v"
verilog xil_defaultlib  "../../../Ip_Try1.ip_user_files/bd/design_1/hdl/design_1.v"
verilog xil_defaultlib  "../../../Ip_Try1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"
verilog xil_defaultlib  "../../../Ip_Try1.srcs/sim_1/new/design_1_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
