/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [55:0] _01_;
  reg [3:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [20:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [29:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_20z = celloutsig_0_13z ? celloutsig_0_16z : celloutsig_0_14z[0];
  assign celloutsig_0_22z = ~(celloutsig_0_10z | celloutsig_0_20z);
  assign celloutsig_1_19z = ~((celloutsig_1_8z[3] | celloutsig_1_12z) & celloutsig_1_4z[3]);
  assign celloutsig_0_17z = ~((celloutsig_0_10z | _00_) & celloutsig_0_6z);
  assign celloutsig_1_5z = in_data[119] | ~(in_data[162]);
  assign celloutsig_0_10z = celloutsig_0_7z[5] | ~(celloutsig_0_3z);
  assign celloutsig_1_3z = celloutsig_1_1z[6] | ~(celloutsig_1_1z[6]);
  assign celloutsig_0_6z = celloutsig_0_2z ^ celloutsig_0_4z[0];
  assign celloutsig_0_2z = celloutsig_0_1z[16] ^ in_data[25];
  assign celloutsig_1_7z = in_data[191:180] + { celloutsig_1_6z[6:3], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_4z = { celloutsig_0_0z[2:1], celloutsig_0_2z } + celloutsig_0_1z[10:8];
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } + { in_data[27:22], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_12z = { in_data[48:33], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z } + in_data[86:66];
  reg [55:0] _16_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 56'h00000000000000;
    else _16_ <= { in_data[77:23], celloutsig_0_8z };
  assign { _01_[55:30], _00_, _01_[28:0] } = _16_;
  reg [2:0] _17_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 3'h0;
    else _17_ <= _01_[26:24];
  assign out_data[2:0] = _17_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= in_data[129:126];
  assign celloutsig_1_8z = celloutsig_1_6z[18:4] / { 1'h1, celloutsig_1_7z[10:4], celloutsig_1_4z };
  assign celloutsig_0_14z = celloutsig_0_4z / { 1'h1, _01_[16:15] };
  assign celloutsig_0_25z = { celloutsig_0_12z[7:3], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_14z } / { 1'h1, _01_[52:47], celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_1_1z = { in_data[118:109], celloutsig_1_0z } / { 1'h1, in_data[117:108] };
  assign celloutsig_0_18z = celloutsig_0_7z[18:3] <= { celloutsig_0_7z[14:3], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_4z[0] & ~(celloutsig_0_4z[0]);
  assign celloutsig_1_11z = { celloutsig_1_7z[9:2], celloutsig_1_10z } * { celloutsig_1_1z[4:0], celloutsig_1_5z, _02_, celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[22:12], celloutsig_0_0z, celloutsig_0_0z } * { in_data[31:18], celloutsig_0_0z };
  assign celloutsig_1_9z = _02_[3:1] !== celloutsig_1_4z[2:0];
  assign celloutsig_1_12z = { celloutsig_1_1z[5:0], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_0z } !== celloutsig_1_8z[13:5];
  assign celloutsig_1_4z = { in_data[188:183], celloutsig_1_3z } | celloutsig_1_1z[6:0];
  assign celloutsig_0_8z = ^ celloutsig_0_1z[14:5];
  assign celloutsig_0_11z = ^ { _01_[55:42], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_16z = ^ { _01_[24:22], celloutsig_0_10z };
  assign celloutsig_1_10z = celloutsig_1_4z[2:0] - celloutsig_1_4z[5:3];
  assign celloutsig_0_0z = in_data[91:89] ~^ in_data[81:79];
  assign celloutsig_1_6z = { celloutsig_1_1z[8:0], celloutsig_1_1z, _02_, _02_, celloutsig_1_5z, celloutsig_1_3z } ^ in_data[167:138];
  assign celloutsig_0_3z = ~((in_data[41] & celloutsig_0_1z[3]) | celloutsig_0_2z);
  assign celloutsig_1_18z = ~((celloutsig_1_8z[14] & celloutsig_1_16z) | celloutsig_1_0z);
  assign celloutsig_1_0z = ~((in_data[137] & in_data[166]) | in_data[178]);
  assign celloutsig_1_16z = ~((celloutsig_1_11z[6] & celloutsig_1_5z) | (celloutsig_1_11z[2] & celloutsig_1_4z[4]));
  assign _01_[29] = _00_;
  assign { out_data[128], out_data[96], out_data[43:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z };
endmodule
