

================================================================
== Vitis HLS Report for 'mm1_Pipeline_l_j0_init'
================================================================
* Date:           Fri Oct 11 15:16:41 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        version3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.355 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  39.960 ns|  39.960 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j0_init  |       10|       10|         1|          1|          1|    10|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       21|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        6|       48|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_396_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln26_fu_390_p2  |      icmp|   0|  0|   9|           4|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  21|           8|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv_load  |   9|          2|    4|          8|
    |indvars_iv_fu_70                  |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  27|          6|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  1|   0|    1|          0|
    |ap_done_reg       |  1|   0|    1|          0|
    |indvars_iv_fu_70  |  4|   0|    4|          0|
    +------------------+---+----+-----+-----------+
    |Total             |  6|   0|    6|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  mm1_Pipeline_l_j0_init|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  mm1_Pipeline_l_j0_init|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  mm1_Pipeline_l_j0_init|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  mm1_Pipeline_l_j0_init|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  mm1_Pipeline_l_j0_init|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  mm1_Pipeline_l_j0_init|  return value|
|v4_21_address0  |  out|    4|   ap_memory|                   v4_21|         array|
|v4_21_ce0       |  out|    1|   ap_memory|                   v4_21|         array|
|v4_21_we0       |  out|    1|   ap_memory|                   v4_21|         array|
|v4_21_d0        |  out|   32|   ap_memory|                   v4_21|         array|
|v4_20_address0  |  out|    4|   ap_memory|                   v4_20|         array|
|v4_20_ce0       |  out|    1|   ap_memory|                   v4_20|         array|
|v4_20_we0       |  out|    1|   ap_memory|                   v4_20|         array|
|v4_20_d0        |  out|   32|   ap_memory|                   v4_20|         array|
|v4_19_address0  |  out|    4|   ap_memory|                   v4_19|         array|
|v4_19_ce0       |  out|    1|   ap_memory|                   v4_19|         array|
|v4_19_we0       |  out|    1|   ap_memory|                   v4_19|         array|
|v4_19_d0        |  out|   32|   ap_memory|                   v4_19|         array|
|v4_18_address0  |  out|    4|   ap_memory|                   v4_18|         array|
|v4_18_ce0       |  out|    1|   ap_memory|                   v4_18|         array|
|v4_18_we0       |  out|    1|   ap_memory|                   v4_18|         array|
|v4_18_d0        |  out|   32|   ap_memory|                   v4_18|         array|
|v4_17_address0  |  out|    4|   ap_memory|                   v4_17|         array|
|v4_17_ce0       |  out|    1|   ap_memory|                   v4_17|         array|
|v4_17_we0       |  out|    1|   ap_memory|                   v4_17|         array|
|v4_17_d0        |  out|   32|   ap_memory|                   v4_17|         array|
|v4_16_address0  |  out|    4|   ap_memory|                   v4_16|         array|
|v4_16_ce0       |  out|    1|   ap_memory|                   v4_16|         array|
|v4_16_we0       |  out|    1|   ap_memory|                   v4_16|         array|
|v4_16_d0        |  out|   32|   ap_memory|                   v4_16|         array|
|v4_15_address0  |  out|    4|   ap_memory|                   v4_15|         array|
|v4_15_ce0       |  out|    1|   ap_memory|                   v4_15|         array|
|v4_15_we0       |  out|    1|   ap_memory|                   v4_15|         array|
|v4_15_d0        |  out|   32|   ap_memory|                   v4_15|         array|
|v4_14_address0  |  out|    4|   ap_memory|                   v4_14|         array|
|v4_14_ce0       |  out|    1|   ap_memory|                   v4_14|         array|
|v4_14_we0       |  out|    1|   ap_memory|                   v4_14|         array|
|v4_14_d0        |  out|   32|   ap_memory|                   v4_14|         array|
|v4_13_address0  |  out|    4|   ap_memory|                   v4_13|         array|
|v4_13_ce0       |  out|    1|   ap_memory|                   v4_13|         array|
|v4_13_we0       |  out|    1|   ap_memory|                   v4_13|         array|
|v4_13_d0        |  out|   32|   ap_memory|                   v4_13|         array|
|v4_12_address0  |  out|    4|   ap_memory|                   v4_12|         array|
|v4_12_ce0       |  out|    1|   ap_memory|                   v4_12|         array|
|v4_12_we0       |  out|    1|   ap_memory|                   v4_12|         array|
|v4_12_d0        |  out|   32|   ap_memory|                   v4_12|         array|
|v4_11_address0  |  out|    4|   ap_memory|                   v4_11|         array|
|v4_11_ce0       |  out|    1|   ap_memory|                   v4_11|         array|
|v4_11_we0       |  out|    1|   ap_memory|                   v4_11|         array|
|v4_11_d0        |  out|   32|   ap_memory|                   v4_11|         array|
|v4_10_address0  |  out|    4|   ap_memory|                   v4_10|         array|
|v4_10_ce0       |  out|    1|   ap_memory|                   v4_10|         array|
|v4_10_we0       |  out|    1|   ap_memory|                   v4_10|         array|
|v4_10_d0        |  out|   32|   ap_memory|                   v4_10|         array|
|v4_9_address0   |  out|    4|   ap_memory|                    v4_9|         array|
|v4_9_ce0        |  out|    1|   ap_memory|                    v4_9|         array|
|v4_9_we0        |  out|    1|   ap_memory|                    v4_9|         array|
|v4_9_d0         |  out|   32|   ap_memory|                    v4_9|         array|
|v4_8_address0   |  out|    4|   ap_memory|                    v4_8|         array|
|v4_8_ce0        |  out|    1|   ap_memory|                    v4_8|         array|
|v4_8_we0        |  out|    1|   ap_memory|                    v4_8|         array|
|v4_8_d0         |  out|   32|   ap_memory|                    v4_8|         array|
|v4_7_address0   |  out|    4|   ap_memory|                    v4_7|         array|
|v4_7_ce0        |  out|    1|   ap_memory|                    v4_7|         array|
|v4_7_we0        |  out|    1|   ap_memory|                    v4_7|         array|
|v4_7_d0         |  out|   32|   ap_memory|                    v4_7|         array|
|v4_6_address0   |  out|    4|   ap_memory|                    v4_6|         array|
|v4_6_ce0        |  out|    1|   ap_memory|                    v4_6|         array|
|v4_6_we0        |  out|    1|   ap_memory|                    v4_6|         array|
|v4_6_d0         |  out|   32|   ap_memory|                    v4_6|         array|
|v4_5_address0   |  out|    4|   ap_memory|                    v4_5|         array|
|v4_5_ce0        |  out|    1|   ap_memory|                    v4_5|         array|
|v4_5_we0        |  out|    1|   ap_memory|                    v4_5|         array|
|v4_5_d0         |  out|   32|   ap_memory|                    v4_5|         array|
|v4_4_address0   |  out|    4|   ap_memory|                    v4_4|         array|
|v4_4_ce0        |  out|    1|   ap_memory|                    v4_4|         array|
|v4_4_we0        |  out|    1|   ap_memory|                    v4_4|         array|
|v4_4_d0         |  out|   32|   ap_memory|                    v4_4|         array|
|v4_3_address0   |  out|    4|   ap_memory|                    v4_3|         array|
|v4_3_ce0        |  out|    1|   ap_memory|                    v4_3|         array|
|v4_3_we0        |  out|    1|   ap_memory|                    v4_3|         array|
|v4_3_d0         |  out|   32|   ap_memory|                    v4_3|         array|
|v4_2_address0   |  out|    4|   ap_memory|                    v4_2|         array|
|v4_2_ce0        |  out|    1|   ap_memory|                    v4_2|         array|
|v4_2_we0        |  out|    1|   ap_memory|                    v4_2|         array|
|v4_2_d0         |  out|   32|   ap_memory|                    v4_2|         array|
|v4_1_address0   |  out|    4|   ap_memory|                    v4_1|         array|
|v4_1_ce0        |  out|    1|   ap_memory|                    v4_1|         array|
|v4_1_we0        |  out|    1|   ap_memory|                    v4_1|         array|
|v4_1_d0         |  out|   32|   ap_memory|                    v4_1|         array|
|v4_address0     |  out|    4|   ap_memory|                      v4|         array|
|v4_ce0          |  out|    1|   ap_memory|                      v4|         array|
|v4_we0          |  out|    1|   ap_memory|                      v4|         array|
|v4_d0           |  out|   32|   ap_memory|                      v4|         array|
+----------------+-----+-----+------------+------------------------+--------------+

