#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_HINT_REG0` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_HINT_REG0` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec>;
#[doc = "Field `ENABLE_HINT_0` reader - 0:0\\]
Enable for Host Int 0"]
pub type EnableHint0R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_0` writer - 0:0\\]
Enable for Host Int 0"]
pub type EnableHint0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_1` reader - 1:1\\]
Enable for Host Int 1"]
pub type EnableHint1R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_1` writer - 1:1\\]
Enable for Host Int 1"]
pub type EnableHint1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_2` reader - 2:2\\]
Enable for Host Int 2"]
pub type EnableHint2R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_2` writer - 2:2\\]
Enable for Host Int 2"]
pub type EnableHint2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_3` reader - 3:3\\]
Enable for Host Int 3"]
pub type EnableHint3R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_3` writer - 3:3\\]
Enable for Host Int 3"]
pub type EnableHint3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_4` reader - 4:4\\]
Enable for Host Int 4"]
pub type EnableHint4R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_4` writer - 4:4\\]
Enable for Host Int 4"]
pub type EnableHint4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_5` reader - 5:5\\]
Enable for Host Int 5"]
pub type EnableHint5R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_5` writer - 5:5\\]
Enable for Host Int 5"]
pub type EnableHint5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_6` reader - 6:6\\]
Enable for Host Int 6"]
pub type EnableHint6R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_6` writer - 6:6\\]
Enable for Host Int 6"]
pub type EnableHint6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_7` reader - 7:7\\]
Enable for Host Int 7"]
pub type EnableHint7R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_7` writer - 7:7\\]
Enable for Host Int 7"]
pub type EnableHint7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_8` reader - 8:8\\]
Enable for Host Int 8"]
pub type EnableHint8R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_8` writer - 8:8\\]
Enable for Host Int 8"]
pub type EnableHint8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_9` reader - 9:9\\]
Enable for Host Int 9"]
pub type EnableHint9R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_9` writer - 9:9\\]
Enable for Host Int 9"]
pub type EnableHint9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_10` reader - 10:10\\]
Enable for Host Int 10"]
pub type EnableHint10R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_10` writer - 10:10\\]
Enable for Host Int 10"]
pub type EnableHint10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_11` reader - 11:11\\]
Enable for Host Int 11"]
pub type EnableHint11R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_11` writer - 11:11\\]
Enable for Host Int 11"]
pub type EnableHint11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_12` reader - 12:12\\]
Enable for Host Int 12"]
pub type EnableHint12R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_12` writer - 12:12\\]
Enable for Host Int 12"]
pub type EnableHint12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_13` reader - 13:13\\]
Enable for Host Int 13"]
pub type EnableHint13R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_13` writer - 13:13\\]
Enable for Host Int 13"]
pub type EnableHint13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_14` reader - 14:14\\]
Enable for Host Int 14"]
pub type EnableHint14R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_14` writer - 14:14\\]
Enable for Host Int 14"]
pub type EnableHint14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_15` reader - 15:15\\]
Enable for Host Int 15"]
pub type EnableHint15R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_15` writer - 15:15\\]
Enable for Host Int 15"]
pub type EnableHint15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_16` reader - 16:16\\]
Enable for Host Int 16"]
pub type EnableHint16R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_16` writer - 16:16\\]
Enable for Host Int 16"]
pub type EnableHint16W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_17` reader - 17:17\\]
Enable for Host Int 17"]
pub type EnableHint17R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_17` writer - 17:17\\]
Enable for Host Int 17"]
pub type EnableHint17W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_18` reader - 18:18\\]
Enable for Host Int 18"]
pub type EnableHint18R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_18` writer - 18:18\\]
Enable for Host Int 18"]
pub type EnableHint18W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_HINT_19` reader - 19:19\\]
Enable for Host Int 19"]
pub type EnableHint19R = crate::BitReader;
#[doc = "Field `ENABLE_HINT_19` writer - 19:19\\]
Enable for Host Int 19"]
pub type EnableHint19W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Enable for Host Int 0"]
    #[inline(always)]
    pub fn enable_hint_0(&self) -> EnableHint0R {
        EnableHint0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable for Host Int 1"]
    #[inline(always)]
    pub fn enable_hint_1(&self) -> EnableHint1R {
        EnableHint1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable for Host Int 2"]
    #[inline(always)]
    pub fn enable_hint_2(&self) -> EnableHint2R {
        EnableHint2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable for Host Int 3"]
    #[inline(always)]
    pub fn enable_hint_3(&self) -> EnableHint3R {
        EnableHint3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable for Host Int 4"]
    #[inline(always)]
    pub fn enable_hint_4(&self) -> EnableHint4R {
        EnableHint4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable for Host Int 5"]
    #[inline(always)]
    pub fn enable_hint_5(&self) -> EnableHint5R {
        EnableHint5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable for Host Int 6"]
    #[inline(always)]
    pub fn enable_hint_6(&self) -> EnableHint6R {
        EnableHint6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable for Host Int 7"]
    #[inline(always)]
    pub fn enable_hint_7(&self) -> EnableHint7R {
        EnableHint7R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable for Host Int 8"]
    #[inline(always)]
    pub fn enable_hint_8(&self) -> EnableHint8R {
        EnableHint8R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable for Host Int 9"]
    #[inline(always)]
    pub fn enable_hint_9(&self) -> EnableHint9R {
        EnableHint9R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable for Host Int 10"]
    #[inline(always)]
    pub fn enable_hint_10(&self) -> EnableHint10R {
        EnableHint10R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable for Host Int 11"]
    #[inline(always)]
    pub fn enable_hint_11(&self) -> EnableHint11R {
        EnableHint11R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable for Host Int 12"]
    #[inline(always)]
    pub fn enable_hint_12(&self) -> EnableHint12R {
        EnableHint12R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable for Host Int 13"]
    #[inline(always)]
    pub fn enable_hint_13(&self) -> EnableHint13R {
        EnableHint13R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable for Host Int 14"]
    #[inline(always)]
    pub fn enable_hint_14(&self) -> EnableHint14R {
        EnableHint14R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable for Host Int 15"]
    #[inline(always)]
    pub fn enable_hint_15(&self) -> EnableHint15R {
        EnableHint15R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable for Host Int 16"]
    #[inline(always)]
    pub fn enable_hint_16(&self) -> EnableHint16R {
        EnableHint16R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable for Host Int 17"]
    #[inline(always)]
    pub fn enable_hint_17(&self) -> EnableHint17R {
        EnableHint17R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable for Host Int 18"]
    #[inline(always)]
    pub fn enable_hint_18(&self) -> EnableHint18R {
        EnableHint18R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable for Host Int 19"]
    #[inline(always)]
    pub fn enable_hint_19(&self) -> EnableHint19R {
        EnableHint19R::new(((self.bits >> 19) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Enable for Host Int 0"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_0(&mut self) -> EnableHint0W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint0W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable for Host Int 1"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_1(&mut self) -> EnableHint1W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint1W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable for Host Int 2"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_2(&mut self) -> EnableHint2W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint2W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable for Host Int 3"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_3(&mut self) -> EnableHint3W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint3W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable for Host Int 4"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_4(&mut self) -> EnableHint4W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint4W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable for Host Int 5"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_5(&mut self) -> EnableHint5W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint5W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable for Host Int 6"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_6(&mut self) -> EnableHint6W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint6W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable for Host Int 7"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_7(&mut self) -> EnableHint7W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint7W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable for Host Int 8"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_8(&mut self) -> EnableHint8W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint8W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable for Host Int 9"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_9(&mut self) -> EnableHint9W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint9W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable for Host Int 10"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_10(&mut self) -> EnableHint10W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint10W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable for Host Int 11"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_11(&mut self) -> EnableHint11W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint11W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable for Host Int 12"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_12(&mut self) -> EnableHint12W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint12W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable for Host Int 13"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_13(&mut self) -> EnableHint13W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint13W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable for Host Int 14"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_14(&mut self) -> EnableHint14W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint14W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable for Host Int 15"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_15(&mut self) -> EnableHint15W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint15W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable for Host Int 16"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_16(&mut self) -> EnableHint16W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint16W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable for Host Int 17"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_17(&mut self) -> EnableHint17W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint17W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable for Host Int 18"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_18(&mut self) -> EnableHint18W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint18W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable for Host Int 19"]
    #[inline(always)]
    #[must_use]
    pub fn enable_hint_19(&mut self) -> EnableHint19W<Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec> {
        EnableHint19W::new(self, 19)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_HINT_REG0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_enable_hint_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_enable_hint_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_enable_hint_reg0::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_enable_hint_reg0::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_HINT_REG0 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsEnableHintReg0Spec {
    const RESET_VALUE: u32 = 0;
}
