{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762986348134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762986348134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 17:25:47 2025 " "Processing started: Wed Nov 12 17:25:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762986348134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762986348134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta audio_interface -c audio_interface " "Command: quartus_sta audio_interface -c audio_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762986348134 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762986348325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762986349330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762986349330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986349389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986349389 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1762986350222 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "audio_interface.sdc " "Synopsys Design Constraints File file not found: 'audio_interface.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1762986350318 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986350319 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762986350332 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762986350332 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1762986350332 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762986350332 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986350333 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BPM_counter:B1\|Step BPM_counter:B1\|Step " "create_clock -period 1.000 -name BPM_counter:B1\|Step BPM_counter:B1\|Step" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762986350335 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762986350335 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name avconf:AVC1\|mI2C_CTRL_CLK avconf:AVC1\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name avconf:AVC1\|mI2C_CTRL_CLK avconf:AVC1\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762986350335 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762986350335 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762986350350 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762986350350 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762986350350 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1762986350350 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1762986350357 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762986350379 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762986350381 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762986350397 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762986352288 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762986352288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -96.439 " "Worst-case setup slack is -96.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -96.439           -2641.281 CLOCK_50  " "  -96.439           -2641.281 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.752             -65.761 BPM_counter:B1\|Step  " "   -4.752             -65.761 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.181            -173.624 avconf:AVC1\|mI2C_CTRL_CLK  " "   -3.181            -173.624 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986352293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.224 " "Worst-case hold slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 CLOCK_50  " "    0.224               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 BPM_counter:B1\|Step  " "    0.273               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.447               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986352358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.938 " "Worst-case recovery slack is -4.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.938            -100.608 avconf:AVC1\|mI2C_CTRL_CLK  " "   -4.938            -100.608 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.122             -40.985 BPM_counter:B1\|Step  " "   -3.122             -40.985 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.794             -53.156 CLOCK_50  " "   -2.794             -53.156 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986352363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.772 " "Worst-case removal slack is 0.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 CLOCK_50  " "    0.772               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.440               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    1.440               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.668               0.000 BPM_counter:B1\|Step  " "    1.668               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986352367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -37.919 avconf:AVC1\|mI2C_CTRL_CLK  " "   -0.394             -37.919 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.936 BPM_counter:B1\|Step  " "   -0.394              -7.936 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 KEY\[0\]  " "    0.125               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.872               0.000 CLOCK_50  " "    8.872               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986352371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986352371 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762986352399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762986352453 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762986354617 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762986354824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762986354824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762986354824 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1762986354824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762986354847 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762986355031 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762986355031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -102.251 " "Worst-case setup slack is -102.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -102.251           -2752.580 CLOCK_50  " " -102.251           -2752.580 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.771             -64.869 BPM_counter:B1\|Step  " "   -4.771             -64.869 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.109            -169.980 avconf:AVC1\|mI2C_CTRL_CLK  " "   -3.109            -169.980 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986355036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 CLOCK_50  " "    0.117               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 BPM_counter:B1\|Step  " "    0.274               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.441               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986355099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.871 " "Worst-case recovery slack is -4.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.871             -99.836 avconf:AVC1\|mI2C_CTRL_CLK  " "   -4.871             -99.836 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.101             -40.698 BPM_counter:B1\|Step  " "   -3.101             -40.698 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.753             -48.218 CLOCK_50  " "   -2.753             -48.218 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986355103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.529 " "Worst-case removal slack is 0.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 CLOCK_50  " "    0.529               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.473               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    1.473               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.687               0.000 BPM_counter:B1\|Step  " "    1.687               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986355107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -36.946 avconf:AVC1\|mI2C_CTRL_CLK  " "   -0.394             -36.946 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.809 BPM_counter:B1\|Step  " "   -0.394              -7.809 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 KEY\[0\]  " "    0.137               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.826               0.000 CLOCK_50  " "    8.826               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986355111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986355111 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762986355135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762986355373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762986357317 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762986357521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762986357521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762986357521 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1762986357521 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762986357544 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762986357618 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762986357618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -38.434 " "Worst-case setup slack is -38.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.434           -1103.073 CLOCK_50  " "  -38.434           -1103.073 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.915             -39.949 BPM_counter:B1\|Step  " "   -2.915             -39.949 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.026             -97.989 avconf:AVC1\|mI2C_CTRL_CLK  " "   -2.026             -97.989 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986357623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 BPM_counter:B1\|Step  " "    0.092               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 CLOCK_50  " "    0.133               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.162               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986357692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.237 " "Worst-case recovery slack is -3.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.237             -65.714 avconf:AVC1\|mI2C_CTRL_CLK  " "   -3.237             -65.714 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.026             -39.431 CLOCK_50  " "   -2.026             -39.431 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.006             -26.347 BPM_counter:B1\|Step  " "   -2.006             -26.347 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986357696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.389 " "Worst-case removal slack is 0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 CLOCK_50  " "    0.389               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.625               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 BPM_counter:B1\|Step  " "    0.793               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986357701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.640 KEY\[0\]  " "   -0.090              -0.640 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.036               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 BPM_counter:B1\|Step  " "    0.056               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.783               0.000 CLOCK_50  " "    8.783               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986357704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986357704 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762986357730 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762986358051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762986358051 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1762986358051 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1762986358051 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762986358070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762986358140 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762986358140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.776 " "Worst-case setup slack is -35.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.776           -1003.428 CLOCK_50  " "  -35.776           -1003.428 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.828             -38.393 BPM_counter:B1\|Step  " "   -2.828             -38.393 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.966             -92.407 avconf:AVC1\|mI2C_CTRL_CLK  " "   -1.966             -92.407 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986358145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 CLOCK_50  " "    0.020               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 BPM_counter:B1\|Step  " "    0.079               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.153               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986358218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.053 " "Worst-case recovery slack is -3.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.053             -63.939 avconf:AVC1\|mI2C_CTRL_CLK  " "   -3.053             -63.939 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.967             -25.902 BPM_counter:B1\|Step  " "   -1.967             -25.902 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.865             -34.161 CLOCK_50  " "   -1.865             -34.161 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986358224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.214 " "Worst-case removal slack is 0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 CLOCK_50  " "    0.214               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.644               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 BPM_counter:B1\|Step  " "    0.794               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986358229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.083 " "Worst-case minimum pulse width slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -0.586 KEY\[0\]  " "   -0.083              -0.586 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 avconf:AVC1\|mI2C_CTRL_CLK  " "    0.066               0.000 avconf:AVC1\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 BPM_counter:B1\|Step  " "    0.080               0.000 BPM_counter:B1\|Step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 AC1\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.778               0.000 CLOCK_50  " "    8.778               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762986358233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762986358233 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762986360170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762986360184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5443 " "Peak virtual memory: 5443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762986360276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 12 17:26:00 2025 " "Processing ended: Wed Nov 12 17:26:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762986360276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762986360276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762986360276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762986360276 ""}
