Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Sep 19 21:10:18 2020
| Host         : bran-VM-ubuntu18 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    88 |
|    Minimum number of control sets                        |    88 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    88 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    80 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             131 |           83 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              83 |           30 |
| Yes          | No                    | No                     |             447 |          190 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             231 |           74 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                   | picorv32_core/reg_op1_reg[3]_0             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                   | picorv32_core/pcpi_mul/instr_mulhu_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/pcpi_timeout_counter[3]_i_2_n_0     | picorv32_core/pcpi_mul/SS[0]               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/latched_rd[4]_i_2_n_0               | picorv32_core/latched_rd[4]_i_1_n_0        |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | picorv32_core/pcpi_mul/E[0]                       | picorv32_core/cpu_state[7]_i_1_n_0         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | picorv32_core/E[0]                                |                                            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0 | picorv32_core/decoded_imm[19]_i_1_n_0      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0 | picorv32_core/decoded_imm[31]_i_1_n_0      |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0 | picorv32_core/instr_and_i_1_n_0            |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | picorv32_core/mem_valid_reg_n_0                   |                                            |                8 |             22 |         2.75 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_16                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_2                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_15                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_14                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_13                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_11                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_10                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_18                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_1                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_9                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_19                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_8                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_7                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_6                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_5                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_4                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_3                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_2                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_3                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_4                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_5                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_7                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_9                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_1                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_10                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_11                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_12                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_13                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_14                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_12                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_6                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[13]_8                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/pcpi_mul/pcpi_wr0                   |                                            |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[10]_1                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_14                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_13                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_12                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_11                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_10                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_1                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_0                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[10]_3                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[10]_2                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_17                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[10]_0                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1[31]_i_1_n_0                 |                                            |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | picorv32_core/reg_op2[31]_i_1_n_0                 |                                            |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_0                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_9                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_8                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/num10                               |                                            |               28 |             32 |         1.14 |
|  clk_IBUF_BUFG | picorv32_core/num00                               |                                            |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_16                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_16                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[12]_15                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_7                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_6                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_5                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_4                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_3                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_23                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_22                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_21                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_20                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_2                   |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_19                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_18                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_17                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/reg_op1_reg[11]_15                  |                                            |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | picorv32_core/instr_lui0                          |                                            |               15 |             43 |         2.87 |
|  clk_IBUF_BUFG | resetn_IBUF                                       | picorv32_core/pcpi_mul/mul_counter[6]      |               18 |             47 |         2.61 |
|  clk_IBUF_BUFG | picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0 |                                            |               18 |             48 |         2.67 |
|  clk_IBUF_BUFG | picorv32_core/reg_next_pc                         | picorv32_core/instr_and_i_1_n_0            |               23 |             62 |         2.70 |
|  clk_IBUF_BUFG | picorv32_core/count_instr                         | picorv32_core/instr_and_i_1_n_0            |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG |                                                   | picorv32_core/instr_and_i_1_n_0            |               28 |             78 |         2.79 |
|  clk_IBUF_BUFG | picorv32_core/cpuregs_reg_r1_0_31_0_5_i_1_n_0     |                                            |               12 |             96 |         8.00 |
|  clk_IBUF_BUFG |                                                   |                                            |               83 |            131 |         1.58 |
|  clk_IBUF_BUFG | resetn_IBUF                                       |                                            |               42 |            166 |         3.95 |
+----------------+---------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


