{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719779391122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719779391122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 15:29:51 2024 " "Processing started: Sun Jun 30 15:29:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719779391122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1719779391122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sequential_multiplier -c Sequential_multiplier --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sequential_multiplier -c Sequential_multiplier --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1719779391122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1719779391451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1719779391451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Add add Sequential_multiplier.v(88) " "Verilog HDL Declaration information at Sequential_multiplier.v(88): object \"Add\" differs only in case from object \"add\" in the same scope" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1719779397430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequential_multiplier.v 3 3 " "Found 3 design units, including 3 entities, in source file sequential_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sequential_multiplier " "Found entity 1: Sequential_multiplier" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719779397431 ""} { "Info" "ISGN_ENTITY_NAME" "2 Datapath " "Found entity 2: Datapath" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719779397431 ""} { "Info" "ISGN_ENTITY_NAME" "3 controller " "Found entity 3: controller" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719779397431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1719779397431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequential_multiplier_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sequential_multiplier_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sequential_multiplier_tb " "Found entity 1: Sequential_multiplier_tb" {  } { { "Sequential_multiplier_tb.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719779397433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1719779397433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sequential_multiplier " "Elaborating entity \"Sequential_multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1719779397456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:M1 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:M1\"" {  } { { "Sequential_multiplier.v" "M1" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1719779397457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:M2 " "Elaborating entity \"controller\" for hierarchy \"controller:M2\"" {  } { { "Sequential_multiplier.v" "M2" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1719779397458 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Sequential_multiplier.v(111) " "Verilog HDL Case Statement warning at Sequential_multiplier.v(111): incomplete case statement has no default case item" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 111 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1719779397458 "|Sequential_multiplier|controller:M2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Load_words Sequential_multiplier.v(111) " "Verilog HDL Always Construct warning at Sequential_multiplier.v(111): inferring latch(es) for variable \"Load_words\", which holds its previous value in one or more paths through the always construct" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719779397458 "|Sequential_multiplier|controller:M2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Add Sequential_multiplier.v(111) " "Verilog HDL Always Construct warning at Sequential_multiplier.v(111): inferring latch(es) for variable \"Add\", which holds its previous value in one or more paths through the always construct" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719779397458 "|Sequential_multiplier|controller:M2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift Sequential_multiplier.v(111) " "Verilog HDL Always Construct warning at Sequential_multiplier.v(111): inferring latch(es) for variable \"shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719779397458 "|Sequential_multiplier|controller:M2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "latch Sequential_multiplier.v(111) " "Verilog HDL Always Construct warning at Sequential_multiplier.v(111): inferring latch(es) for variable \"latch\", which holds its previous value in one or more paths through the always construct" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719779397458 "|Sequential_multiplier|controller:M2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Sequential_multiplier.v(111) " "Verilog HDL Always Construct warning at Sequential_multiplier.v(111): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719779397458 "|Sequential_multiplier|controller:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] Sequential_multiplier.v(111) " "Inferred latch for \"next_state\[0\]\" at Sequential_multiplier.v(111)" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719779397458 "|Sequential_multiplier|controller:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] Sequential_multiplier.v(111) " "Inferred latch for \"next_state\[1\]\" at Sequential_multiplier.v(111)" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719779397458 "|Sequential_multiplier|controller:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] Sequential_multiplier.v(111) " "Inferred latch for \"next_state\[2\]\" at Sequential_multiplier.v(111)" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719779397458 "|Sequential_multiplier|controller:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch Sequential_multiplier.v(111) " "Inferred latch for \"latch\" at Sequential_multiplier.v(111)" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719779397458 "|Sequential_multiplier|controller:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift Sequential_multiplier.v(111) " "Inferred latch for \"shift\" at Sequential_multiplier.v(111)" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719779397458 "|Sequential_multiplier|controller:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Add Sequential_multiplier.v(111) " "Inferred latch for \"Add\" at Sequential_multiplier.v(111)" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719779397458 "|Sequential_multiplier|controller:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Load_words Sequential_multiplier.v(111) " "Inferred latch for \"Load_words\" at Sequential_multiplier.v(111)" {  } { { "Sequential_multiplier.v" "" { Text "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/Sequential_multiplier.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719779397458 "|Sequential_multiplier|controller:M2"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/output_files/Sequential_multiplier.map.smsg " "Generated suppressed messages file C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/HW7/L7A1/output_files/Sequential_multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1719779397514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719779397521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 15:29:57 2024 " "Processing ended: Sun Jun 30 15:29:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719779397521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719779397521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719779397521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1719779397521 ""}
