(define-fun assumption.0 ((RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoded_rd (_ BitVec 5)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_jal (_ bv1 1)) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (and (= ((_ extract 1 0) RTL.decoded_rd) ((_ extract 1 0) (_ bv15 5))) (= ((_ extract 4 4) RTL.decoded_rd) ((_ extract 4 4) (_ bv15 5))))) (= RTL.mem_wordsize (_ bv2 2))) (= RTL.latched_rd (_ bv17 5))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))))))
(define-fun assumption.1 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv4 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv16 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv16 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv0 1)) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))))))
(define-fun assumption.2 ((RTL.latched_branch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2))) Bool (and (and (and (and (and (and (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jal) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (not (and (and (and (and (and (= RTL.mem_do_rinst (_ bv0 1)) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))))))
(define-fun assumption.3 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1))) Bool (and (and (and (and (and (and true (not (= ((_ extract 0 0) RTL.do_waitirq) ((_ extract 0 0) (_ bv1 1))))) (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (not (and (and (and (and (= RTL.instr_jal (_ bv1 1)) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))))))
(define-fun assumption.4 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_lh) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_stalu (_ bv1 1)) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.latched_rd (_ bv1 5))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))))))
(define-fun assumption.5 ((RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and (and (and (and (and (and true (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (= RTL.latched_branch (_ bv0 1)) (= RTL.trap (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))))))
(define-fun assumption.6 ((RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_rdcycle) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_valid (_ bv1 1)) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.cpu_state (_ bv1 8))) (= RTL.mem_state (_ bv1 2))) (= RTL.latched_rd (_ bv17 5))))))
(define-fun assumption.7 ((RTL.latched_branch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.instr_lw) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_srai) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.latched_is_lu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (or (or (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_is_lu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 1 1) RTL.mem_wordsize) ((_ extract 1 1) (_ bv3 2)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.latched_is_lu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv1 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv1 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (not (and (and (and (and (and (and (and (and (and (= RTL.latched_branch (_ bv0 1)) (= RTL.trap (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))))))
(define-fun assumption.8 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv1 8)))))) (not (= ((_ extract 0 0) RTL.instr_timer) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_waitirq) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_maskirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_setq) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.instr_getq) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_do_wdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv1 2))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv32 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv32 8))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv32 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv32 8))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8)))))) (or (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv64 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv64 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv64 8))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))))) (not (and (and (and (and (and (and (and (and (= RTL.mem_do_prefetch (_ bv0 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.9 ((RTL.instr_sh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_rdcycleh) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.instr_sh) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_rd (_ bv1 5)) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.cpu_state (_ bv2 8))))))
(define-fun assumption.10 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.latched_branch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.instr_rdcycleh) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_pseudo_trigger) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 6 6) RTL.mem_rdata_q) ((_ extract 6 6) (_ bv3355455475 32)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_prefetch (_ bv0 1)) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))))))
(define-fun assumption.11 ((RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv4 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.latched_stalu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (= RTL.decoder_trigger (_ bv0 1)) (= RTL.instr_sb (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))))))
(define-fun assumption.12 ((RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (not (= ((_ extract 0 0) RTL.instr_retirq) ((_ extract 0 0) (_ bv1 1))))) (or (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv65 8)))))) (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv8 8))))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv4 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv3 8))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv3 8)))))) (or (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv16 8))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.latched_branch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.latched_store) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv4 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv4 8))))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv4 8)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv0 2)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv32 8)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv8 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv8 8)))))) (not (and (and (and (and (and (and (and (= RTL.latched_store (_ bv1 1)) (= RTL.latched_branch (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))))))
(define-fun assumption.13 ((RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1))) Bool (and (and true (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1)) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.latched_rd (_ bv17 5))) (= RTL.mem_state (_ bv1 2))) (= RTL.instr_ori (_ bv1 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.trap (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))))))
(define-fun assumption.14 ((RTL.mem_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_sb_sh_sw) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_lb_lh_lw_lbu_lhu) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.compressed_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv65 8)))))) (or (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv66 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.latched_compr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 2 2) RTL.cpu_state) ((_ extract 2 2) (_ bv68 8)))))) (not (= ((_ extract 4 4) RTL.cpu_state) ((_ extract 4 4) (_ bv80 8))))) (or (or (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 3 3) RTL.cpu_state) ((_ extract 3 3) (_ bv72 8)))))) (or (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 5 5) RTL.cpu_state) ((_ extract 5 5) (_ bv96 8)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv192 8)))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv192 8)))))) (or (or (or (or (not (= ((_ extract 0 0) RTL.instr_jalr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.is_beq_bne_blt_bge_bltu_bgeu) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv0 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv0 8)))))) (not (and (and (and (and (and (and (= RTL.instr_jalr (_ bv1 1)) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.trap (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))))))
