
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.94

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.71 source latency registers[9][18]$_SDFFCE_PN0P_/CLK ^
  -0.74 target latency read_data2[18]$_SDFFCE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.02 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: write_addr[4] (input port clocked by core_clock)
Endpoint: registers[16][9]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v write_addr[4] (in)
                                         write_addr[4] (net)
                  0.00    0.00    0.20 v input10/A (sky130_fd_sc_hd__buf_6)
     8    0.08    0.08    0.15    0.35 v input10/X (sky130_fd_sc_hd__buf_6)
                                         net10 (net)
                  0.08    0.01    0.35 v _4297_/A (sky130_fd_sc_hd__nand2_8)
     8    0.08    0.13    0.14    0.50 ^ _4297_/Y (sky130_fd_sc_hd__nand2_8)
                                         _1140_ (net)
                  0.13    0.00    0.50 ^ _3306_/B (sky130_fd_sc_hd__nor2_4)
     5    0.03    0.06    0.08    0.58 v _3306_/Y (sky130_fd_sc_hd__nor2_4)
                                         _2402_ (net)
                  0.06    0.00    0.58 v _3341_/B (sky130_fd_sc_hd__and2_0)
     1    0.00    0.04    0.15    0.73 v _3341_/X (sky130_fd_sc_hd__and2_0)
                                         _0353_ (net)
                  0.04    0.00    0.73 v registers[16][9]$_SDFFCE_PN0P_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.73   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.23 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.20    0.21    0.31    0.54 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.21    0.00    0.54 ^ clkbuf_leaf_63_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    0.74 ^ clkbuf_leaf_63_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_63_clk (net)
                  0.06    0.00    0.74 ^ registers[16][9]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    0.74   clock reconvergence pessimism
                         -0.17    0.57   library hold time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: registers[19][7]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/A (sky130_fd_sc_hd__buf_2)
     4    0.04    0.18    0.19    0.39 ^ input5/X (sky130_fd_sc_hd__buf_2)
                                         net5 (net)
                  0.18    0.00    0.39 ^ _4270_/A (sky130_fd_sc_hd__buf_8)
    10    0.12    0.20    0.24    0.63 ^ _4270_/X (sky130_fd_sc_hd__buf_8)
                                         _1122_ (net)
                  0.20    0.00    0.63 ^ _4286_/A (sky130_fd_sc_hd__nand4_4)
     7    0.10    0.41    0.36    0.99 v _4286_/Y (sky130_fd_sc_hd__nand4_4)
                                         _1134_ (net)
                  0.41    0.01    1.00 v _4287_/A (sky130_fd_sc_hd__buf_8)
    10    0.12    0.10    0.33    1.33 v _4287_/X (sky130_fd_sc_hd__buf_8)
                                         _1135_ (net)
                  0.10    0.00    1.33 v _4302_/A1 (sky130_fd_sc_hd__o21ai_4)
    32    0.21    1.36    1.06    2.40 ^ _4302_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _0021_ (net)
                  1.36    0.01    2.41 ^ registers[19][7]$_SDFFCE_PN0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.41   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.07    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.23 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.20    0.21    0.31    5.54 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.21    0.00    5.54 ^ clkbuf_leaf_38_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.06    0.19    5.73 ^ clkbuf_leaf_38_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_38_clk (net)
                  0.06    0.00    5.73 ^ registers[19][7]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.73   clock reconvergence pessimism
                         -0.39    5.34   library setup time
                                  5.34   data required time
-----------------------------------------------------------------------------
                                  5.34   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                  2.94   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: registers[19][7]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/A (sky130_fd_sc_hd__buf_2)
     4    0.04    0.18    0.19    0.39 ^ input5/X (sky130_fd_sc_hd__buf_2)
                                         net5 (net)
                  0.18    0.00    0.39 ^ _4270_/A (sky130_fd_sc_hd__buf_8)
    10    0.12    0.20    0.24    0.63 ^ _4270_/X (sky130_fd_sc_hd__buf_8)
                                         _1122_ (net)
                  0.20    0.00    0.63 ^ _4286_/A (sky130_fd_sc_hd__nand4_4)
     7    0.10    0.41    0.36    0.99 v _4286_/Y (sky130_fd_sc_hd__nand4_4)
                                         _1134_ (net)
                  0.41    0.01    1.00 v _4287_/A (sky130_fd_sc_hd__buf_8)
    10    0.12    0.10    0.33    1.33 v _4287_/X (sky130_fd_sc_hd__buf_8)
                                         _1135_ (net)
                  0.10    0.00    1.33 v _4302_/A1 (sky130_fd_sc_hd__o21ai_4)
    32    0.21    1.36    1.06    2.40 ^ _4302_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _0021_ (net)
                  1.36    0.01    2.41 ^ registers[19][7]$_SDFFCE_PN0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.41   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.07    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.23 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.20    0.21    0.31    5.54 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.21    0.00    5.54 ^ clkbuf_leaf_38_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.06    0.19    5.73 ^ clkbuf_leaf_38_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_38_clk (net)
                  0.06    0.00    5.73 ^ registers[19][7]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.73   clock reconvergence pessimism
                         -0.39    5.34   library setup time
                                  5.34   data required time
-----------------------------------------------------------------------------
                                  5.34   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                  2.94   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_4319_/Y                                1.49    1.50   -0.01 (VIOLATED)
registers[30][6]$_SDFFCE_PN0P_/DE       1.50    1.50   -0.00 (VIOLATED)
registers[30][4]$_SDFFCE_PN0P_/DE       1.50    1.50   -0.00 (VIOLATED)
registers[30][31]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][3]$_SDFFCE_PN0P_/DE       1.50    1.50   -0.00 (VIOLATED)
registers[30][30]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][2]$_SDFFCE_PN0P_/DE       1.50    1.50   -0.00 (VIOLATED)
registers[30][28]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][5]$_SDFFCE_PN0P_/DE       1.50    1.50   -0.00 (VIOLATED)
registers[30][29]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][27]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][25]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][24]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][22]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][20]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][7]$_SDFFCE_PN0P_/DE       1.50    1.50   -0.00 (VIOLATED)
registers[30][8]$_SDFFCE_PN0P_/DE       1.50    1.50   -0.00 (VIOLATED)
registers[30][0]$_SDFFCE_PN0P_/DE       1.50    1.50   -0.00 (VIOLATED)
registers[30][19]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][26]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][23]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][21]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][15]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][18]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][16]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][13]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][14]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][12]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][11]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][17]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][1]$_SDFFCE_PN0P_/DE       1.50    1.50   -0.00 (VIOLATED)
registers[30][10]$_SDFFCE_PN0P_/DE      1.50    1.50   -0.00 (VIOLATED)
registers[30][9]$_SDFFCE_PN0P_/DE       1.50    1.50   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_4319_/Y                                0.22    0.23   -0.01 (VIOLATED)
_4316_/Y                                0.22    0.23   -0.00 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
-0.008134271018207073

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4943389892578125

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.0054

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-0.005208507180213928

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22431400418281555

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0232

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 33

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: registers[9][17]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[17]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.53 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.72 ^ clkbuf_leaf_102_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.72 ^ registers[9][17]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.44    1.16 v registers[9][17]$_SDFFCE_PN0P_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.57    1.73 v _4543_/X (sky130_fd_sc_hd__mux4_1)
   0.21    1.94 ^ _4545_/Y (sky130_fd_sc_hd__mux2i_2)
   0.28    2.22 ^ _4549_/X (sky130_fd_sc_hd__a221o_2)
   0.08    2.30 v _4550_/Y (sky130_fd_sc_hd__a31oi_2)
   0.00    2.30 v read_data1[17]$_SDFFCE_PN0P_/D (sky130_fd_sc_hd__edfxtp_1)
           2.30   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.31    5.54 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    5.74 ^ clkbuf_leaf_78_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.74 ^ read_data1[17]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    5.74   clock reconvergence pessimism
  -0.27    5.47   library setup time
           5.47   data required time
---------------------------------------------------------
           5.47   data required time
          -2.30   data arrival time
---------------------------------------------------------
           3.17   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: registers[21][15]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data2[15]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.31    0.54 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.74 ^ clkbuf_leaf_82_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.74 ^ registers[21][15]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.33    1.07 ^ registers[21][15]$_SDFFCE_PN0P_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.22    1.29 ^ _5129_/X (sky130_fd_sc_hd__mux4_1)
   0.08    1.37 v _2567_/Y (sky130_fd_sc_hd__o21ai_0)
   0.17    1.54 ^ _2579_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    1.54 ^ read_data2[15]$_SDFFCE_PN0P_/D (sky130_fd_sc_hd__edfxtp_1)
           1.54   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.31    0.54 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.74 ^ clkbuf_leaf_78_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.74 ^ read_data2[15]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    0.74   clock reconvergence pessimism
  -0.12    0.61   library hold time
           0.61   data required time
---------------------------------------------------------
           0.61   data required time
          -1.54   data arrival time
---------------------------------------------------------
           0.93   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.7331

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.7355

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.4072

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2.9372

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
122.017281

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.06e-02   2.38e-04   1.04e-08   1.08e-02  47.8%
Combinational          1.26e-03   1.70e-03   1.29e-08   2.97e-03  13.1%
Clock                  5.14e-03   3.66e-03   1.88e-09   8.80e-03  39.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.70e-02   5.60e-03   2.52e-08   2.26e-02 100.0%
                          75.2%      24.8%       0.0%
