/include/ "system-conf.dtsi"

&qspi {
 #address-cells = <1>;
 #size-cells = <0>;

 flash0: flash@0 {
  compatible = "spansion,s25fl256s1";
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <4>;
  spi-max-frequency = <10000000>;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  partition@0x00000000 {
   label = "boot";
   reg = <0x00000000 0x00800000>;
  };

  partition@0x00800000 {
   label = "bootenv";
   reg = <0x00800000 0x00020000>;
  };

  partition@0x00820000 {
   label = "kernel";
   reg = <0x00820000 0x00a80000>;
  };

  partition@0x012a0000 {
   label = "spare";
   reg = <0x012a0000 0x00000000>;
  };
 };
};


&gem0 {
	status = "okay";
   phy-handle = <&phy0>;
   phy-mode = "rgmii-id";
   phy0: phy@0 {
      compatible = "marvell,88e1510";
      device_type = "ethernet-phy";
      reg = <0x0>;
      /*
       * modify PHY registers to:
       * Reg 3_16
       * LED[1] bits [7:4] = ON=link, BLINK=activity, OFF=no activity
       * LED[0] bits [3:0] = link speed detect (3 blinks= 1Gbps, 2 blinks = 100Mbps, 1 blink = 10Mbps)
       * Reg 3_17
       * LED[1:0] = ON-drive low, OFF-high
       * Reg 3_18
       * LED[0] bits [3:2] = link speed LED blink off period = 170ms
       * LED[0] bits [1:0] = link speed LED blink on period = 340ms
       */
      marvell,reg-init = <3 16 0xff00 0x42>,
               <3 17 0xfff0 0x0>,
               <3 18 0xfff0 0x6>;
   };
};

/ {
   dma_proxy {
      compatible ="xlnx,dma_proxy";
      dmas = <&axi_dma_0 0>;
      dma-names = "dma_proxy_rx";
   };
};

/* 
RunControl_AXI currently is not integrated in block design so we have to
add it manually in device tree
*/

&amba_pl {
   RunControl_AXI_0: RunControl_AXI@43d00000 {
      clock-names = "S_AXI_ACLK";
      clocks = <&clkc 15>;
      compatible = "generic-uio";
      reg = <0x43d00000 0x10000>;
   };
};


