#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 10 12:24:28 2022
# Process ID: 6212
# Current directory: C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16592 C:\Users\Cole\Documents\GitHub\EE316-Lab4\VHDL\UART\EE316_Project4.xpr
# Log file: C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/vivado.log
# Journal file: C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Cole/EE316_Project4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 691.605 ; gain = 56.129
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z007sclg400-1
Top: uart_user
INFO: [Device 21-403] Loading part xc7z007sclg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1117.496 ; gain = 168.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_user' [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.srcs/sources_1/new/uart_user.vhd:20]
	Parameter data_length bound to: 33 - type: integer 
WARNING: [Synth 8-614] signal 'rx_error' is read in the process but is not in the sensitivity list [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.srcs/sources_1/new/uart_user.vhd:59]
ERROR: [Synth 8-27] else clause after check for clock not supported [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.srcs/sources_1/new/uart_user.vhd:80]
ERROR: [Synth 8-285] failed synthesizing module 'uart_user' [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.srcs/sources_1/new/uart_user.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1177.668 ; gain = 228.457
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.srcs/sources_1/new/uart_user.vhd:75]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.srcs/sources_1/new/uart_user.vhd:79]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.srcs/sources_1/new/uart_user.vhd:81]
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL sources found in project
set_property top uart_user [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
[Thu Mar 10 12:37:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1181.855 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/Cora-Z7-07S-Master.xdc]
Finished Parsing XDC File [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/Cora-Z7-07S-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1211.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1349.199 ; gain = 154.086
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z007sclg400-1
Top: uart_user
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1852.605 ; gain = 71.309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_user' [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.srcs/sources_1/new/uart_user.vhd:20]
	Parameter data_length bound to: 33 - type: integer 
WARNING: [Synth 8-614] signal 'rx_error' is read in the process but is not in the sensitivity list [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.srcs/sources_1/new/uart_user.vhd:59]
WARNING: [Synth 8-614] signal 'tx_busy' is read in the process but is not in the sensitivity list [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.srcs/sources_1/new/uart_user.vhd:73]
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter os_rate bound to: 16 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 0 - type: integer 
	Parameter parity_eo bound to: 1'b0 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/uart.vhd:28' bound to instance 'Inst_uart' of component 'uart' [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.srcs/sources_1/new/uart_user.vhd:84]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/uart.vhd:49]
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter baud_rate bound to: 9600 - type: integer 
	Parameter os_rate bound to: 16 - type: integer 
	Parameter d_width bound to: 8 - type: integer 
	Parameter parity bound to: 0 - type: integer 
	Parameter parity_eo bound to: 1'b0 
WARNING: [Synth 8-614] signal 'os_pulse' is read in the process but is not in the sensitivity list [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/uart.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'uart' (1#1) [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/uart.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'uart_user' (2#1) [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.srcs/sources_1/new/uart_user.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1862.641 ; gain = 81.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1886.531 ; gain = 105.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1886.531 ; gain = 105.234
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/Cora-Z7-07S-Master.xdc]
Finished Parsing XDC File [C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/Cora-Z7-07S-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1991.164 ; gain = 209.867
8 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1991.164 ; gain = 209.867
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_user' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_user_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.srcs/sources_1/new/uart_user.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_user'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.sim/sim_1/behav/xsim'
"xelab -wto 97303e21a8a44a71b56ee82afcd926d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_user_behav xil_defaultlib.uart_user -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97303e21a8a44a71b56ee82afcd926d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_user_behav xil_defaultlib.uart_user -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture logic of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_user
Built simulation snapshot uart_user_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.sim/sim_1/behav/xsim/xsim.dir/uart_user_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 10 12:41:31 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_user_behav -key {Behavioral:sim_1:Functional:uart_user} -tclbatch {uart_user.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source uart_user.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.762 ; gain = 3.598
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_user_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1994.762 ; gain = 3.598
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1999.871 ; gain = 5.109
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_user' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_user_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.sim/sim_1/behav/xsim'
"xelab -wto 97303e21a8a44a71b56ee82afcd926d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_user_behav xil_defaultlib.uart_user -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97303e21a8a44a71b56ee82afcd926d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_user_behav xil_defaultlib.uart_user -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture logic of entity xil_defaultlib.uart [\uart(baud_rate=9600)\]
Compiling architecture behavioral of entity xil_defaultlib.uart_user
Built simulation snapshot uart_user_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.871 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Cole/Documents/GitHub/EE316-Lab4/VHDL/UART/EE316_Project4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_user_behav -key {Behavioral:sim_1:Functional:uart_user} -tclbatch {uart_user.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source uart_user.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_user_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2001.156 ; gain = 1.285
add_force {/uart_user/clock} -radix hex {0 0ns} {1 4000ps} -repeat_every 8000ps
add_force {/uart_user/reset_n} -radix hex {1 0ns}
add_force {/uart_user/inData} -radix hex {41 0ns}
add_force {/uart_user/keypressed} -radix hex {0 0ns}
run 100 ns
add_force {/uart_user/keypressed} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2018.023 ; gain = 2.809
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 12:51:48 2022...
