
---------- Begin Simulation Statistics ----------
final_tick                               159955087000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 395469                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663840                       # Number of bytes of host memory used
host_op_rate                                   396245                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   252.86                       # Real time elapsed on the host
host_tick_rate                              632572335                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159955                       # Number of seconds simulated
sim_ticks                                159955087000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.599551                       # CPI: cycles per instruction
system.cpu.discardedOps                        189350                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27475650                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.625175                       # IPC: instructions per cycle
system.cpu.numCycles                        159955087                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132479437                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       223644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        464275                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           66                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       524833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14221                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1052314                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14233                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485842                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735544                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81002                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103779                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101802                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906026                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65388                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              383                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51488133                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51488133                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51488644                       # number of overall hits
system.cpu.dcache.overall_hits::total        51488644                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       571214                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         571214                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       579122                       # number of overall misses
system.cpu.dcache.overall_misses::total        579122                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34794345000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34794345000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34794345000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34794345000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52059347                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52059347                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52067766                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52067766                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010972                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011122                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60912.976573                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60912.976573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60081.200507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60081.200507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       107261                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3154                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.007926                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       438971                       # number of writebacks
system.cpu.dcache.writebacks::total            438971                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52330                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52330                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52330                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       518884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       518884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       526789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       526789                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32091961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32091961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32924376999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32924376999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61848.045035                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61848.045035                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62500.122438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62500.122438                       # average overall mshr miss latency
system.cpu.dcache.replacements                 524741                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40834809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40834809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       275459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        275459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13723568000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13723568000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41110268                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41110268                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49820.728312                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49820.728312                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           82                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13169089000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13169089000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47822.036699                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47822.036699                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10653324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10653324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       295755                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       295755                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21070777000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21070777000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71244.026306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71244.026306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52248                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52248                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243507                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243507                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18922872000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18922872000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77709.766044                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77709.766044                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    832415999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    832415999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105302.466667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105302.466667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 159955087000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.631762                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52015509                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            526789                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.740689                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.631762                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104662473                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104662473                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159955087000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159955087000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159955087000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685656                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474930                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024744                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277847                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277847                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277847                       # number of overall hits
system.cpu.icache.overall_hits::total        10277847                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69774000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69774000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69774000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69774000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278541                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278541                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100538.904899                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100538.904899                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100538.904899                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100538.904899                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68386000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68386000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98538.904899                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98538.904899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98538.904899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98538.904899                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277847                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277847                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69774000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69774000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100538.904899                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100538.904899                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68386000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68386000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98538.904899                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98538.904899                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 159955087000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           499.966561                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278541                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14810.577810                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   499.966561                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.244124                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.244124                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          604                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          604                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279235                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279235                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159955087000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159955087000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 159955087000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 159955087000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               286802                       # number of demand (read+write) hits
system.l2.demand_hits::total                   286835                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data              286802                       # number of overall hits
system.l2.overall_hits::total                  286835                       # number of overall hits
system.l2.demand_misses::.cpu.inst                661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             239987                       # number of demand (read+write) misses
system.l2.demand_misses::total                 240648                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               661                       # number of overall misses
system.l2.overall_misses::.cpu.data            239987                       # number of overall misses
system.l2.overall_misses::total                240648                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65574000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25311488000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25377062000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65574000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25311488000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25377062000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           526789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               527483                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          526789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              527483                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.952450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.455566                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.456219                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.952450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.455566                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.456219                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99204.236006                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105470.246305                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105453.035138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99204.236006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105470.246305                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105453.035138                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              151427                       # number of writebacks
system.l2.writebacks::total                    151427                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        239982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            240643                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       239982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           240643                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52354000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20511468000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20563822000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52354000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20511468000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20563822000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.455556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.456210                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.455556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.456210                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79204.236006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85470.860315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85453.647104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79204.236006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85470.860315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85453.647104                       # average overall mshr miss latency
system.l2.replacements                         230833                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       438971                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           438971                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       438971                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       438971                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           83                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               83                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           83                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           83                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7032                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7032                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             92592                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 92592                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          150915                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              150915                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16240439000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16240439000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.619756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.619756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107613.153099                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107613.153099                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       150915                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         150915                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13222139000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13222139000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.619756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.619756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87613.153099                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87613.153099                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65574000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65574000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99204.236006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99204.236006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52354000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52354000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79204.236006                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79204.236006                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        194210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            194210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        89072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9071049000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9071049000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       283282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.314429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.314429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101839.511856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101839.511856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        89067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7289329000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7289329000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.314411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.314411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81840.962422                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81840.962422                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 159955087000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16127.290405                       # Cycle average of tags in use
system.l2.tags.total_refs                     1045211                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    247217                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.227909                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     257.592539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        20.438871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15849.258995                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984332                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1608                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8775                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5893                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2351713                       # Number of tag accesses
system.l2.tags.data_accesses                  2351713                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159955087000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    151422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    239641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008259504250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8924                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8924                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              662364                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142743                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      240643                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     151427                       # Number of write requests accepted
system.mem_ctrls.readBursts                    240643                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151427                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    341                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                240643                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151427                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  189617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.927499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.877668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.489400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8835     99.00%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           19      0.21%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           61      0.68%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8924                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.965935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.934166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.043041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4708     52.76%     52.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              100      1.12%     53.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3840     43.03%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              266      2.98%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8924                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   21824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15401152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9691328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     96.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  159939696000                       # Total gap between requests
system.mem_ctrls.avgGap                     407936.58                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15337024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9689856                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 264474.239572011866                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 95883315.045804083347                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 60578604.792981669307                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          661                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       239982                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       151427                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18405250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8169252000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3803588804000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27844.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34041.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25118299.93                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15358848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15401152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9691328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9691328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       239982                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         240643                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       151427                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        151427                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       264474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     96019753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         96284228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       264474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       264474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     60587807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        60587807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     60587807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       264474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     96019753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       156872035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               240302                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              151404                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14675                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        14456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15657                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15285                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9515                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3681994750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1201510000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8187657250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15322.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34072.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              140232                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              89897                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            58.36                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       161577                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   155.153172                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.867373                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   221.173235                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       118186     73.15%     73.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19549     12.10%     85.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5097      3.15%     88.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1469      0.91%     89.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9211      5.70%     95.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          686      0.42%     95.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          516      0.32%     95.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          536      0.33%     96.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6327      3.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       161577                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15379328                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9689856                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               96.147789                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               60.578605                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 159955087000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       572742240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       304419720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      855864660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     394193520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12626549520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  37354141170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29966634720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   82074545550                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   513.109943                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  77513897000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5341180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  77100010000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       580917540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       308764995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      859891620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     396135360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12626549520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  36998592840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30266043840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   82036895715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   512.874565                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78291719500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5341180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  76322187500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 159955087000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              89728                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       151427                       # Transaction distribution
system.membus.trans_dist::CleanEvict            72205                       # Transaction distribution
system.membus.trans_dist::ReadExReq            150915                       # Transaction distribution
system.membus.trans_dist::ReadExResp           150915                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         89728                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       704918                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 704918                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25092480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25092480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            240643                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  240643    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              240643                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 159955087000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1069983000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1304926500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            283976                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       590398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          165176                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243507                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       283282                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1578319                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1579797                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     61808640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               61858816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          230833                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9691328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           758316                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018875                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.136199                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 744015     98.11%     98.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14289      1.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             758316                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 159955087000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1930436000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2082000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1580371995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
