# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do Test_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Terminal_Count.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:56 on May 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Terminal_Count.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Terminal_Count
# -- Compiling architecture arc_tc of Terminal_Count
# End time: 15:59:57 on May 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/ShiftRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:57 on May 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/ShiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister
# -- Compiling architecture arc_sr of ShiftRegister
# End time: 15:59:58 on May 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SerialReceiver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:58 on May 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SerialReceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialReceiver
# -- Compiling architecture arc_sr of SerialReceiver
# End time: 15:59:58 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SerialControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:58 on May 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SerialControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl
# -- Compiling architecture arc_sc of SerialControl
# End time: 15:59:58 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SDC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:58 on May 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/SDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SDC
# -- Compiling architecture arc of SDC
# End time: 15:59:58 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Registry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:58 on May 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Registry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registry
# -- Compiling architecture arc_reg of Registry
# End time: 15:59:58 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MUX2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:58 on May 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/MUX2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX2x1
# -- Compiling architecture arc_mux of MUX2x1
# End time: 15:59:58 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/full_add.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:58 on May 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/full_add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_add
# -- Compiling architecture arc_fa of full_add
# End time: 15:59:59 on May 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:59 on May 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture LogicFunction of FFD
# End time: 15:59:59 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorController.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:59 on May 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/DoorController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DoorController
# -- Compiling architecture arc of DoorController
# End time: 15:59:59 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:59 on May 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter
# -- Compiling architecture arc_cc of Counter
# End time: 15:59:59 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:59 on May 29,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Testes/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture arc_adder of adder
# End time: 15:59:59 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.doorcontroller
# vsim work.doorcontroller 
# Start time: 16:00:54 on May 29,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.doorcontroller(arc)
add wave -position insertpoint sim:/doorcontroller/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlft1xtefc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1xtefc
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/Files/Hardware/DoorController/DoorController_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:01:29 on May 29,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/Files/Hardware/DoorController/DoorController_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DoorController_tb
# -- Compiling architecture arc of DoorController_tb
# End time: 16:01:29 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.doorcontroller_tb
# End time: 16:01:39 on May 29,2023, Elapsed time: 0:00:45
# Errors: 0, Warnings: 2
# vsim work.doorcontroller_tb 
# Start time: 16:01:39 on May 29,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.doorcontroller_tb(arc)
# Loading work.doorcontroller(arc)
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/doorcontroller_tb/Dval_tb \
sim:/doorcontroller_tb/Sclose_tb \
sim:/doorcontroller_tb/Sopen_tb \
sim:/doorcontroller_tb/Psensor_tb \
sim:/doorcontroller_tb/Reset_tb \
sim:/doorcontroller_tb/CLK_tb \
sim:/doorcontroller_tb/OnOff_tb \
sim:/doorcontroller_tb/OpenClose_tb \
sim:/doorcontroller_tb/done_tb \
sim:/doorcontroller_tb/Din_tb \
sim:/doorcontroller_tb/Dout_tb \
sim:/doorcontroller_tb/MCLK_PERIOD \
sim:/doorcontroller_tb/MCLK_HALF_PERIOD
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ammit  Hostname: DESKTOP-7VCPBOA  ProcessID: 2268
#           Attempting to use alternate WLF file "./wlftctz1vq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftctz1vq
run
run
add wave -position insertpoint  \
sim:/doorcontroller_tb/uut/CurrentState \
sim:/doorcontroller_tb/uut/NextState
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/Files/Hardware/DoorController/DoorController_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:03:08 on May 29,2023
# vcom -reportprogress 300 -work work C:/Users/ammit/Desktop/ISEL/2223/LEIC/s2/LIC/LIC/Projeto/Entrega2/Files/Hardware/DoorController/DoorController_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DoorController_tb
# -- Compiling architecture arc of DoorController_tb
# End time: 16:03:08 on May 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.doorcontroller_tb(arc)
run
run
# End time: 16:04:58 on May 29,2023, Elapsed time: 0:03:19
# Errors: 0, Warnings: 0
