Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 15 00:21:01 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_adder/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_adder/M_current_test_case_register_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_adder/M_current_test_case_register_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_adder/M_current_test_case_register_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_adder/M_current_test_case_register_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_adder/M_current_test_case_register_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_adder/M_current_test_case_register_q_reg[4]_replica/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.413       -0.413                      1                 1276        0.124        0.000                      0                 1276        4.500        0.000                       0                   513  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.413       -0.413                      1                 1276        0.124        0.000                      0                 1276        4.500        0.000                       0                   513  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.413ns,  Total Violation       -0.413ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.413ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.415ns  (logic 6.058ns (58.166%)  route 4.357ns (41.834%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.554     5.138    auto/test_adder/CLK
    SLICE_X57Y22         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  auto/test_adder/M_current_test_case_register_q_reg[2]/Q
                         net (fo=45, routed)          0.740     6.334    auto/test_adder/alu_unit/multiplyUnit/Q[2]
    SLICE_X57Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.458 r  auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=6, routed)           0.167     6.625    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.749 r  auto/test_adder/alu_unit/multiplyUnit/out_reg[0]_i_9/O
                         net (fo=43, routed)          0.623     7.371    auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_15/O
                         net (fo=8, routed)           0.643     8.138    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[3][4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841    11.979 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[4]
                         net (fo=2, routed)           0.805    12.784    auto/test_adder/alu_unit/multiplyUnit/out0_n_101
    SLICE_X57Y22         LUT5 (Prop_lut5_I2_O)        0.124    12.908 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_30/O
                         net (fo=1, routed)           0.597    13.506    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[4]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.630 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.630    auto/test_adder/alu_unit_n_27
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.163 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.163    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.320 f  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.518    14.838    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.332    15.170 r  auto/test_adder/M_reg_current_statusPF_q[0]_i_2/O
                         net (fo=1, routed)           0.264    15.434    auto/test_adder/M_reg_current_statusPF_q[0]_i_2_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I0_O)        0.119    15.553 r  auto/test_adder/M_reg_current_statusPF_q[0]_i_1/O
                         net (fo=1, routed)           0.000    15.553    auto/test_adder/M_reg_current_statusPF_q[0]_i_1_n_0
    SLICE_X57Y25         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.436    14.841    auto/test_adder/CLK
    SLICE_X57Y25         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)        0.075    15.140    auto/test_adder/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -15.553    
  -------------------------------------------------------------------
                         slack                                 -0.413    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.873ns  (logic 5.939ns (60.151%)  route 3.934ns (39.849%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.554     5.138    auto/test_adder/CLK
    SLICE_X57Y22         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  auto/test_adder/M_current_test_case_register_q_reg[2]/Q
                         net (fo=45, routed)          0.740     6.334    auto/test_adder/alu_unit/multiplyUnit/Q[2]
    SLICE_X57Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.458 r  auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=6, routed)           0.167     6.625    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.749 r  auto/test_adder/alu_unit/multiplyUnit/out_reg[0]_i_9/O
                         net (fo=43, routed)          0.623     7.371    auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_15/O
                         net (fo=8, routed)           0.643     8.138    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[3][4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841    11.979 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[4]
                         net (fo=2, routed)           0.805    12.784    auto/test_adder/alu_unit/multiplyUnit/out0_n_101
    SLICE_X57Y22         LUT5 (Prop_lut5_I2_O)        0.124    12.908 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_30/O
                         net (fo=1, routed)           0.597    13.506    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[4]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.630 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.630    auto/test_adder/alu_unit_n_27
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.163 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.163    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.320 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.360    14.680    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.332    15.012 r  auto/test_adder/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    15.012    auto/test_adder/M_track_failure_q_i_1__2_n_0
    SLICE_X55Y23         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.437    14.842    auto/test_adder/CLK
    SLICE_X55Y23         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X55Y23         FDRE (Setup_fdre_C_D)        0.031    15.097    auto/test_adder/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -15.012    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.845ns  (logic 5.939ns (60.326%)  route 3.906ns (39.674%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.554     5.138    auto/test_adder/CLK
    SLICE_X57Y22         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  auto/test_adder/M_current_test_case_register_q_reg[2]/Q
                         net (fo=45, routed)          0.740     6.334    auto/test_adder/alu_unit/multiplyUnit/Q[2]
    SLICE_X57Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.458 r  auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=6, routed)           0.167     6.625    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]
    SLICE_X57Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.749 r  auto/test_adder/alu_unit/multiplyUnit/out_reg[0]_i_9/O
                         net (fo=43, routed)          0.623     7.371    auto/test_adder/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_15/O
                         net (fo=8, routed)           0.643     8.138    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[3][4]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841    11.979 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[4]
                         net (fo=2, routed)           0.805    12.784    auto/test_adder/alu_unit/multiplyUnit/out0_n_101
    SLICE_X57Y22         LUT5 (Prop_lut5_I2_O)        0.124    12.908 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_30/O
                         net (fo=1, routed)           0.597    13.506    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[4]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.630 r  auto/test_adder/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.630    auto/test_adder/alu_unit_n_27
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.163 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.163    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.320 r  auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.332    14.651    auto/test_adder/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.332    14.983 r  auto/test_adder/M_reg_current_statusPF_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.983    auto/test_adder/M_reg_current_statusPF_q[1]_i_1_n_0
    SLICE_X54Y24         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.435    14.840    auto/test_adder/CLK
    SLICE_X54Y24         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X54Y24         FDRE (Setup_fdre_C_D)        0.081    15.145    auto/test_adder/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.772ns  (logic 5.801ns (59.363%)  route 3.971ns (40.637%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.569     5.153    auto/test_multiply/CLK
    SLICE_X57Y9          FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  auto/test_multiply/M_current_test_case_register_q_reg[1]/Q
                         net (fo=55, routed)          0.551     6.161    auto/test_multiply/alu_unit/multiplyUnit/Q[1]
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.285 f  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=2, routed)           0.459     6.744    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[0]
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.868 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16__0/O
                         net (fo=62, routed)          0.674     7.542    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.666 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_12__0/O
                         net (fo=1, routed)           0.580     8.247    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    12.088 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[7]
                         net (fo=1, routed)           0.792    12.880    auto/test_multiply/alu_unit/multiplyUnit/out0_n_98
    SLICE_X53Y5          LUT5 (Prop_lut5_I1_O)        0.124    13.004 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[7]_i_2/O
                         net (fo=2, routed)           0.608    13.612    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[7]_i_2_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I0_O)        0.124    13.736 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_7__0/O
                         net (fo=1, routed)           0.000    13.736    auto/test_multiply/alu_unit_n_20
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.134 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.134    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.291 f  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.306    14.597    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.329    14.926 r  auto/test_multiply/M_reg_current_statusPF_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    14.926    auto/test_multiply/M_reg_current_statusPF_q[0]_i_1__1_n_0
    SLICE_X53Y6          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.452    14.857    auto/test_multiply/CLK
    SLICE_X53Y6          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X53Y6          FDRE (Setup_fdre_C_D)        0.031    15.112    auto/test_multiply/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.926    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.782ns  (logic 5.801ns (59.302%)  route 3.981ns (40.698%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.569     5.153    auto/test_multiply/CLK
    SLICE_X57Y9          FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  auto/test_multiply/M_current_test_case_register_q_reg[1]/Q
                         net (fo=55, routed)          0.551     6.161    auto/test_multiply/alu_unit/multiplyUnit/Q[1]
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.285 f  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=2, routed)           0.459     6.744    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[0]
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.868 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16__0/O
                         net (fo=62, routed)          0.674     7.542    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.666 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_12__0/O
                         net (fo=1, routed)           0.580     8.247    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    12.088 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[7]
                         net (fo=1, routed)           0.792    12.880    auto/test_multiply/alu_unit/multiplyUnit/out0_n_98
    SLICE_X53Y5          LUT5 (Prop_lut5_I1_O)        0.124    13.004 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[7]_i_2/O
                         net (fo=2, routed)           0.608    13.612    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[7]_i_2_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I0_O)        0.124    13.736 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_7__0/O
                         net (fo=1, routed)           0.000    13.736    auto/test_multiply/alu_unit_n_20
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.134 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.134    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.291 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.316    14.607    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.329    14.936 r  auto/test_multiply/M_track_failure_q_i_1__1/O
                         net (fo=1, routed)           0.000    14.936    auto/test_multiply/M_track_failure_q_i_1__1_n_0
    SLICE_X52Y6          FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.452    14.857    auto/test_multiply/CLK
    SLICE_X52Y6          FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X52Y6          FDRE (Setup_fdre_C_D)        0.079    15.160    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.783ns  (logic 5.801ns (59.296%)  route 3.982ns (40.704%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.569     5.153    auto/test_multiply/CLK
    SLICE_X57Y9          FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  auto/test_multiply/M_current_test_case_register_q_reg[1]/Q
                         net (fo=55, routed)          0.551     6.161    auto/test_multiply/alu_unit/multiplyUnit/Q[1]
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.285 f  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=2, routed)           0.459     6.744    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[0]
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.868 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16__0/O
                         net (fo=62, routed)          0.674     7.542    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.666 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_12__0/O
                         net (fo=1, routed)           0.580     8.247    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    12.088 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[7]
                         net (fo=1, routed)           0.792    12.880    auto/test_multiply/alu_unit/multiplyUnit/out0_n_98
    SLICE_X53Y5          LUT5 (Prop_lut5_I1_O)        0.124    13.004 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[7]_i_2/O
                         net (fo=2, routed)           0.608    13.612    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[7]_i_2_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I0_O)        0.124    13.736 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_7__0/O
                         net (fo=1, routed)           0.000    13.736    auto/test_multiply/alu_unit_n_20
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.134 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.134    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_3_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.291 r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.317    14.608    auto/test_multiply/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X52Y6          LUT6 (Prop_lut6_I1_O)        0.329    14.937 r  auto/test_multiply/M_reg_current_statusPF_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.937    auto/test_multiply/M_reg_current_statusPF_q[1]_i_1__1_n_0
    SLICE_X52Y6          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.452    14.857    auto/test_multiply/CLK
    SLICE_X52Y6          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X52Y6          FDRE (Setup_fdre_C_D)        0.081    15.162    auto/test_multiply/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -14.937    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 5.750ns (59.670%)  route 3.886ns (40.330%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.563     5.147    auto/test_compare/CLK
    SLICE_X55Y16         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  auto/test_compare/M_current_test_case_register_q_reg[4]/Q
                         net (fo=39, routed)          0.653     6.256    auto/test_compare/alu_unit/multiplyUnit/Q[4]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.380 r  auto/test_compare/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__0/O
                         net (fo=3, routed)           0.450     6.830    auto/test_compare/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.954 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_9__0/O
                         net (fo=31, routed)          0.786     7.740    auto/test_compare/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[2]
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_4__0/O
                         net (fo=1, routed)           0.569     8.433    auto/test_compare/alu_unit/multiplyUnit/M_alu_unit_b[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.656    12.089 r  auto/test_compare/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=1, routed)           0.630    12.719    auto/test_compare/alu_unit/compareUnit/P[0]
    SLICE_X54Y14         LUT6 (Prop_lut6_I1_O)        0.124    12.843 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2__0/O
                         net (fo=2, routed)           0.471    13.314    auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2__0_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I4_O)        0.124    13.438 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[1]_i_10__2/O
                         net (fo=1, routed)           0.000    13.438    auto/test_compare/alu_unit_n_3
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.970 r  auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.970    auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.127 f  auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.328    14.455    auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X52Y17         LUT6 (Prop_lut6_I2_O)        0.329    14.784 r  auto/test_compare/M_reg_current_statusPF_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    14.784    auto/test_compare/M_reg_current_statusPF_q[0]_i_1__0_n_0
    SLICE_X52Y17         FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.444    14.849    auto/test_compare/CLK
    SLICE_X52Y17         FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)        0.077    15.150    auto/test_compare/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.632ns  (logic 5.750ns (59.695%)  route 3.882ns (40.305%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.563     5.147    auto/test_compare/CLK
    SLICE_X55Y16         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  auto/test_compare/M_current_test_case_register_q_reg[4]/Q
                         net (fo=39, routed)          0.653     6.256    auto/test_compare/alu_unit/multiplyUnit/Q[4]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.380 r  auto/test_compare/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__0/O
                         net (fo=3, routed)           0.450     6.830    auto/test_compare/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.954 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_9__0/O
                         net (fo=31, routed)          0.786     7.740    auto/test_compare/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[2]
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_4__0/O
                         net (fo=1, routed)           0.569     8.433    auto/test_compare/alu_unit/multiplyUnit/M_alu_unit_b[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.656    12.089 r  auto/test_compare/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=1, routed)           0.630    12.719    auto/test_compare/alu_unit/compareUnit/P[0]
    SLICE_X54Y14         LUT6 (Prop_lut6_I1_O)        0.124    12.843 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2__0/O
                         net (fo=2, routed)           0.471    13.314    auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2__0_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I4_O)        0.124    13.438 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[1]_i_10__2/O
                         net (fo=1, routed)           0.000    13.438    auto/test_compare/alu_unit_n_3
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.970 r  auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.970    auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.127 r  auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.324    14.451    auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    14.780 r  auto/test_compare/M_track_failure_q_i_1__0/O
                         net (fo=1, routed)           0.000    14.780    auto/test_compare/M_track_failure_q_i_1__0_n_0
    SLICE_X52Y17         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.444    14.849    auto/test_compare/CLK
    SLICE_X52Y17         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)        0.079    15.152    auto/test_compare/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.633ns  (logic 5.750ns (59.689%)  route 3.883ns (40.311%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.563     5.147    auto/test_compare/CLK
    SLICE_X55Y16         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  auto/test_compare/M_current_test_case_register_q_reg[4]/Q
                         net (fo=39, routed)          0.653     6.256    auto/test_compare/alu_unit/multiplyUnit/Q[4]
    SLICE_X55Y16         LUT2 (Prop_lut2_I0_O)        0.124     6.380 r  auto/test_compare/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__0/O
                         net (fo=3, routed)           0.450     6.830    auto/test_compare/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]
    SLICE_X54Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.954 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_9__0/O
                         net (fo=31, routed)          0.786     7.740    auto/test_compare/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[2]
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_4__0/O
                         net (fo=1, routed)           0.569     8.433    auto/test_compare/alu_unit/multiplyUnit/M_alu_unit_b[0]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.656    12.089 r  auto/test_compare/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=1, routed)           0.630    12.719    auto/test_compare/alu_unit/compareUnit/P[0]
    SLICE_X54Y14         LUT6 (Prop_lut6_I1_O)        0.124    12.843 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2__0/O
                         net (fo=2, routed)           0.471    13.314    auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2__0_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I4_O)        0.124    13.438 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[1]_i_10__2/O
                         net (fo=1, routed)           0.000    13.438    auto/test_compare/alu_unit_n_3
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.970 r  auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.970    auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_4_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.127 r  auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_2/CO[1]
                         net (fo=3, routed)           0.325    14.452    auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_2_n_2
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.329    14.781 r  auto/test_compare/M_reg_current_statusPF_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.781    auto/test_compare/M_reg_current_statusPF_q[1]_i_1__0_n_0
    SLICE_X52Y17         FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.444    14.849    auto/test_compare/CLK
    SLICE_X52Y17         FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)        0.081    15.154    auto/test_compare/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -14.781    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.731ns  (logic 4.943ns (56.614%)  route 3.788ns (43.386%))
  Logic Levels:           6  (DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.569     5.153    auto/test_multiply/CLK
    SLICE_X57Y9          FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.456     5.609 r  auto/test_multiply/M_current_test_case_register_q_reg[1]/Q
                         net (fo=55, routed)          0.551     6.161    auto/test_multiply/alu_unit/multiplyUnit/Q[1]
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.285 f  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=2, routed)           0.459     6.744    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[0]
    SLICE_X55Y7          LUT6 (Prop_lut6_I3_O)        0.124     6.868 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16__0/O
                         net (fo=62, routed)          0.674     7.542    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.666 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_12__0/O
                         net (fo=1, routed)           0.580     8.247    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[3]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      3.841    12.088 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[11]
                         net (fo=1, routed)           0.776    12.863    auto/test_multiply/alu_unit/multiplyUnit/out0_n_94
    SLICE_X52Y5          LUT5 (Prop_lut5_I1_O)        0.124    12.987 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[11]_i_2/O
                         net (fo=2, routed)           0.747    13.734    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[11]_i_2_n_0
    SLICE_X52Y9          LUT2 (Prop_lut2_I0_O)        0.150    13.884 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[11]_i_1__1/O
                         net (fo=1, routed)           0.000    13.884    auto/test_multiply/M_reg_current_out_d0_in[11]
    SLICE_X52Y9          FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.450    14.855    auto/test_multiply/CLK
    SLICE_X52Y9          FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[11]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X52Y9          FDRE (Setup_fdre_C_D)        0.118    15.197    auto/test_multiply/M_reg_current_out_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -13.884    
  -------------------------------------------------------------------
                         slack                                  1.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.445%)  route 0.338ns (70.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.556     1.500    reset_cond/CLK
    SLICE_X33Y18         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.338     1.979    reset_cond/M_stage_d[2]
    SLICE_X38Y15         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.826     2.016    reset_cond/CLK
    SLICE_X38Y15         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X38Y15         FDSE (Hold_fdse_C_D)         0.090     1.855    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.920%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.565     1.509    auto/test_multiply/CLK
    SLICE_X55Y7          FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.128     1.637 r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=7, routed)           0.084     1.721    auto/test_multiply/M_state_q[0]
    SLICE_X55Y7          LUT6 (Prop_lut6_I1_O)        0.099     1.820 r  auto/test_multiply/FSM_sequential_M_state_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.820    auto/test_multiply/M_state_d__0[1]
    SLICE_X55Y7          FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.836     2.026    auto/test_multiply/CLK
    SLICE_X55Y7          FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X55Y7          FDRE (Hold_fdre_C_D)         0.091     1.600    auto/test_multiply/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 manual/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_inputInv_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.482%)  route 0.155ns (45.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.562     1.506    manual/CLK
    SLICE_X49Y14         FDRE                                         r  manual/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  manual/M_state_q_reg[0]/Q
                         net (fo=43, routed)          0.155     1.802    manual/M_state_q_reg[1]_0[0]
    SLICE_X48Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.847 r  manual/M_inputInv_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    manual/M_inputInv_q[0]_i_1_n_0
    SLICE_X48Y14         FDRE                                         r  manual/M_inputInv_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.831     2.021    manual/CLK
    SLICE_X48Y14         FDRE                                         r  manual/M_inputInv_q_reg[0]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X48Y14         FDRE (Hold_fdre_C_D)         0.091     1.610    manual/M_inputInv_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.556     1.500    reset_cond/CLK
    SLICE_X33Y18         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.158     1.799    reset_cond/M_stage_d[1]
    SLICE_X33Y18         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.823     2.013    reset_cond/CLK
    SLICE_X33Y18         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X33Y18         FDSE (Hold_fdse_C_D)         0.061     1.561    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 auto/test_boolean/M_speed_through_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_current_test_case_register_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.554     1.498    auto/test_boolean/CLK
    SLICE_X49Y26         FDRE                                         r  auto/test_boolean/M_speed_through_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  auto/test_boolean/M_speed_through_q_reg[0]/Q
                         net (fo=4, routed)           0.167     1.806    auto/test_boolean/ctr/ctr/M_speed_through_q
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  auto/test_boolean/ctr/ctr/M_current_test_case_register_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.851    auto/test_boolean/B[1]
    SLICE_X49Y25         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.820     2.010    auto/test_boolean/CLK
    SLICE_X49Y25         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[1]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X49Y25         FDRE (Hold_fdre_C_D)         0.091     1.601    auto/test_boolean/M_current_test_case_register_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.557     1.501    buttoncond_gen_0[4].buttoncond/sync/CLK
    SLICE_X40Y32         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.182     1.824    buttoncond_gen_0[4].buttoncond/sync/M_pipe_d__3[1]
    SLICE_X40Y32         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.825     2.015    buttoncond_gen_0[4].buttoncond/sync/CLK
    SLICE_X40Y32         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X40Y32         FDRE (Hold_fdre_C_D)         0.072     1.573    buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttondetector_gen_0[3].buttondetector/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.562     1.506    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X50Y34         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[5]/Q
                         net (fo=4, routed)           0.174     1.844    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[5]
    SLICE_X49Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.889 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__0/O
                         net (fo=1, routed)           0.000     1.889    buttondetector_gen_0[3].buttondetector/M_last_q_reg_0[0]
    SLICE_X49Y34         FDRE                                         r  buttondetector_gen_0[3].buttondetector/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.830     2.020    buttondetector_gen_0[3].buttondetector/CLK
    SLICE_X49Y34         FDRE                                         r  buttondetector_gen_0[3].buttondetector/M_last_q_reg/C
                         clock pessimism             -0.480     1.540    
    SLICE_X49Y34         FDRE (Hold_fdre_C_D)         0.091     1.631    buttondetector_gen_0[3].buttondetector/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.246ns (64.636%)  route 0.135ns (35.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.561     1.505    auto/test_compare/CLK
    SLICE_X54Y16         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.148     1.653 r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=10, routed)          0.135     1.787    auto/test_compare/M_state_q[0]
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.098     1.885 r  auto/test_compare/FSM_sequential_M_state_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    auto/test_compare/M_state_d__0[1]
    SLICE_X54Y16         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.830     2.020    auto/test_compare/CLK
    SLICE_X54Y16         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X54Y16         FDRE (Hold_fdre_C_D)         0.120     1.625    auto/test_compare/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_tester_function_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.704%)  route 0.173ns (45.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.555     1.499    auto/CLK
    SLICE_X46Y29         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  auto/FSM_sequential_M_tester_function_state_q_reg[1]/Q
                         net (fo=68, routed)          0.173     1.836    auto/M_tester_function_state_q[1]
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.881 r  auto/FSM_sequential_M_tester_function_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    auto/FSM_sequential_M_tester_function_state_q[1]_i_1_n_0
    SLICE_X46Y29         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.823     2.013    auto/CLK
    SLICE_X46Y29         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X46Y29         FDRE (Hold_fdre_C_D)         0.121     1.620    auto/FSM_sequential_M_tester_function_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.559     1.503    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X45Y33         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=3, routed)           0.118     1.762    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.870    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[16]_i_1__3_n_4
    SLICE_X45Y33         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.827     2.017    buttoncond_gen_0[4].buttoncond/CLK
    SLICE_X45Y33         FDRE                                         r  buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X45Y33         FDRE (Hold_fdre_C_D)         0.105     1.608    buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y29   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y29   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y29   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y23   auto/test_adder/M_current_test_case_register_q_reg[4]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y21   auto/test_adder/M_current_test_case_register_q_reg[4]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y24   auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   auto/test_adder/M_current_test_case_register_q_reg[4]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y24   auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   auto/test_adder/M_current_test_case_register_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   auto/test_adder/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   auto/test_adder/M_current_test_case_register_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   auto/test_adder/M_current_test_case_register_q_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X33Y18   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X33Y18   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   auto/test_adder/M_reg_current_out_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   auto/test_adder/M_reg_current_out_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   auto/test_adder/M_current_test_case_register_q_reg[4]_replica_1/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y15   reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X45Y17   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   auto/test_adder/M_reg_current_out_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   auto/test_adder/M_reg_current_out_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   auto/test_adder/M_reg_current_out_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   auto/test_adder/M_reg_current_out_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   auto/test_adder/M_reg_current_out_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y20   auto/test_adder/M_reg_current_out_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   auto/test_adder/M_reg_current_out_q_reg[9]/C



