
VibeCheck.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016574  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000538  08016848  08016848  00017848  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08016d80  08016d80  00017d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08016d88  08016d88  00017d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08016d8c  08016d8c  00017d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000002cc  24000000  08016d90  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000049a4  240002cc  0801705c  000182cc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24004c70  0801705c  00018c70  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000182cc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002f39b  00000000  00000000  000182fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005c2c  00000000  00000000  00047695  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002478  00000000  00000000  0004d2c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001c3f  00000000  00000000  0004f740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00009c3f  00000000  00000000  0005137f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00037195  00000000  00000000  0005afbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00170389  00000000  00000000  00092153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002024dc  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000afe8  00000000  00000000  00202520  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000072  00000000  00000000  0020d508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240002cc 	.word	0x240002cc
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801682c 	.word	0x0801682c

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240002d0 	.word	0x240002d0
 800030c:	0801682c 	.word	0x0801682c

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	@ 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b9a2 	b.w	8000ab4 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f83e 	bl	80007f8 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__aeabi_d2lz>:
 8000788:	b508      	push	{r3, lr}
 800078a:	4602      	mov	r2, r0
 800078c:	460b      	mov	r3, r1
 800078e:	ec43 2b17 	vmov	d7, r2, r3
 8000792:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079a:	d403      	bmi.n	80007a4 <__aeabi_d2lz+0x1c>
 800079c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80007a0:	f000 b80a 	b.w	80007b8 <__aeabi_d2ulz>
 80007a4:	eeb1 7b47 	vneg.f64	d7, d7
 80007a8:	ec51 0b17 	vmov	r0, r1, d7
 80007ac:	f000 f804 	bl	80007b8 <__aeabi_d2ulz>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <__aeabi_d2ulz>:
 80007b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007e8 <__aeabi_d2ulz+0x30>
 80007bc:	ec41 0b17 	vmov	d7, r0, r1
 80007c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007f0 <__aeabi_d2ulz+0x38>
 80007c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007d8:	ee16 1a10 	vmov	r1, s12
 80007dc:	ee17 0a90 	vmov	r0, s15
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	f3af 8000 	nop.w
 80007e8:	00000000 	.word	0x00000000
 80007ec:	3df00000 	.word	0x3df00000
 80007f0:	00000000 	.word	0x00000000
 80007f4:	41f00000 	.word	0x41f00000

080007f8 <__udivmoddi4>:
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	9d08      	ldr	r5, [sp, #32]
 80007fe:	460c      	mov	r4, r1
 8000800:	2b00      	cmp	r3, #0
 8000802:	d14e      	bne.n	80008a2 <__udivmoddi4+0xaa>
 8000804:	4694      	mov	ip, r2
 8000806:	458c      	cmp	ip, r1
 8000808:	4686      	mov	lr, r0
 800080a:	fab2 f282 	clz	r2, r2
 800080e:	d962      	bls.n	80008d6 <__udivmoddi4+0xde>
 8000810:	b14a      	cbz	r2, 8000826 <__udivmoddi4+0x2e>
 8000812:	f1c2 0320 	rsb	r3, r2, #32
 8000816:	4091      	lsls	r1, r2
 8000818:	fa20 f303 	lsr.w	r3, r0, r3
 800081c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000820:	4319      	orrs	r1, r3
 8000822:	fa00 fe02 	lsl.w	lr, r0, r2
 8000826:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800082a:	fa1f f68c 	uxth.w	r6, ip
 800082e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000832:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000836:	fb07 1114 	mls	r1, r7, r4, r1
 800083a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800083e:	fb04 f106 	mul.w	r1, r4, r6
 8000842:	4299      	cmp	r1, r3
 8000844:	d90a      	bls.n	800085c <__udivmoddi4+0x64>
 8000846:	eb1c 0303 	adds.w	r3, ip, r3
 800084a:	f104 30ff 	add.w	r0, r4, #4294967295
 800084e:	f080 8112 	bcs.w	8000a76 <__udivmoddi4+0x27e>
 8000852:	4299      	cmp	r1, r3
 8000854:	f240 810f 	bls.w	8000a76 <__udivmoddi4+0x27e>
 8000858:	3c02      	subs	r4, #2
 800085a:	4463      	add	r3, ip
 800085c:	1a59      	subs	r1, r3, r1
 800085e:	fa1f f38e 	uxth.w	r3, lr
 8000862:	fbb1 f0f7 	udiv	r0, r1, r7
 8000866:	fb07 1110 	mls	r1, r7, r0, r1
 800086a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800086e:	fb00 f606 	mul.w	r6, r0, r6
 8000872:	429e      	cmp	r6, r3
 8000874:	d90a      	bls.n	800088c <__udivmoddi4+0x94>
 8000876:	eb1c 0303 	adds.w	r3, ip, r3
 800087a:	f100 31ff 	add.w	r1, r0, #4294967295
 800087e:	f080 80fc 	bcs.w	8000a7a <__udivmoddi4+0x282>
 8000882:	429e      	cmp	r6, r3
 8000884:	f240 80f9 	bls.w	8000a7a <__udivmoddi4+0x282>
 8000888:	4463      	add	r3, ip
 800088a:	3802      	subs	r0, #2
 800088c:	1b9b      	subs	r3, r3, r6
 800088e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000892:	2100      	movs	r1, #0
 8000894:	b11d      	cbz	r5, 800089e <__udivmoddi4+0xa6>
 8000896:	40d3      	lsrs	r3, r2
 8000898:	2200      	movs	r2, #0
 800089a:	e9c5 3200 	strd	r3, r2, [r5]
 800089e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008a2:	428b      	cmp	r3, r1
 80008a4:	d905      	bls.n	80008b2 <__udivmoddi4+0xba>
 80008a6:	b10d      	cbz	r5, 80008ac <__udivmoddi4+0xb4>
 80008a8:	e9c5 0100 	strd	r0, r1, [r5]
 80008ac:	2100      	movs	r1, #0
 80008ae:	4608      	mov	r0, r1
 80008b0:	e7f5      	b.n	800089e <__udivmoddi4+0xa6>
 80008b2:	fab3 f183 	clz	r1, r3
 80008b6:	2900      	cmp	r1, #0
 80008b8:	d146      	bne.n	8000948 <__udivmoddi4+0x150>
 80008ba:	42a3      	cmp	r3, r4
 80008bc:	d302      	bcc.n	80008c4 <__udivmoddi4+0xcc>
 80008be:	4290      	cmp	r0, r2
 80008c0:	f0c0 80f0 	bcc.w	8000aa4 <__udivmoddi4+0x2ac>
 80008c4:	1a86      	subs	r6, r0, r2
 80008c6:	eb64 0303 	sbc.w	r3, r4, r3
 80008ca:	2001      	movs	r0, #1
 80008cc:	2d00      	cmp	r5, #0
 80008ce:	d0e6      	beq.n	800089e <__udivmoddi4+0xa6>
 80008d0:	e9c5 6300 	strd	r6, r3, [r5]
 80008d4:	e7e3      	b.n	800089e <__udivmoddi4+0xa6>
 80008d6:	2a00      	cmp	r2, #0
 80008d8:	f040 8090 	bne.w	80009fc <__udivmoddi4+0x204>
 80008dc:	eba1 040c 	sub.w	r4, r1, ip
 80008e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008e4:	fa1f f78c 	uxth.w	r7, ip
 80008e8:	2101      	movs	r1, #1
 80008ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80008ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008f2:	fb08 4416 	mls	r4, r8, r6, r4
 80008f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008fa:	fb07 f006 	mul.w	r0, r7, r6
 80008fe:	4298      	cmp	r0, r3
 8000900:	d908      	bls.n	8000914 <__udivmoddi4+0x11c>
 8000902:	eb1c 0303 	adds.w	r3, ip, r3
 8000906:	f106 34ff 	add.w	r4, r6, #4294967295
 800090a:	d202      	bcs.n	8000912 <__udivmoddi4+0x11a>
 800090c:	4298      	cmp	r0, r3
 800090e:	f200 80cd 	bhi.w	8000aac <__udivmoddi4+0x2b4>
 8000912:	4626      	mov	r6, r4
 8000914:	1a1c      	subs	r4, r3, r0
 8000916:	fa1f f38e 	uxth.w	r3, lr
 800091a:	fbb4 f0f8 	udiv	r0, r4, r8
 800091e:	fb08 4410 	mls	r4, r8, r0, r4
 8000922:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000926:	fb00 f707 	mul.w	r7, r0, r7
 800092a:	429f      	cmp	r7, r3
 800092c:	d908      	bls.n	8000940 <__udivmoddi4+0x148>
 800092e:	eb1c 0303 	adds.w	r3, ip, r3
 8000932:	f100 34ff 	add.w	r4, r0, #4294967295
 8000936:	d202      	bcs.n	800093e <__udivmoddi4+0x146>
 8000938:	429f      	cmp	r7, r3
 800093a:	f200 80b0 	bhi.w	8000a9e <__udivmoddi4+0x2a6>
 800093e:	4620      	mov	r0, r4
 8000940:	1bdb      	subs	r3, r3, r7
 8000942:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000946:	e7a5      	b.n	8000894 <__udivmoddi4+0x9c>
 8000948:	f1c1 0620 	rsb	r6, r1, #32
 800094c:	408b      	lsls	r3, r1
 800094e:	fa22 f706 	lsr.w	r7, r2, r6
 8000952:	431f      	orrs	r7, r3
 8000954:	fa20 fc06 	lsr.w	ip, r0, r6
 8000958:	fa04 f301 	lsl.w	r3, r4, r1
 800095c:	ea43 030c 	orr.w	r3, r3, ip
 8000960:	40f4      	lsrs	r4, r6
 8000962:	fa00 f801 	lsl.w	r8, r0, r1
 8000966:	0c38      	lsrs	r0, r7, #16
 8000968:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800096c:	fbb4 fef0 	udiv	lr, r4, r0
 8000970:	fa1f fc87 	uxth.w	ip, r7
 8000974:	fb00 441e 	mls	r4, r0, lr, r4
 8000978:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800097c:	fb0e f90c 	mul.w	r9, lr, ip
 8000980:	45a1      	cmp	r9, r4
 8000982:	fa02 f201 	lsl.w	r2, r2, r1
 8000986:	d90a      	bls.n	800099e <__udivmoddi4+0x1a6>
 8000988:	193c      	adds	r4, r7, r4
 800098a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800098e:	f080 8084 	bcs.w	8000a9a <__udivmoddi4+0x2a2>
 8000992:	45a1      	cmp	r9, r4
 8000994:	f240 8081 	bls.w	8000a9a <__udivmoddi4+0x2a2>
 8000998:	f1ae 0e02 	sub.w	lr, lr, #2
 800099c:	443c      	add	r4, r7
 800099e:	eba4 0409 	sub.w	r4, r4, r9
 80009a2:	fa1f f983 	uxth.w	r9, r3
 80009a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80009aa:	fb00 4413 	mls	r4, r0, r3, r4
 80009ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80009b6:	45a4      	cmp	ip, r4
 80009b8:	d907      	bls.n	80009ca <__udivmoddi4+0x1d2>
 80009ba:	193c      	adds	r4, r7, r4
 80009bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80009c0:	d267      	bcs.n	8000a92 <__udivmoddi4+0x29a>
 80009c2:	45a4      	cmp	ip, r4
 80009c4:	d965      	bls.n	8000a92 <__udivmoddi4+0x29a>
 80009c6:	3b02      	subs	r3, #2
 80009c8:	443c      	add	r4, r7
 80009ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80009ce:	fba0 9302 	umull	r9, r3, r0, r2
 80009d2:	eba4 040c 	sub.w	r4, r4, ip
 80009d6:	429c      	cmp	r4, r3
 80009d8:	46ce      	mov	lr, r9
 80009da:	469c      	mov	ip, r3
 80009dc:	d351      	bcc.n	8000a82 <__udivmoddi4+0x28a>
 80009de:	d04e      	beq.n	8000a7e <__udivmoddi4+0x286>
 80009e0:	b155      	cbz	r5, 80009f8 <__udivmoddi4+0x200>
 80009e2:	ebb8 030e 	subs.w	r3, r8, lr
 80009e6:	eb64 040c 	sbc.w	r4, r4, ip
 80009ea:	fa04 f606 	lsl.w	r6, r4, r6
 80009ee:	40cb      	lsrs	r3, r1
 80009f0:	431e      	orrs	r6, r3
 80009f2:	40cc      	lsrs	r4, r1
 80009f4:	e9c5 6400 	strd	r6, r4, [r5]
 80009f8:	2100      	movs	r1, #0
 80009fa:	e750      	b.n	800089e <__udivmoddi4+0xa6>
 80009fc:	f1c2 0320 	rsb	r3, r2, #32
 8000a00:	fa20 f103 	lsr.w	r1, r0, r3
 8000a04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a08:	fa24 f303 	lsr.w	r3, r4, r3
 8000a0c:	4094      	lsls	r4, r2
 8000a0e:	430c      	orrs	r4, r1
 8000a10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a18:	fa1f f78c 	uxth.w	r7, ip
 8000a1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a20:	fb08 3110 	mls	r1, r8, r0, r3
 8000a24:	0c23      	lsrs	r3, r4, #16
 8000a26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a2a:	fb00 f107 	mul.w	r1, r0, r7
 8000a2e:	4299      	cmp	r1, r3
 8000a30:	d908      	bls.n	8000a44 <__udivmoddi4+0x24c>
 8000a32:	eb1c 0303 	adds.w	r3, ip, r3
 8000a36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a3a:	d22c      	bcs.n	8000a96 <__udivmoddi4+0x29e>
 8000a3c:	4299      	cmp	r1, r3
 8000a3e:	d92a      	bls.n	8000a96 <__udivmoddi4+0x29e>
 8000a40:	3802      	subs	r0, #2
 8000a42:	4463      	add	r3, ip
 8000a44:	1a5b      	subs	r3, r3, r1
 8000a46:	b2a4      	uxth	r4, r4
 8000a48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000a50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a54:	fb01 f307 	mul.w	r3, r1, r7
 8000a58:	42a3      	cmp	r3, r4
 8000a5a:	d908      	bls.n	8000a6e <__udivmoddi4+0x276>
 8000a5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a64:	d213      	bcs.n	8000a8e <__udivmoddi4+0x296>
 8000a66:	42a3      	cmp	r3, r4
 8000a68:	d911      	bls.n	8000a8e <__udivmoddi4+0x296>
 8000a6a:	3902      	subs	r1, #2
 8000a6c:	4464      	add	r4, ip
 8000a6e:	1ae4      	subs	r4, r4, r3
 8000a70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a74:	e739      	b.n	80008ea <__udivmoddi4+0xf2>
 8000a76:	4604      	mov	r4, r0
 8000a78:	e6f0      	b.n	800085c <__udivmoddi4+0x64>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e706      	b.n	800088c <__udivmoddi4+0x94>
 8000a7e:	45c8      	cmp	r8, r9
 8000a80:	d2ae      	bcs.n	80009e0 <__udivmoddi4+0x1e8>
 8000a82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a8a:	3801      	subs	r0, #1
 8000a8c:	e7a8      	b.n	80009e0 <__udivmoddi4+0x1e8>
 8000a8e:	4631      	mov	r1, r6
 8000a90:	e7ed      	b.n	8000a6e <__udivmoddi4+0x276>
 8000a92:	4603      	mov	r3, r0
 8000a94:	e799      	b.n	80009ca <__udivmoddi4+0x1d2>
 8000a96:	4630      	mov	r0, r6
 8000a98:	e7d4      	b.n	8000a44 <__udivmoddi4+0x24c>
 8000a9a:	46d6      	mov	lr, sl
 8000a9c:	e77f      	b.n	800099e <__udivmoddi4+0x1a6>
 8000a9e:	4463      	add	r3, ip
 8000aa0:	3802      	subs	r0, #2
 8000aa2:	e74d      	b.n	8000940 <__udivmoddi4+0x148>
 8000aa4:	4606      	mov	r6, r0
 8000aa6:	4623      	mov	r3, r4
 8000aa8:	4608      	mov	r0, r1
 8000aaa:	e70f      	b.n	80008cc <__udivmoddi4+0xd4>
 8000aac:	3e02      	subs	r6, #2
 8000aae:	4463      	add	r3, ip
 8000ab0:	e730      	b.n	8000914 <__udivmoddi4+0x11c>
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_idiv0>:
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
	VibeCheckStrobe_PeriodElapsedUpdate(&vc.strobe);
 8000ac0:	4803      	ldr	r0, [pc, #12]	@ (8000ad0 <HAL_TIM_PeriodElapsedCallback+0x18>)
 8000ac2:	f002 f962 	bl	8002d8a <VibeCheckStrobe_PeriodElapsedUpdate>
}
 8000ac6:	bf00      	nop
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	24002ed0 	.word	0x24002ed0

08000ad4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000ad8:	f000 fe98 	bl	800180c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000adc:	f002 faca 	bl	8003074 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ae0:	f000 f82e 	bl	8000b40 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000ae4:	f000 f89c 	bl	8000c20 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ae8:	f000 fd86 	bl	80015f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000aec:	f000 fd64 	bl	80015b8 <MX_DMA_Init>
  MX_DAC1_Init();
 8000af0:	f000 f9ac 	bl	8000e4c <MX_DAC1_Init>
  MX_I2C2_Init();
 8000af4:	f000 f9dc 	bl	8000eb0 <MX_I2C2_Init>
  MX_SPI2_Init();
 8000af8:	f000 fa1a 	bl	8000f30 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000afc:	f000 fa6e 	bl	8000fdc <MX_SPI3_Init>
  MX_SPI4_Init();
 8000b00:	f000 fac2 	bl	8001088 <MX_SPI4_Init>
  MX_TIM4_Init();
 8000b04:	f000 fc46 	bl	8001394 <MX_TIM4_Init>
  MX_TIM3_Init();
 8000b08:	f000 fbb6 	bl	8001278 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000b0c:	f000 fd08 	bl	8001520 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000b10:	f000 fb10 	bl	8001134 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000b14:	f000 fb62 	bl	80011dc <MX_TIM2_Init>
  MX_ADC1_Init();
 8000b18:	f000 f8b2 	bl	8000c80 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000b1c:	f000 f92c 	bl	8000d78 <MX_ADC2_Init>
  MX_UART7_Init();
 8000b20:	f000 fcb0 	bl	8001484 <MX_UART7_Init>
  MX_USB_DEVICE_Init();
 8000b24:	f011 f946 	bl	8011db4 <MX_USB_DEVICE_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  VibeCheck_Init(&vc, &htim3);
 8000b28:	4903      	ldr	r1, [pc, #12]	@ (8000b38 <main+0x64>)
 8000b2a:	4804      	ldr	r0, [pc, #16]	@ (8000b3c <main+0x68>)
 8000b2c:	f001 fc4c 	bl	80023c8 <VibeCheck_Init>

  while (1)
  {

	  VibeCheck_Loop(&vc);
 8000b30:	4802      	ldr	r0, [pc, #8]	@ (8000b3c <main+0x68>)
 8000b32:	f001 fc97 	bl	8002464 <VibeCheck_Loop>
 8000b36:	e7fb      	b.n	8000b30 <main+0x5c>
 8000b38:	240006d8 	.word	0x240006d8
 8000b3c:	24000898 	.word	0x24000898

08000b40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b09c      	sub	sp, #112	@ 0x70
 8000b44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b4a:	224c      	movs	r2, #76	@ 0x4c
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f013 f97b 	bl	8013e4a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b54:	1d3b      	adds	r3, r7, #4
 8000b56:	2220      	movs	r2, #32
 8000b58:	2100      	movs	r1, #0
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f013 f975 	bl	8013e4a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000b60:	2002      	movs	r0, #2
 8000b62:	f007 fbef 	bl	8008344 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000b66:	2300      	movs	r3, #0
 8000b68:	603b      	str	r3, [r7, #0]
 8000b6a:	4b2c      	ldr	r3, [pc, #176]	@ (8000c1c <SystemClock_Config+0xdc>)
 8000b6c:	699b      	ldr	r3, [r3, #24]
 8000b6e:	4a2b      	ldr	r2, [pc, #172]	@ (8000c1c <SystemClock_Config+0xdc>)
 8000b70:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b74:	6193      	str	r3, [r2, #24]
 8000b76:	4b29      	ldr	r3, [pc, #164]	@ (8000c1c <SystemClock_Config+0xdc>)
 8000b78:	699b      	ldr	r3, [r3, #24]
 8000b7a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b7e:	603b      	str	r3, [r7, #0]
 8000b80:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b82:	bf00      	nop
 8000b84:	4b25      	ldr	r3, [pc, #148]	@ (8000c1c <SystemClock_Config+0xdc>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b90:	d1f8      	bne.n	8000b84 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000b92:	2321      	movs	r3, #33	@ 0x21
 8000b94:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b96:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000bac:	2328      	movs	r3, #40	@ 0x28
 8000bae:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000bb8:	2302      	movs	r3, #2
 8000bba:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000bbc:	230c      	movs	r3, #12
 8000bbe:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f007 fc03 	bl	80083d8 <HAL_RCC_OscConfig>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000bd8:	f000 fe44 	bl	8001864 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bdc:	233f      	movs	r3, #63	@ 0x3f
 8000bde:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000be0:	2303      	movs	r3, #3
 8000be2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000be4:	2300      	movs	r3, #0
 8000be6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000be8:	2308      	movs	r3, #8
 8000bea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000bec:	2340      	movs	r3, #64	@ 0x40
 8000bee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000bf0:	2340      	movs	r3, #64	@ 0x40
 8000bf2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000bf4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bf8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000bfa:	2340      	movs	r3, #64	@ 0x40
 8000bfc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000bfe:	1d3b      	adds	r3, r7, #4
 8000c00:	2103      	movs	r1, #3
 8000c02:	4618      	mov	r0, r3
 8000c04:	f007 ffc2 	bl	8008b8c <HAL_RCC_ClockConfig>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000c0e:	f000 fe29 	bl	8001864 <Error_Handler>
  }
}
 8000c12:	bf00      	nop
 8000c14:	3770      	adds	r7, #112	@ 0x70
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	58024800 	.word	0x58024800

08000c20 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b0ae      	sub	sp, #184	@ 0xb8
 8000c24:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c26:	463b      	mov	r3, r7
 8000c28:	22b8      	movs	r2, #184	@ 0xb8
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f013 f90c 	bl	8013e4a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000c32:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000c36:	f04f 0300 	mov.w	r3, #0
 8000c3a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 8000c42:	2310      	movs	r3, #16
 8000c44:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000c46:	2302      	movs	r3, #2
 8000c48:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000c52:	23c0      	movs	r3, #192	@ 0xc0
 8000c54:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000c56:	2300      	movs	r3, #0
 8000c58:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c64:	463b      	mov	r3, r7
 8000c66:	4618      	mov	r0, r3
 8000c68:	f008 fb1c 	bl	80092a4 <HAL_RCCEx_PeriphCLKConfig>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000c72:	f000 fdf7 	bl	8001864 <Error_Handler>
  }
}
 8000c76:	bf00      	nop
 8000c78:	37b8      	adds	r7, #184	@ 0xb8
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
	...

08000c80 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b08c      	sub	sp, #48	@ 0x30
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
 8000c8e:	605a      	str	r2, [r3, #4]
 8000c90:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c92:	463b      	mov	r3, r7
 8000c94:	2224      	movs	r2, #36	@ 0x24
 8000c96:	2100      	movs	r1, #0
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f013 f8d6 	bl	8013e4a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c9e:	4b32      	ldr	r3, [pc, #200]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000ca0:	4a32      	ldr	r2, [pc, #200]	@ (8000d6c <MX_ADC1_Init+0xec>)
 8000ca2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000ca4:	4b30      	ldr	r3, [pc, #192]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000ca6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000caa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000cac:	4b2e      	ldr	r3, [pc, #184]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cb2:	4b2d      	ldr	r3, [pc, #180]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cb8:	4b2b      	ldr	r3, [pc, #172]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000cba:	2204      	movs	r2, #4
 8000cbc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000cbe:	4b2a      	ldr	r3, [pc, #168]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cc4:	4b28      	ldr	r3, [pc, #160]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000cca:	4b27      	ldr	r3, [pc, #156]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000ccc:	2201      	movs	r2, #1
 8000cce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cd0:	4b25      	ldr	r3, [pc, #148]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cd8:	4b23      	ldr	r3, [pc, #140]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cde:	4b22      	ldr	r3, [pc, #136]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000ce4:	4b20      	ldr	r3, [pc, #128]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000cea:	4b1f      	ldr	r3, [pc, #124]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8000cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000d00:	2201      	movs	r2, #1
 8000d02:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d04:	4818      	ldr	r0, [pc, #96]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000d06:	f002 fcb1 	bl	800366c <HAL_ADC_Init>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000d10:	f000 fda8 	bl	8001864 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d14:	2300      	movs	r3, #0
 8000d16:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4812      	ldr	r0, [pc, #72]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000d20:	f003 fcf0 	bl	8004704 <HAL_ADCEx_MultiModeConfigChannel>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000d2a:	f000 fd9b 	bl	8001864 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000d2e:	4b10      	ldr	r3, [pc, #64]	@ (8000d70 <MX_ADC1_Init+0xf0>)
 8000d30:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d32:	2306      	movs	r3, #6
 8000d34:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d36:	2300      	movs	r3, #0
 8000d38:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d74 <MX_ADC1_Init+0xf4>)
 8000d3c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d3e:	2304      	movs	r3, #4
 8000d40:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d42:	2300      	movs	r3, #0
 8000d44:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000d46:	2300      	movs	r3, #0
 8000d48:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d4c:	463b      	mov	r3, r7
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4805      	ldr	r0, [pc, #20]	@ (8000d68 <MX_ADC1_Init+0xe8>)
 8000d52:	f002 fe93 	bl	8003a7c <HAL_ADC_ConfigChannel>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000d5c:	f000 fd82 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d60:	bf00      	nop
 8000d62:	3730      	adds	r7, #48	@ 0x30
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	240002e8 	.word	0x240002e8
 8000d6c:	40022000 	.word	0x40022000
 8000d70:	10c00010 	.word	0x10c00010
 8000d74:	47ff0000 	.word	0x47ff0000

08000d78 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b08a      	sub	sp, #40	@ 0x28
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d7e:	1d3b      	adds	r3, r7, #4
 8000d80:	2224      	movs	r2, #36	@ 0x24
 8000d82:	2100      	movs	r1, #0
 8000d84:	4618      	mov	r0, r3
 8000d86:	f013 f860 	bl	8013e4a <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000d8a:	4b2c      	ldr	r3, [pc, #176]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000d8c:	4a2c      	ldr	r2, [pc, #176]	@ (8000e40 <MX_ADC2_Init+0xc8>)
 8000d8e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000d90:	4b2a      	ldr	r3, [pc, #168]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000d92:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000d96:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000d98:	4b28      	ldr	r3, [pc, #160]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d9e:	4b27      	ldr	r3, [pc, #156]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000da4:	4b25      	ldr	r3, [pc, #148]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000da6:	2204      	movs	r2, #4
 8000da8:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000daa:	4b24      	ldr	r3, [pc, #144]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000db0:	4b22      	ldr	r3, [pc, #136]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000db6:	4b21      	ldr	r3, [pc, #132]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000dbc:	4b1f      	ldr	r3, [pc, #124]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000dca:	4b1c      	ldr	r3, [pc, #112]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000dd6:	4b19      	ldr	r3, [pc, #100]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000ddc:	4b17      	ldr	r3, [pc, #92]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 8000de2:	4b16      	ldr	r3, [pc, #88]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8000dea:	4b14      	ldr	r3, [pc, #80]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000df0:	4812      	ldr	r0, [pc, #72]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000df2:	f002 fc3b 	bl	800366c <HAL_ADC_Init>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8000dfc:	f000 fd32 	bl	8001864 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000e00:	4b10      	ldr	r3, [pc, #64]	@ (8000e44 <MX_ADC2_Init+0xcc>)
 8000e02:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e04:	2306      	movs	r3, #6
 8000e06:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e48 <MX_ADC2_Init+0xd0>)
 8000e0e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e10:	2304      	movs	r3, #4
 8000e12:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000e14:	2300      	movs	r3, #0
 8000e16:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	4619      	mov	r1, r3
 8000e22:	4806      	ldr	r0, [pc, #24]	@ (8000e3c <MX_ADC2_Init+0xc4>)
 8000e24:	f002 fe2a 	bl	8003a7c <HAL_ADC_ConfigChannel>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8000e2e:	f000 fd19 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e32:	bf00      	nop
 8000e34:	3728      	adds	r7, #40	@ 0x28
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	24000358 	.word	0x24000358
 8000e40:	40022100 	.word	0x40022100
 8000e44:	0c900008 	.word	0x0c900008
 8000e48:	47ff0000 	.word	0x47ff0000

08000e4c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b08a      	sub	sp, #40	@ 0x28
 8000e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000e52:	1d3b      	adds	r3, r7, #4
 8000e54:	2224      	movs	r2, #36	@ 0x24
 8000e56:	2100      	movs	r1, #0
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f012 fff6 	bl	8013e4a <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000e5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ea8 <MX_DAC1_Init+0x5c>)
 8000e60:	4a12      	ldr	r2, [pc, #72]	@ (8000eac <MX_DAC1_Init+0x60>)
 8000e62:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000e64:	4810      	ldr	r0, [pc, #64]	@ (8000ea8 <MX_DAC1_Init+0x5c>)
 8000e66:	f003 feb7 	bl	8004bd8 <HAL_DAC_Init>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000e70:	f000 fcf8 	bl	8001864 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000e74:	2300      	movs	r3, #0
 8000e76:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T1_TRGO;
 8000e78:	2306      	movs	r3, #6
 8000e7a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000e80:	2301      	movs	r3, #1
 8000e82:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000e84:	2300      	movs	r3, #0
 8000e86:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000e88:	1d3b      	adds	r3, r7, #4
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4806      	ldr	r0, [pc, #24]	@ (8000ea8 <MX_DAC1_Init+0x5c>)
 8000e90:	f003 fec4 	bl	8004c1c <HAL_DAC_ConfigChannel>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000e9a:	f000 fce3 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000e9e:	bf00      	nop
 8000ea0:	3728      	adds	r7, #40	@ 0x28
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	240003c8 	.word	0x240003c8
 8000eac:	40007400 	.word	0x40007400

08000eb0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000eb4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f24 <MX_I2C2_Init+0x74>)
 8000eb6:	4a1c      	ldr	r2, [pc, #112]	@ (8000f28 <MX_I2C2_Init+0x78>)
 8000eb8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8000eba:	4b1a      	ldr	r3, [pc, #104]	@ (8000f24 <MX_I2C2_Init+0x74>)
 8000ebc:	4a1b      	ldr	r2, [pc, #108]	@ (8000f2c <MX_I2C2_Init+0x7c>)
 8000ebe:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000ec0:	4b18      	ldr	r3, [pc, #96]	@ (8000f24 <MX_I2C2_Init+0x74>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ec6:	4b17      	ldr	r3, [pc, #92]	@ (8000f24 <MX_I2C2_Init+0x74>)
 8000ec8:	2201      	movs	r2, #1
 8000eca:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ecc:	4b15      	ldr	r3, [pc, #84]	@ (8000f24 <MX_I2C2_Init+0x74>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000ed2:	4b14      	ldr	r3, [pc, #80]	@ (8000f24 <MX_I2C2_Init+0x74>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ed8:	4b12      	ldr	r3, [pc, #72]	@ (8000f24 <MX_I2C2_Init+0x74>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ede:	4b11      	ldr	r3, [pc, #68]	@ (8000f24 <MX_I2C2_Init+0x74>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ee4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f24 <MX_I2C2_Init+0x74>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000eea:	480e      	ldr	r0, [pc, #56]	@ (8000f24 <MX_I2C2_Init+0x74>)
 8000eec:	f005 fe58 	bl	8006ba0 <HAL_I2C_Init>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000ef6:	f000 fcb5 	bl	8001864 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000efa:	2100      	movs	r1, #0
 8000efc:	4809      	ldr	r0, [pc, #36]	@ (8000f24 <MX_I2C2_Init+0x74>)
 8000efe:	f005 feeb 	bl	8006cd8 <HAL_I2CEx_ConfigAnalogFilter>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000f08:	f000 fcac 	bl	8001864 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	4805      	ldr	r0, [pc, #20]	@ (8000f24 <MX_I2C2_Init+0x74>)
 8000f10:	f005 ff2d 	bl	8006d6e <HAL_I2CEx_ConfigDigitalFilter>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000f1a:	f000 fca3 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000f1e:	bf00      	nop
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	24000454 	.word	0x24000454
 8000f28:	40005800 	.word	0x40005800
 8000f2c:	307075b1 	.word	0x307075b1

08000f30 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f34:	4b27      	ldr	r3, [pc, #156]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f36:	4a28      	ldr	r2, [pc, #160]	@ (8000fd8 <MX_SPI2_Init+0xa8>)
 8000f38:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f3a:	4b26      	ldr	r3, [pc, #152]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f3c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000f40:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f42:	4b24      	ldr	r3, [pc, #144]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000f48:	4b22      	ldr	r3, [pc, #136]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f4a:	2203      	movs	r2, #3
 8000f4c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f4e:	4b21      	ldr	r3, [pc, #132]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f54:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f5a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f5c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000f60:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f62:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f68:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f6e:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f74:	4b17      	ldr	r3, [pc, #92]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000f7a:	4b16      	ldr	r3, [pc, #88]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f80:	4b14      	ldr	r3, [pc, #80]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f82:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f86:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000f88:	4b12      	ldr	r3, [pc, #72]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000f8e:	4b11      	ldr	r3, [pc, #68]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000f94:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000f9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000fac:	4b09      	ldr	r3, [pc, #36]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000fb2:	4b08      	ldr	r3, [pc, #32]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000fb8:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000fbe:	4805      	ldr	r0, [pc, #20]	@ (8000fd4 <MX_SPI2_Init+0xa4>)
 8000fc0:	f00a fd56 	bl	800ba70 <HAL_SPI_Init>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8000fca:	f000 fc4b 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	240004a8 	.word	0x240004a8
 8000fd8:	40003800 	.word	0x40003800

08000fdc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000fe0:	4b27      	ldr	r3, [pc, #156]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8000fe2:	4a28      	ldr	r2, [pc, #160]	@ (8001084 <MX_SPI3_Init+0xa8>)
 8000fe4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000fe6:	4b26      	ldr	r3, [pc, #152]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8000fe8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000fec:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000fee:	4b24      	ldr	r3, [pc, #144]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000ff4:	4b22      	ldr	r3, [pc, #136]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8000ff6:	2203      	movs	r2, #3
 8000ff8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ffa:	4b21      	ldr	r3, [pc, #132]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001000:	4b1f      	ldr	r3, [pc, #124]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8001002:	2200      	movs	r2, #0
 8001004:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001006:	4b1e      	ldr	r3, [pc, #120]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8001008:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800100c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800100e:	4b1c      	ldr	r3, [pc, #112]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8001010:	2200      	movs	r2, #0
 8001012:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001014:	4b1a      	ldr	r3, [pc, #104]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8001016:	2200      	movs	r2, #0
 8001018:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800101a:	4b19      	ldr	r3, [pc, #100]	@ (8001080 <MX_SPI3_Init+0xa4>)
 800101c:	2200      	movs	r2, #0
 800101e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001020:	4b17      	ldr	r3, [pc, #92]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8001022:	2200      	movs	r2, #0
 8001024:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8001026:	4b16      	ldr	r3, [pc, #88]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8001028:	2200      	movs	r2, #0
 800102a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800102c:	4b14      	ldr	r3, [pc, #80]	@ (8001080 <MX_SPI3_Init+0xa4>)
 800102e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001032:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001034:	4b12      	ldr	r3, [pc, #72]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8001036:	2200      	movs	r2, #0
 8001038:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800103a:	4b11      	ldr	r3, [pc, #68]	@ (8001080 <MX_SPI3_Init+0xa4>)
 800103c:	2200      	movs	r2, #0
 800103e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001040:	4b0f      	ldr	r3, [pc, #60]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8001042:	2200      	movs	r2, #0
 8001044:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001046:	4b0e      	ldr	r3, [pc, #56]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8001048:	2200      	movs	r2, #0
 800104a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800104c:	4b0c      	ldr	r3, [pc, #48]	@ (8001080 <MX_SPI3_Init+0xa4>)
 800104e:	2200      	movs	r2, #0
 8001050:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001052:	4b0b      	ldr	r3, [pc, #44]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8001054:	2200      	movs	r2, #0
 8001056:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001058:	4b09      	ldr	r3, [pc, #36]	@ (8001080 <MX_SPI3_Init+0xa4>)
 800105a:	2200      	movs	r2, #0
 800105c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800105e:	4b08      	ldr	r3, [pc, #32]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8001060:	2200      	movs	r2, #0
 8001062:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001064:	4b06      	ldr	r3, [pc, #24]	@ (8001080 <MX_SPI3_Init+0xa4>)
 8001066:	2200      	movs	r2, #0
 8001068:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800106a:	4805      	ldr	r0, [pc, #20]	@ (8001080 <MX_SPI3_Init+0xa4>)
 800106c:	f00a fd00 	bl	800ba70 <HAL_SPI_Init>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_SPI3_Init+0x9e>
  {
    Error_Handler();
 8001076:	f000 fbf5 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	24000530 	.word	0x24000530
 8001084:	40003c00 	.word	0x40003c00

08001088 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 800108c:	4b27      	ldr	r3, [pc, #156]	@ (800112c <MX_SPI4_Init+0xa4>)
 800108e:	4a28      	ldr	r2, [pc, #160]	@ (8001130 <MX_SPI4_Init+0xa8>)
 8001090:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001092:	4b26      	ldr	r3, [pc, #152]	@ (800112c <MX_SPI4_Init+0xa4>)
 8001094:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001098:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800109a:	4b24      	ldr	r3, [pc, #144]	@ (800112c <MX_SPI4_Init+0xa4>)
 800109c:	2200      	movs	r2, #0
 800109e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 80010a0:	4b22      	ldr	r3, [pc, #136]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010a2:	2203      	movs	r2, #3
 80010a4:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010a6:	4b21      	ldr	r3, [pc, #132]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010ac:	4b1f      	ldr	r3, [pc, #124]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80010b2:	4b1e      	ldr	r3, [pc, #120]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010b4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80010b8:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80010ba:	4b1c      	ldr	r3, [pc, #112]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010bc:	2200      	movs	r2, #0
 80010be:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010c0:	4b1a      	ldr	r3, [pc, #104]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80010c6:	4b19      	ldr	r3, [pc, #100]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010cc:	4b17      	ldr	r3, [pc, #92]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 80010d2:	4b16      	ldr	r3, [pc, #88]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80010d8:	4b14      	ldr	r3, [pc, #80]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010de:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80010e0:	4b12      	ldr	r3, [pc, #72]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80010e6:	4b11      	ldr	r3, [pc, #68]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80010ec:	4b0f      	ldr	r3, [pc, #60]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80010f2:	4b0e      	ldr	r3, [pc, #56]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80010f8:	4b0c      	ldr	r3, [pc, #48]	@ (800112c <MX_SPI4_Init+0xa4>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80010fe:	4b0b      	ldr	r3, [pc, #44]	@ (800112c <MX_SPI4_Init+0xa4>)
 8001100:	2200      	movs	r2, #0
 8001102:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001104:	4b09      	ldr	r3, [pc, #36]	@ (800112c <MX_SPI4_Init+0xa4>)
 8001106:	2200      	movs	r2, #0
 8001108:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800110a:	4b08      	ldr	r3, [pc, #32]	@ (800112c <MX_SPI4_Init+0xa4>)
 800110c:	2200      	movs	r2, #0
 800110e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001110:	4b06      	ldr	r3, [pc, #24]	@ (800112c <MX_SPI4_Init+0xa4>)
 8001112:	2200      	movs	r2, #0
 8001114:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001116:	4805      	ldr	r0, [pc, #20]	@ (800112c <MX_SPI4_Init+0xa4>)
 8001118:	f00a fcaa 	bl	800ba70 <HAL_SPI_Init>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_SPI4_Init+0x9e>
  {
    Error_Handler();
 8001122:	f000 fb9f 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	240005b8 	.word	0x240005b8
 8001130:	40013400 	.word	0x40013400

08001134 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b088      	sub	sp, #32
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800113a:	f107 0310 	add.w	r3, r7, #16
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001152:	4b20      	ldr	r3, [pc, #128]	@ (80011d4 <MX_TIM1_Init+0xa0>)
 8001154:	4a20      	ldr	r2, [pc, #128]	@ (80011d8 <MX_TIM1_Init+0xa4>)
 8001156:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001158:	4b1e      	ldr	r3, [pc, #120]	@ (80011d4 <MX_TIM1_Init+0xa0>)
 800115a:	2200      	movs	r2, #0
 800115c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800115e:	4b1d      	ldr	r3, [pc, #116]	@ (80011d4 <MX_TIM1_Init+0xa0>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001164:	4b1b      	ldr	r3, [pc, #108]	@ (80011d4 <MX_TIM1_Init+0xa0>)
 8001166:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800116a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800116c:	4b19      	ldr	r3, [pc, #100]	@ (80011d4 <MX_TIM1_Init+0xa0>)
 800116e:	2200      	movs	r2, #0
 8001170:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001172:	4b18      	ldr	r3, [pc, #96]	@ (80011d4 <MX_TIM1_Init+0xa0>)
 8001174:	2200      	movs	r2, #0
 8001176:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001178:	4b16      	ldr	r3, [pc, #88]	@ (80011d4 <MX_TIM1_Init+0xa0>)
 800117a:	2200      	movs	r2, #0
 800117c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800117e:	4815      	ldr	r0, [pc, #84]	@ (80011d4 <MX_TIM1_Init+0xa0>)
 8001180:	f00a fdb5 	bl	800bcee <HAL_TIM_Base_Init>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800118a:	f000 fb6b 	bl	8001864 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800118e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001192:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001194:	f107 0310 	add.w	r3, r7, #16
 8001198:	4619      	mov	r1, r3
 800119a:	480e      	ldr	r0, [pc, #56]	@ (80011d4 <MX_TIM1_Init+0xa0>)
 800119c:	f00b fab4 	bl	800c708 <HAL_TIM_ConfigClockSource>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80011a6:	f000 fb5d 	bl	8001864 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80011aa:	2320      	movs	r3, #32
 80011ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011ae:	2300      	movs	r3, #0
 80011b0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011b2:	2300      	movs	r3, #0
 80011b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011b6:	1d3b      	adds	r3, r7, #4
 80011b8:	4619      	mov	r1, r3
 80011ba:	4806      	ldr	r0, [pc, #24]	@ (80011d4 <MX_TIM1_Init+0xa0>)
 80011bc:	f00c f810 	bl	800d1e0 <HAL_TIMEx_MasterConfigSynchronization>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80011c6:	f000 fb4d 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80011ca:	bf00      	nop
 80011cc:	3720      	adds	r7, #32
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	24000640 	.word	0x24000640
 80011d8:	40010000 	.word	0x40010000

080011dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b088      	sub	sp, #32
 80011e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011e2:	f107 0310 	add.w	r3, r7, #16
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	605a      	str	r2, [r3, #4]
 80011ec:	609a      	str	r2, [r3, #8]
 80011ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f0:	1d3b      	adds	r3, r7, #4
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	605a      	str	r2, [r3, #4]
 80011f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001274 <MX_TIM2_Init+0x98>)
 80011fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001200:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001202:	4b1c      	ldr	r3, [pc, #112]	@ (8001274 <MX_TIM2_Init+0x98>)
 8001204:	2200      	movs	r2, #0
 8001206:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001208:	4b1a      	ldr	r3, [pc, #104]	@ (8001274 <MX_TIM2_Init+0x98>)
 800120a:	2200      	movs	r2, #0
 800120c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800120e:	4b19      	ldr	r3, [pc, #100]	@ (8001274 <MX_TIM2_Init+0x98>)
 8001210:	f04f 32ff 	mov.w	r2, #4294967295
 8001214:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001216:	4b17      	ldr	r3, [pc, #92]	@ (8001274 <MX_TIM2_Init+0x98>)
 8001218:	2200      	movs	r2, #0
 800121a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800121c:	4b15      	ldr	r3, [pc, #84]	@ (8001274 <MX_TIM2_Init+0x98>)
 800121e:	2200      	movs	r2, #0
 8001220:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001222:	4814      	ldr	r0, [pc, #80]	@ (8001274 <MX_TIM2_Init+0x98>)
 8001224:	f00a fd63 	bl	800bcee <HAL_TIM_Base_Init>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800122e:	f000 fb19 	bl	8001864 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001232:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001236:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001238:	f107 0310 	add.w	r3, r7, #16
 800123c:	4619      	mov	r1, r3
 800123e:	480d      	ldr	r0, [pc, #52]	@ (8001274 <MX_TIM2_Init+0x98>)
 8001240:	f00b fa62 	bl	800c708 <HAL_TIM_ConfigClockSource>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800124a:	f000 fb0b 	bl	8001864 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800124e:	2320      	movs	r3, #32
 8001250:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001256:	1d3b      	adds	r3, r7, #4
 8001258:	4619      	mov	r1, r3
 800125a:	4806      	ldr	r0, [pc, #24]	@ (8001274 <MX_TIM2_Init+0x98>)
 800125c:	f00b ffc0 	bl	800d1e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001266:	f000 fafd 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800126a:	bf00      	nop
 800126c:	3720      	adds	r7, #32
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	2400068c 	.word	0x2400068c

08001278 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b08e      	sub	sp, #56	@ 0x38
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800127e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
 8001286:	605a      	str	r2, [r3, #4]
 8001288:	609a      	str	r2, [r3, #8]
 800128a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800128c:	f107 031c 	add.w	r3, r7, #28
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001298:	463b      	mov	r3, r7
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	609a      	str	r2, [r3, #8]
 80012a2:	60da      	str	r2, [r3, #12]
 80012a4:	611a      	str	r2, [r3, #16]
 80012a6:	615a      	str	r2, [r3, #20]
 80012a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012aa:	4b38      	ldr	r3, [pc, #224]	@ (800138c <MX_TIM3_Init+0x114>)
 80012ac:	4a38      	ldr	r2, [pc, #224]	@ (8001390 <MX_TIM3_Init+0x118>)
 80012ae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80012b0:	4b36      	ldr	r3, [pc, #216]	@ (800138c <MX_TIM3_Init+0x114>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012b6:	4b35      	ldr	r3, [pc, #212]	@ (800138c <MX_TIM3_Init+0x114>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80012bc:	4b33      	ldr	r3, [pc, #204]	@ (800138c <MX_TIM3_Init+0x114>)
 80012be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012c4:	4b31      	ldr	r3, [pc, #196]	@ (800138c <MX_TIM3_Init+0x114>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ca:	4b30      	ldr	r3, [pc, #192]	@ (800138c <MX_TIM3_Init+0x114>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012d0:	482e      	ldr	r0, [pc, #184]	@ (800138c <MX_TIM3_Init+0x114>)
 80012d2:	f00a fd0c 	bl	800bcee <HAL_TIM_Base_Init>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80012dc:	f000 fac2 	bl	8001864 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012ea:	4619      	mov	r1, r3
 80012ec:	4827      	ldr	r0, [pc, #156]	@ (800138c <MX_TIM3_Init+0x114>)
 80012ee:	f00b fa0b 	bl	800c708 <HAL_TIM_ConfigClockSource>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80012f8:	f000 fab4 	bl	8001864 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80012fc:	4823      	ldr	r0, [pc, #140]	@ (800138c <MX_TIM3_Init+0x114>)
 80012fe:	f00a fdd3 	bl	800bea8 <HAL_TIM_PWM_Init>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001308:	f000 faac 	bl	8001864 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800130c:	2300      	movs	r3, #0
 800130e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001310:	2300      	movs	r3, #0
 8001312:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001314:	f107 031c 	add.w	r3, r7, #28
 8001318:	4619      	mov	r1, r3
 800131a:	481c      	ldr	r0, [pc, #112]	@ (800138c <MX_TIM3_Init+0x114>)
 800131c:	f00b ff60 	bl	800d1e0 <HAL_TIMEx_MasterConfigSynchronization>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001326:	f000 fa9d 	bl	8001864 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800132a:	2360      	movs	r3, #96	@ 0x60
 800132c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001332:	2300      	movs	r3, #0
 8001334:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001336:	2300      	movs	r3, #0
 8001338:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800133a:	463b      	mov	r3, r7
 800133c:	2200      	movs	r2, #0
 800133e:	4619      	mov	r1, r3
 8001340:	4812      	ldr	r0, [pc, #72]	@ (800138c <MX_TIM3_Init+0x114>)
 8001342:	f00b f8cd 	bl	800c4e0 <HAL_TIM_PWM_ConfigChannel>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 800134c:	f000 fa8a 	bl	8001864 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001350:	463b      	mov	r3, r7
 8001352:	2204      	movs	r2, #4
 8001354:	4619      	mov	r1, r3
 8001356:	480d      	ldr	r0, [pc, #52]	@ (800138c <MX_TIM3_Init+0x114>)
 8001358:	f00b f8c2 	bl	800c4e0 <HAL_TIM_PWM_ConfigChannel>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001362:	f000 fa7f 	bl	8001864 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001366:	463b      	mov	r3, r7
 8001368:	2208      	movs	r2, #8
 800136a:	4619      	mov	r1, r3
 800136c:	4807      	ldr	r0, [pc, #28]	@ (800138c <MX_TIM3_Init+0x114>)
 800136e:	f00b f8b7 	bl	800c4e0 <HAL_TIM_PWM_ConfigChannel>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001378:	f000 fa74 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800137c:	4803      	ldr	r0, [pc, #12]	@ (800138c <MX_TIM3_Init+0x114>)
 800137e:	f000 fd77 	bl	8001e70 <HAL_TIM_MspPostInit>

}
 8001382:	bf00      	nop
 8001384:	3738      	adds	r7, #56	@ 0x38
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	240006d8 	.word	0x240006d8
 8001390:	40000400 	.word	0x40000400

08001394 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b08e      	sub	sp, #56	@ 0x38
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800139a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a8:	f107 031c 	add.w	r3, r7, #28
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	605a      	str	r2, [r3, #4]
 80013b2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013b4:	463b      	mov	r3, r7
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
 80013c0:	611a      	str	r2, [r3, #16]
 80013c2:	615a      	str	r2, [r3, #20]
 80013c4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80013c6:	4b2d      	ldr	r3, [pc, #180]	@ (800147c <MX_TIM4_Init+0xe8>)
 80013c8:	4a2d      	ldr	r2, [pc, #180]	@ (8001480 <MX_TIM4_Init+0xec>)
 80013ca:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80013cc:	4b2b      	ldr	r3, [pc, #172]	@ (800147c <MX_TIM4_Init+0xe8>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d2:	4b2a      	ldr	r3, [pc, #168]	@ (800147c <MX_TIM4_Init+0xe8>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80013d8:	4b28      	ldr	r3, [pc, #160]	@ (800147c <MX_TIM4_Init+0xe8>)
 80013da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013de:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e0:	4b26      	ldr	r3, [pc, #152]	@ (800147c <MX_TIM4_Init+0xe8>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013e6:	4b25      	ldr	r3, [pc, #148]	@ (800147c <MX_TIM4_Init+0xe8>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80013ec:	4823      	ldr	r0, [pc, #140]	@ (800147c <MX_TIM4_Init+0xe8>)
 80013ee:	f00a fc7e 	bl	800bcee <HAL_TIM_Base_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80013f8:	f000 fa34 	bl	8001864 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001400:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001402:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001406:	4619      	mov	r1, r3
 8001408:	481c      	ldr	r0, [pc, #112]	@ (800147c <MX_TIM4_Init+0xe8>)
 800140a:	f00b f97d 	bl	800c708 <HAL_TIM_ConfigClockSource>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001414:	f000 fa26 	bl	8001864 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001418:	4818      	ldr	r0, [pc, #96]	@ (800147c <MX_TIM4_Init+0xe8>)
 800141a:	f00a fd45 	bl	800bea8 <HAL_TIM_PWM_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001424:	f000 fa1e 	bl	8001864 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001428:	2300      	movs	r3, #0
 800142a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800142c:	2300      	movs	r3, #0
 800142e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001430:	f107 031c 	add.w	r3, r7, #28
 8001434:	4619      	mov	r1, r3
 8001436:	4811      	ldr	r0, [pc, #68]	@ (800147c <MX_TIM4_Init+0xe8>)
 8001438:	f00b fed2 	bl	800d1e0 <HAL_TIMEx_MasterConfigSynchronization>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001442:	f000 fa0f 	bl	8001864 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001446:	2360      	movs	r3, #96	@ 0x60
 8001448:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800144a:	2300      	movs	r3, #0
 800144c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800144e:	2300      	movs	r3, #0
 8001450:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001452:	2300      	movs	r3, #0
 8001454:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001456:	463b      	mov	r3, r7
 8001458:	2200      	movs	r2, #0
 800145a:	4619      	mov	r1, r3
 800145c:	4807      	ldr	r0, [pc, #28]	@ (800147c <MX_TIM4_Init+0xe8>)
 800145e:	f00b f83f 	bl	800c4e0 <HAL_TIM_PWM_ConfigChannel>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001468:	f000 f9fc 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800146c:	4803      	ldr	r0, [pc, #12]	@ (800147c <MX_TIM4_Init+0xe8>)
 800146e:	f000 fcff 	bl	8001e70 <HAL_TIM_MspPostInit>

}
 8001472:	bf00      	nop
 8001474:	3738      	adds	r7, #56	@ 0x38
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	24000724 	.word	0x24000724
 8001480:	40000800 	.word	0x40000800

08001484 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001488:	4b23      	ldr	r3, [pc, #140]	@ (8001518 <MX_UART7_Init+0x94>)
 800148a:	4a24      	ldr	r2, [pc, #144]	@ (800151c <MX_UART7_Init+0x98>)
 800148c:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 800148e:	4b22      	ldr	r3, [pc, #136]	@ (8001518 <MX_UART7_Init+0x94>)
 8001490:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001494:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001496:	4b20      	ldr	r3, [pc, #128]	@ (8001518 <MX_UART7_Init+0x94>)
 8001498:	2200      	movs	r2, #0
 800149a:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 800149c:	4b1e      	ldr	r3, [pc, #120]	@ (8001518 <MX_UART7_Init+0x94>)
 800149e:	2200      	movs	r2, #0
 80014a0:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80014a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001518 <MX_UART7_Init+0x94>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80014a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001518 <MX_UART7_Init+0x94>)
 80014aa:	220c      	movs	r2, #12
 80014ac:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 80014ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001518 <MX_UART7_Init+0x94>)
 80014b0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80014b4:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80014b6:	4b18      	ldr	r3, [pc, #96]	@ (8001518 <MX_UART7_Init+0x94>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014bc:	4b16      	ldr	r3, [pc, #88]	@ (8001518 <MX_UART7_Init+0x94>)
 80014be:	2200      	movs	r2, #0
 80014c0:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014c2:	4b15      	ldr	r3, [pc, #84]	@ (8001518 <MX_UART7_Init+0x94>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014c8:	4b13      	ldr	r3, [pc, #76]	@ (8001518 <MX_UART7_Init+0x94>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80014ce:	4812      	ldr	r0, [pc, #72]	@ (8001518 <MX_UART7_Init+0x94>)
 80014d0:	f00b ff40 	bl	800d354 <HAL_UART_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_UART7_Init+0x5a>
  {
    Error_Handler();
 80014da:	f000 f9c3 	bl	8001864 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014de:	2100      	movs	r1, #0
 80014e0:	480d      	ldr	r0, [pc, #52]	@ (8001518 <MX_UART7_Init+0x94>)
 80014e2:	f00d f84c 	bl	800e57e <HAL_UARTEx_SetTxFifoThreshold>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <MX_UART7_Init+0x6c>
  {
    Error_Handler();
 80014ec:	f000 f9ba 	bl	8001864 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014f0:	2100      	movs	r1, #0
 80014f2:	4809      	ldr	r0, [pc, #36]	@ (8001518 <MX_UART7_Init+0x94>)
 80014f4:	f00d f881 	bl	800e5fa <HAL_UARTEx_SetRxFifoThreshold>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_UART7_Init+0x7e>
  {
    Error_Handler();
 80014fe:	f000 f9b1 	bl	8001864 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8001502:	4805      	ldr	r0, [pc, #20]	@ (8001518 <MX_UART7_Init+0x94>)
 8001504:	f00d f802 	bl	800e50c <HAL_UARTEx_DisableFifoMode>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_UART7_Init+0x8e>
  {
    Error_Handler();
 800150e:	f000 f9a9 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	24000770 	.word	0x24000770
 800151c:	40007800 	.word	0x40007800

08001520 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001524:	4b22      	ldr	r3, [pc, #136]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 8001526:	4a23      	ldr	r2, [pc, #140]	@ (80015b4 <MX_USART1_UART_Init+0x94>)
 8001528:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800152a:	4b21      	ldr	r3, [pc, #132]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 800152c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001530:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001532:	4b1f      	ldr	r3, [pc, #124]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001538:	4b1d      	ldr	r3, [pc, #116]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 800153a:	2200      	movs	r2, #0
 800153c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800153e:	4b1c      	ldr	r3, [pc, #112]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001544:	4b1a      	ldr	r3, [pc, #104]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 8001546:	220c      	movs	r2, #12
 8001548:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800154a:	4b19      	ldr	r3, [pc, #100]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 800154c:	2200      	movs	r2, #0
 800154e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001550:	4b17      	ldr	r3, [pc, #92]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 8001552:	2200      	movs	r2, #0
 8001554:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001556:	4b16      	ldr	r3, [pc, #88]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 8001558:	2200      	movs	r2, #0
 800155a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800155c:	4b14      	ldr	r3, [pc, #80]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 800155e:	2200      	movs	r2, #0
 8001560:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001562:	4b13      	ldr	r3, [pc, #76]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 8001564:	2200      	movs	r2, #0
 8001566:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001568:	4811      	ldr	r0, [pc, #68]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 800156a:	f00b fef3 	bl	800d354 <HAL_UART_Init>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001574:	f000 f976 	bl	8001864 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001578:	2100      	movs	r1, #0
 800157a:	480d      	ldr	r0, [pc, #52]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 800157c:	f00c ffff 	bl	800e57e <HAL_UARTEx_SetTxFifoThreshold>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001586:	f000 f96d 	bl	8001864 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800158a:	2100      	movs	r1, #0
 800158c:	4808      	ldr	r0, [pc, #32]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 800158e:	f00d f834 	bl	800e5fa <HAL_UARTEx_SetRxFifoThreshold>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001598:	f000 f964 	bl	8001864 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800159c:	4804      	ldr	r0, [pc, #16]	@ (80015b0 <MX_USART1_UART_Init+0x90>)
 800159e:	f00c ffb5 	bl	800e50c <HAL_UARTEx_DisableFifoMode>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80015a8:	f000 f95c 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015ac:	bf00      	nop
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	24000804 	.word	0x24000804
 80015b4:	40011000 	.word	0x40011000

080015b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015be:	4b0d      	ldr	r3, [pc, #52]	@ (80015f4 <MX_DMA_Init+0x3c>)
 80015c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015c4:	4a0b      	ldr	r2, [pc, #44]	@ (80015f4 <MX_DMA_Init+0x3c>)
 80015c6:	f043 0301 	orr.w	r3, r3, #1
 80015ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80015ce:	4b09      	ldr	r3, [pc, #36]	@ (80015f4 <MX_DMA_Init+0x3c>)
 80015d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015d4:	f003 0301 	and.w	r3, r3, #1
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80015dc:	2200      	movs	r2, #0
 80015de:	2100      	movs	r1, #0
 80015e0:	200b      	movs	r0, #11
 80015e2:	f003 fa4c 	bl	8004a7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80015e6:	200b      	movs	r0, #11
 80015e8:	f003 fa63 	bl	8004ab2 <HAL_NVIC_EnableIRQ>

}
 80015ec:	bf00      	nop
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	58024400 	.word	0x58024400

080015f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08c      	sub	sp, #48	@ 0x30
 80015fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fe:	f107 031c 	add.w	r3, r7, #28
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	609a      	str	r2, [r3, #8]
 800160a:	60da      	str	r2, [r3, #12]
 800160c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800160e:	4b79      	ldr	r3, [pc, #484]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 8001610:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001614:	4a77      	ldr	r2, [pc, #476]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 8001616:	f043 0310 	orr.w	r3, r3, #16
 800161a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800161e:	4b75      	ldr	r3, [pc, #468]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 8001620:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001624:	f003 0310 	and.w	r3, r3, #16
 8001628:	61bb      	str	r3, [r7, #24]
 800162a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800162c:	4b71      	ldr	r3, [pc, #452]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 800162e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001632:	4a70      	ldr	r2, [pc, #448]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 8001634:	f043 0304 	orr.w	r3, r3, #4
 8001638:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800163c:	4b6d      	ldr	r3, [pc, #436]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 800163e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001642:	f003 0304 	and.w	r3, r3, #4
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800164a:	4b6a      	ldr	r3, [pc, #424]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 800164c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001650:	4a68      	ldr	r2, [pc, #416]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 8001652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001656:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800165a:	4b66      	ldr	r3, [pc, #408]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 800165c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001660:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001664:	613b      	str	r3, [r7, #16]
 8001666:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001668:	4b62      	ldr	r3, [pc, #392]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 800166a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800166e:	4a61      	ldr	r2, [pc, #388]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001678:	4b5e      	ldr	r3, [pc, #376]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 800167a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001686:	4b5b      	ldr	r3, [pc, #364]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 8001688:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800168c:	4a59      	ldr	r2, [pc, #356]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 800168e:	f043 0302 	orr.w	r3, r3, #2
 8001692:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001696:	4b57      	ldr	r3, [pc, #348]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 8001698:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800169c:	f003 0302 	and.w	r3, r3, #2
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016a4:	4b53      	ldr	r3, [pc, #332]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 80016a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016aa:	4a52      	ldr	r2, [pc, #328]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 80016ac:	f043 0308 	orr.w	r3, r3, #8
 80016b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016b4:	4b4f      	ldr	r3, [pc, #316]	@ (80017f4 <MX_GPIO_Init+0x1fc>)
 80016b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ba:	f003 0308 	and.w	r3, r3, #8
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_RESET);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2110      	movs	r1, #16
 80016c6:	484c      	ldr	r0, [pc, #304]	@ (80017f8 <MX_GPIO_Init+0x200>)
 80016c8:	f005 fa50 	bl	8006b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_TIMING2_GPIO_Port, GPIO_TIMING2_Pin, GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2104      	movs	r1, #4
 80016d0:	484a      	ldr	r0, [pc, #296]	@ (80017fc <MX_GPIO_Init+0x204>)
 80016d2:	f005 fa4b 	bl	8006b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_TIMING1_Pin|MUTE_INDICATOR_Pin|MUTE_SIGNAL_Pin, GPIO_PIN_RESET);
 80016d6:	2200      	movs	r2, #0
 80016d8:	210b      	movs	r1, #11
 80016da:	4849      	ldr	r0, [pc, #292]	@ (8001800 <MX_GPIO_Init+0x208>)
 80016dc:	f005 fa46 	bl	8006b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ACCEL_NCS1_Pin|RECORD_INDICATOR_Pin, GPIO_PIN_RESET);
 80016e0:	2200      	movs	r2, #0
 80016e2:	f44f 5188 	mov.w	r1, #4352	@ 0x1100
 80016e6:	4847      	ldr	r0, [pc, #284]	@ (8001804 <MX_GPIO_Init+0x20c>)
 80016e8:	f005 fa40 	bl	8006b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80016ec:	2200      	movs	r2, #0
 80016ee:	2101      	movs	r1, #1
 80016f0:	4845      	ldr	r0, [pc, #276]	@ (8001808 <MX_GPIO_Init+0x210>)
 80016f2:	f005 fa3b 	bl	8006b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI4_INT1_Pin */
  GPIO_InitStruct.Pin = SPI4_INT1_Pin;
 80016f6:	2308      	movs	r3, #8
 80016f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016fa:	2300      	movs	r3, #0
 80016fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SPI4_INT1_GPIO_Port, &GPIO_InitStruct);
 8001702:	f107 031c 	add.w	r3, r7, #28
 8001706:	4619      	mov	r1, r3
 8001708:	483b      	ldr	r0, [pc, #236]	@ (80017f8 <MX_GPIO_Init+0x200>)
 800170a:	f005 f887 	bl	800681c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI4_CS_Pin */
  GPIO_InitStruct.Pin = SPI4_CS_Pin;
 800170e:	2310      	movs	r3, #16
 8001710:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001712:	2301      	movs	r3, #1
 8001714:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	2300      	movs	r3, #0
 8001718:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171a:	2300      	movs	r3, #0
 800171c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SPI4_CS_GPIO_Port, &GPIO_InitStruct);
 800171e:	f107 031c 	add.w	r3, r7, #28
 8001722:	4619      	mov	r1, r3
 8001724:	4834      	ldr	r0, [pc, #208]	@ (80017f8 <MX_GPIO_Init+0x200>)
 8001726:	f005 f879 	bl	800681c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 DAC_EXT_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|DAC_EXT_Pin;
 800172a:	f44f 5308 	mov.w	r3, #8704	@ 0x2200
 800172e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001730:	2300      	movs	r3, #0
 8001732:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001734:	2300      	movs	r3, #0
 8001736:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001738:	f107 031c 	add.w	r3, r7, #28
 800173c:	4619      	mov	r1, r3
 800173e:	482f      	ldr	r0, [pc, #188]	@ (80017fc <MX_GPIO_Init+0x204>)
 8001740:	f005 f86c 	bl	800681c <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_TIMING2_Pin */
  GPIO_InitStruct.Pin = GPIO_TIMING2_Pin;
 8001744:	2304      	movs	r3, #4
 8001746:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001748:	2301      	movs	r3, #1
 800174a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	2300      	movs	r3, #0
 800174e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001750:	2300      	movs	r3, #0
 8001752:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIO_TIMING2_GPIO_Port, &GPIO_InitStruct);
 8001754:	f107 031c 	add.w	r3, r7, #28
 8001758:	4619      	mov	r1, r3
 800175a:	4828      	ldr	r0, [pc, #160]	@ (80017fc <MX_GPIO_Init+0x204>)
 800175c:	f005 f85e 	bl	800681c <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_TIMING1_Pin MUTE_INDICATOR_Pin MUTE_SIGNAL_Pin */
  GPIO_InitStruct.Pin = GPIO_TIMING1_Pin|MUTE_INDICATOR_Pin|MUTE_SIGNAL_Pin;
 8001760:	230b      	movs	r3, #11
 8001762:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001764:	2301      	movs	r3, #1
 8001766:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001768:	2300      	movs	r3, #0
 800176a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176c:	2300      	movs	r3, #0
 800176e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001770:	f107 031c 	add.w	r3, r7, #28
 8001774:	4619      	mov	r1, r3
 8001776:	4822      	ldr	r0, [pc, #136]	@ (8001800 <MX_GPIO_Init+0x208>)
 8001778:	f005 f850 	bl	800681c <HAL_GPIO_Init>

  /*Configure GPIO pins : MUTE_BUTTON_Pin BIG_RED_BUTTON_Pin */
  GPIO_InitStruct.Pin = MUTE_BUTTON_Pin|BIG_RED_BUTTON_Pin;
 800177c:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001780:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001782:	2300      	movs	r3, #0
 8001784:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001786:	2300      	movs	r3, #0
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178a:	f107 031c 	add.w	r3, r7, #28
 800178e:	4619      	mov	r1, r3
 8001790:	481b      	ldr	r0, [pc, #108]	@ (8001800 <MX_GPIO_Init+0x208>)
 8001792:	f005 f843 	bl	800681c <HAL_GPIO_Init>

  /*Configure GPIO pins : ACCEL_NCS1_Pin RECORD_INDICATOR_Pin */
  GPIO_InitStruct.Pin = ACCEL_NCS1_Pin|RECORD_INDICATOR_Pin;
 8001796:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 800179a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179c:	2301      	movs	r3, #1
 800179e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a0:	2300      	movs	r3, #0
 80017a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a4:	2300      	movs	r3, #0
 80017a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017a8:	f107 031c 	add.w	r3, r7, #28
 80017ac:	4619      	mov	r1, r3
 80017ae:	4815      	ldr	r0, [pc, #84]	@ (8001804 <MX_GPIO_Init+0x20c>)
 80017b0:	f005 f834 	bl	800681c <HAL_GPIO_Init>

  /*Configure GPIO pins : ACCEL_INTA1_Pin ACCEL_INTB1_Pin SPI3_INT1_Pin SPI3_INT2_Pin */
  GPIO_InitStruct.Pin = ACCEL_INTA1_Pin|ACCEL_INTB1_Pin|SPI3_INT1_Pin|SPI3_INT2_Pin;
 80017b4:	f240 3306 	movw	r3, #774	@ 0x306
 80017b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ba:	2300      	movs	r3, #0
 80017bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017be:	2300      	movs	r3, #0
 80017c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017c2:	f107 031c 	add.w	r3, r7, #28
 80017c6:	4619      	mov	r1, r3
 80017c8:	480f      	ldr	r0, [pc, #60]	@ (8001808 <MX_GPIO_Init+0x210>)
 80017ca:	f005 f827 	bl	800681c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 80017ce:	2301      	movs	r3, #1
 80017d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d2:	2301      	movs	r3, #1
 80017d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017da:	2300      	movs	r3, #0
 80017dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 80017de:	f107 031c 	add.w	r3, r7, #28
 80017e2:	4619      	mov	r1, r3
 80017e4:	4808      	ldr	r0, [pc, #32]	@ (8001808 <MX_GPIO_Init+0x210>)
 80017e6:	f005 f819 	bl	800681c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017ea:	bf00      	nop
 80017ec:	3730      	adds	r7, #48	@ 0x30
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	58024400 	.word	0x58024400
 80017f8:	58021000 	.word	0x58021000
 80017fc:	58020800 	.word	0x58020800
 8001800:	58020000 	.word	0x58020000
 8001804:	58020400 	.word	0x58020400
 8001808:	58020c00 	.word	0x58020c00

0800180c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001812:	463b      	mov	r3, r7
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	605a      	str	r2, [r3, #4]
 800181a:	609a      	str	r2, [r3, #8]
 800181c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800181e:	f003 f963 	bl	8004ae8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001822:	2301      	movs	r3, #1
 8001824:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001826:	2300      	movs	r3, #0
 8001828:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800182a:	2300      	movs	r3, #0
 800182c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800182e:	231f      	movs	r3, #31
 8001830:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001832:	2387      	movs	r3, #135	@ 0x87
 8001834:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001836:	2300      	movs	r3, #0
 8001838:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800183a:	2300      	movs	r3, #0
 800183c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800183e:	2301      	movs	r3, #1
 8001840:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001842:	2301      	movs	r3, #1
 8001844:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001846:	2300      	movs	r3, #0
 8001848:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800184a:	2300      	movs	r3, #0
 800184c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800184e:	463b      	mov	r3, r7
 8001850:	4618      	mov	r0, r3
 8001852:	f003 f981 	bl	8004b58 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001856:	2004      	movs	r0, #4
 8001858:	f003 f95e 	bl	8004b18 <HAL_MPU_Enable>

}
 800185c:	bf00      	nop
 800185e:	3710      	adds	r7, #16
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001868:	b672      	cpsid	i
}
 800186a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800186c:	bf00      	nop
 800186e:	e7fd      	b.n	800186c <Error_Handler+0x8>

08001870 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001876:	4b0a      	ldr	r3, [pc, #40]	@ (80018a0 <HAL_MspInit+0x30>)
 8001878:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800187c:	4a08      	ldr	r2, [pc, #32]	@ (80018a0 <HAL_MspInit+0x30>)
 800187e:	f043 0302 	orr.w	r3, r3, #2
 8001882:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001886:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <HAL_MspInit+0x30>)
 8001888:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800188c:	f003 0302 	and.w	r3, r3, #2
 8001890:	607b      	str	r3, [r7, #4]
 8001892:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001894:	bf00      	nop
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr
 80018a0:	58024400 	.word	0x58024400

080018a4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08c      	sub	sp, #48	@ 0x30
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ac:	f107 031c 	add.w	r3, r7, #28
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a39      	ldr	r2, [pc, #228]	@ (80019a8 <HAL_ADC_MspInit+0x104>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d133      	bne.n	800192e <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80018c6:	4b39      	ldr	r3, [pc, #228]	@ (80019ac <HAL_ADC_MspInit+0x108>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	3301      	adds	r3, #1
 80018cc:	4a37      	ldr	r2, [pc, #220]	@ (80019ac <HAL_ADC_MspInit+0x108>)
 80018ce:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80018d0:	4b36      	ldr	r3, [pc, #216]	@ (80019ac <HAL_ADC_MspInit+0x108>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d10e      	bne.n	80018f6 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80018d8:	4b35      	ldr	r3, [pc, #212]	@ (80019b0 <HAL_ADC_MspInit+0x10c>)
 80018da:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80018de:	4a34      	ldr	r2, [pc, #208]	@ (80019b0 <HAL_ADC_MspInit+0x10c>)
 80018e0:	f043 0320 	orr.w	r3, r3, #32
 80018e4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80018e8:	4b31      	ldr	r3, [pc, #196]	@ (80019b0 <HAL_ADC_MspInit+0x10c>)
 80018ea:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80018ee:	f003 0320 	and.w	r3, r3, #32
 80018f2:	61bb      	str	r3, [r7, #24]
 80018f4:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f6:	4b2e      	ldr	r3, [pc, #184]	@ (80019b0 <HAL_ADC_MspInit+0x10c>)
 80018f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018fc:	4a2c      	ldr	r2, [pc, #176]	@ (80019b0 <HAL_ADC_MspInit+0x10c>)
 80018fe:	f043 0304 	orr.w	r3, r3, #4
 8001902:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001906:	4b2a      	ldr	r3, [pc, #168]	@ (80019b0 <HAL_ADC_MspInit+0x10c>)
 8001908:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800190c:	f003 0304 	and.w	r3, r3, #4
 8001910:	617b      	str	r3, [r7, #20]
 8001912:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001914:	2330      	movs	r3, #48	@ 0x30
 8001916:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001918:	2303      	movs	r3, #3
 800191a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001920:	f107 031c 	add.w	r3, r7, #28
 8001924:	4619      	mov	r1, r3
 8001926:	4823      	ldr	r0, [pc, #140]	@ (80019b4 <HAL_ADC_MspInit+0x110>)
 8001928:	f004 ff78 	bl	800681c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800192c:	e037      	b.n	800199e <HAL_ADC_MspInit+0xfa>
  else if(hadc->Instance==ADC2)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a21      	ldr	r2, [pc, #132]	@ (80019b8 <HAL_ADC_MspInit+0x114>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d132      	bne.n	800199e <HAL_ADC_MspInit+0xfa>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001938:	4b1c      	ldr	r3, [pc, #112]	@ (80019ac <HAL_ADC_MspInit+0x108>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	3301      	adds	r3, #1
 800193e:	4a1b      	ldr	r2, [pc, #108]	@ (80019ac <HAL_ADC_MspInit+0x108>)
 8001940:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001942:	4b1a      	ldr	r3, [pc, #104]	@ (80019ac <HAL_ADC_MspInit+0x108>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2b01      	cmp	r3, #1
 8001948:	d10e      	bne.n	8001968 <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800194a:	4b19      	ldr	r3, [pc, #100]	@ (80019b0 <HAL_ADC_MspInit+0x10c>)
 800194c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001950:	4a17      	ldr	r2, [pc, #92]	@ (80019b0 <HAL_ADC_MspInit+0x10c>)
 8001952:	f043 0320 	orr.w	r3, r3, #32
 8001956:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800195a:	4b15      	ldr	r3, [pc, #84]	@ (80019b0 <HAL_ADC_MspInit+0x10c>)
 800195c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001960:	f003 0320 	and.w	r3, r3, #32
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001968:	4b11      	ldr	r3, [pc, #68]	@ (80019b0 <HAL_ADC_MspInit+0x10c>)
 800196a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800196e:	4a10      	ldr	r2, [pc, #64]	@ (80019b0 <HAL_ADC_MspInit+0x10c>)
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001978:	4b0d      	ldr	r3, [pc, #52]	@ (80019b0 <HAL_ADC_MspInit+0x10c>)
 800197a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001986:	23c0      	movs	r3, #192	@ 0xc0
 8001988:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800198a:	2303      	movs	r3, #3
 800198c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198e:	2300      	movs	r3, #0
 8001990:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001992:	f107 031c 	add.w	r3, r7, #28
 8001996:	4619      	mov	r1, r3
 8001998:	4808      	ldr	r0, [pc, #32]	@ (80019bc <HAL_ADC_MspInit+0x118>)
 800199a:	f004 ff3f 	bl	800681c <HAL_GPIO_Init>
}
 800199e:	bf00      	nop
 80019a0:	3730      	adds	r7, #48	@ 0x30
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	40022000 	.word	0x40022000
 80019ac:	24002ef0 	.word	0x24002ef0
 80019b0:	58024400 	.word	0x58024400
 80019b4:	58020800 	.word	0x58020800
 80019b8:	40022100 	.word	0x40022100
 80019bc:	58020000 	.word	0x58020000

080019c0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08a      	sub	sp, #40	@ 0x28
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c8:	f107 0314 	add.w	r3, r7, #20
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
 80019d6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a30      	ldr	r2, [pc, #192]	@ (8001aa0 <HAL_DAC_MspInit+0xe0>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d159      	bne.n	8001a96 <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 80019e2:	4b30      	ldr	r3, [pc, #192]	@ (8001aa4 <HAL_DAC_MspInit+0xe4>)
 80019e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019e8:	4a2e      	ldr	r2, [pc, #184]	@ (8001aa4 <HAL_DAC_MspInit+0xe4>)
 80019ea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80019ee:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80019f2:	4b2c      	ldr	r3, [pc, #176]	@ (8001aa4 <HAL_DAC_MspInit+0xe4>)
 80019f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a00:	4b28      	ldr	r3, [pc, #160]	@ (8001aa4 <HAL_DAC_MspInit+0xe4>)
 8001a02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a06:	4a27      	ldr	r2, [pc, #156]	@ (8001aa4 <HAL_DAC_MspInit+0xe4>)
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a10:	4b24      	ldr	r3, [pc, #144]	@ (8001aa4 <HAL_DAC_MspInit+0xe4>)
 8001a12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a1e:	2310      	movs	r3, #16
 8001a20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a22:	2303      	movs	r3, #3
 8001a24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2a:	f107 0314 	add.w	r3, r7, #20
 8001a2e:	4619      	mov	r1, r3
 8001a30:	481d      	ldr	r0, [pc, #116]	@ (8001aa8 <HAL_DAC_MspInit+0xe8>)
 8001a32:	f004 fef3 	bl	800681c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream0;
 8001a36:	4b1d      	ldr	r3, [pc, #116]	@ (8001aac <HAL_DAC_MspInit+0xec>)
 8001a38:	4a1d      	ldr	r2, [pc, #116]	@ (8001ab0 <HAL_DAC_MspInit+0xf0>)
 8001a3a:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8001a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001aac <HAL_DAC_MspInit+0xec>)
 8001a3e:	2243      	movs	r2, #67	@ 0x43
 8001a40:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a42:	4b1a      	ldr	r3, [pc, #104]	@ (8001aac <HAL_DAC_MspInit+0xec>)
 8001a44:	2240      	movs	r2, #64	@ 0x40
 8001a46:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a48:	4b18      	ldr	r3, [pc, #96]	@ (8001aac <HAL_DAC_MspInit+0xec>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001a4e:	4b17      	ldr	r3, [pc, #92]	@ (8001aac <HAL_DAC_MspInit+0xec>)
 8001a50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a54:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001a56:	4b15      	ldr	r3, [pc, #84]	@ (8001aac <HAL_DAC_MspInit+0xec>)
 8001a58:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a5c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001a5e:	4b13      	ldr	r3, [pc, #76]	@ (8001aac <HAL_DAC_MspInit+0xec>)
 8001a60:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a64:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001a66:	4b11      	ldr	r3, [pc, #68]	@ (8001aac <HAL_DAC_MspInit+0xec>)
 8001a68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a6c:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001aac <HAL_DAC_MspInit+0xec>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a74:	4b0d      	ldr	r3, [pc, #52]	@ (8001aac <HAL_DAC_MspInit+0xec>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001a7a:	480c      	ldr	r0, [pc, #48]	@ (8001aac <HAL_DAC_MspInit+0xec>)
 8001a7c:	f003 fa10 	bl	8004ea0 <HAL_DMA_Init>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8001a86:	f7ff feed 	bl	8001864 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4a07      	ldr	r2, [pc, #28]	@ (8001aac <HAL_DAC_MspInit+0xec>)
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	4a06      	ldr	r2, [pc, #24]	@ (8001aac <HAL_DAC_MspInit+0xec>)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001a96:	bf00      	nop
 8001a98:	3728      	adds	r7, #40	@ 0x28
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40007400 	.word	0x40007400
 8001aa4:	58024400 	.word	0x58024400
 8001aa8:	58020000 	.word	0x58020000
 8001aac:	240003dc 	.word	0x240003dc
 8001ab0:	40020010 	.word	0x40020010

08001ab4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b0b8      	sub	sp, #224	@ 0xe0
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001abc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	605a      	str	r2, [r3, #4]
 8001ac6:	609a      	str	r2, [r3, #8]
 8001ac8:	60da      	str	r2, [r3, #12]
 8001aca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001acc:	f107 0310 	add.w	r3, r7, #16
 8001ad0:	22b8      	movs	r2, #184	@ 0xb8
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f012 f9b8 	bl	8013e4a <memset>
  if(hi2c->Instance==I2C2)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a27      	ldr	r2, [pc, #156]	@ (8001b7c <HAL_I2C_MspInit+0xc8>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d146      	bne.n	8001b72 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001ae4:	f04f 0208 	mov.w	r2, #8
 8001ae8:	f04f 0300 	mov.w	r3, #0
 8001aec:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8001af0:	2300      	movs	r3, #0
 8001af2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001af6:	f107 0310 	add.w	r3, r7, #16
 8001afa:	4618      	mov	r0, r3
 8001afc:	f007 fbd2 	bl	80092a4 <HAL_RCCEx_PeriphCLKConfig>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8001b06:	f7ff fead 	bl	8001864 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001b80 <HAL_I2C_MspInit+0xcc>)
 8001b0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b10:	4a1b      	ldr	r2, [pc, #108]	@ (8001b80 <HAL_I2C_MspInit+0xcc>)
 8001b12:	f043 0302 	orr.w	r3, r3, #2
 8001b16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b1a:	4b19      	ldr	r3, [pc, #100]	@ (8001b80 <HAL_I2C_MspInit+0xcc>)
 8001b1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b20:	f003 0302 	and.w	r3, r3, #2
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001b28:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001b2c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b30:	2312      	movs	r3, #18
 8001b32:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b42:	2304      	movs	r3, #4
 8001b44:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b48:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	480d      	ldr	r0, [pc, #52]	@ (8001b84 <HAL_I2C_MspInit+0xd0>)
 8001b50:	f004 fe64 	bl	800681c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001b54:	4b0a      	ldr	r3, [pc, #40]	@ (8001b80 <HAL_I2C_MspInit+0xcc>)
 8001b56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b5a:	4a09      	ldr	r2, [pc, #36]	@ (8001b80 <HAL_I2C_MspInit+0xcc>)
 8001b5c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b60:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001b64:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <HAL_I2C_MspInit+0xcc>)
 8001b66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b6e:	60bb      	str	r3, [r7, #8]
 8001b70:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001b72:	bf00      	nop
 8001b74:	37e0      	adds	r7, #224	@ 0xe0
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40005800 	.word	0x40005800
 8001b80:	58024400 	.word	0x58024400
 8001b84:	58020400 	.word	0x58020400

08001b88 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b0bc      	sub	sp, #240	@ 0xf0
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b90:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
 8001b9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ba0:	f107 0320 	add.w	r3, r7, #32
 8001ba4:	22b8      	movs	r2, #184	@ 0xb8
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f012 f94e 	bl	8013e4a <memset>
  if(hspi->Instance==SPI2)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a72      	ldr	r2, [pc, #456]	@ (8001d7c <HAL_SPI_MspInit+0x1f4>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d146      	bne.n	8001c46 <HAL_SPI_MspInit+0xbe>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001bb8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001bbc:	f04f 0300 	mov.w	r3, #0
 8001bc0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bc8:	f107 0320 	add.w	r3, r7, #32
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f007 fb69 	bl	80092a4 <HAL_RCCEx_PeriphCLKConfig>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8001bd8:	f7ff fe44 	bl	8001864 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001bdc:	4b68      	ldr	r3, [pc, #416]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001bde:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001be2:	4a67      	ldr	r2, [pc, #412]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001be4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001be8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001bec:	4b64      	ldr	r3, [pc, #400]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001bee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001bf2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bf6:	61fb      	str	r3, [r7, #28]
 8001bf8:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfa:	4b61      	ldr	r3, [pc, #388]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001bfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c00:	4a5f      	ldr	r2, [pc, #380]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001c02:	f043 0302 	orr.w	r3, r3, #2
 8001c06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c0a:	4b5d      	ldr	r3, [pc, #372]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001c0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c10:	f003 0302 	and.w	r3, r3, #2
 8001c14:	61bb      	str	r3, [r7, #24]
 8001c16:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ACCEL_SCK1_Pin|ACCEL_MISO1_Pin|ACCEL_MOSI1_Pin;
 8001c18:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001c1c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c20:	2302      	movs	r3, #2
 8001c22:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c26:	2300      	movs	r3, #0
 8001c28:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c32:	2305      	movs	r3, #5
 8001c34:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c38:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4851      	ldr	r0, [pc, #324]	@ (8001d84 <HAL_SPI_MspInit+0x1fc>)
 8001c40:	f004 fdec 	bl	800681c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8001c44:	e096      	b.n	8001d74 <HAL_SPI_MspInit+0x1ec>
  else if(hspi->Instance==SPI3)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a4f      	ldr	r2, [pc, #316]	@ (8001d88 <HAL_SPI_MspInit+0x200>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d146      	bne.n	8001cde <HAL_SPI_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001c50:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c54:	f04f 0300 	mov.w	r3, #0
 8001c58:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c60:	f107 0320 	add.w	r3, r7, #32
 8001c64:	4618      	mov	r0, r3
 8001c66:	f007 fb1d 	bl	80092a4 <HAL_RCCEx_PeriphCLKConfig>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <HAL_SPI_MspInit+0xec>
      Error_Handler();
 8001c70:	f7ff fdf8 	bl	8001864 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001c74:	4b42      	ldr	r3, [pc, #264]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001c76:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c7a:	4a41      	ldr	r2, [pc, #260]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001c7c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c80:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001c84:	4b3e      	ldr	r3, [pc, #248]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001c86:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c8e:	617b      	str	r3, [r7, #20]
 8001c90:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c92:	4b3b      	ldr	r3, [pc, #236]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c98:	4a39      	ldr	r2, [pc, #228]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001c9a:	f043 0304 	orr.w	r3, r3, #4
 8001c9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ca2:	4b37      	ldr	r3, [pc, #220]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ca8:	f003 0304 	and.w	r3, r3, #4
 8001cac:	613b      	str	r3, [r7, #16]
 8001cae:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001cb0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001cb4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001cca:	2306      	movs	r3, #6
 8001ccc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cd0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	482d      	ldr	r0, [pc, #180]	@ (8001d8c <HAL_SPI_MspInit+0x204>)
 8001cd8:	f004 fda0 	bl	800681c <HAL_GPIO_Init>
}
 8001cdc:	e04a      	b.n	8001d74 <HAL_SPI_MspInit+0x1ec>
  else if(hspi->Instance==SPI4)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a2b      	ldr	r2, [pc, #172]	@ (8001d90 <HAL_SPI_MspInit+0x208>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d145      	bne.n	8001d74 <HAL_SPI_MspInit+0x1ec>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8001ce8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cec:	f04f 0300 	mov.w	r3, #0
 8001cf0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cfa:	f107 0320 	add.w	r3, r7, #32
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f007 fad0 	bl	80092a4 <HAL_RCCEx_PeriphCLKConfig>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <HAL_SPI_MspInit+0x186>
      Error_Handler();
 8001d0a:	f7ff fdab 	bl	8001864 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001d0e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001d10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d14:	4a1a      	ldr	r2, [pc, #104]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001d16:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001d1a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d1e:	4b18      	ldr	r3, [pc, #96]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001d20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d28:	60fb      	str	r3, [r7, #12]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d2c:	4b14      	ldr	r3, [pc, #80]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001d2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d32:	4a13      	ldr	r2, [pc, #76]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001d34:	f043 0310 	orr.w	r3, r3, #16
 8001d38:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d3c:	4b10      	ldr	r3, [pc, #64]	@ (8001d80 <HAL_SPI_MspInit+0x1f8>)
 8001d3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d42:	f003 0310 	and.w	r3, r3, #16
 8001d46:	60bb      	str	r3, [r7, #8]
 8001d48:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001d4a:	2364      	movs	r3, #100	@ 0x64
 8001d4c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d50:	2302      	movs	r3, #2
 8001d52:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001d62:	2305      	movs	r3, #5
 8001d64:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d68:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4809      	ldr	r0, [pc, #36]	@ (8001d94 <HAL_SPI_MspInit+0x20c>)
 8001d70:	f004 fd54 	bl	800681c <HAL_GPIO_Init>
}
 8001d74:	bf00      	nop
 8001d76:	37f0      	adds	r7, #240	@ 0xf0
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40003800 	.word	0x40003800
 8001d80:	58024400 	.word	0x58024400
 8001d84:	58020400 	.word	0x58020400
 8001d88:	40003c00 	.word	0x40003c00
 8001d8c:	58020800 	.word	0x58020800
 8001d90:	40013400 	.word	0x40013400
 8001d94:	58021000 	.word	0x58021000

08001d98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b086      	sub	sp, #24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a2e      	ldr	r2, [pc, #184]	@ (8001e60 <HAL_TIM_Base_MspInit+0xc8>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d10f      	bne.n	8001dca <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001daa:	4b2e      	ldr	r3, [pc, #184]	@ (8001e64 <HAL_TIM_Base_MspInit+0xcc>)
 8001dac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001db0:	4a2c      	ldr	r2, [pc, #176]	@ (8001e64 <HAL_TIM_Base_MspInit+0xcc>)
 8001db2:	f043 0301 	orr.w	r3, r3, #1
 8001db6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001dba:	4b2a      	ldr	r3, [pc, #168]	@ (8001e64 <HAL_TIM_Base_MspInit+0xcc>)
 8001dbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dc0:	f003 0301 	and.w	r3, r3, #1
 8001dc4:	617b      	str	r3, [r7, #20]
 8001dc6:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001dc8:	e045      	b.n	8001e56 <HAL_TIM_Base_MspInit+0xbe>
  else if(htim_base->Instance==TIM2)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dd2:	d10f      	bne.n	8001df4 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dd4:	4b23      	ldr	r3, [pc, #140]	@ (8001e64 <HAL_TIM_Base_MspInit+0xcc>)
 8001dd6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001dda:	4a22      	ldr	r2, [pc, #136]	@ (8001e64 <HAL_TIM_Base_MspInit+0xcc>)
 8001ddc:	f043 0301 	orr.w	r3, r3, #1
 8001de0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001de4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e64 <HAL_TIM_Base_MspInit+0xcc>)
 8001de6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	613b      	str	r3, [r7, #16]
 8001df0:	693b      	ldr	r3, [r7, #16]
}
 8001df2:	e030      	b.n	8001e56 <HAL_TIM_Base_MspInit+0xbe>
  else if(htim_base->Instance==TIM3)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a1b      	ldr	r2, [pc, #108]	@ (8001e68 <HAL_TIM_Base_MspInit+0xd0>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d117      	bne.n	8001e2e <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001dfe:	4b19      	ldr	r3, [pc, #100]	@ (8001e64 <HAL_TIM_Base_MspInit+0xcc>)
 8001e00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e04:	4a17      	ldr	r2, [pc, #92]	@ (8001e64 <HAL_TIM_Base_MspInit+0xcc>)
 8001e06:	f043 0302 	orr.w	r3, r3, #2
 8001e0a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e0e:	4b15      	ldr	r3, [pc, #84]	@ (8001e64 <HAL_TIM_Base_MspInit+0xcc>)
 8001e10:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	60fb      	str	r3, [r7, #12]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	2100      	movs	r1, #0
 8001e20:	201d      	movs	r0, #29
 8001e22:	f002 fe2c 	bl	8004a7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e26:	201d      	movs	r0, #29
 8001e28:	f002 fe43 	bl	8004ab2 <HAL_NVIC_EnableIRQ>
}
 8001e2c:	e013      	b.n	8001e56 <HAL_TIM_Base_MspInit+0xbe>
  else if(htim_base->Instance==TIM4)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a0e      	ldr	r2, [pc, #56]	@ (8001e6c <HAL_TIM_Base_MspInit+0xd4>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d10e      	bne.n	8001e56 <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e38:	4b0a      	ldr	r3, [pc, #40]	@ (8001e64 <HAL_TIM_Base_MspInit+0xcc>)
 8001e3a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e3e:	4a09      	ldr	r2, [pc, #36]	@ (8001e64 <HAL_TIM_Base_MspInit+0xcc>)
 8001e40:	f043 0304 	orr.w	r3, r3, #4
 8001e44:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e48:	4b06      	ldr	r3, [pc, #24]	@ (8001e64 <HAL_TIM_Base_MspInit+0xcc>)
 8001e4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e4e:	f003 0304 	and.w	r3, r3, #4
 8001e52:	60bb      	str	r3, [r7, #8]
 8001e54:	68bb      	ldr	r3, [r7, #8]
}
 8001e56:	bf00      	nop
 8001e58:	3718      	adds	r7, #24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40010000 	.word	0x40010000
 8001e64:	58024400 	.word	0x58024400
 8001e68:	40000400 	.word	0x40000400
 8001e6c:	40000800 	.word	0x40000800

08001e70 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08a      	sub	sp, #40	@ 0x28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a26      	ldr	r2, [pc, #152]	@ (8001f28 <HAL_TIM_MspPostInit+0xb8>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d120      	bne.n	8001ed4 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e92:	4b26      	ldr	r3, [pc, #152]	@ (8001f2c <HAL_TIM_MspPostInit+0xbc>)
 8001e94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e98:	4a24      	ldr	r2, [pc, #144]	@ (8001f2c <HAL_TIM_MspPostInit+0xbc>)
 8001e9a:	f043 0304 	orr.w	r3, r3, #4
 8001e9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ea2:	4b22      	ldr	r3, [pc, #136]	@ (8001f2c <HAL_TIM_MspPostInit+0xbc>)
 8001ea4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	613b      	str	r3, [r7, #16]
 8001eae:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = LED_STROBE_1_Pin|LED_STROBE_2_Pin|LED_STROBE_3_Pin;
 8001eb0:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8001eb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ec6:	f107 0314 	add.w	r3, r7, #20
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4818      	ldr	r0, [pc, #96]	@ (8001f30 <HAL_TIM_MspPostInit+0xc0>)
 8001ece:	f004 fca5 	bl	800681c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001ed2:	e024      	b.n	8001f1e <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM4)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a16      	ldr	r2, [pc, #88]	@ (8001f34 <HAL_TIM_MspPostInit+0xc4>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d11f      	bne.n	8001f1e <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ede:	4b13      	ldr	r3, [pc, #76]	@ (8001f2c <HAL_TIM_MspPostInit+0xbc>)
 8001ee0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ee4:	4a11      	ldr	r2, [pc, #68]	@ (8001f2c <HAL_TIM_MspPostInit+0xbc>)
 8001ee6:	f043 0308 	orr.w	r3, r3, #8
 8001eea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eee:	4b0f      	ldr	r3, [pc, #60]	@ (8001f2c <HAL_TIM_MspPostInit+0xbc>)
 8001ef0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ef4:	f003 0308 	and.w	r3, r3, #8
 8001ef8:	60fb      	str	r3, [r7, #12]
 8001efa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_ACCEL_Pin;
 8001efc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f02:	2302      	movs	r3, #2
 8001f04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	2300      	movs	r3, #0
 8001f08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LED_ACCEL_GPIO_Port, &GPIO_InitStruct);
 8001f12:	f107 0314 	add.w	r3, r7, #20
 8001f16:	4619      	mov	r1, r3
 8001f18:	4807      	ldr	r0, [pc, #28]	@ (8001f38 <HAL_TIM_MspPostInit+0xc8>)
 8001f1a:	f004 fc7f 	bl	800681c <HAL_GPIO_Init>
}
 8001f1e:	bf00      	nop
 8001f20:	3728      	adds	r7, #40	@ 0x28
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40000400 	.word	0x40000400
 8001f2c:	58024400 	.word	0x58024400
 8001f30:	58020800 	.word	0x58020800
 8001f34:	40000800 	.word	0x40000800
 8001f38:	58020c00 	.word	0x58020c00

08001f3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b0ba      	sub	sp, #232	@ 0xe8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f44:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f54:	f107 0318 	add.w	r3, r7, #24
 8001f58:	22b8      	movs	r2, #184	@ 0xb8
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f011 ff74 	bl	8013e4a <memset>
  if(huart->Instance==UART7)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a4d      	ldr	r2, [pc, #308]	@ (800209c <HAL_UART_MspInit+0x160>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d147      	bne.n	8001ffc <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART7_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8001f6c:	f04f 0202 	mov.w	r2, #2
 8001f70:	f04f 0300 	mov.w	r3, #0
 8001f74:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f7e:	f107 0318 	add.w	r3, r7, #24
 8001f82:	4618      	mov	r0, r3
 8001f84:	f007 f98e 	bl	80092a4 <HAL_RCCEx_PeriphCLKConfig>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001f8e:	f7ff fc69 	bl	8001864 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8001f92:	4b43      	ldr	r3, [pc, #268]	@ (80020a0 <HAL_UART_MspInit+0x164>)
 8001f94:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f98:	4a41      	ldr	r2, [pc, #260]	@ (80020a0 <HAL_UART_MspInit+0x164>)
 8001f9a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001f9e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001fa2:	4b3f      	ldr	r3, [pc, #252]	@ (80020a0 <HAL_UART_MspInit+0x164>)
 8001fa4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001fa8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fb0:	4b3b      	ldr	r3, [pc, #236]	@ (80020a0 <HAL_UART_MspInit+0x164>)
 8001fb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fb6:	4a3a      	ldr	r2, [pc, #232]	@ (80020a0 <HAL_UART_MspInit+0x164>)
 8001fb8:	f043 0310 	orr.w	r3, r3, #16
 8001fbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fc0:	4b37      	ldr	r3, [pc, #220]	@ (80020a0 <HAL_UART_MspInit+0x164>)
 8001fc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fc6:	f003 0310 	and.w	r3, r3, #16
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX
    PE9     ------> UART7_RTS
    PE10     ------> UART7_CTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001fce:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8001fd2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8001fe8:	2307      	movs	r3, #7
 8001fea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fee:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	482b      	ldr	r0, [pc, #172]	@ (80020a4 <HAL_UART_MspInit+0x168>)
 8001ff6:	f004 fc11 	bl	800681c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001ffa:	e04a      	b.n	8002092 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART1)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a29      	ldr	r2, [pc, #164]	@ (80020a8 <HAL_UART_MspInit+0x16c>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d145      	bne.n	8002092 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002006:	f04f 0201 	mov.w	r2, #1
 800200a:	f04f 0300 	mov.w	r3, #0
 800200e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002012:	2300      	movs	r3, #0
 8002014:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002018:	f107 0318 	add.w	r3, r7, #24
 800201c:	4618      	mov	r0, r3
 800201e:	f007 f941 	bl	80092a4 <HAL_RCCEx_PeriphCLKConfig>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8002028:	f7ff fc1c 	bl	8001864 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800202c:	4b1c      	ldr	r3, [pc, #112]	@ (80020a0 <HAL_UART_MspInit+0x164>)
 800202e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002032:	4a1b      	ldr	r2, [pc, #108]	@ (80020a0 <HAL_UART_MspInit+0x164>)
 8002034:	f043 0310 	orr.w	r3, r3, #16
 8002038:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800203c:	4b18      	ldr	r3, [pc, #96]	@ (80020a0 <HAL_UART_MspInit+0x164>)
 800203e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002042:	f003 0310 	and.w	r3, r3, #16
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800204a:	4b15      	ldr	r3, [pc, #84]	@ (80020a0 <HAL_UART_MspInit+0x164>)
 800204c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002050:	4a13      	ldr	r2, [pc, #76]	@ (80020a0 <HAL_UART_MspInit+0x164>)
 8002052:	f043 0302 	orr.w	r3, r3, #2
 8002056:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800205a:	4b11      	ldr	r3, [pc, #68]	@ (80020a0 <HAL_UART_MspInit+0x164>)
 800205c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002060:	f003 0302 	and.w	r3, r3, #2
 8002064:	60bb      	str	r3, [r7, #8]
 8002066:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002068:	23c0      	movs	r3, #192	@ 0xc0
 800206a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206e:	2302      	movs	r3, #2
 8002070:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002074:	2300      	movs	r3, #0
 8002076:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207a:	2300      	movs	r3, #0
 800207c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002080:	2307      	movs	r3, #7
 8002082:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002086:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800208a:	4619      	mov	r1, r3
 800208c:	4807      	ldr	r0, [pc, #28]	@ (80020ac <HAL_UART_MspInit+0x170>)
 800208e:	f004 fbc5 	bl	800681c <HAL_GPIO_Init>
}
 8002092:	bf00      	nop
 8002094:	37e8      	adds	r7, #232	@ 0xe8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40007800 	.word	0x40007800
 80020a0:	58024400 	.word	0x58024400
 80020a4:	58021000 	.word	0x58021000
 80020a8:	40011000 	.word	0x40011000
 80020ac:	58020400 	.word	0x58020400

080020b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020b4:	bf00      	nop
 80020b6:	e7fd      	b.n	80020b4 <NMI_Handler+0x4>

080020b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020bc:	bf00      	nop
 80020be:	e7fd      	b.n	80020bc <HardFault_Handler+0x4>

080020c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <MemManage_Handler+0x4>

080020c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020cc:	bf00      	nop
 80020ce:	e7fd      	b.n	80020cc <BusFault_Handler+0x4>

080020d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020d4:	bf00      	nop
 80020d6:	e7fd      	b.n	80020d4 <UsageFault_Handler+0x4>

080020d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020dc:	bf00      	nop
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020e6:	b480      	push	{r7}
 80020e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020ea:	bf00      	nop
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002106:	f001 f827 	bl	8003158 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
	...

08002110 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002114:	4802      	ldr	r0, [pc, #8]	@ (8002120 <DMA1_Stream0_IRQHandler+0x10>)
 8002116:	f003 fa1b 	bl	8005550 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	240003dc 	.word	0x240003dc

08002124 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002128:	4802      	ldr	r0, [pc, #8]	@ (8002134 <TIM3_IRQHandler+0x10>)
 800212a:	f00a f8d1 	bl	800c2d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	240006d8 	.word	0x240006d8

08002138 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 800213c:	4802      	ldr	r0, [pc, #8]	@ (8002148 <OTG_HS_IRQHandler+0x10>)
 800213e:	f004 ffa3 	bl	8007088 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	24004420 	.word	0x24004420

0800214c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  return 1;
 8002150:	2301      	movs	r3, #1
}
 8002152:	4618      	mov	r0, r3
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <_kill>:

int _kill(int pid, int sig)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002166:	f011 fee1 	bl	8013f2c <__errno>
 800216a:	4603      	mov	r3, r0
 800216c:	2216      	movs	r2, #22
 800216e:	601a      	str	r2, [r3, #0]
  return -1;
 8002170:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002174:	4618      	mov	r0, r3
 8002176:	3708      	adds	r7, #8
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <_exit>:

void _exit (int status)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002184:	f04f 31ff 	mov.w	r1, #4294967295
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f7ff ffe7 	bl	800215c <_kill>
  while (1) {}    /* Make sure we hang here */
 800218e:	bf00      	nop
 8002190:	e7fd      	b.n	800218e <_exit+0x12>

08002192 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002192:	b580      	push	{r7, lr}
 8002194:	b086      	sub	sp, #24
 8002196:	af00      	add	r7, sp, #0
 8002198:	60f8      	str	r0, [r7, #12]
 800219a:	60b9      	str	r1, [r7, #8]
 800219c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800219e:	2300      	movs	r3, #0
 80021a0:	617b      	str	r3, [r7, #20]
 80021a2:	e00a      	b.n	80021ba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021a4:	f3af 8000 	nop.w
 80021a8:	4601      	mov	r1, r0
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	1c5a      	adds	r2, r3, #1
 80021ae:	60ba      	str	r2, [r7, #8]
 80021b0:	b2ca      	uxtb	r2, r1
 80021b2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	3301      	adds	r3, #1
 80021b8:	617b      	str	r3, [r7, #20]
 80021ba:	697a      	ldr	r2, [r7, #20]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	429a      	cmp	r2, r3
 80021c0:	dbf0      	blt.n	80021a4 <_read+0x12>
  }

  return len;
 80021c2:	687b      	ldr	r3, [r7, #4]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3718      	adds	r7, #24
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	60b9      	str	r1, [r7, #8]
 80021d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]
 80021dc:	e009      	b.n	80021f2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	1c5a      	adds	r2, r3, #1
 80021e2:	60ba      	str	r2, [r7, #8]
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	3301      	adds	r3, #1
 80021f0:	617b      	str	r3, [r7, #20]
 80021f2:	697a      	ldr	r2, [r7, #20]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	dbf1      	blt.n	80021de <_write+0x12>
  }
  return len;
 80021fa:	687b      	ldr	r3, [r7, #4]
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3718      	adds	r7, #24
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <_close>:

int _close(int file)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800220c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002210:	4618      	mov	r0, r3
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800222c:	605a      	str	r2, [r3, #4]
  return 0;
 800222e:	2300      	movs	r3, #0
}
 8002230:	4618      	mov	r0, r3
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <_isatty>:

int _isatty(int file)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002244:	2301      	movs	r3, #1
}
 8002246:	4618      	mov	r0, r3
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr

08002252 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002252:	b480      	push	{r7}
 8002254:	b085      	sub	sp, #20
 8002256:	af00      	add	r7, sp, #0
 8002258:	60f8      	str	r0, [r7, #12]
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002274:	4a14      	ldr	r2, [pc, #80]	@ (80022c8 <_sbrk+0x5c>)
 8002276:	4b15      	ldr	r3, [pc, #84]	@ (80022cc <_sbrk+0x60>)
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002280:	4b13      	ldr	r3, [pc, #76]	@ (80022d0 <_sbrk+0x64>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d102      	bne.n	800228e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002288:	4b11      	ldr	r3, [pc, #68]	@ (80022d0 <_sbrk+0x64>)
 800228a:	4a12      	ldr	r2, [pc, #72]	@ (80022d4 <_sbrk+0x68>)
 800228c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800228e:	4b10      	ldr	r3, [pc, #64]	@ (80022d0 <_sbrk+0x64>)
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4413      	add	r3, r2
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	429a      	cmp	r2, r3
 800229a:	d207      	bcs.n	80022ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800229c:	f011 fe46 	bl	8013f2c <__errno>
 80022a0:	4603      	mov	r3, r0
 80022a2:	220c      	movs	r2, #12
 80022a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022a6:	f04f 33ff 	mov.w	r3, #4294967295
 80022aa:	e009      	b.n	80022c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022ac:	4b08      	ldr	r3, [pc, #32]	@ (80022d0 <_sbrk+0x64>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022b2:	4b07      	ldr	r3, [pc, #28]	@ (80022d0 <_sbrk+0x64>)
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4413      	add	r3, r2
 80022ba:	4a05      	ldr	r2, [pc, #20]	@ (80022d0 <_sbrk+0x64>)
 80022bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022be:	68fb      	ldr	r3, [r7, #12]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3718      	adds	r7, #24
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	24050000 	.word	0x24050000
 80022cc:	00000400 	.word	0x00000400
 80022d0:	24002ef4 	.word	0x24002ef4
 80022d4:	24004c70 	.word	0x24004c70

080022d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80022dc:	4b32      	ldr	r3, [pc, #200]	@ (80023a8 <SystemInit+0xd0>)
 80022de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022e2:	4a31      	ldr	r2, [pc, #196]	@ (80023a8 <SystemInit+0xd0>)
 80022e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80022ec:	4b2f      	ldr	r3, [pc, #188]	@ (80023ac <SystemInit+0xd4>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 030f 	and.w	r3, r3, #15
 80022f4:	2b06      	cmp	r3, #6
 80022f6:	d807      	bhi.n	8002308 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80022f8:	4b2c      	ldr	r3, [pc, #176]	@ (80023ac <SystemInit+0xd4>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f023 030f 	bic.w	r3, r3, #15
 8002300:	4a2a      	ldr	r2, [pc, #168]	@ (80023ac <SystemInit+0xd4>)
 8002302:	f043 0307 	orr.w	r3, r3, #7
 8002306:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002308:	4b29      	ldr	r3, [pc, #164]	@ (80023b0 <SystemInit+0xd8>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a28      	ldr	r2, [pc, #160]	@ (80023b0 <SystemInit+0xd8>)
 800230e:	f043 0301 	orr.w	r3, r3, #1
 8002312:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002314:	4b26      	ldr	r3, [pc, #152]	@ (80023b0 <SystemInit+0xd8>)
 8002316:	2200      	movs	r2, #0
 8002318:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800231a:	4b25      	ldr	r3, [pc, #148]	@ (80023b0 <SystemInit+0xd8>)
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	4924      	ldr	r1, [pc, #144]	@ (80023b0 <SystemInit+0xd8>)
 8002320:	4b24      	ldr	r3, [pc, #144]	@ (80023b4 <SystemInit+0xdc>)
 8002322:	4013      	ands	r3, r2
 8002324:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002326:	4b21      	ldr	r3, [pc, #132]	@ (80023ac <SystemInit+0xd4>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0308 	and.w	r3, r3, #8
 800232e:	2b00      	cmp	r3, #0
 8002330:	d007      	beq.n	8002342 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002332:	4b1e      	ldr	r3, [pc, #120]	@ (80023ac <SystemInit+0xd4>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f023 030f 	bic.w	r3, r3, #15
 800233a:	4a1c      	ldr	r2, [pc, #112]	@ (80023ac <SystemInit+0xd4>)
 800233c:	f043 0307 	orr.w	r3, r3, #7
 8002340:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002342:	4b1b      	ldr	r3, [pc, #108]	@ (80023b0 <SystemInit+0xd8>)
 8002344:	2200      	movs	r2, #0
 8002346:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002348:	4b19      	ldr	r3, [pc, #100]	@ (80023b0 <SystemInit+0xd8>)
 800234a:	2200      	movs	r2, #0
 800234c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800234e:	4b18      	ldr	r3, [pc, #96]	@ (80023b0 <SystemInit+0xd8>)
 8002350:	2200      	movs	r2, #0
 8002352:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002354:	4b16      	ldr	r3, [pc, #88]	@ (80023b0 <SystemInit+0xd8>)
 8002356:	4a18      	ldr	r2, [pc, #96]	@ (80023b8 <SystemInit+0xe0>)
 8002358:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800235a:	4b15      	ldr	r3, [pc, #84]	@ (80023b0 <SystemInit+0xd8>)
 800235c:	4a17      	ldr	r2, [pc, #92]	@ (80023bc <SystemInit+0xe4>)
 800235e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002360:	4b13      	ldr	r3, [pc, #76]	@ (80023b0 <SystemInit+0xd8>)
 8002362:	4a17      	ldr	r2, [pc, #92]	@ (80023c0 <SystemInit+0xe8>)
 8002364:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002366:	4b12      	ldr	r3, [pc, #72]	@ (80023b0 <SystemInit+0xd8>)
 8002368:	2200      	movs	r2, #0
 800236a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800236c:	4b10      	ldr	r3, [pc, #64]	@ (80023b0 <SystemInit+0xd8>)
 800236e:	4a14      	ldr	r2, [pc, #80]	@ (80023c0 <SystemInit+0xe8>)
 8002370:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002372:	4b0f      	ldr	r3, [pc, #60]	@ (80023b0 <SystemInit+0xd8>)
 8002374:	2200      	movs	r2, #0
 8002376:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002378:	4b0d      	ldr	r3, [pc, #52]	@ (80023b0 <SystemInit+0xd8>)
 800237a:	4a11      	ldr	r2, [pc, #68]	@ (80023c0 <SystemInit+0xe8>)
 800237c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800237e:	4b0c      	ldr	r3, [pc, #48]	@ (80023b0 <SystemInit+0xd8>)
 8002380:	2200      	movs	r2, #0
 8002382:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002384:	4b0a      	ldr	r3, [pc, #40]	@ (80023b0 <SystemInit+0xd8>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a09      	ldr	r2, [pc, #36]	@ (80023b0 <SystemInit+0xd8>)
 800238a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800238e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002390:	4b07      	ldr	r3, [pc, #28]	@ (80023b0 <SystemInit+0xd8>)
 8002392:	2200      	movs	r2, #0
 8002394:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002396:	4b0b      	ldr	r3, [pc, #44]	@ (80023c4 <SystemInit+0xec>)
 8002398:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800239c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800239e:	bf00      	nop
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr
 80023a8:	e000ed00 	.word	0xe000ed00
 80023ac:	52002000 	.word	0x52002000
 80023b0:	58024400 	.word	0x58024400
 80023b4:	eaf6ed7f 	.word	0xeaf6ed7f
 80023b8:	02020200 	.word	0x02020200
 80023bc:	01ff0000 	.word	0x01ff0000
 80023c0:	01010280 	.word	0x01010280
 80023c4:	52004000 	.word	0x52004000

080023c8 <VibeCheck_Init>:


#include "vibecheck.h"

void VibeCheck_Init(VibeCheck* vc, TIM_HandleTypeDef* htim_strobe)
{
 80023c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ca:	b0a5      	sub	sp, #148	@ 0x94
 80023cc:	af10      	add	r7, sp, #64	@ 0x40
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
	VibeCheckShell_Init(&vc->shell);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f000 f98b 	bl	80026f0 <VibeCheckShell_Init>

	VibeCheckShell_CMD strobe_cmd = {
 80023da:	4a20      	ldr	r2, [pc, #128]	@ (800245c <VibeCheck_Init+0x94>)
 80023dc:	f107 0308 	add.w	r3, r7, #8
 80023e0:	6810      	ldr	r0, [r2, #0]
 80023e2:	6018      	str	r0, [r3, #0]
 80023e4:	8891      	ldrh	r1, [r2, #4]
 80023e6:	7992      	ldrb	r2, [r2, #6]
 80023e8:	8099      	strh	r1, [r3, #4]
 80023ea:	719a      	strb	r2, [r3, #6]
 80023ec:	f107 030f 	add.w	r3, r7, #15
 80023f0:	2239      	movs	r2, #57	@ 0x39
 80023f2:	2100      	movs	r1, #0
 80023f4:	4618      	mov	r0, r3
 80023f6:	f011 fd28 	bl	8013e4a <memset>
 80023fa:	4b19      	ldr	r3, [pc, #100]	@ (8002460 <VibeCheck_Init+0x98>)
 80023fc:	64bb      	str	r3, [r7, #72]	@ 0x48
			.name = "strobe",
			.execute = VibeCheckStrobeCMD_Execute,
			.obj = &vc->strobe
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	f242 6338 	movw	r3, #9784	@ 0x2638
 8002404:	4413      	add	r3, r2
	VibeCheckShell_CMD strobe_cmd = {
 8002406:	64fb      	str	r3, [r7, #76]	@ 0x4c
	};

	VibeCheckShell_RegisterCommand(&vc->shell, strobe_cmd);
 8002408:	687e      	ldr	r6, [r7, #4]
 800240a:	466d      	mov	r5, sp
 800240c:	f107 0414 	add.w	r4, r7, #20
 8002410:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002412:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002414:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002416:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002418:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800241a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800241c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002420:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002424:	f107 0308 	add.w	r3, r7, #8
 8002428:	cb0e      	ldmia	r3, {r1, r2, r3}
 800242a:	4630      	mov	r0, r6
 800242c:	f000 f979 	bl	8002722 <VibeCheckShell_RegisterCommand>


	VibeCheckUSB_Init(&vc->usb, &vc->shell);
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	f241 634c 	movw	r3, #5708	@ 0x164c
 8002436:	4413      	add	r3, r2
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	4611      	mov	r1, r2
 800243c:	4618      	mov	r0, r3
 800243e:	f000 f821 	bl	8002484 <VibeCheckUSB_Init>
	VibeCheckStrobe_Init(&vc->strobe, htim_strobe);
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	f242 6338 	movw	r3, #9784	@ 0x2638
 8002448:	4413      	add	r3, r2
 800244a:	6839      	ldr	r1, [r7, #0]
 800244c:	4618      	mov	r0, r3
 800244e:	f000 faef 	bl	8002a30 <VibeCheckStrobe_Init>
}
 8002452:	bf00      	nop
 8002454:	3754      	adds	r7, #84	@ 0x54
 8002456:	46bd      	mov	sp, r7
 8002458:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800245a:	bf00      	nop
 800245c:	08016848 	.word	0x08016848
 8002460:	08002dd9 	.word	0x08002dd9

08002464 <VibeCheck_Loop>:

void VibeCheck_Loop(VibeCheck* vc)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
	VibeCheckUSB_Update(&vc->usb);
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	f241 634c 	movw	r3, #5708	@ 0x164c
 8002472:	4413      	add	r3, r2
 8002474:	4618      	mov	r0, r3
 8002476:	f000 f82d 	bl	80024d4 <VibeCheckUSB_Update>
}
 800247a:	bf00      	nop
 800247c:	3708      	adds	r7, #8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
	...

08002484 <VibeCheckUSB_Init>:

uint8_t usb_rx_buf[64];  /* see USB_DEVICE -> App -> usbd_cdc_if.c for implementation */
uint8_t usb_rx_ready = 0;  /* flag when USB data has been received */

void VibeCheckUSB_Init(VibeCheckUSB* usb, VibeCheckShell* shell)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
	usb->shell = shell;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	683a      	ldr	r2, [r7, #0]
 8002492:	601a      	str	r2, [r3, #0]

	usb->rx_buf = usb_rx_buf;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	4a0d      	ldr	r2, [pc, #52]	@ (80024cc <VibeCheckUSB_Init+0x48>)
 8002498:	605a      	str	r2, [r3, #4]
	usb->rx_ready = &usb_rx_ready;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a0c      	ldr	r2, [pc, #48]	@ (80024d0 <VibeCheckUSB_Init+0x4c>)
 800249e:	609a      	str	r2, [r3, #8]

	usb->data_buf_head = 0;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f8c3 27dc 	str.w	r2, [r3, #2012]	@ 0x7dc
	usb->data_buf_tail = 0;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f8c3 27e0 	str.w	r2, [r3, #2016]	@ 0x7e0
	usb->data_buf_count = 0;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f8c3 27e4 	str.w	r2, [r3, #2020]	@ 0x7e4

	usb->data_str_ind = 0;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f8c3 2fe8 	str.w	r2, [r3, #4072]	@ 0xfe8
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	24002ef8 	.word	0x24002ef8
 80024d0:	24002f38 	.word	0x24002f38

080024d4 <VibeCheckUSB_Update>:

void VibeCheckUSB_Update(VibeCheckUSB* usb)  /* single function to call in main loop to update the USB class */
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]

	/* process any commands that we have received from the host */
	VibeCheckUSB_ProcessCommand(usb);
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f000 f807 	bl	80024f0 <VibeCheckUSB_ProcessCommand>

	/* encode any data in the data buffer, send to the host if the data packet is full */
	VibeCheckUSB_ProcessData(usb);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f000 f82e 	bl	8002544 <VibeCheckUSB_ProcessData>

}
 80024e8:	bf00      	nop
 80024ea:	3708      	adds	r7, #8
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <VibeCheckUSB_ProcessCommand>:

uint32_t VibeCheckUSB_ProcessCommand(VibeCheckUSB* usb)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
	/* return true if we have successfully processed a command */
	if (*usb->rx_ready)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d01b      	beq.n	800253a <VibeCheckUSB_ProcessCommand+0x4a>
	{
		*usb->rx_ready = 0;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	2200      	movs	r2, #0
 8002508:	701a      	strb	r2, [r3, #0]

		/* have the shell process the command */
		char* output;
		uint32_t output_len;
		if (VibeCheckShell_ProcessInput(usb->shell, (char*)usb->rx_buf, &output, &output_len))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6818      	ldr	r0, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6859      	ldr	r1, [r3, #4]
 8002512:	f107 0308 	add.w	r3, r7, #8
 8002516:	f107 020c 	add.w	r2, r7, #12
 800251a:	f000 f933 	bl	8002784 <VibeCheckShell_ProcessInput>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d00a      	beq.n	800253a <VibeCheckUSB_ProcessCommand+0x4a>
		{
			if (output_len)
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d005      	beq.n	8002536 <VibeCheckUSB_ProcessCommand+0x46>
				VibeCheckUSB_Send_BlockUntilStarted((uint8_t*)output, output_len);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	68ba      	ldr	r2, [r7, #8]
 800252e:	4611      	mov	r1, r2
 8002530:	4618      	mov	r0, r3
 8002532:	f000 f8c9 	bl	80026c8 <VibeCheckUSB_Send_BlockUntilStarted>
			return 1;
 8002536:	2301      	movs	r3, #1
 8002538:	e000      	b.n	800253c <VibeCheckUSB_ProcessCommand+0x4c>
		}
	}

	return 0;
 800253a:	2300      	movs	r3, #0
}
 800253c:	4618      	mov	r0, r3
 800253e:	3710      	adds	r7, #16
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <VibeCheckUSB_ProcessData>:
		usb->data_buf_head = 0;

}

void VibeCheckUSB_ProcessData(VibeCheckUSB* usb)
{
 8002544:	b5b0      	push	{r4, r5, r7, lr}
 8002546:	b08e      	sub	sp, #56	@ 0x38
 8002548:	af06      	add	r7, sp, #24
 800254a:	6078      	str	r0, [r7, #4]
	/* encode all of the elements in the data buffer and put them in the data string to send to the host */
	while (usb->data_buf_head != usb->data_buf_tail && usb->data_buf_count < VC_USB_DATA_BUF_LEN)  /* TODO: this breaks if the data buffer is full so don't let that happen */
 800254c:	e04e      	b.n	80025ec <VibeCheckUSB_ProcessData+0xa8>
	{
		VibeCheckUSBData data_to_encode = usb->data_buf[usb->data_buf_tail];
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f8d3 27e0 	ldr.w	r2, [r3, #2016]	@ 0x7e0
 8002554:	6879      	ldr	r1, [r7, #4]
 8002556:	4613      	mov	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4413      	add	r3, r2
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	440b      	add	r3, r1
 8002560:	3308      	adds	r3, #8
 8002562:	f107 040c 	add.w	r4, r7, #12
 8002566:	1d1d      	adds	r5, r3, #4
 8002568:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800256a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800256c:	682b      	ldr	r3, [r5, #0]
 800256e:	6023      	str	r3, [r4, #0]

		/* encode the data here and add it to the data string */
		usb->data_str_ind += sprintf(usb->data_str + usb->data_str_ind, "%u,%lu,%2.3f,%2.3f,%2.3f,",
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f503 62fd 	add.w	r2, r3, #2024	@ 0x7e8
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	@ 0xfe8
 800257c:	18d0      	adds	r0, r2, r3
				data_to_encode.id,
 800257e:	7b3b      	ldrb	r3, [r7, #12]
		usb->data_str_ind += sprintf(usb->data_str + usb->data_str_ind, "%u,%lu,%2.3f,%2.3f,%2.3f,",
 8002580:	461a      	mov	r2, r3
 8002582:	693b      	ldr	r3, [r7, #16]
				data_to_encode.time,
				data_to_encode.x,
 8002584:	edd7 7a05 	vldr	s15, [r7, #20]
		usb->data_str_ind += sprintf(usb->data_str + usb->data_str_ind, "%u,%lu,%2.3f,%2.3f,%2.3f,",
 8002588:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
				data_to_encode.y,
 800258c:	edd7 6a06 	vldr	s13, [r7, #24]
		usb->data_str_ind += sprintf(usb->data_str + usb->data_str_ind, "%u,%lu,%2.3f,%2.3f,%2.3f,",
 8002590:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
				data_to_encode.z);
 8002594:	edd7 5a07 	vldr	s11, [r7, #28]
		usb->data_str_ind += sprintf(usb->data_str + usb->data_str_ind, "%u,%lu,%2.3f,%2.3f,%2.3f,",
 8002598:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 800259c:	ed8d 5b04 	vstr	d5, [sp, #16]
 80025a0:	ed8d 6b02 	vstr	d6, [sp, #8]
 80025a4:	ed8d 7b00 	vstr	d7, [sp]
 80025a8:	4944      	ldr	r1, [pc, #272]	@ (80026bc <VibeCheckUSB_ProcessData+0x178>)
 80025aa:	f011 fbeb 	bl	8013d84 <siprintf>
 80025ae:	4602      	mov	r2, r0
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	@ 0xfe8
 80025b6:	441a      	add	r2, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f8c3 2fe8 	str.w	r2, [r3, #4072]	@ 0xfe8

		usb->data_buf_count++;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f8d3 37e4 	ldr.w	r3, [r3, #2020]	@ 0x7e4
 80025c4:	1c5a      	adds	r2, r3, #1
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f8c3 27e4 	str.w	r2, [r3, #2020]	@ 0x7e4
		if (++usb->data_buf_tail == VC_USB_DATA_BUF_LEN)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f8d3 37e0 	ldr.w	r3, [r3, #2016]	@ 0x7e0
 80025d2:	1c5a      	adds	r2, r3, #1
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f8c3 27e0 	str.w	r2, [r3, #2016]	@ 0x7e0
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f8d3 37e0 	ldr.w	r3, [r3, #2016]	@ 0x7e0
 80025e0:	2b64      	cmp	r3, #100	@ 0x64
 80025e2:	d103      	bne.n	80025ec <VibeCheckUSB_ProcessData+0xa8>
			usb->data_buf_tail = 0;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	f8c3 27e0 	str.w	r2, [r3, #2016]	@ 0x7e0
	while (usb->data_buf_head != usb->data_buf_tail && usb->data_buf_count < VC_USB_DATA_BUF_LEN)  /* TODO: this breaks if the data buffer is full so don't let that happen */
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f8d3 27dc 	ldr.w	r2, [r3, #2012]	@ 0x7dc
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f8d3 37e0 	ldr.w	r3, [r3, #2016]	@ 0x7e0
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d004      	beq.n	8002606 <VibeCheckUSB_ProcessData+0xc2>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f8d3 37e4 	ldr.w	r3, [r3, #2020]	@ 0x7e4
 8002602:	2b63      	cmp	r3, #99	@ 0x63
 8002604:	d9a3      	bls.n	800254e <VibeCheckUSB_ProcessData+0xa>
	}

	if (usb->data_buf_count == VC_USB_DATA_PER_PACKET)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f8d3 37e4 	ldr.w	r3, [r3, #2020]	@ 0x7e4
 800260c:	2b02      	cmp	r3, #2
 800260e:	d150      	bne.n	80026b2 <VibeCheckUSB_ProcessData+0x16e>
	{
		/* we have a full data packet so send it */

		/* add a newline */
		usb->data_str_ind += sprintf(usb->data_str + usb->data_str_ind - 1, "\r\n");
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f503 62fd 	add.w	r2, r3, #2024	@ 0x7e8
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	@ 0xfe8
 800261c:	3b01      	subs	r3, #1
 800261e:	4413      	add	r3, r2
 8002620:	4927      	ldr	r1, [pc, #156]	@ (80026c0 <VibeCheckUSB_ProcessData+0x17c>)
 8002622:	4618      	mov	r0, r3
 8002624:	f011 fbae 	bl	8013d84 <siprintf>
 8002628:	4602      	mov	r2, r0
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	@ 0xfe8
 8002630:	441a      	add	r2, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f8c3 2fe8 	str.w	r2, [r3, #4072]	@ 0xfe8

		if (usb->data_str_ind < VC_USB_DATA_STR_LEN / 2)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	@ 0xfe8
 800263e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002642:	d20f      	bcs.n	8002664 <VibeCheckUSB_ProcessData+0x120>
		{
			/* send the first half buffer and prepare to fill the second half */
			VibeCheckUSB_Send_BlockUntilStarted((uint8_t*)&usb->data_str[0], usb->data_str_ind);  /* !!! blocking until the transmission starts successfully !!! */
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f503 62fd 	add.w	r2, r3, #2024	@ 0x7e8
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	@ 0xfe8
 8002650:	4619      	mov	r1, r3
 8002652:	4610      	mov	r0, r2
 8002654:	f000 f838 	bl	80026c8 <VibeCheckUSB_Send_BlockUntilStarted>
			usb->data_str_ind = VC_USB_DATA_STR_LEN / 2;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800265e:	f8c3 2fe8 	str.w	r2, [r3, #4072]	@ 0xfe8
 8002662:	e00f      	b.n	8002684 <VibeCheckUSB_ProcessData+0x140>
		}
		else
		{
			/* send the second half buffer and prepare to fill the first half */
			VibeCheckUSB_Send_BlockUntilStarted((uint8_t*)&usb->data_str[VC_USB_DATA_STR_LEN / 2], usb->data_str_ind - VC_USB_DATA_STR_LEN / 2);  /* !!! blocking until the transmission starts successfully !!! */
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f603 32e8 	addw	r2, r3, #3048	@ 0xbe8
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	@ 0xfe8
 8002670:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8002674:	4619      	mov	r1, r3
 8002676:	4610      	mov	r0, r2
 8002678:	f000 f826 	bl	80026c8 <VibeCheckUSB_Send_BlockUntilStarted>
			usb->data_str_ind = 0;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	f8c3 2fe8 	str.w	r2, [r3, #4072]	@ 0xfe8
		}

		/* prepare the next data packet */
		usb->data_buf_count = 0;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	f8c3 27e4 	str.w	r2, [r3, #2020]	@ 0x7e4

		/* write the header */
		usb->data_str_ind += sprintf(usb->data_str + usb->data_str_ind, VC_USB_DATA_HEADER);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f503 62fd 	add.w	r2, r3, #2024	@ 0x7e8
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	@ 0xfe8
 8002698:	4413      	add	r3, r2
 800269a:	490a      	ldr	r1, [pc, #40]	@ (80026c4 <VibeCheckUSB_ProcessData+0x180>)
 800269c:	4618      	mov	r0, r3
 800269e:	f011 fb71 	bl	8013d84 <siprintf>
 80026a2:	4602      	mov	r2, r0
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	f8d3 3fe8 	ldr.w	r3, [r3, #4072]	@ 0xfe8
 80026aa:	441a      	add	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f8c3 2fe8 	str.w	r2, [r3, #4072]	@ 0xfe8
	}
}
 80026b2:	bf00      	nop
 80026b4:	3720      	adds	r7, #32
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bdb0      	pop	{r4, r5, r7, pc}
 80026ba:	bf00      	nop
 80026bc:	08016850 	.word	0x08016850
 80026c0:	0801686c 	.word	0x0801686c
 80026c4:	08016870 	.word	0x08016870

080026c8 <VibeCheckUSB_Send_BlockUntilStarted>:
	return CDC_Transmit_HS(data, len) == USBD_OK;
}

/* TODO: lifetime issue with the data pointer */
void VibeCheckUSB_Send_BlockUntilStarted(uint8_t* data, uint32_t len)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
	/* returns true if transmission started successfully */
	while(CDC_Transmit_HS(data, len) != USBD_OK);
 80026d2:	bf00      	nop
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	4619      	mov	r1, r3
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f00f fc44 	bl	8011f68 <CDC_Transmit_HS>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1f6      	bne.n	80026d4 <VibeCheckUSB_Send_BlockUntilStarted+0xc>
}
 80026e6:	bf00      	nop
 80026e8:	bf00      	nop
 80026ea:	3708      	adds	r7, #8
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <VibeCheckShell_Init>:

#include "vibecheck_shell.h"


void VibeCheckShell_Init(VibeCheckShell* shell)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
	shell->input_pos = 0;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
	shell->output_pos = 0;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
	shell->cmd_count = 0;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800270e:	461a      	mov	r2, r3
 8002710:	2300      	movs	r3, #0
 8002712:	f8c2 3648 	str.w	r3, [r2, #1608]	@ 0x648
}
 8002716:	bf00      	nop
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr

08002722 <VibeCheckShell_RegisterCommand>:

void VibeCheckShell_RegisterCommand(VibeCheckShell* shell, VibeCheckShell_CMD cmd)
{
 8002722:	b084      	sub	sp, #16
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	f107 0014 	add.w	r0, r7, #20
 8002730:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (shell->cmd_count < VC_SHELL_MAX_NUM_CMDS)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800273a:	f8d3 3648 	ldr.w	r3, [r3, #1608]	@ 0x648
 800273e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002740:	d819      	bhi.n	8002776 <VibeCheckShell_RegisterCommand+0x54>
	{
		shell->commands[shell->cmd_count++] = cmd;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002748:	f8d3 2648 	ldr.w	r2, [r3, #1608]	@ 0x648
 800274c:	1c53      	adds	r3, r2, #1
 800274e:	6879      	ldr	r1, [r7, #4]
 8002750:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8002754:	f8c1 3648 	str.w	r3, [r1, #1608]	@ 0x648
 8002758:	6879      	ldr	r1, [r7, #4]
 800275a:	4613      	mov	r3, r2
 800275c:	00db      	lsls	r3, r3, #3
 800275e:	4413      	add	r3, r2
 8002760:	00db      	lsls	r3, r3, #3
 8002762:	440b      	add	r3, r1
 8002764:	f503 6389 	add.w	r3, r3, #1096	@ 0x448
 8002768:	4618      	mov	r0, r3
 800276a:	f107 0314 	add.w	r3, r7, #20
 800276e:	2248      	movs	r2, #72	@ 0x48
 8002770:	4619      	mov	r1, r3
 8002772:	f011 fc10 	bl	8013f96 <memcpy>
	}
}
 8002776:	bf00      	nop
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002780:	b004      	add	sp, #16
 8002782:	4770      	bx	lr

08002784 <VibeCheckShell_ProcessInput>:

uint32_t VibeCheckShell_ProcessInput(VibeCheckShell* shell, char* input, char** output, uint32_t* output_len)  /* returns the output string as a result of running the command */
{
 8002784:	b590      	push	{r4, r7, lr}
 8002786:	b089      	sub	sp, #36	@ 0x24
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
 8002790:	603b      	str	r3, [r7, #0]

	strcpy(shell->input, input);  /* TODO: revisit safety of copying strings once it works */
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	68b9      	ldr	r1, [r7, #8]
 8002796:	4618      	mov	r0, r3
 8002798:	f011 fbf5 	bl	8013f86 <strcpy>
	shell->input_pos = 0;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
	shell->output_pos = 0;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2200      	movs	r2, #0
 80027a8:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

	uint32_t ret = 0;
 80027ac:	2300      	movs	r3, #0
 80027ae:	61fb      	str	r3, [r7, #28]

	char* cmd_name;
	if (VibeCheckShell_GetNextString(shell, &cmd_name))
 80027b0:	f107 0314 	add.w	r3, r7, #20
 80027b4:	4619      	mov	r1, r3
 80027b6:	68f8      	ldr	r0, [r7, #12]
 80027b8:	f000 f84a 	bl	8002850 <VibeCheckShell_GetNextString>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d037      	beq.n	8002832 <VibeCheckShell_ProcessInput+0xae>

		for (uint32_t i = 0; i < shell->cmd_count; i++)
 80027c2:	2300      	movs	r3, #0
 80027c4:	61bb      	str	r3, [r7, #24]
 80027c6:	e02c      	b.n	8002822 <VibeCheckShell_ProcessInput+0x9e>
		{
			if (!strcmp(shell->commands[i].name, cmd_name))
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	4613      	mov	r3, r2
 80027cc:	00db      	lsls	r3, r3, #3
 80027ce:	4413      	add	r3, r2
 80027d0:	00db      	lsls	r3, r3, #3
 80027d2:	f503 6389 	add.w	r3, r3, #1096	@ 0x448
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	4413      	add	r3, r2
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	4611      	mov	r1, r2
 80027de:	4618      	mov	r0, r3
 80027e0:	f7fd fd96 	bl	8000310 <strcmp>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d118      	bne.n	800281c <VibeCheckShell_ProcessInput+0x98>
			{
				ret = shell->commands[i].execute(shell->commands[i].obj, shell);
 80027ea:	68f9      	ldr	r1, [r7, #12]
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4613      	mov	r3, r2
 80027f0:	00db      	lsls	r3, r3, #3
 80027f2:	4413      	add	r3, r2
 80027f4:	00db      	lsls	r3, r3, #3
 80027f6:	440b      	add	r3, r1
 80027f8:	f503 6391 	add.w	r3, r3, #1160	@ 0x488
 80027fc:	681c      	ldr	r4, [r3, #0]
 80027fe:	68f9      	ldr	r1, [r7, #12]
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4613      	mov	r3, r2
 8002804:	00db      	lsls	r3, r3, #3
 8002806:	4413      	add	r3, r2
 8002808:	00db      	lsls	r3, r3, #3
 800280a:	440b      	add	r3, r1
 800280c:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68f9      	ldr	r1, [r7, #12]
 8002814:	4618      	mov	r0, r3
 8002816:	47a0      	blx	r4
 8002818:	61f8      	str	r0, [r7, #28]
				break;
 800281a:	e00a      	b.n	8002832 <VibeCheckShell_ProcessInput+0xae>
		for (uint32_t i = 0; i < shell->cmd_count; i++)
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	3301      	adds	r3, #1
 8002820:	61bb      	str	r3, [r7, #24]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002828:	f8d3 3648 	ldr.w	r3, [r3, #1608]	@ 0x648
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	429a      	cmp	r2, r3
 8002830:	d3ca      	bcc.n	80027c8 <VibeCheckShell_ProcessInput+0x44>
			}
		}

	*output = shell->output;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	f503 7200 	add.w	r2, r3, #512	@ 0x200
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	601a      	str	r2, [r3, #0]
	*output_len = shell->output_pos;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	@ 0x404
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	601a      	str	r2, [r3, #0]
	return ret;
 8002846:	69fb      	ldr	r3, [r7, #28]
}
 8002848:	4618      	mov	r0, r3
 800284a:	3724      	adds	r7, #36	@ 0x24
 800284c:	46bd      	mov	sp, r7
 800284e:	bd90      	pop	{r4, r7, pc}

08002850 <VibeCheckShell_GetNextString>:


/* these return true if they successfully get the next token */
uint32_t VibeCheckShell_GetNextString(VibeCheckShell* shell, char** next)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
	/* delimiters could be spaces or commas */
	/* turn to all lower case letters */
	/* the next token will be stored in the shell struct, return a pointer to the token char array */

	char separator[] = " ,";
 800285a:	4a28      	ldr	r2, [pc, #160]	@ (80028fc <VibeCheckShell_GetNextString+0xac>)
 800285c:	f107 0308 	add.w	r3, r7, #8
 8002860:	6812      	ldr	r2, [r2, #0]
 8002862:	4611      	mov	r1, r2
 8002864:	8019      	strh	r1, [r3, #0]
 8002866:	3302      	adds	r3, #2
 8002868:	0c12      	lsrs	r2, r2, #16
 800286a:	701a      	strb	r2, [r3, #0]
	char* token = shell->token;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8002872:	60fb      	str	r3, [r7, #12]
	while (shell->input_pos < VC_SHELL_BUF_LEN)
 8002874:	e036      	b.n	80028e4 <VibeCheckShell_GetNextString+0x94>
	{
		if (strchr(separator, shell->input[shell->input_pos]) == NULL && shell->input[shell->input_pos])
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	5cd3      	ldrb	r3, [r2, r3]
 8002880:	461a      	mov	r2, r3
 8002882:	f107 0308 	add.w	r3, r7, #8
 8002886:	4611      	mov	r1, r2
 8002888:	4618      	mov	r0, r3
 800288a:	f011 fae6 	bl	8013e5a <strchr>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d110      	bne.n	80028b6 <VibeCheckShell_GetNextString+0x66>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	5cd3      	ldrb	r3, [r2, r3]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d009      	beq.n	80028b6 <VibeCheckShell_GetNextString+0x66>
		{
			/* this is a character */
			*(token++) = shell->input[shell->input_pos];
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	f8d3 2400 	ldr.w	r2, [r3, #1024]	@ 0x400
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	1c59      	adds	r1, r3, #1
 80028ac:	60f9      	str	r1, [r7, #12]
 80028ae:	6879      	ldr	r1, [r7, #4]
 80028b0:	5c8a      	ldrb	r2, [r1, r2]
 80028b2:	701a      	strb	r2, [r3, #0]
 80028b4:	e00f      	b.n	80028d6 <VibeCheckShell_GetNextString+0x86>
		}
		else
		{
			/* this is a separator or end of string */
			if (token != shell->token) /* we have something in the token so return it */
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80028bc:	68fa      	ldr	r2, [r7, #12]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d009      	beq.n	80028d6 <VibeCheckShell_GetNextString+0x86>
			{
				*token = '\0';
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2200      	movs	r2, #0
 80028c6:	701a      	strb	r2, [r3, #0]
				*next = shell->token;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f503 6281 	add.w	r2, r3, #1032	@ 0x408
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	601a      	str	r2, [r3, #0]
				return 1;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e00d      	b.n	80028f2 <VibeCheckShell_GetNextString+0xa2>
			}
		}
		shell->input_pos++;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80028dc:	1c5a      	adds	r2, r3, #1
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
	while (shell->input_pos < VC_SHELL_BUF_LEN)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80028ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028ee:	d3c2      	bcc.n	8002876 <VibeCheckShell_GetNextString+0x26>
	}

	return 0;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	08016878 	.word	0x08016878

08002900 <VibeCheckShell_GetNextFloat>:

	return 0;
}

uint32_t VibeCheckShell_GetNextFloat(VibeCheckShell* shell, float* next)
{
 8002900:	b590      	push	{r4, r7, lr}
 8002902:	b089      	sub	sp, #36	@ 0x24
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
	char* str;
	if (VibeCheckShell_GetNextString(shell, &str))
 800290a:	f107 0318 	add.w	r3, r7, #24
 800290e:	4619      	mov	r1, r3
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f7ff ff9d 	bl	8002850 <VibeCheckShell_GetNextString>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d030      	beq.n	800297e <VibeCheckShell_GetNextFloat+0x7e>
	{
		char valid[] = ".-0123456789";
 800291c:	4b1a      	ldr	r3, [pc, #104]	@ (8002988 <VibeCheckShell_GetNextFloat+0x88>)
 800291e:	f107 0408 	add.w	r4, r7, #8
 8002922:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002924:	c407      	stmia	r4!, {r0, r1, r2}
 8002926:	7023      	strb	r3, [r4, #0]
		for (uint32_t i = 0; i < strlen(str); i++)
 8002928:	2300      	movs	r3, #0
 800292a:	61fb      	str	r3, [r7, #28]
 800292c:	e012      	b.n	8002954 <VibeCheckShell_GetNextFloat+0x54>
			if (strchr(valid, str[i]) == NULL)
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	4413      	add	r3, r2
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	461a      	mov	r2, r3
 8002938:	f107 0308 	add.w	r3, r7, #8
 800293c:	4611      	mov	r1, r2
 800293e:	4618      	mov	r0, r3
 8002940:	f011 fa8b 	bl	8013e5a <strchr>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <VibeCheckShell_GetNextFloat+0x4e>
				return 0;  /* next token contains non-numeric characters */
 800294a:	2300      	movs	r3, #0
 800294c:	e018      	b.n	8002980 <VibeCheckShell_GetNextFloat+0x80>
		for (uint32_t i = 0; i < strlen(str); i++)
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	3301      	adds	r3, #1
 8002952:	61fb      	str	r3, [r7, #28]
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	4618      	mov	r0, r3
 8002958:	f7fd fd3a 	bl	80003d0 <strlen>
 800295c:	4602      	mov	r2, r0
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	4293      	cmp	r3, r2
 8002962:	d3e4      	bcc.n	800292e <VibeCheckShell_GetNextFloat+0x2e>
		*next = atof(str);
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	4618      	mov	r0, r3
 8002968:	f00f ff52 	bl	8012810 <atof>
 800296c:	eeb0 7b40 	vmov.f64	d7, d0
 8002970:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	edc3 7a00 	vstr	s15, [r3]
		return 1;
 800297a:	2301      	movs	r3, #1
 800297c:	e000      	b.n	8002980 <VibeCheckShell_GetNextFloat+0x80>
	}

	return 0;
 800297e:	2300      	movs	r3, #0
}
 8002980:	4618      	mov	r0, r3
 8002982:	3724      	adds	r7, #36	@ 0x24
 8002984:	46bd      	mov	sp, r7
 8002986:	bd90      	pop	{r4, r7, pc}
 8002988:	08016888 	.word	0x08016888

0800298c <VibeCheckShell_PutString>:


/* add things to the output */
void VibeCheckShell_PutString(VibeCheckShell* shell, char* str)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
	shell->output_pos += sprintf(shell->output + shell->output_pos, "%s ", str);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	f503 7200 	add.w	r2, r3, #512	@ 0x200
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80029a2:	4413      	add	r3, r2
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	4908      	ldr	r1, [pc, #32]	@ (80029c8 <VibeCheckShell_PutString+0x3c>)
 80029a8:	4618      	mov	r0, r3
 80029aa:	f011 f9eb 	bl	8013d84 <siprintf>
 80029ae:	4602      	mov	r2, r0
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80029b6:	441a      	add	r2, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
}
 80029be:	bf00      	nop
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	08016898 	.word	0x08016898

080029cc <VibeCheckShell_PutFloat>:
{
	shell->output_pos += sprintf(shell->output + shell->output_pos, "%ld ", val);
}

void VibeCheckShell_PutFloat(VibeCheckShell* shell, float val)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	ed87 0a00 	vstr	s0, [r7]
	shell->output_pos += sprintf(shell->output + shell->output_pos, "%f ", val);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f503 7200 	add.w	r2, r3, #512	@ 0x200
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80029e4:	18d0      	adds	r0, r2, r3
 80029e6:	edd7 7a00 	vldr	s15, [r7]
 80029ea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80029ee:	ec53 2b17 	vmov	r2, r3, d7
 80029f2:	4907      	ldr	r1, [pc, #28]	@ (8002a10 <VibeCheckShell_PutFloat+0x44>)
 80029f4:	f011 f9c6 	bl	8013d84 <siprintf>
 80029f8:	4602      	mov	r2, r0
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8002a00:	441a      	add	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
}
 8002a08:	bf00      	nop
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	080168a4 	.word	0x080168a4

08002a14 <VibeCheckShell_Ack>:

void VibeCheckShell_Ack(VibeCheckShell* shell)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
	VibeCheckShell_PutString(shell, "ack\n");
 8002a1c:	4903      	ldr	r1, [pc, #12]	@ (8002a2c <VibeCheckShell_Ack+0x18>)
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7ff ffb4 	bl	800298c <VibeCheckShell_PutString>
}
 8002a24:	bf00      	nop
 8002a26:	3708      	adds	r7, #8
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	080168a8 	.word	0x080168a8

08002a30 <VibeCheckStrobe_Init>:

#include "vibecheck_strobe.h"


void VibeCheckStrobe_Init(VibeCheckStrobe* strobe, TIM_HandleTypeDef* htim)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	6039      	str	r1, [r7, #0]
	strobe->htim = htim;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	601a      	str	r2, [r3, #0]
	strobe->freq_hz = VC_STROBE_MIN_FREQ_HZ;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002a46:	605a      	str	r2, [r3, #4]
	strobe->exposure_ms = 1.0f;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002a4e:	609a      	str	r2, [r3, #8]
	strobe->phase_deg = 0.0f;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f04f 0200 	mov.w	r2, #0
 8002a56:	60da      	str	r2, [r3, #12]

	/* set up the timer registers */
	strobe->htim->Instance->PSC = VC_STROBE_TIM_PSC - 1;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f640 125f 	movw	r2, #2399	@ 0x95f
 8002a62:	629a      	str	r2, [r3, #40]	@ 0x28

	VibeCheckStrobe_SetFrequency(strobe, strobe->freq_hz);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a6a:	eeb0 0a67 	vmov.f32	s0, s15
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 f84a 	bl	8002b08 <VibeCheckStrobe_SetFrequency>
	VibeCheckStrobe_SetExposure(strobe, strobe->exposure_ms);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a7a:	eeb0 0a67 	vmov.f32	s0, s15
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f000 f928 	bl	8002cd4 <VibeCheckStrobe_SetExposure>

}
 8002a84:	bf00      	nop
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <VibeCheckStrobe_Start>:

void VibeCheckStrobe_Start(VibeCheckStrobe* strobe)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
	/* start the timers with interrupts when period completes */
	HAL_TIM_Base_Start_IT(strobe->htim);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f009 f97f 	bl	800bd9c <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_1);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f009 fa61 	bl	800bf6c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_2);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2104      	movs	r1, #4
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f009 fa5b 	bl	800bf6c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_3);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2108      	movs	r1, #8
 8002abc:	4618      	mov	r0, r3
 8002abe:	f009 fa55 	bl	800bf6c <HAL_TIM_PWM_Start>
}
 8002ac2:	bf00      	nop
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <VibeCheckStrobe_Stop>:

void VibeCheckStrobe_Stop(VibeCheckStrobe* strobe)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b082      	sub	sp, #8
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(strobe->htim);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f009 f960 	bl	800bd9c <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_1);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2100      	movs	r1, #0
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f009 fb5e 	bl	800c1a4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_2);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2104      	movs	r1, #4
 8002aee:	4618      	mov	r0, r3
 8002af0:	f009 fb58 	bl	800c1a4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_3);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2108      	movs	r1, #8
 8002afa:	4618      	mov	r0, r3
 8002afc:	f009 fb52 	bl	800c1a4 <HAL_TIM_PWM_Stop>
}
 8002b00:	bf00      	nop
 8002b02:	3708      	adds	r7, #8
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <VibeCheckStrobe_SetFrequency>:

void VibeCheckStrobe_SetFrequency(VibeCheckStrobe* strobe, float freq_hz)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	ed87 0a00 	vstr	s0, [r7]
	if (freq_hz < VC_STROBE_MIN_FREQ_HZ)
 8002b14:	edd7 7a00 	vldr	s15, [r7]
 8002b18:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8002b1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b24:	d502      	bpl.n	8002b2c <VibeCheckStrobe_SetFrequency+0x24>
		freq_hz = VC_STROBE_MIN_FREQ_HZ;
 8002b26:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b2a:	603b      	str	r3, [r7, #0]
	if (freq_hz > VC_STROBE_MAX_FREQ_HZ)
 8002b2c:	edd7 7a00 	vldr	s15, [r7]
 8002b30:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8002b9c <VibeCheckStrobe_SetFrequency+0x94>
 8002b34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b3c:	dd01      	ble.n	8002b42 <VibeCheckStrobe_SetFrequency+0x3a>
		freq_hz = VC_STROBE_MAX_FREQ_HZ;
 8002b3e:	4b18      	ldr	r3, [pc, #96]	@ (8002ba0 <VibeCheckStrobe_SetFrequency+0x98>)
 8002b40:	603b      	str	r3, [r7, #0]

	strobe->arr_steady = VC_STROBE_TIM_COUNTS_PER_SECOND / freq_hz - 1;
 8002b42:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8002ba4 <VibeCheckStrobe_SetFrequency+0x9c>
 8002b46:	ed97 7a00 	vldr	s14, [r7]
 8002b4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b5a:	ee17 2a90 	vmov	r2, s15
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	611a      	str	r2, [r3, #16]
	strobe->freq_hz = VC_STROBE_TIM_COUNTS_PER_SECOND / ((float)strobe->arr_steady + 1.0f);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	ee07 3a90 	vmov	s15, r3
 8002b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002b76:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8002ba4 <VibeCheckStrobe_SetFrequency+0x9c>
 8002b7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	edc3 7a01 	vstr	s15, [r3, #4]
	strobe->htim->Instance->ARR = strobe->arr_steady;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	6912      	ldr	r2, [r2, #16]
 8002b8e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8002b90:	bf00      	nop
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr
 8002b9c:	447a0000 	.word	0x447a0000
 8002ba0:	447a0000 	.word	0x447a0000
 8002ba4:	47c35000 	.word	0x47c35000

08002ba8 <VibeCheckStrobe_GetFrequency>:

float VibeCheckStrobe_GetFrequency(VibeCheckStrobe* strobe)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
	return strobe->freq_hz;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	ee07 3a90 	vmov	s15, r3
}
 8002bb8:	eeb0 0a67 	vmov.f32	s0, s15
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
	...

08002bc8 <VibeCheckStrobe_SetPhase>:

void VibeCheckStrobe_SetPhase(VibeCheckStrobe* strobe, float phase_deg)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b085      	sub	sp, #20
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	ed87 0a00 	vstr	s0, [r7]
	 * To shift the phase, update ARR for a single period and then put it back
	 * The most reliable way would probably by with DMA into the ARR register, but this seems more complicated
	 * Instead let's try with an interrupt at the end of each period, and some struct variables to keep track of the phase update sequence
	 */

	if (phase_deg < VC_STROBE_MIN_PHASE_DEG)
 8002bd4:	edd7 7a00 	vldr	s15, [r7]
 8002bd8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8002ca0 <VibeCheckStrobe_SetPhase+0xd8>
 8002bdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002be4:	d501      	bpl.n	8002bea <VibeCheckStrobe_SetPhase+0x22>
		phase_deg = VC_STROBE_MIN_PHASE_DEG;
 8002be6:	4b2f      	ldr	r3, [pc, #188]	@ (8002ca4 <VibeCheckStrobe_SetPhase+0xdc>)
 8002be8:	603b      	str	r3, [r7, #0]
	if (phase_deg > VC_STROBE_MAX_PHASE_DEG)
 8002bea:	edd7 7a00 	vldr	s15, [r7]
 8002bee:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8002ca8 <VibeCheckStrobe_SetPhase+0xe0>
 8002bf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bfa:	dd01      	ble.n	8002c00 <VibeCheckStrobe_SetPhase+0x38>
		phase_deg = VC_STROBE_MAX_PHASE_DEG;
 8002bfc:	4b2b      	ldr	r3, [pc, #172]	@ (8002cac <VibeCheckStrobe_SetPhase+0xe4>)
 8002bfe:	603b      	str	r3, [r7, #0]


	/* TODO: need to test if this works */
	float deg_shift = phase_deg - strobe->phase_deg;  /* how many degrees we want to shift the phase */
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	edd3 7a03 	vldr	s15, [r3, #12]
 8002c06:	ed97 7a00 	vldr	s14, [r7]
 8002c0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c0e:	edc7 7a03 	vstr	s15, [r7, #12]
	int32_t arr_shift = deg_shift / 360.0f * strobe->arr_steady;  /* how much we need to alter the ARR for a single period to achieve the target phase shift */
 8002c12:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c16:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002cb0 <VibeCheckStrobe_SetPhase+0xe8>
 8002c1a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	ee07 3a90 	vmov	s15, r3
 8002c26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c32:	ee17 3a90 	vmov	r3, s15
 8002c36:	60bb      	str	r3, [r7, #8]

	if (arr_shift && !strobe->phase_change_pending && !strobe->revert_arr_pending)
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d029      	beq.n	8002c92 <VibeCheckStrobe_SetPhase+0xca>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d125      	bne.n	8002c92 <VibeCheckStrobe_SetPhase+0xca>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d121      	bne.n	8002c92 <VibeCheckStrobe_SetPhase+0xca>
	{
		strobe->phase_deg += (float)arr_shift / (float)strobe->arr_steady * 360.0f;  /* calculate the actual phase shift accounting for rounding error */
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	ed93 7a03 	vldr	s14, [r3, #12]
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	ee07 3a90 	vmov	s15, r3
 8002c5a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	691b      	ldr	r3, [r3, #16]
 8002c62:	ee07 3a90 	vmov	s15, r3
 8002c66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c6a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002c6e:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8002cb0 <VibeCheckStrobe_SetPhase+0xe8>
 8002c72:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002c76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	edc3 7a03 	vstr	s15, [r3, #12]
		strobe->arr_phase = strobe->arr_steady + arr_shift;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	691a      	ldr	r2, [r3, #16]
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	441a      	add	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	615a      	str	r2, [r3, #20]
		strobe->phase_change_pending = 1;  /* set the flag to enact the phase shift on the ARR interrupt */
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	619a      	str	r2, [r3, #24]
	}
}
 8002c92:	bf00      	nop
 8002c94:	3714      	adds	r7, #20
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	c3340000 	.word	0xc3340000
 8002ca4:	c3340000 	.word	0xc3340000
 8002ca8:	43340000 	.word	0x43340000
 8002cac:	43340000 	.word	0x43340000
 8002cb0:	43b40000 	.word	0x43b40000

08002cb4 <VibeCheckStrobe_GetPhase>:

float VibeCheckStrobe_GetPhase(VibeCheckStrobe* strobe)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
	return strobe->phase_deg;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	ee07 3a90 	vmov	s15, r3
}
 8002cc4:	eeb0 0a67 	vmov.f32	s0, s15
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
	...

08002cd4 <VibeCheckStrobe_SetExposure>:

void VibeCheckStrobe_SetExposure(VibeCheckStrobe* strobe, float exposure_ms)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b085      	sub	sp, #20
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	ed87 0a00 	vstr	s0, [r7]

	uint32_t ccr_val = exposure_ms * 0.001f * VC_STROBE_TIM_COUNTS_PER_SECOND;
 8002ce0:	edd7 7a00 	vldr	s15, [r7]
 8002ce4:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002d60 <VibeCheckStrobe_SetExposure+0x8c>
 8002ce8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cec:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002d64 <VibeCheckStrobe_SetExposure+0x90>
 8002cf0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cf8:	ee17 3a90 	vmov	r3, s15
 8002cfc:	60fb      	str	r3, [r7, #12]
	if (ccr_val > strobe->htim->Instance->ARR)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d904      	bls.n	8002d16 <VibeCheckStrobe_SetExposure+0x42>
		ccr_val = strobe->htim->Instance->ARR;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d14:	60fb      	str	r3, [r7, #12]
	strobe->exposure_ms = (float)ccr_val / (float)VC_STROBE_TIM_COUNTS_PER_SECOND * 1000.0f;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	ee07 3a90 	vmov	s15, r3
 8002d1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d20:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8002d64 <VibeCheckStrobe_SetExposure+0x90>
 8002d24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d28:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002d68 <VibeCheckStrobe_SetExposure+0x94>
 8002d2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	edc3 7a02 	vstr	s15, [r3, #8]
	strobe->htim->Instance->CCR1 = ccr_val;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	68fa      	ldr	r2, [r7, #12]
 8002d3e:	635a      	str	r2, [r3, #52]	@ 0x34
	strobe->htim->Instance->CCR2 = ccr_val;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	639a      	str	r2, [r3, #56]	@ 0x38
	strobe->htim->Instance->CCR3 = ccr_val;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8002d54:	bf00      	nop
 8002d56:	3714      	adds	r7, #20
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr
 8002d60:	3a83126f 	.word	0x3a83126f
 8002d64:	47c35000 	.word	0x47c35000
 8002d68:	447a0000 	.word	0x447a0000

08002d6c <VibeCheckStrobe_GetExposure>:

float VibeCheckStrobe_GetExposure(VibeCheckStrobe* strobe)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
	return strobe->exposure_ms;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	ee07 3a90 	vmov	s15, r3
}
 8002d7c:	eeb0 0a67 	vmov.f32	s0, s15
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr

08002d8a <VibeCheckStrobe_PeriodElapsedUpdate>:


/* use an interrupt to make sure this is called each period */
void VibeCheckStrobe_PeriodElapsedUpdate(VibeCheckStrobe* strobe)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b083      	sub	sp, #12
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
	if (strobe->revert_arr_pending)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d008      	beq.n	8002dac <VibeCheckStrobe_PeriodElapsedUpdate+0x22>
	{
		strobe->htim->Instance->ARR = strobe->arr_steady;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	6912      	ldr	r2, [r2, #16]
 8002da4:	62da      	str	r2, [r3, #44]	@ 0x2c
		strobe->revert_arr_pending = 0;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	61da      	str	r2, [r3, #28]
	}

	if (strobe->phase_change_pending)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	699b      	ldr	r3, [r3, #24]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d00b      	beq.n	8002dcc <VibeCheckStrobe_PeriodElapsedUpdate+0x42>
	{
		strobe->htim->Instance->ARR = strobe->arr_phase;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	6952      	ldr	r2, [r2, #20]
 8002dbe:	62da      	str	r2, [r3, #44]	@ 0x2c
		strobe->revert_arr_pending = 1;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	61da      	str	r2, [r3, #28]
		strobe->phase_change_pending = 0;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	619a      	str	r2, [r3, #24]
	}
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <VibeCheckStrobeCMD_Execute>:
>>strobe get exposure

*/

uint32_t VibeCheckStrobeCMD_Execute(void* obj, VibeCheckShell* shell)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	6039      	str	r1, [r7, #0]
	VibeCheckStrobe* strobe = (VibeCheckStrobe*)obj;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	60fb      	str	r3, [r7, #12]

	char* str;
	if (VibeCheckShell_GetNextString(shell, &str))
 8002de6:	f107 0308 	add.w	r3, r7, #8
 8002dea:	4619      	mov	r1, r3
 8002dec:	6838      	ldr	r0, [r7, #0]
 8002dee:	f7ff fd2f 	bl	8002850 <VibeCheckShell_GetNextString>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d047      	beq.n	8002e88 <VibeCheckStrobeCMD_Execute+0xb0>
	{
		if (!strcmp(str, "start"))
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	4926      	ldr	r1, [pc, #152]	@ (8002e94 <VibeCheckStrobeCMD_Execute+0xbc>)
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7fd fa87 	bl	8000310 <strcmp>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d107      	bne.n	8002e18 <VibeCheckStrobeCMD_Execute+0x40>
		{
			VibeCheckStrobe_Start(strobe);
 8002e08:	68f8      	ldr	r0, [r7, #12]
 8002e0a:	f7ff fe3f 	bl	8002a8c <VibeCheckStrobe_Start>
			VibeCheckShell_Ack(shell);
 8002e0e:	6838      	ldr	r0, [r7, #0]
 8002e10:	f7ff fe00 	bl	8002a14 <VibeCheckShell_Ack>
			return 1;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e038      	b.n	8002e8a <VibeCheckStrobeCMD_Execute+0xb2>
		}
		else if (!strcmp(str, "stop"))
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	491f      	ldr	r1, [pc, #124]	@ (8002e98 <VibeCheckStrobeCMD_Execute+0xc0>)
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7fd fa77 	bl	8000310 <strcmp>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d107      	bne.n	8002e38 <VibeCheckStrobeCMD_Execute+0x60>
		{
			VibeCheckStrobe_Stop(strobe);
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	f7ff fe4e 	bl	8002aca <VibeCheckStrobe_Stop>
			VibeCheckShell_Ack(shell);
 8002e2e:	6838      	ldr	r0, [r7, #0]
 8002e30:	f7ff fdf0 	bl	8002a14 <VibeCheckShell_Ack>
			return 1;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e028      	b.n	8002e8a <VibeCheckStrobeCMD_Execute+0xb2>
		}
		else if (!strcmp(str, "set"))
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	4918      	ldr	r1, [pc, #96]	@ (8002e9c <VibeCheckStrobeCMD_Execute+0xc4>)
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7fd fa67 	bl	8000310 <strcmp>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d10b      	bne.n	8002e60 <VibeCheckStrobeCMD_Execute+0x88>
		{
			if (VibeCheckStrobeCMD_Set(strobe, shell))
 8002e48:	6839      	ldr	r1, [r7, #0]
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f000 f82a 	bl	8002ea4 <VibeCheckStrobeCMD_Set>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d018      	beq.n	8002e88 <VibeCheckStrobeCMD_Execute+0xb0>
			{
				VibeCheckShell_Ack(shell);
 8002e56:	6838      	ldr	r0, [r7, #0]
 8002e58:	f7ff fddc 	bl	8002a14 <VibeCheckShell_Ack>
				return 1;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e014      	b.n	8002e8a <VibeCheckStrobeCMD_Execute+0xb2>
			}
		}
		else if (!strcmp(str, "get"))
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	490f      	ldr	r1, [pc, #60]	@ (8002ea0 <VibeCheckStrobeCMD_Execute+0xc8>)
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7fd fa53 	bl	8000310 <strcmp>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d10b      	bne.n	8002e88 <VibeCheckStrobeCMD_Execute+0xb0>
		{
			if (VibeCheckStrobeCMD_Get(strobe, shell))
 8002e70:	6839      	ldr	r1, [r7, #0]
 8002e72:	68f8      	ldr	r0, [r7, #12]
 8002e74:	f000 f87e 	bl	8002f74 <VibeCheckStrobeCMD_Get>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d004      	beq.n	8002e88 <VibeCheckStrobeCMD_Execute+0xb0>
			{
				VibeCheckShell_Ack(shell);
 8002e7e:	6838      	ldr	r0, [r7, #0]
 8002e80:	f7ff fdc8 	bl	8002a14 <VibeCheckShell_Ack>
				return 1;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e000      	b.n	8002e8a <VibeCheckStrobeCMD_Execute+0xb2>
			}
		}
	}

	return 0;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	080168b0 	.word	0x080168b0
 8002e98:	080168b8 	.word	0x080168b8
 8002e9c:	080168c0 	.word	0x080168c0
 8002ea0:	080168c4 	.word	0x080168c4

08002ea4 <VibeCheckStrobeCMD_Set>:

uint32_t VibeCheckStrobeCMD_Set(VibeCheckStrobe* strobe, VibeCheckShell* shell)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
	char* str;
	if (VibeCheckShell_GetNextString(shell, &str))
 8002eae:	f107 0314 	add.w	r3, r7, #20
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	6838      	ldr	r0, [r7, #0]
 8002eb6:	f7ff fccb 	bl	8002850 <VibeCheckShell_GetNextString>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d04d      	beq.n	8002f5c <VibeCheckStrobeCMD_Set+0xb8>
	{
		if (!strcmp(str, "frequency"))
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	4929      	ldr	r1, [pc, #164]	@ (8002f68 <VibeCheckStrobeCMD_Set+0xc4>)
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7fd fa23 	bl	8000310 <strcmp>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d111      	bne.n	8002ef4 <VibeCheckStrobeCMD_Set+0x50>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8002ed0:	f107 0310 	add.w	r3, r7, #16
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	6838      	ldr	r0, [r7, #0]
 8002ed8:	f7ff fd12 	bl	8002900 <VibeCheckShell_GetNextFloat>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d03c      	beq.n	8002f5c <VibeCheckStrobeCMD_Set+0xb8>
			{
				VibeCheckStrobe_SetFrequency(strobe, val);
 8002ee2:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ee6:	eeb0 0a67 	vmov.f32	s0, s15
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f7ff fe0c 	bl	8002b08 <VibeCheckStrobe_SetFrequency>
				return 1;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e034      	b.n	8002f5e <VibeCheckStrobeCMD_Set+0xba>
			}
		}
		else if (!strcmp(str, "phase"))
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	491d      	ldr	r1, [pc, #116]	@ (8002f6c <VibeCheckStrobeCMD_Set+0xc8>)
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f7fd fa09 	bl	8000310 <strcmp>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d111      	bne.n	8002f28 <VibeCheckStrobeCMD_Set+0x84>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8002f04:	f107 030c 	add.w	r3, r7, #12
 8002f08:	4619      	mov	r1, r3
 8002f0a:	6838      	ldr	r0, [r7, #0]
 8002f0c:	f7ff fcf8 	bl	8002900 <VibeCheckShell_GetNextFloat>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d022      	beq.n	8002f5c <VibeCheckStrobeCMD_Set+0xb8>
			{
				VibeCheckStrobe_SetPhase(strobe, val);
 8002f16:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f1a:	eeb0 0a67 	vmov.f32	s0, s15
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f7ff fe52 	bl	8002bc8 <VibeCheckStrobe_SetPhase>
				return 1;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e01a      	b.n	8002f5e <VibeCheckStrobeCMD_Set+0xba>
			}
		}
		else if (!strcmp(str, "exposure"))
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	4911      	ldr	r1, [pc, #68]	@ (8002f70 <VibeCheckStrobeCMD_Set+0xcc>)
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7fd f9ef 	bl	8000310 <strcmp>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d111      	bne.n	8002f5c <VibeCheckStrobeCMD_Set+0xb8>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8002f38:	f107 0308 	add.w	r3, r7, #8
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	6838      	ldr	r0, [r7, #0]
 8002f40:	f7ff fcde 	bl	8002900 <VibeCheckShell_GetNextFloat>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d008      	beq.n	8002f5c <VibeCheckStrobeCMD_Set+0xb8>
			{
				VibeCheckStrobe_SetExposure(strobe, val);
 8002f4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f4e:	eeb0 0a67 	vmov.f32	s0, s15
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f7ff febe 	bl	8002cd4 <VibeCheckStrobe_SetExposure>
				return 1;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e000      	b.n	8002f5e <VibeCheckStrobeCMD_Set+0xba>
			}
		}
	}

	return 0;
 8002f5c:	2300      	movs	r3, #0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3718      	adds	r7, #24
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	080168c8 	.word	0x080168c8
 8002f6c:	080168d4 	.word	0x080168d4
 8002f70:	080168dc 	.word	0x080168dc

08002f74 <VibeCheckStrobeCMD_Get>:

uint32_t VibeCheckStrobeCMD_Get(VibeCheckStrobe* strobe, VibeCheckShell* shell)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
	char* str;
	if (VibeCheckShell_GetNextString(shell, &str))
 8002f7e:	f107 030c 	add.w	r3, r7, #12
 8002f82:	4619      	mov	r1, r3
 8002f84:	6838      	ldr	r0, [r7, #0]
 8002f86:	f7ff fc63 	bl	8002850 <VibeCheckShell_GetNextString>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d03b      	beq.n	8003008 <VibeCheckStrobeCMD_Get+0x94>
	{
		if (!strcmp(str, "frequency"))
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	4920      	ldr	r1, [pc, #128]	@ (8003014 <VibeCheckStrobeCMD_Get+0xa0>)
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7fd f9bb 	bl	8000310 <strcmp>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10b      	bne.n	8002fb8 <VibeCheckStrobeCMD_Get+0x44>
		{
			VibeCheckShell_PutFloat(shell, VibeCheckStrobe_GetFrequency(strobe));
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f7ff fe01 	bl	8002ba8 <VibeCheckStrobe_GetFrequency>
 8002fa6:	eef0 7a40 	vmov.f32	s15, s0
 8002faa:	eeb0 0a67 	vmov.f32	s0, s15
 8002fae:	6838      	ldr	r0, [r7, #0]
 8002fb0:	f7ff fd0c 	bl	80029cc <VibeCheckShell_PutFloat>
			return 1;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e028      	b.n	800300a <VibeCheckStrobeCMD_Get+0x96>
		}
		else if (!strcmp(str, "phase"))
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	4917      	ldr	r1, [pc, #92]	@ (8003018 <VibeCheckStrobeCMD_Get+0xa4>)
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7fd f9a7 	bl	8000310 <strcmp>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d10b      	bne.n	8002fe0 <VibeCheckStrobeCMD_Get+0x6c>
		{
			VibeCheckShell_PutFloat(shell, VibeCheckStrobe_GetPhase(strobe));
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f7ff fe73 	bl	8002cb4 <VibeCheckStrobe_GetPhase>
 8002fce:	eef0 7a40 	vmov.f32	s15, s0
 8002fd2:	eeb0 0a67 	vmov.f32	s0, s15
 8002fd6:	6838      	ldr	r0, [r7, #0]
 8002fd8:	f7ff fcf8 	bl	80029cc <VibeCheckShell_PutFloat>
			return 1;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e014      	b.n	800300a <VibeCheckStrobeCMD_Get+0x96>
		}
		else if (!strcmp(str, "exposure"))
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	490e      	ldr	r1, [pc, #56]	@ (800301c <VibeCheckStrobeCMD_Get+0xa8>)
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7fd f993 	bl	8000310 <strcmp>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d10b      	bne.n	8003008 <VibeCheckStrobeCMD_Get+0x94>
		{
			VibeCheckShell_PutFloat(shell, VibeCheckStrobe_GetExposure(strobe));
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f7ff febb 	bl	8002d6c <VibeCheckStrobe_GetExposure>
 8002ff6:	eef0 7a40 	vmov.f32	s15, s0
 8002ffa:	eeb0 0a67 	vmov.f32	s0, s15
 8002ffe:	6838      	ldr	r0, [r7, #0]
 8003000:	f7ff fce4 	bl	80029cc <VibeCheckShell_PutFloat>
			return 1;
 8003004:	2301      	movs	r3, #1
 8003006:	e000      	b.n	800300a <VibeCheckStrobeCMD_Get+0x96>
		}
	}

	return 0;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	080168c8 	.word	0x080168c8
 8003018:	080168d4 	.word	0x080168d4
 800301c:	080168dc 	.word	0x080168dc

08003020 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003020:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003058 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003024:	f7ff f958 	bl	80022d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003028:	480c      	ldr	r0, [pc, #48]	@ (800305c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800302a:	490d      	ldr	r1, [pc, #52]	@ (8003060 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800302c:	4a0d      	ldr	r2, [pc, #52]	@ (8003064 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800302e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003030:	e002      	b.n	8003038 <LoopCopyDataInit>

08003032 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003032:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003034:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003036:	3304      	adds	r3, #4

08003038 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003038:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800303a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800303c:	d3f9      	bcc.n	8003032 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800303e:	4a0a      	ldr	r2, [pc, #40]	@ (8003068 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003040:	4c0a      	ldr	r4, [pc, #40]	@ (800306c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003042:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003044:	e001      	b.n	800304a <LoopFillZerobss>

08003046 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003046:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003048:	3204      	adds	r2, #4

0800304a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800304a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800304c:	d3fb      	bcc.n	8003046 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800304e:	f010 ff73 	bl	8013f38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003052:	f7fd fd3f 	bl	8000ad4 <main>
  bx  lr
 8003056:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003058:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800305c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003060:	240002cc 	.word	0x240002cc
  ldr r2, =_sidata
 8003064:	08016d90 	.word	0x08016d90
  ldr r2, =_sbss
 8003068:	240002cc 	.word	0x240002cc
  ldr r4, =_ebss
 800306c:	24004c70 	.word	0x24004c70

08003070 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003070:	e7fe      	b.n	8003070 <ADC3_IRQHandler>
	...

08003074 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800307a:	2003      	movs	r0, #3
 800307c:	f001 fcf4 	bl	8004a68 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003080:	f005 ff3a 	bl	8008ef8 <HAL_RCC_GetSysClockFreq>
 8003084:	4602      	mov	r2, r0
 8003086:	4b15      	ldr	r3, [pc, #84]	@ (80030dc <HAL_Init+0x68>)
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	0a1b      	lsrs	r3, r3, #8
 800308c:	f003 030f 	and.w	r3, r3, #15
 8003090:	4913      	ldr	r1, [pc, #76]	@ (80030e0 <HAL_Init+0x6c>)
 8003092:	5ccb      	ldrb	r3, [r1, r3]
 8003094:	f003 031f 	and.w	r3, r3, #31
 8003098:	fa22 f303 	lsr.w	r3, r2, r3
 800309c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800309e:	4b0f      	ldr	r3, [pc, #60]	@ (80030dc <HAL_Init+0x68>)
 80030a0:	699b      	ldr	r3, [r3, #24]
 80030a2:	f003 030f 	and.w	r3, r3, #15
 80030a6:	4a0e      	ldr	r2, [pc, #56]	@ (80030e0 <HAL_Init+0x6c>)
 80030a8:	5cd3      	ldrb	r3, [r2, r3]
 80030aa:	f003 031f 	and.w	r3, r3, #31
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	fa22 f303 	lsr.w	r3, r2, r3
 80030b4:	4a0b      	ldr	r2, [pc, #44]	@ (80030e4 <HAL_Init+0x70>)
 80030b6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80030b8:	4a0b      	ldr	r2, [pc, #44]	@ (80030e8 <HAL_Init+0x74>)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80030be:	200f      	movs	r0, #15
 80030c0:	f000 f814 	bl	80030ec <HAL_InitTick>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e002      	b.n	80030d4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80030ce:	f7fe fbcf 	bl	8001870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030d2:	2300      	movs	r3, #0
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3708      	adds	r7, #8
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	58024400 	.word	0x58024400
 80030e0:	0801691c 	.word	0x0801691c
 80030e4:	24000004 	.word	0x24000004
 80030e8:	24000000 	.word	0x24000000

080030ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80030f4:	4b15      	ldr	r3, [pc, #84]	@ (800314c <HAL_InitTick+0x60>)
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d101      	bne.n	8003100 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e021      	b.n	8003144 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003100:	4b13      	ldr	r3, [pc, #76]	@ (8003150 <HAL_InitTick+0x64>)
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	4b11      	ldr	r3, [pc, #68]	@ (800314c <HAL_InitTick+0x60>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	4619      	mov	r1, r3
 800310a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800310e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003112:	fbb2 f3f3 	udiv	r3, r2, r3
 8003116:	4618      	mov	r0, r3
 8003118:	f001 fcd9 	bl	8004ace <HAL_SYSTICK_Config>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e00e      	b.n	8003144 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2b0f      	cmp	r3, #15
 800312a:	d80a      	bhi.n	8003142 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800312c:	2200      	movs	r2, #0
 800312e:	6879      	ldr	r1, [r7, #4]
 8003130:	f04f 30ff 	mov.w	r0, #4294967295
 8003134:	f001 fca3 	bl	8004a7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003138:	4a06      	ldr	r2, [pc, #24]	@ (8003154 <HAL_InitTick+0x68>)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800313e:	2300      	movs	r3, #0
 8003140:	e000      	b.n	8003144 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
}
 8003144:	4618      	mov	r0, r3
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	2400000c 	.word	0x2400000c
 8003150:	24000000 	.word	0x24000000
 8003154:	24000008 	.word	0x24000008

08003158 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800315c:	4b06      	ldr	r3, [pc, #24]	@ (8003178 <HAL_IncTick+0x20>)
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	461a      	mov	r2, r3
 8003162:	4b06      	ldr	r3, [pc, #24]	@ (800317c <HAL_IncTick+0x24>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4413      	add	r3, r2
 8003168:	4a04      	ldr	r2, [pc, #16]	@ (800317c <HAL_IncTick+0x24>)
 800316a:	6013      	str	r3, [r2, #0]
}
 800316c:	bf00      	nop
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	2400000c 	.word	0x2400000c
 800317c:	24002f3c 	.word	0x24002f3c

08003180 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0
  return uwTick;
 8003184:	4b03      	ldr	r3, [pc, #12]	@ (8003194 <HAL_GetTick+0x14>)
 8003186:	681b      	ldr	r3, [r3, #0]
}
 8003188:	4618      	mov	r0, r3
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	24002f3c 	.word	0x24002f3c

08003198 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031a0:	f7ff ffee 	bl	8003180 <HAL_GetTick>
 80031a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031b0:	d005      	beq.n	80031be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031b2:	4b0a      	ldr	r3, [pc, #40]	@ (80031dc <HAL_Delay+0x44>)
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	461a      	mov	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	4413      	add	r3, r2
 80031bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031be:	bf00      	nop
 80031c0:	f7ff ffde 	bl	8003180 <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d8f7      	bhi.n	80031c0 <HAL_Delay+0x28>
  {
  }
}
 80031d0:	bf00      	nop
 80031d2:	bf00      	nop
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	2400000c 	.word	0x2400000c

080031e0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	431a      	orrs	r2, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	609a      	str	r2, [r3, #8]
}
 80031fa:	bf00      	nop
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr

08003206 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003206:	b480      	push	{r7}
 8003208:	b083      	sub	sp, #12
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]
 800320e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	431a      	orrs	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	609a      	str	r2, [r3, #8]
}
 8003220:	bf00      	nop
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr

0800322c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800323c:	4618      	mov	r0, r3
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr

08003248 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003248:	b480      	push	{r7}
 800324a:	b087      	sub	sp, #28
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
 8003254:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	3360      	adds	r3, #96	@ 0x60
 800325a:	461a      	mov	r2, r3
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	4413      	add	r3, r2
 8003262:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	4a10      	ldr	r2, [pc, #64]	@ (80032a8 <LL_ADC_SetOffset+0x60>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d10b      	bne.n	8003284 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	4313      	orrs	r3, r2
 800327a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003282:	e00b      	b.n	800329c <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	430b      	orrs	r3, r1
 8003296:	431a      	orrs	r2, r3
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	601a      	str	r2, [r3, #0]
}
 800329c:	bf00      	nop
 800329e:	371c      	adds	r7, #28
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr
 80032a8:	58026000 	.word	0x58026000

080032ac <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	3360      	adds	r3, #96	@ 0x60
 80032ba:	461a      	mov	r2, r3
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	4413      	add	r3, r2
 80032c2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3714      	adds	r7, #20
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80032d8:	b480      	push	{r7}
 80032da:	b085      	sub	sp, #20
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	691b      	ldr	r3, [r3, #16]
 80032e8:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	f003 031f 	and.w	r3, r3, #31
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	fa01 f303 	lsl.w	r3, r1, r3
 80032f8:	431a      	orrs	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	611a      	str	r2, [r3, #16]
}
 80032fe:	bf00      	nop
 8003300:	3714      	adds	r7, #20
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
	...

0800330c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800330c:	b480      	push	{r7}
 800330e:	b087      	sub	sp, #28
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	4a0c      	ldr	r2, [pc, #48]	@ (800334c <LL_ADC_SetOffsetSignedSaturation+0x40>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d00e      	beq.n	800333e <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	3360      	adds	r3, #96	@ 0x60
 8003324:	461a      	mov	r2, r3
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	4413      	add	r3, r2
 800332c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	431a      	orrs	r2, r3
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	601a      	str	r2, [r3, #0]
  }
}
 800333e:	bf00      	nop
 8003340:	371c      	adds	r7, #28
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	58026000 	.word	0x58026000

08003350 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003350:	b480      	push	{r7}
 8003352:	b087      	sub	sp, #28
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	4a0c      	ldr	r2, [pc, #48]	@ (8003390 <LL_ADC_SetOffsetSaturation+0x40>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d10e      	bne.n	8003382 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	3360      	adds	r3, #96	@ 0x60
 8003368:	461a      	mov	r2, r3
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	4413      	add	r3, r2
 8003370:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	431a      	orrs	r2, r3
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8003382:	bf00      	nop
 8003384:	371c      	adds	r7, #28
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	58026000 	.word	0x58026000

08003394 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003394:	b480      	push	{r7}
 8003396:	b087      	sub	sp, #28
 8003398:	af00      	add	r7, sp, #0
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	4a0c      	ldr	r2, [pc, #48]	@ (80033d4 <LL_ADC_SetOffsetSign+0x40>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d10e      	bne.n	80033c6 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	3360      	adds	r3, #96	@ 0x60
 80033ac:	461a      	mov	r2, r3
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	4413      	add	r3, r2
 80033b4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	431a      	orrs	r2, r3
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 80033c6:	bf00      	nop
 80033c8:	371c      	adds	r7, #28
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	58026000 	.word	0x58026000

080033d8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80033d8:	b480      	push	{r7}
 80033da:	b087      	sub	sp, #28
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	3360      	adds	r3, #96	@ 0x60
 80033e8:	461a      	mov	r2, r3
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	4413      	add	r3, r2
 80033f0:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	4a0c      	ldr	r2, [pc, #48]	@ (8003428 <LL_ADC_SetOffsetState+0x50>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d108      	bne.n	800340c <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	431a      	orrs	r2, r3
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 800340a:	e007      	b.n	800341c <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	431a      	orrs	r2, r3
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	601a      	str	r2, [r3, #0]
}
 800341c:	bf00      	nop
 800341e:	371c      	adds	r7, #28
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr
 8003428:	58026000 	.word	0x58026000

0800342c <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800342c:	b480      	push	{r7}
 800342e:	b087      	sub	sp, #28
 8003430:	af00      	add	r7, sp, #0
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	3330      	adds	r3, #48	@ 0x30
 800343c:	461a      	mov	r2, r3
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	0a1b      	lsrs	r3, r3, #8
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	f003 030c 	and.w	r3, r3, #12
 8003448:	4413      	add	r3, r2
 800344a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	f003 031f 	and.w	r3, r3, #31
 8003456:	211f      	movs	r1, #31
 8003458:	fa01 f303 	lsl.w	r3, r1, r3
 800345c:	43db      	mvns	r3, r3
 800345e:	401a      	ands	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	0e9b      	lsrs	r3, r3, #26
 8003464:	f003 011f 	and.w	r1, r3, #31
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	f003 031f 	and.w	r3, r3, #31
 800346e:	fa01 f303 	lsl.w	r3, r1, r3
 8003472:	431a      	orrs	r2, r3
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003478:	bf00      	nop
 800347a:	371c      	adds	r7, #28
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003484:	b480      	push	{r7}
 8003486:	b087      	sub	sp, #28
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	3314      	adds	r3, #20
 8003494:	461a      	mov	r2, r3
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	0e5b      	lsrs	r3, r3, #25
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	f003 0304 	and.w	r3, r3, #4
 80034a0:	4413      	add	r3, r2
 80034a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	0d1b      	lsrs	r3, r3, #20
 80034ac:	f003 031f 	and.w	r3, r3, #31
 80034b0:	2107      	movs	r1, #7
 80034b2:	fa01 f303 	lsl.w	r3, r1, r3
 80034b6:	43db      	mvns	r3, r3
 80034b8:	401a      	ands	r2, r3
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	0d1b      	lsrs	r3, r3, #20
 80034be:	f003 031f 	and.w	r3, r3, #31
 80034c2:	6879      	ldr	r1, [r7, #4]
 80034c4:	fa01 f303 	lsl.w	r3, r1, r3
 80034c8:	431a      	orrs	r2, r3
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80034ce:	bf00      	nop
 80034d0:	371c      	adds	r7, #28
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
	...

080034dc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80034dc:	b480      	push	{r7}
 80034de:	b085      	sub	sp, #20
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	4a1a      	ldr	r2, [pc, #104]	@ (8003554 <LL_ADC_SetChannelSingleDiff+0x78>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d115      	bne.n	800351c <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034fc:	43db      	mvns	r3, r3
 80034fe:	401a      	ands	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	f003 0318 	and.w	r3, r3, #24
 8003506:	4914      	ldr	r1, [pc, #80]	@ (8003558 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003508:	40d9      	lsrs	r1, r3
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	400b      	ands	r3, r1
 800350e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003512:	431a      	orrs	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800351a:	e014      	b.n	8003546 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003528:	43db      	mvns	r3, r3
 800352a:	401a      	ands	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f003 0318 	and.w	r3, r3, #24
 8003532:	4909      	ldr	r1, [pc, #36]	@ (8003558 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003534:	40d9      	lsrs	r1, r3
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	400b      	ands	r3, r1
 800353a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800353e:	431a      	orrs	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8003546:	bf00      	nop
 8003548:	3714      	adds	r7, #20
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	58026000 	.word	0x58026000
 8003558:	000fffff 	.word	0x000fffff

0800355c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689a      	ldr	r2, [r3, #8]
 8003568:	4b04      	ldr	r3, [pc, #16]	@ (800357c <LL_ADC_DisableDeepPowerDown+0x20>)
 800356a:	4013      	ands	r3, r2
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	6093      	str	r3, [r2, #8]
}
 8003570:	bf00      	nop
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr
 800357c:	5fffffc0 	.word	0x5fffffc0

08003580 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003590:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003594:	d101      	bne.n	800359a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003596:	2301      	movs	r3, #1
 8003598:	e000      	b.n	800359c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800359a:	2300      	movs	r3, #0
}
 800359c:	4618      	mov	r0, r3
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689a      	ldr	r2, [r3, #8]
 80035b4:	4b05      	ldr	r3, [pc, #20]	@ (80035cc <LL_ADC_EnableInternalRegulator+0x24>)
 80035b6:	4013      	ands	r3, r2
 80035b8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	6fffffc0 	.word	0x6fffffc0

080035d0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80035e4:	d101      	bne.n	80035ea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80035e6:	2301      	movs	r3, #1
 80035e8:	e000      	b.n	80035ec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f003 0301 	and.w	r3, r3, #1
 8003608:	2b01      	cmp	r3, #1
 800360a:	d101      	bne.n	8003610 <LL_ADC_IsEnabled+0x18>
 800360c:	2301      	movs	r3, #1
 800360e:	e000      	b.n	8003612 <LL_ADC_IsEnabled+0x1a>
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	370c      	adds	r7, #12
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr

0800361e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800361e:	b480      	push	{r7}
 8003620:	b083      	sub	sp, #12
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f003 0304 	and.w	r3, r3, #4
 800362e:	2b04      	cmp	r3, #4
 8003630:	d101      	bne.n	8003636 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003632:	2301      	movs	r3, #1
 8003634:	e000      	b.n	8003638 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003636:	2300      	movs	r3, #0
}
 8003638:	4618      	mov	r0, r3
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr

08003644 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	f003 0308 	and.w	r3, r3, #8
 8003654:	2b08      	cmp	r3, #8
 8003656:	d101      	bne.n	800365c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003658:	2301      	movs	r3, #1
 800365a:	e000      	b.n	800365e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	370c      	adds	r7, #12
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
	...

0800366c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800366c:	b590      	push	{r4, r7, lr}
 800366e:	b089      	sub	sp, #36	@ 0x24
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003674:	2300      	movs	r3, #0
 8003676:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003678:	2300      	movs	r3, #0
 800367a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d101      	bne.n	8003686 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e1ee      	b.n	8003a64 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003690:	2b00      	cmp	r3, #0
 8003692:	d109      	bne.n	80036a8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f7fe f905 	bl	80018a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7ff ff67 	bl	8003580 <LL_ADC_IsDeepPowerDownEnabled>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d004      	beq.n	80036c2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4618      	mov	r0, r3
 80036be:	f7ff ff4d 	bl	800355c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7ff ff82 	bl	80035d0 <LL_ADC_IsInternalRegulatorEnabled>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d114      	bne.n	80036fc <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7ff ff66 	bl	80035a8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036dc:	4b8e      	ldr	r3, [pc, #568]	@ (8003918 <HAL_ADC_Init+0x2ac>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	099b      	lsrs	r3, r3, #6
 80036e2:	4a8e      	ldr	r2, [pc, #568]	@ (800391c <HAL_ADC_Init+0x2b0>)
 80036e4:	fba2 2303 	umull	r2, r3, r2, r3
 80036e8:	099b      	lsrs	r3, r3, #6
 80036ea:	3301      	adds	r3, #1
 80036ec:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80036ee:	e002      	b.n	80036f6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	3b01      	subs	r3, #1
 80036f4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d1f9      	bne.n	80036f0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4618      	mov	r0, r3
 8003702:	f7ff ff65 	bl	80035d0 <LL_ADC_IsInternalRegulatorEnabled>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d10d      	bne.n	8003728 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003710:	f043 0210 	orr.w	r2, r3, #16
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800371c:	f043 0201 	orr.w	r2, r3, #1
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4618      	mov	r0, r3
 800372e:	f7ff ff76 	bl	800361e <LL_ADC_REG_IsConversionOngoing>
 8003732:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003738:	f003 0310 	and.w	r3, r3, #16
 800373c:	2b00      	cmp	r3, #0
 800373e:	f040 8188 	bne.w	8003a52 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	2b00      	cmp	r3, #0
 8003746:	f040 8184 	bne.w	8003a52 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800374e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003752:	f043 0202 	orr.w	r2, r3, #2
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4618      	mov	r0, r3
 8003760:	f7ff ff4a 	bl	80035f8 <LL_ADC_IsEnabled>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d136      	bne.n	80037d8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a6c      	ldr	r2, [pc, #432]	@ (8003920 <HAL_ADC_Init+0x2b4>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d004      	beq.n	800377e <HAL_ADC_Init+0x112>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a6a      	ldr	r2, [pc, #424]	@ (8003924 <HAL_ADC_Init+0x2b8>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d10e      	bne.n	800379c <HAL_ADC_Init+0x130>
 800377e:	4868      	ldr	r0, [pc, #416]	@ (8003920 <HAL_ADC_Init+0x2b4>)
 8003780:	f7ff ff3a 	bl	80035f8 <LL_ADC_IsEnabled>
 8003784:	4604      	mov	r4, r0
 8003786:	4867      	ldr	r0, [pc, #412]	@ (8003924 <HAL_ADC_Init+0x2b8>)
 8003788:	f7ff ff36 	bl	80035f8 <LL_ADC_IsEnabled>
 800378c:	4603      	mov	r3, r0
 800378e:	4323      	orrs	r3, r4
 8003790:	2b00      	cmp	r3, #0
 8003792:	bf0c      	ite	eq
 8003794:	2301      	moveq	r3, #1
 8003796:	2300      	movne	r3, #0
 8003798:	b2db      	uxtb	r3, r3
 800379a:	e008      	b.n	80037ae <HAL_ADC_Init+0x142>
 800379c:	4862      	ldr	r0, [pc, #392]	@ (8003928 <HAL_ADC_Init+0x2bc>)
 800379e:	f7ff ff2b 	bl	80035f8 <LL_ADC_IsEnabled>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	bf0c      	ite	eq
 80037a8:	2301      	moveq	r3, #1
 80037aa:	2300      	movne	r3, #0
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d012      	beq.n	80037d8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a5a      	ldr	r2, [pc, #360]	@ (8003920 <HAL_ADC_Init+0x2b4>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d004      	beq.n	80037c6 <HAL_ADC_Init+0x15a>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a58      	ldr	r2, [pc, #352]	@ (8003924 <HAL_ADC_Init+0x2b8>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d101      	bne.n	80037ca <HAL_ADC_Init+0x15e>
 80037c6:	4a59      	ldr	r2, [pc, #356]	@ (800392c <HAL_ADC_Init+0x2c0>)
 80037c8:	e000      	b.n	80037cc <HAL_ADC_Init+0x160>
 80037ca:	4a59      	ldr	r2, [pc, #356]	@ (8003930 <HAL_ADC_Init+0x2c4>)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	4619      	mov	r1, r3
 80037d2:	4610      	mov	r0, r2
 80037d4:	f7ff fd04 	bl	80031e0 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a52      	ldr	r2, [pc, #328]	@ (8003928 <HAL_ADC_Init+0x2bc>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d129      	bne.n	8003836 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	7e5b      	ldrb	r3, [r3, #25]
 80037e6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80037ec:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 80037f2:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	2b08      	cmp	r3, #8
 80037fa:	d013      	beq.n	8003824 <HAL_ADC_Init+0x1b8>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	2b0c      	cmp	r3, #12
 8003802:	d00d      	beq.n	8003820 <HAL_ADC_Init+0x1b4>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	2b1c      	cmp	r3, #28
 800380a:	d007      	beq.n	800381c <HAL_ADC_Init+0x1b0>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	2b18      	cmp	r3, #24
 8003812:	d101      	bne.n	8003818 <HAL_ADC_Init+0x1ac>
 8003814:	2318      	movs	r3, #24
 8003816:	e006      	b.n	8003826 <HAL_ADC_Init+0x1ba>
 8003818:	2300      	movs	r3, #0
 800381a:	e004      	b.n	8003826 <HAL_ADC_Init+0x1ba>
 800381c:	2310      	movs	r3, #16
 800381e:	e002      	b.n	8003826 <HAL_ADC_Init+0x1ba>
 8003820:	2308      	movs	r3, #8
 8003822:	e000      	b.n	8003826 <HAL_ADC_Init+0x1ba>
 8003824:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8003826:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800382e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003830:	4313      	orrs	r3, r2
 8003832:	61bb      	str	r3, [r7, #24]
 8003834:	e00e      	b.n	8003854 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	7e5b      	ldrb	r3, [r3, #25]
 800383a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003840:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003846:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800384e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003850:	4313      	orrs	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f893 3020 	ldrb.w	r3, [r3, #32]
 800385a:	2b01      	cmp	r3, #1
 800385c:	d106      	bne.n	800386c <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003862:	3b01      	subs	r3, #1
 8003864:	045b      	lsls	r3, r3, #17
 8003866:	69ba      	ldr	r2, [r7, #24]
 8003868:	4313      	orrs	r3, r2
 800386a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003870:	2b00      	cmp	r3, #0
 8003872:	d009      	beq.n	8003888 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003878:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003880:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003882:	69ba      	ldr	r2, [r7, #24]
 8003884:	4313      	orrs	r3, r2
 8003886:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a26      	ldr	r2, [pc, #152]	@ (8003928 <HAL_ADC_Init+0x2bc>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d115      	bne.n	80038be <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68da      	ldr	r2, [r3, #12]
 8003898:	4b26      	ldr	r3, [pc, #152]	@ (8003934 <HAL_ADC_Init+0x2c8>)
 800389a:	4013      	ands	r3, r2
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	6812      	ldr	r2, [r2, #0]
 80038a0:	69b9      	ldr	r1, [r7, #24]
 80038a2:	430b      	orrs	r3, r1
 80038a4:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	691b      	ldr	r3, [r3, #16]
 80038ac:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	430a      	orrs	r2, r1
 80038ba:	611a      	str	r2, [r3, #16]
 80038bc:	e009      	b.n	80038d2 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	68da      	ldr	r2, [r3, #12]
 80038c4:	4b1c      	ldr	r3, [pc, #112]	@ (8003938 <HAL_ADC_Init+0x2cc>)
 80038c6:	4013      	ands	r3, r2
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	6812      	ldr	r2, [r2, #0]
 80038cc:	69b9      	ldr	r1, [r7, #24]
 80038ce:	430b      	orrs	r3, r1
 80038d0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff fea1 	bl	800361e <LL_ADC_REG_IsConversionOngoing>
 80038dc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7ff feae 	bl	8003644 <LL_ADC_INJ_IsConversionOngoing>
 80038e8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f040 808e 	bne.w	8003a0e <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f040 808a 	bne.w	8003a0e <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a0a      	ldr	r2, [pc, #40]	@ (8003928 <HAL_ADC_Init+0x2bc>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d11b      	bne.n	800393c <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	7e1b      	ldrb	r3, [r3, #24]
 8003908:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003910:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8003912:	4313      	orrs	r3, r2
 8003914:	61bb      	str	r3, [r7, #24]
 8003916:	e018      	b.n	800394a <HAL_ADC_Init+0x2de>
 8003918:	24000000 	.word	0x24000000
 800391c:	053e2d63 	.word	0x053e2d63
 8003920:	40022000 	.word	0x40022000
 8003924:	40022100 	.word	0x40022100
 8003928:	58026000 	.word	0x58026000
 800392c:	40022300 	.word	0x40022300
 8003930:	58026300 	.word	0x58026300
 8003934:	fff04007 	.word	0xfff04007
 8003938:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	7e1b      	ldrb	r3, [r3, #24]
 8003940:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8003946:	4313      	orrs	r3, r2
 8003948:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	68da      	ldr	r2, [r3, #12]
 8003950:	4b46      	ldr	r3, [pc, #280]	@ (8003a6c <HAL_ADC_Init+0x400>)
 8003952:	4013      	ands	r3, r2
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	6812      	ldr	r2, [r2, #0]
 8003958:	69b9      	ldr	r1, [r7, #24]
 800395a:	430b      	orrs	r3, r1
 800395c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003964:	2b01      	cmp	r3, #1
 8003966:	d137      	bne.n	80039d8 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800396c:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a3f      	ldr	r2, [pc, #252]	@ (8003a70 <HAL_ADC_Init+0x404>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d116      	bne.n	80039a6 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	691a      	ldr	r2, [r3, #16]
 800397e:	4b3d      	ldr	r3, [pc, #244]	@ (8003a74 <HAL_ADC_Init+0x408>)
 8003980:	4013      	ands	r3, r2
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800398a:	4311      	orrs	r1, r2
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003990:	4311      	orrs	r1, r2
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003996:	430a      	orrs	r2, r1
 8003998:	431a      	orrs	r2, r3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f042 0201 	orr.w	r2, r2, #1
 80039a2:	611a      	str	r2, [r3, #16]
 80039a4:	e020      	b.n	80039e8 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	691a      	ldr	r2, [r3, #16]
 80039ac:	4b32      	ldr	r3, [pc, #200]	@ (8003a78 <HAL_ADC_Init+0x40c>)
 80039ae:	4013      	ands	r3, r2
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80039b4:	3a01      	subs	r2, #1
 80039b6:	0411      	lsls	r1, r2, #16
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80039bc:	4311      	orrs	r1, r2
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80039c2:	4311      	orrs	r1, r2
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80039c8:	430a      	orrs	r2, r1
 80039ca:	431a      	orrs	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f042 0201 	orr.w	r2, r2, #1
 80039d4:	611a      	str	r2, [r3, #16]
 80039d6:	e007      	b.n	80039e8 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	691a      	ldr	r2, [r3, #16]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f022 0201 	bic.w	r2, r2, #1
 80039e6:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a1b      	ldr	r2, [pc, #108]	@ (8003a70 <HAL_ADC_Init+0x404>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d002      	beq.n	8003a0e <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f000 fd67 	bl	80044dc <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d10c      	bne.n	8003a30 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1c:	f023 010f 	bic.w	r1, r3, #15
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	69db      	ldr	r3, [r3, #28]
 8003a24:	1e5a      	subs	r2, r3, #1
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a2e:	e007      	b.n	8003a40 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f022 020f 	bic.w	r2, r2, #15
 8003a3e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a44:	f023 0303 	bic.w	r3, r3, #3
 8003a48:	f043 0201 	orr.w	r2, r3, #1
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	661a      	str	r2, [r3, #96]	@ 0x60
 8003a50:	e007      	b.n	8003a62 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a56:	f043 0210 	orr.w	r2, r3, #16
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a62:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3724      	adds	r7, #36	@ 0x24
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd90      	pop	{r4, r7, pc}
 8003a6c:	ffffbffc 	.word	0xffffbffc
 8003a70:	58026000 	.word	0x58026000
 8003a74:	fc00f81f 	.word	0xfc00f81f
 8003a78:	fc00f81e 	.word	0xfc00f81e

08003a7c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003a7c:	b590      	push	{r4, r7, lr}
 8003a7e:	b0b9      	sub	sp, #228	@ 0xe4
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a86:	2300      	movs	r3, #0
 8003a88:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a96:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	4aab      	ldr	r2, [pc, #684]	@ (8003d4c <HAL_ADC_ConfigChannel+0x2d0>)
 8003a9e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d102      	bne.n	8003ab0 <HAL_ADC_ConfigChannel+0x34>
 8003aaa:	2302      	movs	r3, #2
 8003aac:	f000 bcfe 	b.w	80044ac <HAL_ADC_ConfigChannel+0xa30>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7ff fdae 	bl	800361e <LL_ADC_REG_IsConversionOngoing>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	f040 84e2 	bne.w	800448e <HAL_ADC_ConfigChannel+0xa12>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	db38      	blt.n	8003b44 <HAL_ADC_ConfigChannel+0xc8>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a9e      	ldr	r2, [pc, #632]	@ (8003d50 <HAL_ADC_ConfigChannel+0x2d4>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d033      	beq.n	8003b44 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d108      	bne.n	8003afa <HAL_ADC_ConfigChannel+0x7e>
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	0e9b      	lsrs	r3, r3, #26
 8003aee:	f003 031f 	and.w	r3, r3, #31
 8003af2:	2201      	movs	r2, #1
 8003af4:	fa02 f303 	lsl.w	r3, r2, r3
 8003af8:	e01d      	b.n	8003b36 <HAL_ADC_ConfigChannel+0xba>
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b06:	fa93 f3a3 	rbit	r3, r3
 8003b0a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003b0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003b12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003b16:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_ADC_ConfigChannel+0xa6>
  {
    return 32U;
 8003b1e:	2320      	movs	r3, #32
 8003b20:	e004      	b.n	8003b2c <HAL_ADC_ConfigChannel+0xb0>
  }
  return __builtin_clz(value);
 8003b22:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003b26:	fab3 f383 	clz	r3, r3
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	f003 031f 	and.w	r3, r3, #31
 8003b30:	2201      	movs	r2, #1
 8003b32:	fa02 f303 	lsl.w	r3, r2, r3
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	6812      	ldr	r2, [r2, #0]
 8003b3a:	69d1      	ldr	r1, [r2, #28]
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	6812      	ldr	r2, [r2, #0]
 8003b40:	430b      	orrs	r3, r1
 8003b42:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6818      	ldr	r0, [r3, #0]
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	6859      	ldr	r1, [r3, #4]
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	461a      	mov	r2, r3
 8003b52:	f7ff fc6b 	bl	800342c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7ff fd5f 	bl	800361e <LL_ADC_REG_IsConversionOngoing>
 8003b60:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f7ff fd6b 	bl	8003644 <LL_ADC_INJ_IsConversionOngoing>
 8003b6e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003b72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	f040 8270 	bne.w	800405c <HAL_ADC_ConfigChannel+0x5e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003b7c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	f040 826b 	bne.w	800405c <HAL_ADC_ConfigChannel+0x5e0>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6818      	ldr	r0, [r3, #0]
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	6819      	ldr	r1, [r3, #0]
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	461a      	mov	r2, r3
 8003b94:	f7ff fc76 	bl	8003484 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a6c      	ldr	r2, [pc, #432]	@ (8003d50 <HAL_ADC_ConfigChannel+0x2d4>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d10d      	bne.n	8003bbe <HAL_ADC_ConfigChannel+0x142>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	695a      	ldr	r2, [r3, #20]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	08db      	lsrs	r3, r3, #3
 8003bae:	f003 0303 	and.w	r3, r3, #3
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003bbc:	e032      	b.n	8003c24 <HAL_ADC_ConfigChannel+0x1a8>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003bbe:	4b65      	ldr	r3, [pc, #404]	@ (8003d54 <HAL_ADC_ConfigChannel+0x2d8>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003bc6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003bca:	d10b      	bne.n	8003be4 <HAL_ADC_ConfigChannel+0x168>
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	695a      	ldr	r2, [r3, #20]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	089b      	lsrs	r3, r3, #2
 8003bd8:	f003 0307 	and.w	r3, r3, #7
 8003bdc:	005b      	lsls	r3, r3, #1
 8003bde:	fa02 f303 	lsl.w	r3, r2, r3
 8003be2:	e01d      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x1a4>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	f003 0310 	and.w	r3, r3, #16
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d10b      	bne.n	8003c0a <HAL_ADC_ConfigChannel+0x18e>
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	695a      	ldr	r2, [r3, #20]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	089b      	lsrs	r3, r3, #2
 8003bfe:	f003 0307 	and.w	r3, r3, #7
 8003c02:	005b      	lsls	r3, r3, #1
 8003c04:	fa02 f303 	lsl.w	r3, r2, r3
 8003c08:	e00a      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x1a4>
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	695a      	ldr	r2, [r3, #20]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	089b      	lsrs	r3, r3, #2
 8003c16:	f003 0304 	and.w	r3, r3, #4
 8003c1a:	005b      	lsls	r3, r3, #1
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	2b04      	cmp	r3, #4
 8003c2a:	d048      	beq.n	8003cbe <HAL_ADC_ConfigChannel+0x242>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6818      	ldr	r0, [r3, #0]
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	6919      	ldr	r1, [r3, #16]
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003c3c:	f7ff fb04 	bl	8003248 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a42      	ldr	r2, [pc, #264]	@ (8003d50 <HAL_ADC_ConfigChannel+0x2d4>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d119      	bne.n	8003c7e <HAL_ADC_ConfigChannel+0x202>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6818      	ldr	r0, [r3, #0]
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	6919      	ldr	r1, [r3, #16]
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	69db      	ldr	r3, [r3, #28]
 8003c56:	461a      	mov	r2, r3
 8003c58:	f7ff fb9c 	bl	8003394 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6818      	ldr	r0, [r3, #0]
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	6919      	ldr	r1, [r3, #16]
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d102      	bne.n	8003c74 <HAL_ADC_ConfigChannel+0x1f8>
 8003c6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c72:	e000      	b.n	8003c76 <HAL_ADC_ConfigChannel+0x1fa>
 8003c74:	2300      	movs	r3, #0
 8003c76:	461a      	mov	r2, r3
 8003c78:	f7ff fb6a 	bl	8003350 <LL_ADC_SetOffsetSaturation>
 8003c7c:	e1ee      	b.n	800405c <HAL_ADC_ConfigChannel+0x5e0>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6818      	ldr	r0, [r3, #0]
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	6919      	ldr	r1, [r3, #16]
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d102      	bne.n	8003c96 <HAL_ADC_ConfigChannel+0x21a>
 8003c90:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003c94:	e000      	b.n	8003c98 <HAL_ADC_ConfigChannel+0x21c>
 8003c96:	2300      	movs	r3, #0
 8003c98:	461a      	mov	r2, r3
 8003c9a:	f7ff fb37 	bl	800330c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6818      	ldr	r0, [r3, #0]
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	6919      	ldr	r1, [r3, #16]
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	7e1b      	ldrb	r3, [r3, #24]
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d102      	bne.n	8003cb4 <HAL_ADC_ConfigChannel+0x238>
 8003cae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003cb2:	e000      	b.n	8003cb6 <HAL_ADC_ConfigChannel+0x23a>
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	f7ff fb0e 	bl	80032d8 <LL_ADC_SetDataRightShift>
 8003cbc:	e1ce      	b.n	800405c <HAL_ADC_ConfigChannel+0x5e0>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a23      	ldr	r2, [pc, #140]	@ (8003d50 <HAL_ADC_ConfigChannel+0x2d4>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	f040 8181 	bne.w	8003fcc <HAL_ADC_ConfigChannel+0x550>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2100      	movs	r1, #0
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7ff faeb 	bl	80032ac <LL_ADC_GetOffsetChannel>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d10a      	bne.n	8003cf6 <HAL_ADC_ConfigChannel+0x27a>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7ff fae0 	bl	80032ac <LL_ADC_GetOffsetChannel>
 8003cec:	4603      	mov	r3, r0
 8003cee:	0e9b      	lsrs	r3, r3, #26
 8003cf0:	f003 021f 	and.w	r2, r3, #31
 8003cf4:	e01e      	b.n	8003d34 <HAL_ADC_ConfigChannel+0x2b8>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2100      	movs	r1, #0
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7ff fad5 	bl	80032ac <LL_ADC_GetOffsetChannel>
 8003d02:	4603      	mov	r3, r0
 8003d04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d08:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003d0c:	fa93 f3a3 	rbit	r3, r3
 8003d10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8003d14:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003d18:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8003d1c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d101      	bne.n	8003d28 <HAL_ADC_ConfigChannel+0x2ac>
    return 32U;
 8003d24:	2320      	movs	r3, #32
 8003d26:	e004      	b.n	8003d32 <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 8003d28:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003d2c:	fab3 f383 	clz	r3, r3
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	461a      	mov	r2, r3
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d10b      	bne.n	8003d58 <HAL_ADC_ConfigChannel+0x2dc>
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	0e9b      	lsrs	r3, r3, #26
 8003d46:	f003 031f 	and.w	r3, r3, #31
 8003d4a:	e01e      	b.n	8003d8a <HAL_ADC_ConfigChannel+0x30e>
 8003d4c:	47ff0000 	.word	0x47ff0000
 8003d50:	58026000 	.word	0x58026000
 8003d54:	5c001000 	.word	0x5c001000
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003d64:	fa93 f3a3 	rbit	r3, r3
 8003d68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003d6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003d70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003d74:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d101      	bne.n	8003d80 <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 8003d7c:	2320      	movs	r3, #32
 8003d7e:	e004      	b.n	8003d8a <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8003d80:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d84:	fab3 f383 	clz	r3, r3
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d106      	bne.n	8003d9c <HAL_ADC_ConfigChannel+0x320>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2200      	movs	r2, #0
 8003d94:	2100      	movs	r1, #0
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7ff fb1e 	bl	80033d8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2101      	movs	r1, #1
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7ff fa82 	bl	80032ac <LL_ADC_GetOffsetChannel>
 8003da8:	4603      	mov	r3, r0
 8003daa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d10a      	bne.n	8003dc8 <HAL_ADC_ConfigChannel+0x34c>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2101      	movs	r1, #1
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7ff fa77 	bl	80032ac <LL_ADC_GetOffsetChannel>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	0e9b      	lsrs	r3, r3, #26
 8003dc2:	f003 021f 	and.w	r2, r3, #31
 8003dc6:	e01e      	b.n	8003e06 <HAL_ADC_ConfigChannel+0x38a>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2101      	movs	r1, #1
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7ff fa6c 	bl	80032ac <LL_ADC_GetOffsetChannel>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003dde:	fa93 f3a3 	rbit	r3, r3
 8003de2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003de6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003dea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003dee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d101      	bne.n	8003dfa <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 8003df6:	2320      	movs	r3, #32
 8003df8:	e004      	b.n	8003e04 <HAL_ADC_ConfigChannel+0x388>
  return __builtin_clz(value);
 8003dfa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003dfe:	fab3 f383 	clz	r3, r3
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	461a      	mov	r2, r3
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d105      	bne.n	8003e1e <HAL_ADC_ConfigChannel+0x3a2>
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	0e9b      	lsrs	r3, r3, #26
 8003e18:	f003 031f 	and.w	r3, r3, #31
 8003e1c:	e018      	b.n	8003e50 <HAL_ADC_ConfigChannel+0x3d4>
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e2a:	fa93 f3a3 	rbit	r3, r3
 8003e2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003e32:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003e36:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003e3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d101      	bne.n	8003e46 <HAL_ADC_ConfigChannel+0x3ca>
    return 32U;
 8003e42:	2320      	movs	r3, #32
 8003e44:	e004      	b.n	8003e50 <HAL_ADC_ConfigChannel+0x3d4>
  return __builtin_clz(value);
 8003e46:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003e4a:	fab3 f383 	clz	r3, r3
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d106      	bne.n	8003e62 <HAL_ADC_ConfigChannel+0x3e6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	2101      	movs	r1, #1
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7ff fabb 	bl	80033d8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	2102      	movs	r1, #2
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7ff fa1f 	bl	80032ac <LL_ADC_GetOffsetChannel>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d10a      	bne.n	8003e8e <HAL_ADC_ConfigChannel+0x412>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2102      	movs	r1, #2
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7ff fa14 	bl	80032ac <LL_ADC_GetOffsetChannel>
 8003e84:	4603      	mov	r3, r0
 8003e86:	0e9b      	lsrs	r3, r3, #26
 8003e88:	f003 021f 	and.w	r2, r3, #31
 8003e8c:	e01e      	b.n	8003ecc <HAL_ADC_ConfigChannel+0x450>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2102      	movs	r1, #2
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7ff fa09 	bl	80032ac <LL_ADC_GetOffsetChannel>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ea4:	fa93 f3a3 	rbit	r3, r3
 8003ea8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003eac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003eb0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003eb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d101      	bne.n	8003ec0 <HAL_ADC_ConfigChannel+0x444>
    return 32U;
 8003ebc:	2320      	movs	r3, #32
 8003ebe:	e004      	b.n	8003eca <HAL_ADC_ConfigChannel+0x44e>
  return __builtin_clz(value);
 8003ec0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ec4:	fab3 f383 	clz	r3, r3
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	461a      	mov	r2, r3
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d105      	bne.n	8003ee4 <HAL_ADC_ConfigChannel+0x468>
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	0e9b      	lsrs	r3, r3, #26
 8003ede:	f003 031f 	and.w	r3, r3, #31
 8003ee2:	e014      	b.n	8003f0e <HAL_ADC_ConfigChannel+0x492>
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003eec:	fa93 f3a3 	rbit	r3, r3
 8003ef0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003ef2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ef4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003ef8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d101      	bne.n	8003f04 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003f00:	2320      	movs	r3, #32
 8003f02:	e004      	b.n	8003f0e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003f04:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003f08:	fab3 f383 	clz	r3, r3
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d106      	bne.n	8003f20 <HAL_ADC_ConfigChannel+0x4a4>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2200      	movs	r2, #0
 8003f18:	2102      	movs	r1, #2
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7ff fa5c 	bl	80033d8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	2103      	movs	r1, #3
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7ff f9c0 	bl	80032ac <LL_ADC_GetOffsetChannel>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10a      	bne.n	8003f4c <HAL_ADC_ConfigChannel+0x4d0>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2103      	movs	r1, #3
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f7ff f9b5 	bl	80032ac <LL_ADC_GetOffsetChannel>
 8003f42:	4603      	mov	r3, r0
 8003f44:	0e9b      	lsrs	r3, r3, #26
 8003f46:	f003 021f 	and.w	r2, r3, #31
 8003f4a:	e017      	b.n	8003f7c <HAL_ADC_ConfigChannel+0x500>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	2103      	movs	r1, #3
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7ff f9aa 	bl	80032ac <LL_ADC_GetOffsetChannel>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f5c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003f5e:	fa93 f3a3 	rbit	r3, r3
 8003f62:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003f64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f66:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003f68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_ADC_ConfigChannel+0x4f6>
    return 32U;
 8003f6e:	2320      	movs	r3, #32
 8003f70:	e003      	b.n	8003f7a <HAL_ADC_ConfigChannel+0x4fe>
  return __builtin_clz(value);
 8003f72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f74:	fab3 f383 	clz	r3, r3
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d105      	bne.n	8003f94 <HAL_ADC_ConfigChannel+0x518>
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	0e9b      	lsrs	r3, r3, #26
 8003f8e:	f003 031f 	and.w	r3, r3, #31
 8003f92:	e011      	b.n	8003fb8 <HAL_ADC_ConfigChannel+0x53c>
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f9c:	fa93 f3a3 	rbit	r3, r3
 8003fa0:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003fa2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003fa4:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003fa6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d101      	bne.n	8003fb0 <HAL_ADC_ConfigChannel+0x534>
    return 32U;
 8003fac:	2320      	movs	r3, #32
 8003fae:	e003      	b.n	8003fb8 <HAL_ADC_ConfigChannel+0x53c>
  return __builtin_clz(value);
 8003fb0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003fb2:	fab3 f383 	clz	r3, r3
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d14f      	bne.n	800405c <HAL_ADC_ConfigChannel+0x5e0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	2103      	movs	r1, #3
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f7ff fa07 	bl	80033d8 <LL_ADC_SetOffsetState>
 8003fca:	e047      	b.n	800405c <HAL_ADC_ConfigChannel+0x5e0>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fd2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	069b      	lsls	r3, r3, #26
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d107      	bne.n	8003ff0 <HAL_ADC_ConfigChannel+0x574>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003fee:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ff6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	069b      	lsls	r3, r3, #26
 8004000:	429a      	cmp	r2, r3
 8004002:	d107      	bne.n	8004014 <HAL_ADC_ConfigChannel+0x598>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004012:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800401a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	069b      	lsls	r3, r3, #26
 8004024:	429a      	cmp	r2, r3
 8004026:	d107      	bne.n	8004038 <HAL_ADC_ConfigChannel+0x5bc>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004036:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800403e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	069b      	lsls	r3, r3, #26
 8004048:	429a      	cmp	r2, r3
 800404a:	d107      	bne.n	800405c <HAL_ADC_ConfigChannel+0x5e0>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800405a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4618      	mov	r0, r3
 8004062:	f7ff fac9 	bl	80035f8 <LL_ADC_IsEnabled>
 8004066:	4603      	mov	r3, r0
 8004068:	2b00      	cmp	r3, #0
 800406a:	f040 8219 	bne.w	80044a0 <HAL_ADC_ConfigChannel+0xa24>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6818      	ldr	r0, [r3, #0]
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	6819      	ldr	r1, [r3, #0]
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	461a      	mov	r2, r3
 800407c:	f7ff fa2e 	bl	80034dc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	4aa1      	ldr	r2, [pc, #644]	@ (800430c <HAL_ADC_ConfigChannel+0x890>)
 8004086:	4293      	cmp	r3, r2
 8004088:	f040 812e 	bne.w	80042e8 <HAL_ADC_ConfigChannel+0x86c>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004098:	2b00      	cmp	r3, #0
 800409a:	d10b      	bne.n	80040b4 <HAL_ADC_ConfigChannel+0x638>
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	0e9b      	lsrs	r3, r3, #26
 80040a2:	3301      	adds	r3, #1
 80040a4:	f003 031f 	and.w	r3, r3, #31
 80040a8:	2b09      	cmp	r3, #9
 80040aa:	bf94      	ite	ls
 80040ac:	2301      	movls	r3, #1
 80040ae:	2300      	movhi	r3, #0
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	e019      	b.n	80040e8 <HAL_ADC_ConfigChannel+0x66c>
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040bc:	fa93 f3a3 	rbit	r3, r3
 80040c0:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80040c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80040c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d101      	bne.n	80040d0 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80040cc:	2320      	movs	r3, #32
 80040ce:	e003      	b.n	80040d8 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80040d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040d2:	fab3 f383 	clz	r3, r3
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	3301      	adds	r3, #1
 80040da:	f003 031f 	and.w	r3, r3, #31
 80040de:	2b09      	cmp	r3, #9
 80040e0:	bf94      	ite	ls
 80040e2:	2301      	movls	r3, #1
 80040e4:	2300      	movhi	r3, #0
 80040e6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d079      	beq.n	80041e0 <HAL_ADC_ConfigChannel+0x764>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d107      	bne.n	8004108 <HAL_ADC_ConfigChannel+0x68c>
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	0e9b      	lsrs	r3, r3, #26
 80040fe:	3301      	adds	r3, #1
 8004100:	069b      	lsls	r3, r3, #26
 8004102:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004106:	e015      	b.n	8004134 <HAL_ADC_ConfigChannel+0x6b8>
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800410e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004110:	fa93 f3a3 	rbit	r3, r3
 8004114:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8004116:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004118:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800411a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800411c:	2b00      	cmp	r3, #0
 800411e:	d101      	bne.n	8004124 <HAL_ADC_ConfigChannel+0x6a8>
    return 32U;
 8004120:	2320      	movs	r3, #32
 8004122:	e003      	b.n	800412c <HAL_ADC_ConfigChannel+0x6b0>
  return __builtin_clz(value);
 8004124:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004126:	fab3 f383 	clz	r3, r3
 800412a:	b2db      	uxtb	r3, r3
 800412c:	3301      	adds	r3, #1
 800412e:	069b      	lsls	r3, r3, #26
 8004130:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800413c:	2b00      	cmp	r3, #0
 800413e:	d109      	bne.n	8004154 <HAL_ADC_ConfigChannel+0x6d8>
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	0e9b      	lsrs	r3, r3, #26
 8004146:	3301      	adds	r3, #1
 8004148:	f003 031f 	and.w	r3, r3, #31
 800414c:	2101      	movs	r1, #1
 800414e:	fa01 f303 	lsl.w	r3, r1, r3
 8004152:	e017      	b.n	8004184 <HAL_ADC_ConfigChannel+0x708>
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800415c:	fa93 f3a3 	rbit	r3, r3
 8004160:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8004162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004164:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8004166:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004168:	2b00      	cmp	r3, #0
 800416a:	d101      	bne.n	8004170 <HAL_ADC_ConfigChannel+0x6f4>
    return 32U;
 800416c:	2320      	movs	r3, #32
 800416e:	e003      	b.n	8004178 <HAL_ADC_ConfigChannel+0x6fc>
  return __builtin_clz(value);
 8004170:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004172:	fab3 f383 	clz	r3, r3
 8004176:	b2db      	uxtb	r3, r3
 8004178:	3301      	adds	r3, #1
 800417a:	f003 031f 	and.w	r3, r3, #31
 800417e:	2101      	movs	r1, #1
 8004180:	fa01 f303 	lsl.w	r3, r1, r3
 8004184:	ea42 0103 	orr.w	r1, r2, r3
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004190:	2b00      	cmp	r3, #0
 8004192:	d10a      	bne.n	80041aa <HAL_ADC_ConfigChannel+0x72e>
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	0e9b      	lsrs	r3, r3, #26
 800419a:	3301      	adds	r3, #1
 800419c:	f003 021f 	and.w	r2, r3, #31
 80041a0:	4613      	mov	r3, r2
 80041a2:	005b      	lsls	r3, r3, #1
 80041a4:	4413      	add	r3, r2
 80041a6:	051b      	lsls	r3, r3, #20
 80041a8:	e018      	b.n	80041dc <HAL_ADC_ConfigChannel+0x760>
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041b2:	fa93 f3a3 	rbit	r3, r3
 80041b6:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80041b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80041bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_ADC_ConfigChannel+0x74a>
    return 32U;
 80041c2:	2320      	movs	r3, #32
 80041c4:	e003      	b.n	80041ce <HAL_ADC_ConfigChannel+0x752>
  return __builtin_clz(value);
 80041c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041c8:	fab3 f383 	clz	r3, r3
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	3301      	adds	r3, #1
 80041d0:	f003 021f 	and.w	r2, r3, #31
 80041d4:	4613      	mov	r3, r2
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	4413      	add	r3, r2
 80041da:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041dc:	430b      	orrs	r3, r1
 80041de:	e07e      	b.n	80042de <HAL_ADC_ConfigChannel+0x862>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d107      	bne.n	80041fc <HAL_ADC_ConfigChannel+0x780>
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	0e9b      	lsrs	r3, r3, #26
 80041f2:	3301      	adds	r3, #1
 80041f4:	069b      	lsls	r3, r3, #26
 80041f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041fa:	e015      	b.n	8004228 <HAL_ADC_ConfigChannel+0x7ac>
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004204:	fa93 f3a3 	rbit	r3, r3
 8004208:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800420a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800420c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800420e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004210:	2b00      	cmp	r3, #0
 8004212:	d101      	bne.n	8004218 <HAL_ADC_ConfigChannel+0x79c>
    return 32U;
 8004214:	2320      	movs	r3, #32
 8004216:	e003      	b.n	8004220 <HAL_ADC_ConfigChannel+0x7a4>
  return __builtin_clz(value);
 8004218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800421a:	fab3 f383 	clz	r3, r3
 800421e:	b2db      	uxtb	r3, r3
 8004220:	3301      	adds	r3, #1
 8004222:	069b      	lsls	r3, r3, #26
 8004224:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004230:	2b00      	cmp	r3, #0
 8004232:	d109      	bne.n	8004248 <HAL_ADC_ConfigChannel+0x7cc>
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	0e9b      	lsrs	r3, r3, #26
 800423a:	3301      	adds	r3, #1
 800423c:	f003 031f 	and.w	r3, r3, #31
 8004240:	2101      	movs	r1, #1
 8004242:	fa01 f303 	lsl.w	r3, r1, r3
 8004246:	e017      	b.n	8004278 <HAL_ADC_ConfigChannel+0x7fc>
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	fa93 f3a3 	rbit	r3, r3
 8004254:	61bb      	str	r3, [r7, #24]
  return result;
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800425a:	6a3b      	ldr	r3, [r7, #32]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d101      	bne.n	8004264 <HAL_ADC_ConfigChannel+0x7e8>
    return 32U;
 8004260:	2320      	movs	r3, #32
 8004262:	e003      	b.n	800426c <HAL_ADC_ConfigChannel+0x7f0>
  return __builtin_clz(value);
 8004264:	6a3b      	ldr	r3, [r7, #32]
 8004266:	fab3 f383 	clz	r3, r3
 800426a:	b2db      	uxtb	r3, r3
 800426c:	3301      	adds	r3, #1
 800426e:	f003 031f 	and.w	r3, r3, #31
 8004272:	2101      	movs	r1, #1
 8004274:	fa01 f303 	lsl.w	r3, r1, r3
 8004278:	ea42 0103 	orr.w	r1, r2, r3
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004284:	2b00      	cmp	r3, #0
 8004286:	d10d      	bne.n	80042a4 <HAL_ADC_ConfigChannel+0x828>
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	0e9b      	lsrs	r3, r3, #26
 800428e:	3301      	adds	r3, #1
 8004290:	f003 021f 	and.w	r2, r3, #31
 8004294:	4613      	mov	r3, r2
 8004296:	005b      	lsls	r3, r3, #1
 8004298:	4413      	add	r3, r2
 800429a:	3b1e      	subs	r3, #30
 800429c:	051b      	lsls	r3, r3, #20
 800429e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80042a2:	e01b      	b.n	80042dc <HAL_ADC_ConfigChannel+0x860>
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	fa93 f3a3 	rbit	r3, r3
 80042b0:	60fb      	str	r3, [r7, #12]
  return result;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d101      	bne.n	80042c0 <HAL_ADC_ConfigChannel+0x844>
    return 32U;
 80042bc:	2320      	movs	r3, #32
 80042be:	e003      	b.n	80042c8 <HAL_ADC_ConfigChannel+0x84c>
  return __builtin_clz(value);
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	fab3 f383 	clz	r3, r3
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	3301      	adds	r3, #1
 80042ca:	f003 021f 	and.w	r2, r3, #31
 80042ce:	4613      	mov	r3, r2
 80042d0:	005b      	lsls	r3, r3, #1
 80042d2:	4413      	add	r3, r2
 80042d4:	3b1e      	subs	r3, #30
 80042d6:	051b      	lsls	r3, r3, #20
 80042d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042dc:	430b      	orrs	r3, r1
 80042de:	683a      	ldr	r2, [r7, #0]
 80042e0:	6892      	ldr	r2, [r2, #8]
 80042e2:	4619      	mov	r1, r3
 80042e4:	f7ff f8ce 	bl	8003484 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f280 80d7 	bge.w	80044a0 <HAL_ADC_ConfigChannel+0xa24>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a06      	ldr	r2, [pc, #24]	@ (8004310 <HAL_ADC_ConfigChannel+0x894>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d004      	beq.n	8004306 <HAL_ADC_ConfigChannel+0x88a>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a04      	ldr	r2, [pc, #16]	@ (8004314 <HAL_ADC_ConfigChannel+0x898>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d10a      	bne.n	800431c <HAL_ADC_ConfigChannel+0x8a0>
 8004306:	4b04      	ldr	r3, [pc, #16]	@ (8004318 <HAL_ADC_ConfigChannel+0x89c>)
 8004308:	e009      	b.n	800431e <HAL_ADC_ConfigChannel+0x8a2>
 800430a:	bf00      	nop
 800430c:	47ff0000 	.word	0x47ff0000
 8004310:	40022000 	.word	0x40022000
 8004314:	40022100 	.word	0x40022100
 8004318:	40022300 	.word	0x40022300
 800431c:	4b65      	ldr	r3, [pc, #404]	@ (80044b4 <HAL_ADC_ConfigChannel+0xa38>)
 800431e:	4618      	mov	r0, r3
 8004320:	f7fe ff84 	bl	800322c <LL_ADC_GetCommonPathInternalCh>
 8004324:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a62      	ldr	r2, [pc, #392]	@ (80044b8 <HAL_ADC_ConfigChannel+0xa3c>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d004      	beq.n	800433c <HAL_ADC_ConfigChannel+0x8c0>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a61      	ldr	r2, [pc, #388]	@ (80044bc <HAL_ADC_ConfigChannel+0xa40>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d10e      	bne.n	800435a <HAL_ADC_ConfigChannel+0x8de>
 800433c:	485e      	ldr	r0, [pc, #376]	@ (80044b8 <HAL_ADC_ConfigChannel+0xa3c>)
 800433e:	f7ff f95b 	bl	80035f8 <LL_ADC_IsEnabled>
 8004342:	4604      	mov	r4, r0
 8004344:	485d      	ldr	r0, [pc, #372]	@ (80044bc <HAL_ADC_ConfigChannel+0xa40>)
 8004346:	f7ff f957 	bl	80035f8 <LL_ADC_IsEnabled>
 800434a:	4603      	mov	r3, r0
 800434c:	4323      	orrs	r3, r4
 800434e:	2b00      	cmp	r3, #0
 8004350:	bf0c      	ite	eq
 8004352:	2301      	moveq	r3, #1
 8004354:	2300      	movne	r3, #0
 8004356:	b2db      	uxtb	r3, r3
 8004358:	e008      	b.n	800436c <HAL_ADC_ConfigChannel+0x8f0>
 800435a:	4859      	ldr	r0, [pc, #356]	@ (80044c0 <HAL_ADC_ConfigChannel+0xa44>)
 800435c:	f7ff f94c 	bl	80035f8 <LL_ADC_IsEnabled>
 8004360:	4603      	mov	r3, r0
 8004362:	2b00      	cmp	r3, #0
 8004364:	bf0c      	ite	eq
 8004366:	2301      	moveq	r3, #1
 8004368:	2300      	movne	r3, #0
 800436a:	b2db      	uxtb	r3, r3
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 8084 	beq.w	800447a <HAL_ADC_ConfigChannel+0x9fe>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a53      	ldr	r2, [pc, #332]	@ (80044c4 <HAL_ADC_ConfigChannel+0xa48>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d132      	bne.n	80043e2 <HAL_ADC_ConfigChannel+0x966>
 800437c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004380:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d12c      	bne.n	80043e2 <HAL_ADC_ConfigChannel+0x966>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a4c      	ldr	r2, [pc, #304]	@ (80044c0 <HAL_ADC_ConfigChannel+0xa44>)
 800438e:	4293      	cmp	r3, r2
 8004390:	f040 8086 	bne.w	80044a0 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a47      	ldr	r2, [pc, #284]	@ (80044b8 <HAL_ADC_ConfigChannel+0xa3c>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d004      	beq.n	80043a8 <HAL_ADC_ConfigChannel+0x92c>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a46      	ldr	r2, [pc, #280]	@ (80044bc <HAL_ADC_ConfigChannel+0xa40>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d101      	bne.n	80043ac <HAL_ADC_ConfigChannel+0x930>
 80043a8:	4a47      	ldr	r2, [pc, #284]	@ (80044c8 <HAL_ADC_ConfigChannel+0xa4c>)
 80043aa:	e000      	b.n	80043ae <HAL_ADC_ConfigChannel+0x932>
 80043ac:	4a41      	ldr	r2, [pc, #260]	@ (80044b4 <HAL_ADC_ConfigChannel+0xa38>)
 80043ae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80043b2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80043b6:	4619      	mov	r1, r3
 80043b8:	4610      	mov	r0, r2
 80043ba:	f7fe ff24 	bl	8003206 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80043be:	4b43      	ldr	r3, [pc, #268]	@ (80044cc <HAL_ADC_ConfigChannel+0xa50>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	099b      	lsrs	r3, r3, #6
 80043c4:	4a42      	ldr	r2, [pc, #264]	@ (80044d0 <HAL_ADC_ConfigChannel+0xa54>)
 80043c6:	fba2 2303 	umull	r2, r3, r2, r3
 80043ca:	099b      	lsrs	r3, r3, #6
 80043cc:	3301      	adds	r3, #1
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80043d2:	e002      	b.n	80043da <HAL_ADC_ConfigChannel+0x95e>
              {
                wait_loop_index--;
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	3b01      	subs	r3, #1
 80043d8:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d1f9      	bne.n	80043d4 <HAL_ADC_ConfigChannel+0x958>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80043e0:	e05e      	b.n	80044a0 <HAL_ADC_ConfigChannel+0xa24>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a3b      	ldr	r2, [pc, #236]	@ (80044d4 <HAL_ADC_ConfigChannel+0xa58>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d120      	bne.n	800442e <HAL_ADC_ConfigChannel+0x9b2>
 80043ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80043f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d11a      	bne.n	800442e <HAL_ADC_ConfigChannel+0x9b2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a30      	ldr	r2, [pc, #192]	@ (80044c0 <HAL_ADC_ConfigChannel+0xa44>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d14e      	bne.n	80044a0 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a2c      	ldr	r2, [pc, #176]	@ (80044b8 <HAL_ADC_ConfigChannel+0xa3c>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d004      	beq.n	8004416 <HAL_ADC_ConfigChannel+0x99a>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a2a      	ldr	r2, [pc, #168]	@ (80044bc <HAL_ADC_ConfigChannel+0xa40>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d101      	bne.n	800441a <HAL_ADC_ConfigChannel+0x99e>
 8004416:	4a2c      	ldr	r2, [pc, #176]	@ (80044c8 <HAL_ADC_ConfigChannel+0xa4c>)
 8004418:	e000      	b.n	800441c <HAL_ADC_ConfigChannel+0x9a0>
 800441a:	4a26      	ldr	r2, [pc, #152]	@ (80044b4 <HAL_ADC_ConfigChannel+0xa38>)
 800441c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004420:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004424:	4619      	mov	r1, r3
 8004426:	4610      	mov	r0, r2
 8004428:	f7fe feed 	bl	8003206 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800442c:	e038      	b.n	80044a0 <HAL_ADC_ConfigChannel+0xa24>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a29      	ldr	r2, [pc, #164]	@ (80044d8 <HAL_ADC_ConfigChannel+0xa5c>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d133      	bne.n	80044a0 <HAL_ADC_ConfigChannel+0xa24>
 8004438:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800443c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d12d      	bne.n	80044a0 <HAL_ADC_ConfigChannel+0xa24>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a1d      	ldr	r2, [pc, #116]	@ (80044c0 <HAL_ADC_ConfigChannel+0xa44>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d128      	bne.n	80044a0 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a19      	ldr	r2, [pc, #100]	@ (80044b8 <HAL_ADC_ConfigChannel+0xa3c>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d004      	beq.n	8004462 <HAL_ADC_ConfigChannel+0x9e6>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a17      	ldr	r2, [pc, #92]	@ (80044bc <HAL_ADC_ConfigChannel+0xa40>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d101      	bne.n	8004466 <HAL_ADC_ConfigChannel+0x9ea>
 8004462:	4a19      	ldr	r2, [pc, #100]	@ (80044c8 <HAL_ADC_ConfigChannel+0xa4c>)
 8004464:	e000      	b.n	8004468 <HAL_ADC_ConfigChannel+0x9ec>
 8004466:	4a13      	ldr	r2, [pc, #76]	@ (80044b4 <HAL_ADC_ConfigChannel+0xa38>)
 8004468:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800446c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004470:	4619      	mov	r1, r3
 8004472:	4610      	mov	r0, r2
 8004474:	f7fe fec7 	bl	8003206 <LL_ADC_SetCommonPathInternalCh>
 8004478:	e012      	b.n	80044a0 <HAL_ADC_ConfigChannel+0xa24>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800447e:	f043 0220 	orr.w	r2, r3, #32
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 800448c:	e008      	b.n	80044a0 <HAL_ADC_ConfigChannel+0xa24>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004492:	f043 0220 	orr.w	r2, r3, #32
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80044a8:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	37e4      	adds	r7, #228	@ 0xe4
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd90      	pop	{r4, r7, pc}
 80044b4:	58026300 	.word	0x58026300
 80044b8:	40022000 	.word	0x40022000
 80044bc:	40022100 	.word	0x40022100
 80044c0:	58026000 	.word	0x58026000
 80044c4:	c7520000 	.word	0xc7520000
 80044c8:	40022300 	.word	0x40022300
 80044cc:	24000000 	.word	0x24000000
 80044d0:	053e2d63 	.word	0x053e2d63
 80044d4:	c3210000 	.word	0xc3210000
 80044d8:	cb840000 	.word	0xcb840000

080044dc <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a6c      	ldr	r2, [pc, #432]	@ (800469c <ADC_ConfigureBoostMode+0x1c0>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d004      	beq.n	80044f8 <ADC_ConfigureBoostMode+0x1c>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a6b      	ldr	r2, [pc, #428]	@ (80046a0 <ADC_ConfigureBoostMode+0x1c4>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d109      	bne.n	800450c <ADC_ConfigureBoostMode+0x30>
 80044f8:	4b6a      	ldr	r3, [pc, #424]	@ (80046a4 <ADC_ConfigureBoostMode+0x1c8>)
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004500:	2b00      	cmp	r3, #0
 8004502:	bf14      	ite	ne
 8004504:	2301      	movne	r3, #1
 8004506:	2300      	moveq	r3, #0
 8004508:	b2db      	uxtb	r3, r3
 800450a:	e008      	b.n	800451e <ADC_ConfigureBoostMode+0x42>
 800450c:	4b66      	ldr	r3, [pc, #408]	@ (80046a8 <ADC_ConfigureBoostMode+0x1cc>)
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004514:	2b00      	cmp	r3, #0
 8004516:	bf14      	ite	ne
 8004518:	2301      	movne	r3, #1
 800451a:	2300      	moveq	r3, #0
 800451c:	b2db      	uxtb	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d01c      	beq.n	800455c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004522:	f004 fe63 	bl	80091ec <HAL_RCC_GetHCLKFreq>
 8004526:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004530:	d010      	beq.n	8004554 <ADC_ConfigureBoostMode+0x78>
 8004532:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004536:	d873      	bhi.n	8004620 <ADC_ConfigureBoostMode+0x144>
 8004538:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800453c:	d002      	beq.n	8004544 <ADC_ConfigureBoostMode+0x68>
 800453e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004542:	d16d      	bne.n	8004620 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	0c1b      	lsrs	r3, r3, #16
 800454a:	68fa      	ldr	r2, [r7, #12]
 800454c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004550:	60fb      	str	r3, [r7, #12]
        break;
 8004552:	e068      	b.n	8004626 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	089b      	lsrs	r3, r3, #2
 8004558:	60fb      	str	r3, [r7, #12]
        break;
 800455a:	e064      	b.n	8004626 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800455c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8004560:	f04f 0100 	mov.w	r1, #0
 8004564:	f006 f83e 	bl	800a5e4 <HAL_RCCEx_GetPeriphCLKFreq>
 8004568:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004572:	d051      	beq.n	8004618 <ADC_ConfigureBoostMode+0x13c>
 8004574:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004578:	d854      	bhi.n	8004624 <ADC_ConfigureBoostMode+0x148>
 800457a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800457e:	d047      	beq.n	8004610 <ADC_ConfigureBoostMode+0x134>
 8004580:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004584:	d84e      	bhi.n	8004624 <ADC_ConfigureBoostMode+0x148>
 8004586:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800458a:	d03d      	beq.n	8004608 <ADC_ConfigureBoostMode+0x12c>
 800458c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004590:	d848      	bhi.n	8004624 <ADC_ConfigureBoostMode+0x148>
 8004592:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004596:	d033      	beq.n	8004600 <ADC_ConfigureBoostMode+0x124>
 8004598:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800459c:	d842      	bhi.n	8004624 <ADC_ConfigureBoostMode+0x148>
 800459e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80045a2:	d029      	beq.n	80045f8 <ADC_ConfigureBoostMode+0x11c>
 80045a4:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80045a8:	d83c      	bhi.n	8004624 <ADC_ConfigureBoostMode+0x148>
 80045aa:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80045ae:	d01a      	beq.n	80045e6 <ADC_ConfigureBoostMode+0x10a>
 80045b0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80045b4:	d836      	bhi.n	8004624 <ADC_ConfigureBoostMode+0x148>
 80045b6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80045ba:	d014      	beq.n	80045e6 <ADC_ConfigureBoostMode+0x10a>
 80045bc:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80045c0:	d830      	bhi.n	8004624 <ADC_ConfigureBoostMode+0x148>
 80045c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045c6:	d00e      	beq.n	80045e6 <ADC_ConfigureBoostMode+0x10a>
 80045c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045cc:	d82a      	bhi.n	8004624 <ADC_ConfigureBoostMode+0x148>
 80045ce:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80045d2:	d008      	beq.n	80045e6 <ADC_ConfigureBoostMode+0x10a>
 80045d4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80045d8:	d824      	bhi.n	8004624 <ADC_ConfigureBoostMode+0x148>
 80045da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80045de:	d002      	beq.n	80045e6 <ADC_ConfigureBoostMode+0x10a>
 80045e0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80045e4:	d11e      	bne.n	8004624 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	0c9b      	lsrs	r3, r3, #18
 80045ec:	005b      	lsls	r3, r3, #1
 80045ee:	68fa      	ldr	r2, [r7, #12]
 80045f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f4:	60fb      	str	r3, [r7, #12]
        break;
 80045f6:	e016      	b.n	8004626 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	091b      	lsrs	r3, r3, #4
 80045fc:	60fb      	str	r3, [r7, #12]
        break;
 80045fe:	e012      	b.n	8004626 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	095b      	lsrs	r3, r3, #5
 8004604:	60fb      	str	r3, [r7, #12]
        break;
 8004606:	e00e      	b.n	8004626 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	099b      	lsrs	r3, r3, #6
 800460c:	60fb      	str	r3, [r7, #12]
        break;
 800460e:	e00a      	b.n	8004626 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	09db      	lsrs	r3, r3, #7
 8004614:	60fb      	str	r3, [r7, #12]
        break;
 8004616:	e006      	b.n	8004626 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	0a1b      	lsrs	r3, r3, #8
 800461c:	60fb      	str	r3, [r7, #12]
        break;
 800461e:	e002      	b.n	8004626 <ADC_ConfigureBoostMode+0x14a>
        break;
 8004620:	bf00      	nop
 8004622:	e000      	b.n	8004626 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004624:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	085b      	lsrs	r3, r3, #1
 800462a:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	4a1f      	ldr	r2, [pc, #124]	@ (80046ac <ADC_ConfigureBoostMode+0x1d0>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d808      	bhi.n	8004646 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	689a      	ldr	r2, [r3, #8]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004642:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004644:	e025      	b.n	8004692 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	4a19      	ldr	r2, [pc, #100]	@ (80046b0 <ADC_ConfigureBoostMode+0x1d4>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d80a      	bhi.n	8004664 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004660:	609a      	str	r2, [r3, #8]
}
 8004662:	e016      	b.n	8004692 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	4a13      	ldr	r2, [pc, #76]	@ (80046b4 <ADC_ConfigureBoostMode+0x1d8>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d80a      	bhi.n	8004682 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800467e:	609a      	str	r2, [r3, #8]
}
 8004680:	e007      	b.n	8004692 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	689a      	ldr	r2, [r3, #8]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004690:	609a      	str	r2, [r3, #8]
}
 8004692:	bf00      	nop
 8004694:	3710      	adds	r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	40022000 	.word	0x40022000
 80046a0:	40022100 	.word	0x40022100
 80046a4:	40022300 	.word	0x40022300
 80046a8:	58026300 	.word	0x58026300
 80046ac:	005f5e10 	.word	0x005f5e10
 80046b0:	00bebc20 	.word	0x00bebc20
 80046b4:	017d7840 	.word	0x017d7840

080046b8 <LL_ADC_IsEnabled>:
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	f003 0301 	and.w	r3, r3, #1
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d101      	bne.n	80046d0 <LL_ADC_IsEnabled+0x18>
 80046cc:	2301      	movs	r3, #1
 80046ce:	e000      	b.n	80046d2 <LL_ADC_IsEnabled+0x1a>
 80046d0:	2300      	movs	r3, #0
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	370c      	adds	r7, #12
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr

080046de <LL_ADC_REG_IsConversionOngoing>:
{
 80046de:	b480      	push	{r7}
 80046e0:	b083      	sub	sp, #12
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f003 0304 	and.w	r3, r3, #4
 80046ee:	2b04      	cmp	r3, #4
 80046f0:	d101      	bne.n	80046f6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80046f2:	2301      	movs	r3, #1
 80046f4:	e000      	b.n	80046f8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80046f6:	2300      	movs	r3, #0
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	370c      	adds	r7, #12
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004704:	b590      	push	{r4, r7, lr}
 8004706:	b0a3      	sub	sp, #140	@ 0x8c
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800470e:	2300      	movs	r3, #0
 8004710:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800471a:	2b01      	cmp	r3, #1
 800471c:	d101      	bne.n	8004722 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800471e:	2302      	movs	r3, #2
 8004720:	e0c1      	b.n	80048a6 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2201      	movs	r2, #1
 8004726:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800472a:	2300      	movs	r3, #0
 800472c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800472e:	2300      	movs	r3, #0
 8004730:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a5e      	ldr	r2, [pc, #376]	@ (80048b0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d102      	bne.n	8004742 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800473c:	4b5d      	ldr	r3, [pc, #372]	@ (80048b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800473e:	60fb      	str	r3, [r7, #12]
 8004740:	e001      	b.n	8004746 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004742:	2300      	movs	r3, #0
 8004744:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d10b      	bne.n	8004764 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004750:	f043 0220 	orr.w	r2, r3, #32
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e0a0      	b.n	80048a6 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	4618      	mov	r0, r3
 8004768:	f7ff ffb9 	bl	80046de <LL_ADC_REG_IsConversionOngoing>
 800476c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4618      	mov	r0, r3
 8004776:	f7ff ffb2 	bl	80046de <LL_ADC_REG_IsConversionOngoing>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	f040 8081 	bne.w	8004884 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004782:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004786:	2b00      	cmp	r3, #0
 8004788:	d17c      	bne.n	8004884 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a48      	ldr	r2, [pc, #288]	@ (80048b0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d004      	beq.n	800479e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a46      	ldr	r2, [pc, #280]	@ (80048b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d101      	bne.n	80047a2 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 800479e:	4b46      	ldr	r3, [pc, #280]	@ (80048b8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80047a0:	e000      	b.n	80047a4 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80047a2:	4b46      	ldr	r3, [pc, #280]	@ (80048bc <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80047a4:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d039      	beq.n	8004822 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80047ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	431a      	orrs	r2, r3
 80047bc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80047be:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a3a      	ldr	r2, [pc, #232]	@ (80048b0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d004      	beq.n	80047d4 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a39      	ldr	r2, [pc, #228]	@ (80048b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d10e      	bne.n	80047f2 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 80047d4:	4836      	ldr	r0, [pc, #216]	@ (80048b0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80047d6:	f7ff ff6f 	bl	80046b8 <LL_ADC_IsEnabled>
 80047da:	4604      	mov	r4, r0
 80047dc:	4835      	ldr	r0, [pc, #212]	@ (80048b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80047de:	f7ff ff6b 	bl	80046b8 <LL_ADC_IsEnabled>
 80047e2:	4603      	mov	r3, r0
 80047e4:	4323      	orrs	r3, r4
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	bf0c      	ite	eq
 80047ea:	2301      	moveq	r3, #1
 80047ec:	2300      	movne	r3, #0
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	e008      	b.n	8004804 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80047f2:	4833      	ldr	r0, [pc, #204]	@ (80048c0 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80047f4:	f7ff ff60 	bl	80046b8 <LL_ADC_IsEnabled>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	bf0c      	ite	eq
 80047fe:	2301      	moveq	r3, #1
 8004800:	2300      	movne	r3, #0
 8004802:	b2db      	uxtb	r3, r3
 8004804:	2b00      	cmp	r3, #0
 8004806:	d047      	beq.n	8004898 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004808:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800480a:	689a      	ldr	r2, [r3, #8]
 800480c:	4b2d      	ldr	r3, [pc, #180]	@ (80048c4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800480e:	4013      	ands	r3, r2
 8004810:	683a      	ldr	r2, [r7, #0]
 8004812:	6811      	ldr	r1, [r2, #0]
 8004814:	683a      	ldr	r2, [r7, #0]
 8004816:	6892      	ldr	r2, [r2, #8]
 8004818:	430a      	orrs	r2, r1
 800481a:	431a      	orrs	r2, r3
 800481c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800481e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004820:	e03a      	b.n	8004898 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004822:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800482a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800482c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a1f      	ldr	r2, [pc, #124]	@ (80048b0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d004      	beq.n	8004842 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a1d      	ldr	r2, [pc, #116]	@ (80048b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d10e      	bne.n	8004860 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8004842:	481b      	ldr	r0, [pc, #108]	@ (80048b0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004844:	f7ff ff38 	bl	80046b8 <LL_ADC_IsEnabled>
 8004848:	4604      	mov	r4, r0
 800484a:	481a      	ldr	r0, [pc, #104]	@ (80048b4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800484c:	f7ff ff34 	bl	80046b8 <LL_ADC_IsEnabled>
 8004850:	4603      	mov	r3, r0
 8004852:	4323      	orrs	r3, r4
 8004854:	2b00      	cmp	r3, #0
 8004856:	bf0c      	ite	eq
 8004858:	2301      	moveq	r3, #1
 800485a:	2300      	movne	r3, #0
 800485c:	b2db      	uxtb	r3, r3
 800485e:	e008      	b.n	8004872 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8004860:	4817      	ldr	r0, [pc, #92]	@ (80048c0 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004862:	f7ff ff29 	bl	80046b8 <LL_ADC_IsEnabled>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	bf0c      	ite	eq
 800486c:	2301      	moveq	r3, #1
 800486e:	2300      	movne	r3, #0
 8004870:	b2db      	uxtb	r3, r3
 8004872:	2b00      	cmp	r3, #0
 8004874:	d010      	beq.n	8004898 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004876:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004878:	689a      	ldr	r2, [r3, #8]
 800487a:	4b12      	ldr	r3, [pc, #72]	@ (80048c4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800487c:	4013      	ands	r3, r2
 800487e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004880:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004882:	e009      	b.n	8004898 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004888:	f043 0220 	orr.w	r2, r3, #32
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8004896:	e000      	b.n	800489a <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004898:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80048a2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	378c      	adds	r7, #140	@ 0x8c
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd90      	pop	{r4, r7, pc}
 80048ae:	bf00      	nop
 80048b0:	40022000 	.word	0x40022000
 80048b4:	40022100 	.word	0x40022100
 80048b8:	40022300 	.word	0x40022300
 80048bc:	58026300 	.word	0x58026300
 80048c0:	58026000 	.word	0x58026000
 80048c4:	fffff0e0 	.word	0xfffff0e0

080048c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b085      	sub	sp, #20
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	f003 0307 	and.w	r3, r3, #7
 80048d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004908 <__NVIC_SetPriorityGrouping+0x40>)
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048de:	68ba      	ldr	r2, [r7, #8]
 80048e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80048e4:	4013      	ands	r3, r2
 80048e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80048f0:	4b06      	ldr	r3, [pc, #24]	@ (800490c <__NVIC_SetPriorityGrouping+0x44>)
 80048f2:	4313      	orrs	r3, r2
 80048f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048f6:	4a04      	ldr	r2, [pc, #16]	@ (8004908 <__NVIC_SetPriorityGrouping+0x40>)
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	60d3      	str	r3, [r2, #12]
}
 80048fc:	bf00      	nop
 80048fe:	3714      	adds	r7, #20
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr
 8004908:	e000ed00 	.word	0xe000ed00
 800490c:	05fa0000 	.word	0x05fa0000

08004910 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004910:	b480      	push	{r7}
 8004912:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004914:	4b04      	ldr	r3, [pc, #16]	@ (8004928 <__NVIC_GetPriorityGrouping+0x18>)
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	0a1b      	lsrs	r3, r3, #8
 800491a:	f003 0307 	and.w	r3, r3, #7
}
 800491e:	4618      	mov	r0, r3
 8004920:	46bd      	mov	sp, r7
 8004922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004926:	4770      	bx	lr
 8004928:	e000ed00 	.word	0xe000ed00

0800492c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	4603      	mov	r3, r0
 8004934:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004936:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800493a:	2b00      	cmp	r3, #0
 800493c:	db0b      	blt.n	8004956 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800493e:	88fb      	ldrh	r3, [r7, #6]
 8004940:	f003 021f 	and.w	r2, r3, #31
 8004944:	4907      	ldr	r1, [pc, #28]	@ (8004964 <__NVIC_EnableIRQ+0x38>)
 8004946:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800494a:	095b      	lsrs	r3, r3, #5
 800494c:	2001      	movs	r0, #1
 800494e:	fa00 f202 	lsl.w	r2, r0, r2
 8004952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004956:	bf00      	nop
 8004958:	370c      	adds	r7, #12
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr
 8004962:	bf00      	nop
 8004964:	e000e100 	.word	0xe000e100

08004968 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	4603      	mov	r3, r0
 8004970:	6039      	str	r1, [r7, #0]
 8004972:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004974:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004978:	2b00      	cmp	r3, #0
 800497a:	db0a      	blt.n	8004992 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	b2da      	uxtb	r2, r3
 8004980:	490c      	ldr	r1, [pc, #48]	@ (80049b4 <__NVIC_SetPriority+0x4c>)
 8004982:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004986:	0112      	lsls	r2, r2, #4
 8004988:	b2d2      	uxtb	r2, r2
 800498a:	440b      	add	r3, r1
 800498c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004990:	e00a      	b.n	80049a8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	b2da      	uxtb	r2, r3
 8004996:	4908      	ldr	r1, [pc, #32]	@ (80049b8 <__NVIC_SetPriority+0x50>)
 8004998:	88fb      	ldrh	r3, [r7, #6]
 800499a:	f003 030f 	and.w	r3, r3, #15
 800499e:	3b04      	subs	r3, #4
 80049a0:	0112      	lsls	r2, r2, #4
 80049a2:	b2d2      	uxtb	r2, r2
 80049a4:	440b      	add	r3, r1
 80049a6:	761a      	strb	r2, [r3, #24]
}
 80049a8:	bf00      	nop
 80049aa:	370c      	adds	r7, #12
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr
 80049b4:	e000e100 	.word	0xe000e100
 80049b8:	e000ed00 	.word	0xe000ed00

080049bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049bc:	b480      	push	{r7}
 80049be:	b089      	sub	sp, #36	@ 0x24
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f003 0307 	and.w	r3, r3, #7
 80049ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049d0:	69fb      	ldr	r3, [r7, #28]
 80049d2:	f1c3 0307 	rsb	r3, r3, #7
 80049d6:	2b04      	cmp	r3, #4
 80049d8:	bf28      	it	cs
 80049da:	2304      	movcs	r3, #4
 80049dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	3304      	adds	r3, #4
 80049e2:	2b06      	cmp	r3, #6
 80049e4:	d902      	bls.n	80049ec <NVIC_EncodePriority+0x30>
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	3b03      	subs	r3, #3
 80049ea:	e000      	b.n	80049ee <NVIC_EncodePriority+0x32>
 80049ec:	2300      	movs	r3, #0
 80049ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049f0:	f04f 32ff 	mov.w	r2, #4294967295
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	fa02 f303 	lsl.w	r3, r2, r3
 80049fa:	43da      	mvns	r2, r3
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	401a      	ands	r2, r3
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a04:	f04f 31ff 	mov.w	r1, #4294967295
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a0e:	43d9      	mvns	r1, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a14:	4313      	orrs	r3, r2
         );
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3724      	adds	r7, #36	@ 0x24
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr
	...

08004a24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b082      	sub	sp, #8
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a34:	d301      	bcc.n	8004a3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a36:	2301      	movs	r3, #1
 8004a38:	e00f      	b.n	8004a5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8004a64 <SysTick_Config+0x40>)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a42:	210f      	movs	r1, #15
 8004a44:	f04f 30ff 	mov.w	r0, #4294967295
 8004a48:	f7ff ff8e 	bl	8004968 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a4c:	4b05      	ldr	r3, [pc, #20]	@ (8004a64 <SysTick_Config+0x40>)
 8004a4e:	2200      	movs	r2, #0
 8004a50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a52:	4b04      	ldr	r3, [pc, #16]	@ (8004a64 <SysTick_Config+0x40>)
 8004a54:	2207      	movs	r2, #7
 8004a56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a58:	2300      	movs	r3, #0
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3708      	adds	r7, #8
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	e000e010 	.word	0xe000e010

08004a68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f7ff ff29 	bl	80048c8 <__NVIC_SetPriorityGrouping>
}
 8004a76:	bf00      	nop
 8004a78:	3708      	adds	r7, #8
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}

08004a7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a7e:	b580      	push	{r7, lr}
 8004a80:	b086      	sub	sp, #24
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	4603      	mov	r3, r0
 8004a86:	60b9      	str	r1, [r7, #8]
 8004a88:	607a      	str	r2, [r7, #4]
 8004a8a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004a8c:	f7ff ff40 	bl	8004910 <__NVIC_GetPriorityGrouping>
 8004a90:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a92:	687a      	ldr	r2, [r7, #4]
 8004a94:	68b9      	ldr	r1, [r7, #8]
 8004a96:	6978      	ldr	r0, [r7, #20]
 8004a98:	f7ff ff90 	bl	80049bc <NVIC_EncodePriority>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004aa2:	4611      	mov	r1, r2
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7ff ff5f 	bl	8004968 <__NVIC_SetPriority>
}
 8004aaa:	bf00      	nop
 8004aac:	3718      	adds	r7, #24
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}

08004ab2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b082      	sub	sp, #8
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	4603      	mov	r3, r0
 8004aba:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004abc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f7ff ff33 	bl	800492c <__NVIC_EnableIRQ>
}
 8004ac6:	bf00      	nop
 8004ac8:	3708      	adds	r7, #8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b082      	sub	sp, #8
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f7ff ffa4 	bl	8004a24 <SysTick_Config>
 8004adc:	4603      	mov	r3, r0
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3708      	adds	r7, #8
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}
	...

08004ae8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8004aec:	f3bf 8f5f 	dmb	sy
}
 8004af0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004af2:	4b07      	ldr	r3, [pc, #28]	@ (8004b10 <HAL_MPU_Disable+0x28>)
 8004af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af6:	4a06      	ldr	r2, [pc, #24]	@ (8004b10 <HAL_MPU_Disable+0x28>)
 8004af8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004afc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004afe:	4b05      	ldr	r3, [pc, #20]	@ (8004b14 <HAL_MPU_Disable+0x2c>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	605a      	str	r2, [r3, #4]
}
 8004b04:	bf00      	nop
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop
 8004b10:	e000ed00 	.word	0xe000ed00
 8004b14:	e000ed90 	.word	0xe000ed90

08004b18 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004b20:	4a0b      	ldr	r2, [pc, #44]	@ (8004b50 <HAL_MPU_Enable+0x38>)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f043 0301 	orr.w	r3, r3, #1
 8004b28:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8004b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8004b54 <HAL_MPU_Enable+0x3c>)
 8004b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b2e:	4a09      	ldr	r2, [pc, #36]	@ (8004b54 <HAL_MPU_Enable+0x3c>)
 8004b30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b34:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8004b36:	f3bf 8f4f 	dsb	sy
}
 8004b3a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004b3c:	f3bf 8f6f 	isb	sy
}
 8004b40:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8004b42:	bf00      	nop
 8004b44:	370c      	adds	r7, #12
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	e000ed90 	.word	0xe000ed90
 8004b54:	e000ed00 	.word	0xe000ed00

08004b58 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	785a      	ldrb	r2, [r3, #1]
 8004b64:	4b1b      	ldr	r3, [pc, #108]	@ (8004bd4 <HAL_MPU_ConfigRegion+0x7c>)
 8004b66:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004b68:	4b1a      	ldr	r3, [pc, #104]	@ (8004bd4 <HAL_MPU_ConfigRegion+0x7c>)
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	4a19      	ldr	r2, [pc, #100]	@ (8004bd4 <HAL_MPU_ConfigRegion+0x7c>)
 8004b6e:	f023 0301 	bic.w	r3, r3, #1
 8004b72:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004b74:	4a17      	ldr	r2, [pc, #92]	@ (8004bd4 <HAL_MPU_ConfigRegion+0x7c>)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	7b1b      	ldrb	r3, [r3, #12]
 8004b80:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	7adb      	ldrb	r3, [r3, #11]
 8004b86:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004b88:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	7a9b      	ldrb	r3, [r3, #10]
 8004b8e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004b90:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	7b5b      	ldrb	r3, [r3, #13]
 8004b96:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004b98:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	7b9b      	ldrb	r3, [r3, #14]
 8004b9e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004ba0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	7bdb      	ldrb	r3, [r3, #15]
 8004ba6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004ba8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	7a5b      	ldrb	r3, [r3, #9]
 8004bae:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004bb0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	7a1b      	ldrb	r3, [r3, #8]
 8004bb6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004bb8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	7812      	ldrb	r2, [r2, #0]
 8004bbe:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004bc0:	4a04      	ldr	r2, [pc, #16]	@ (8004bd4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004bc2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004bc4:	6113      	str	r3, [r2, #16]
}
 8004bc6:	bf00      	nop
 8004bc8:	370c      	adds	r7, #12
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd0:	4770      	bx	lr
 8004bd2:	bf00      	nop
 8004bd4:	e000ed90 	.word	0xe000ed90

08004bd8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d101      	bne.n	8004bea <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e014      	b.n	8004c14 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	791b      	ldrb	r3, [r3, #4]
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d105      	bne.n	8004c00 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f7fc fee0 	bl	80019c0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2202      	movs	r2, #2
 8004c04:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3708      	adds	r7, #8
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}

08004c1c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b08a      	sub	sp, #40	@ 0x28
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d002      	beq.n	8004c3a <HAL_DAC_ConfigChannel+0x1e>
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d101      	bne.n	8004c3e <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e12a      	b.n	8004e94 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	795b      	ldrb	r3, [r3, #5]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d101      	bne.n	8004c4a <HAL_DAC_ConfigChannel+0x2e>
 8004c46:	2302      	movs	r3, #2
 8004c48:	e124      	b.n	8004e94 <HAL_DAC_ConfigChannel+0x278>
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2202      	movs	r2, #2
 8004c54:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	2b04      	cmp	r3, #4
 8004c5c:	d17a      	bne.n	8004d54 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004c5e:	f7fe fa8f 	bl	8003180 <HAL_GetTick>
 8004c62:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d13d      	bne.n	8004ce6 <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004c6a:	e018      	b.n	8004c9e <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004c6c:	f7fe fa88 	bl	8003180 <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d911      	bls.n	8004c9e <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c80:	4b86      	ldr	r3, [pc, #536]	@ (8004e9c <HAL_DAC_ConfigChannel+0x280>)
 8004c82:	4013      	ands	r3, r2
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00a      	beq.n	8004c9e <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	691b      	ldr	r3, [r3, #16]
 8004c8c:	f043 0208 	orr.w	r2, r3, #8
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2203      	movs	r2, #3
 8004c98:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e0fa      	b.n	8004e94 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ca4:	4b7d      	ldr	r3, [pc, #500]	@ (8004e9c <HAL_DAC_ConfigChannel+0x280>)
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d1df      	bne.n	8004c6c <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	68ba      	ldr	r2, [r7, #8]
 8004cb2:	6992      	ldr	r2, [r2, #24]
 8004cb4:	641a      	str	r2, [r3, #64]	@ 0x40
 8004cb6:	e020      	b.n	8004cfa <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004cb8:	f7fe fa62 	bl	8003180 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d90f      	bls.n	8004ce6 <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	da0a      	bge.n	8004ce6 <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	f043 0208 	orr.w	r2, r3, #8
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2203      	movs	r2, #3
 8004ce0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	e0d6      	b.n	8004e94 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	dbe3      	blt.n	8004cb8 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68ba      	ldr	r2, [r7, #8]
 8004cf6:	6992      	ldr	r2, [r2, #24]
 8004cf8:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f003 0310 	and.w	r3, r3, #16
 8004d06:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d0e:	43db      	mvns	r3, r3
 8004d10:	ea02 0103 	and.w	r1, r2, r3
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	69da      	ldr	r2, [r3, #28]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f003 0310 	and.w	r3, r3, #16
 8004d1e:	409a      	lsls	r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	430a      	orrs	r2, r1
 8004d26:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f003 0310 	and.w	r3, r3, #16
 8004d34:	21ff      	movs	r1, #255	@ 0xff
 8004d36:	fa01 f303 	lsl.w	r3, r1, r3
 8004d3a:	43db      	mvns	r3, r3
 8004d3c:	ea02 0103 	and.w	r1, r2, r3
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	6a1a      	ldr	r2, [r3, #32]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f003 0310 	and.w	r3, r3, #16
 8004d4a:	409a      	lsls	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	430a      	orrs	r2, r1
 8004d52:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	691b      	ldr	r3, [r3, #16]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d11d      	bne.n	8004d98 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d62:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	f003 0310 	and.w	r3, r3, #16
 8004d6a:	221f      	movs	r2, #31
 8004d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d70:	43db      	mvns	r3, r3
 8004d72:	69ba      	ldr	r2, [r7, #24]
 8004d74:	4013      	ands	r3, r2
 8004d76:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	695b      	ldr	r3, [r3, #20]
 8004d7c:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	f003 0310 	and.w	r3, r3, #16
 8004d84:	697a      	ldr	r2, [r7, #20]
 8004d86:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8a:	69ba      	ldr	r2, [r7, #24]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	69ba      	ldr	r2, [r7, #24]
 8004d96:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d9e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f003 0310 	and.w	r3, r3, #16
 8004da6:	2207      	movs	r2, #7
 8004da8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dac:	43db      	mvns	r3, r3
 8004dae:	69ba      	ldr	r2, [r7, #24]
 8004db0:	4013      	ands	r3, r2
 8004db2:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d102      	bne.n	8004dc2 <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dc0:	e00f      	b.n	8004de2 <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d102      	bne.n	8004dd0 <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dce:	e008      	b.n	8004de2 <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d102      	bne.n	8004dde <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ddc:	e001      	b.n	8004de2 <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dee:	4313      	orrs	r3, r2
 8004df0:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f003 0310 	and.w	r3, r3, #16
 8004df8:	697a      	ldr	r2, [r7, #20]
 8004dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfe:	69ba      	ldr	r2, [r7, #24]
 8004e00:	4313      	orrs	r3, r2
 8004e02:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	69ba      	ldr	r2, [r7, #24]
 8004e0a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	6819      	ldr	r1, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f003 0310 	and.w	r3, r3, #16
 8004e18:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e20:	43da      	mvns	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	400a      	ands	r2, r1
 8004e28:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f003 0310 	and.w	r3, r3, #16
 8004e38:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e40:	43db      	mvns	r3, r3
 8004e42:	69ba      	ldr	r2, [r7, #24]
 8004e44:	4013      	ands	r3, r2
 8004e46:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f003 0310 	and.w	r3, r3, #16
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5a:	69ba      	ldr	r2, [r7, #24]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	69ba      	ldr	r2, [r7, #24]
 8004e66:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	6819      	ldr	r1, [r3, #0]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f003 0310 	and.w	r3, r3, #16
 8004e74:	22c0      	movs	r2, #192	@ 0xc0
 8004e76:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7a:	43da      	mvns	r2, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	400a      	ands	r2, r1
 8004e82:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2201      	movs	r2, #1
 8004e88:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004e90:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3728      	adds	r7, #40	@ 0x28
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	20008000 	.word	0x20008000

08004ea0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004ea8:	f7fe f96a 	bl	8003180 <HAL_GetTick>
 8004eac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d101      	bne.n	8004eb8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e312      	b.n	80054de <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a66      	ldr	r2, [pc, #408]	@ (8005058 <HAL_DMA_Init+0x1b8>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d04a      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a65      	ldr	r2, [pc, #404]	@ (800505c <HAL_DMA_Init+0x1bc>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d045      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a63      	ldr	r2, [pc, #396]	@ (8005060 <HAL_DMA_Init+0x1c0>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d040      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a62      	ldr	r2, [pc, #392]	@ (8005064 <HAL_DMA_Init+0x1c4>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d03b      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a60      	ldr	r2, [pc, #384]	@ (8005068 <HAL_DMA_Init+0x1c8>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d036      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a5f      	ldr	r2, [pc, #380]	@ (800506c <HAL_DMA_Init+0x1cc>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d031      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a5d      	ldr	r2, [pc, #372]	@ (8005070 <HAL_DMA_Init+0x1d0>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d02c      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a5c      	ldr	r2, [pc, #368]	@ (8005074 <HAL_DMA_Init+0x1d4>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d027      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a5a      	ldr	r2, [pc, #360]	@ (8005078 <HAL_DMA_Init+0x1d8>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d022      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a59      	ldr	r2, [pc, #356]	@ (800507c <HAL_DMA_Init+0x1dc>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d01d      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a57      	ldr	r2, [pc, #348]	@ (8005080 <HAL_DMA_Init+0x1e0>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d018      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a56      	ldr	r2, [pc, #344]	@ (8005084 <HAL_DMA_Init+0x1e4>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d013      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a54      	ldr	r2, [pc, #336]	@ (8005088 <HAL_DMA_Init+0x1e8>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d00e      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a53      	ldr	r2, [pc, #332]	@ (800508c <HAL_DMA_Init+0x1ec>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d009      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a51      	ldr	r2, [pc, #324]	@ (8005090 <HAL_DMA_Init+0x1f0>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d004      	beq.n	8004f58 <HAL_DMA_Init+0xb8>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a50      	ldr	r2, [pc, #320]	@ (8005094 <HAL_DMA_Init+0x1f4>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d101      	bne.n	8004f5c <HAL_DMA_Init+0xbc>
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e000      	b.n	8004f5e <HAL_DMA_Init+0xbe>
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	f000 813c 	beq.w	80051dc <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2202      	movs	r2, #2
 8004f68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a37      	ldr	r2, [pc, #220]	@ (8005058 <HAL_DMA_Init+0x1b8>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d04a      	beq.n	8005014 <HAL_DMA_Init+0x174>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a36      	ldr	r2, [pc, #216]	@ (800505c <HAL_DMA_Init+0x1bc>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d045      	beq.n	8005014 <HAL_DMA_Init+0x174>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a34      	ldr	r2, [pc, #208]	@ (8005060 <HAL_DMA_Init+0x1c0>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d040      	beq.n	8005014 <HAL_DMA_Init+0x174>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a33      	ldr	r2, [pc, #204]	@ (8005064 <HAL_DMA_Init+0x1c4>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d03b      	beq.n	8005014 <HAL_DMA_Init+0x174>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a31      	ldr	r2, [pc, #196]	@ (8005068 <HAL_DMA_Init+0x1c8>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d036      	beq.n	8005014 <HAL_DMA_Init+0x174>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a30      	ldr	r2, [pc, #192]	@ (800506c <HAL_DMA_Init+0x1cc>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d031      	beq.n	8005014 <HAL_DMA_Init+0x174>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a2e      	ldr	r2, [pc, #184]	@ (8005070 <HAL_DMA_Init+0x1d0>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d02c      	beq.n	8005014 <HAL_DMA_Init+0x174>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a2d      	ldr	r2, [pc, #180]	@ (8005074 <HAL_DMA_Init+0x1d4>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d027      	beq.n	8005014 <HAL_DMA_Init+0x174>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a2b      	ldr	r2, [pc, #172]	@ (8005078 <HAL_DMA_Init+0x1d8>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d022      	beq.n	8005014 <HAL_DMA_Init+0x174>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a2a      	ldr	r2, [pc, #168]	@ (800507c <HAL_DMA_Init+0x1dc>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d01d      	beq.n	8005014 <HAL_DMA_Init+0x174>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4a28      	ldr	r2, [pc, #160]	@ (8005080 <HAL_DMA_Init+0x1e0>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d018      	beq.n	8005014 <HAL_DMA_Init+0x174>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a27      	ldr	r2, [pc, #156]	@ (8005084 <HAL_DMA_Init+0x1e4>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d013      	beq.n	8005014 <HAL_DMA_Init+0x174>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a25      	ldr	r2, [pc, #148]	@ (8005088 <HAL_DMA_Init+0x1e8>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d00e      	beq.n	8005014 <HAL_DMA_Init+0x174>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a24      	ldr	r2, [pc, #144]	@ (800508c <HAL_DMA_Init+0x1ec>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d009      	beq.n	8005014 <HAL_DMA_Init+0x174>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a22      	ldr	r2, [pc, #136]	@ (8005090 <HAL_DMA_Init+0x1f0>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d004      	beq.n	8005014 <HAL_DMA_Init+0x174>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a21      	ldr	r2, [pc, #132]	@ (8005094 <HAL_DMA_Init+0x1f4>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d108      	bne.n	8005026 <HAL_DMA_Init+0x186>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f022 0201 	bic.w	r2, r2, #1
 8005022:	601a      	str	r2, [r3, #0]
 8005024:	e007      	b.n	8005036 <HAL_DMA_Init+0x196>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f022 0201 	bic.w	r2, r2, #1
 8005034:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005036:	e02f      	b.n	8005098 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005038:	f7fe f8a2 	bl	8003180 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	2b05      	cmp	r3, #5
 8005044:	d928      	bls.n	8005098 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2220      	movs	r2, #32
 800504a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2203      	movs	r2, #3
 8005050:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e242      	b.n	80054de <HAL_DMA_Init+0x63e>
 8005058:	40020010 	.word	0x40020010
 800505c:	40020028 	.word	0x40020028
 8005060:	40020040 	.word	0x40020040
 8005064:	40020058 	.word	0x40020058
 8005068:	40020070 	.word	0x40020070
 800506c:	40020088 	.word	0x40020088
 8005070:	400200a0 	.word	0x400200a0
 8005074:	400200b8 	.word	0x400200b8
 8005078:	40020410 	.word	0x40020410
 800507c:	40020428 	.word	0x40020428
 8005080:	40020440 	.word	0x40020440
 8005084:	40020458 	.word	0x40020458
 8005088:	40020470 	.word	0x40020470
 800508c:	40020488 	.word	0x40020488
 8005090:	400204a0 	.word	0x400204a0
 8005094:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 0301 	and.w	r3, r3, #1
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d1c8      	bne.n	8005038 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	4b83      	ldr	r3, [pc, #524]	@ (80052c0 <HAL_DMA_Init+0x420>)
 80050b2:	4013      	ands	r3, r2
 80050b4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80050be:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	691b      	ldr	r3, [r3, #16]
 80050c4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050ca:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050d6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a1b      	ldr	r3, [r3, #32]
 80050dc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80050de:	697a      	ldr	r2, [r7, #20]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e8:	2b04      	cmp	r3, #4
 80050ea:	d107      	bne.n	80050fc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050f4:	4313      	orrs	r3, r2
 80050f6:	697a      	ldr	r2, [r7, #20]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	2b28      	cmp	r3, #40	@ 0x28
 8005102:	d903      	bls.n	800510c <HAL_DMA_Init+0x26c>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	2b2e      	cmp	r3, #46	@ 0x2e
 800510a:	d91f      	bls.n	800514c <HAL_DMA_Init+0x2ac>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	2b3e      	cmp	r3, #62	@ 0x3e
 8005112:	d903      	bls.n	800511c <HAL_DMA_Init+0x27c>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	2b42      	cmp	r3, #66	@ 0x42
 800511a:	d917      	bls.n	800514c <HAL_DMA_Init+0x2ac>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	2b46      	cmp	r3, #70	@ 0x46
 8005122:	d903      	bls.n	800512c <HAL_DMA_Init+0x28c>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	2b48      	cmp	r3, #72	@ 0x48
 800512a:	d90f      	bls.n	800514c <HAL_DMA_Init+0x2ac>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	2b4e      	cmp	r3, #78	@ 0x4e
 8005132:	d903      	bls.n	800513c <HAL_DMA_Init+0x29c>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	2b52      	cmp	r3, #82	@ 0x52
 800513a:	d907      	bls.n	800514c <HAL_DMA_Init+0x2ac>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	2b73      	cmp	r3, #115	@ 0x73
 8005142:	d905      	bls.n	8005150 <HAL_DMA_Init+0x2b0>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	2b77      	cmp	r3, #119	@ 0x77
 800514a:	d801      	bhi.n	8005150 <HAL_DMA_Init+0x2b0>
 800514c:	2301      	movs	r3, #1
 800514e:	e000      	b.n	8005152 <HAL_DMA_Init+0x2b2>
 8005150:	2300      	movs	r3, #0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d003      	beq.n	800515e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800515c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f023 0307 	bic.w	r3, r3, #7
 8005174:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517a:	697a      	ldr	r2, [r7, #20]
 800517c:	4313      	orrs	r3, r2
 800517e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005184:	2b04      	cmp	r3, #4
 8005186:	d117      	bne.n	80051b8 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800518c:	697a      	ldr	r2, [r7, #20]
 800518e:	4313      	orrs	r3, r2
 8005190:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00e      	beq.n	80051b8 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f001 f9b4 	bl	8006508 <DMA_CheckFifoParam>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d008      	beq.n	80051b8 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2240      	movs	r2, #64	@ 0x40
 80051aa:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e192      	b.n	80054de <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	697a      	ldr	r2, [r7, #20]
 80051be:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f001 f8ef 	bl	80063a4 <DMA_CalcBaseAndBitshift>
 80051c6:	4603      	mov	r3, r0
 80051c8:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051ce:	f003 031f 	and.w	r3, r3, #31
 80051d2:	223f      	movs	r2, #63	@ 0x3f
 80051d4:	409a      	lsls	r2, r3
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	609a      	str	r2, [r3, #8]
 80051da:	e0c8      	b.n	800536e <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a38      	ldr	r2, [pc, #224]	@ (80052c4 <HAL_DMA_Init+0x424>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d022      	beq.n	800522c <HAL_DMA_Init+0x38c>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a37      	ldr	r2, [pc, #220]	@ (80052c8 <HAL_DMA_Init+0x428>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d01d      	beq.n	800522c <HAL_DMA_Init+0x38c>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a35      	ldr	r2, [pc, #212]	@ (80052cc <HAL_DMA_Init+0x42c>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d018      	beq.n	800522c <HAL_DMA_Init+0x38c>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a34      	ldr	r2, [pc, #208]	@ (80052d0 <HAL_DMA_Init+0x430>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d013      	beq.n	800522c <HAL_DMA_Init+0x38c>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a32      	ldr	r2, [pc, #200]	@ (80052d4 <HAL_DMA_Init+0x434>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d00e      	beq.n	800522c <HAL_DMA_Init+0x38c>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a31      	ldr	r2, [pc, #196]	@ (80052d8 <HAL_DMA_Init+0x438>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d009      	beq.n	800522c <HAL_DMA_Init+0x38c>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a2f      	ldr	r2, [pc, #188]	@ (80052dc <HAL_DMA_Init+0x43c>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d004      	beq.n	800522c <HAL_DMA_Init+0x38c>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a2e      	ldr	r2, [pc, #184]	@ (80052e0 <HAL_DMA_Init+0x440>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d101      	bne.n	8005230 <HAL_DMA_Init+0x390>
 800522c:	2301      	movs	r3, #1
 800522e:	e000      	b.n	8005232 <HAL_DMA_Init+0x392>
 8005230:	2300      	movs	r3, #0
 8005232:	2b00      	cmp	r3, #0
 8005234:	f000 8092 	beq.w	800535c <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a21      	ldr	r2, [pc, #132]	@ (80052c4 <HAL_DMA_Init+0x424>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d021      	beq.n	8005286 <HAL_DMA_Init+0x3e6>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a20      	ldr	r2, [pc, #128]	@ (80052c8 <HAL_DMA_Init+0x428>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d01c      	beq.n	8005286 <HAL_DMA_Init+0x3e6>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a1e      	ldr	r2, [pc, #120]	@ (80052cc <HAL_DMA_Init+0x42c>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d017      	beq.n	8005286 <HAL_DMA_Init+0x3e6>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a1d      	ldr	r2, [pc, #116]	@ (80052d0 <HAL_DMA_Init+0x430>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d012      	beq.n	8005286 <HAL_DMA_Init+0x3e6>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a1b      	ldr	r2, [pc, #108]	@ (80052d4 <HAL_DMA_Init+0x434>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d00d      	beq.n	8005286 <HAL_DMA_Init+0x3e6>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a1a      	ldr	r2, [pc, #104]	@ (80052d8 <HAL_DMA_Init+0x438>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d008      	beq.n	8005286 <HAL_DMA_Init+0x3e6>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a18      	ldr	r2, [pc, #96]	@ (80052dc <HAL_DMA_Init+0x43c>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d003      	beq.n	8005286 <HAL_DMA_Init+0x3e6>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a17      	ldr	r2, [pc, #92]	@ (80052e0 <HAL_DMA_Init+0x440>)
 8005284:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2202      	movs	r2, #2
 800528a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	4b10      	ldr	r3, [pc, #64]	@ (80052e4 <HAL_DMA_Init+0x444>)
 80052a2:	4013      	ands	r3, r2
 80052a4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	2b40      	cmp	r3, #64	@ 0x40
 80052ac:	d01c      	beq.n	80052e8 <HAL_DMA_Init+0x448>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	2b80      	cmp	r3, #128	@ 0x80
 80052b4:	d102      	bne.n	80052bc <HAL_DMA_Init+0x41c>
 80052b6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80052ba:	e016      	b.n	80052ea <HAL_DMA_Init+0x44a>
 80052bc:	2300      	movs	r3, #0
 80052be:	e014      	b.n	80052ea <HAL_DMA_Init+0x44a>
 80052c0:	fe10803f 	.word	0xfe10803f
 80052c4:	58025408 	.word	0x58025408
 80052c8:	5802541c 	.word	0x5802541c
 80052cc:	58025430 	.word	0x58025430
 80052d0:	58025444 	.word	0x58025444
 80052d4:	58025458 	.word	0x58025458
 80052d8:	5802546c 	.word	0x5802546c
 80052dc:	58025480 	.word	0x58025480
 80052e0:	58025494 	.word	0x58025494
 80052e4:	fffe000f 	.word	0xfffe000f
 80052e8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	68d2      	ldr	r2, [r2, #12]
 80052ee:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80052f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80052f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005300:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	699b      	ldr	r3, [r3, #24]
 8005306:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005308:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	69db      	ldr	r3, [r3, #28]
 800530e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005310:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6a1b      	ldr	r3, [r3, #32]
 8005316:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005318:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800531a:	697a      	ldr	r2, [r7, #20]
 800531c:	4313      	orrs	r3, r2
 800531e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	697a      	ldr	r2, [r7, #20]
 8005326:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	461a      	mov	r2, r3
 800532e:	4b6e      	ldr	r3, [pc, #440]	@ (80054e8 <HAL_DMA_Init+0x648>)
 8005330:	4413      	add	r3, r2
 8005332:	4a6e      	ldr	r2, [pc, #440]	@ (80054ec <HAL_DMA_Init+0x64c>)
 8005334:	fba2 2303 	umull	r2, r3, r2, r3
 8005338:	091b      	lsrs	r3, r3, #4
 800533a:	009a      	lsls	r2, r3, #2
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f001 f82f 	bl	80063a4 <DMA_CalcBaseAndBitshift>
 8005346:	4603      	mov	r3, r0
 8005348:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800534e:	f003 031f 	and.w	r3, r3, #31
 8005352:	2201      	movs	r2, #1
 8005354:	409a      	lsls	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	605a      	str	r2, [r3, #4]
 800535a:	e008      	b.n	800536e <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2240      	movs	r2, #64	@ 0x40
 8005360:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2203      	movs	r2, #3
 8005366:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e0b7      	b.n	80054de <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a5f      	ldr	r2, [pc, #380]	@ (80054f0 <HAL_DMA_Init+0x650>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d072      	beq.n	800545e <HAL_DMA_Init+0x5be>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a5d      	ldr	r2, [pc, #372]	@ (80054f4 <HAL_DMA_Init+0x654>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d06d      	beq.n	800545e <HAL_DMA_Init+0x5be>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a5c      	ldr	r2, [pc, #368]	@ (80054f8 <HAL_DMA_Init+0x658>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d068      	beq.n	800545e <HAL_DMA_Init+0x5be>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a5a      	ldr	r2, [pc, #360]	@ (80054fc <HAL_DMA_Init+0x65c>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d063      	beq.n	800545e <HAL_DMA_Init+0x5be>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a59      	ldr	r2, [pc, #356]	@ (8005500 <HAL_DMA_Init+0x660>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d05e      	beq.n	800545e <HAL_DMA_Init+0x5be>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a57      	ldr	r2, [pc, #348]	@ (8005504 <HAL_DMA_Init+0x664>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d059      	beq.n	800545e <HAL_DMA_Init+0x5be>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a56      	ldr	r2, [pc, #344]	@ (8005508 <HAL_DMA_Init+0x668>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d054      	beq.n	800545e <HAL_DMA_Init+0x5be>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a54      	ldr	r2, [pc, #336]	@ (800550c <HAL_DMA_Init+0x66c>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d04f      	beq.n	800545e <HAL_DMA_Init+0x5be>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a53      	ldr	r2, [pc, #332]	@ (8005510 <HAL_DMA_Init+0x670>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d04a      	beq.n	800545e <HAL_DMA_Init+0x5be>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a51      	ldr	r2, [pc, #324]	@ (8005514 <HAL_DMA_Init+0x674>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d045      	beq.n	800545e <HAL_DMA_Init+0x5be>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a50      	ldr	r2, [pc, #320]	@ (8005518 <HAL_DMA_Init+0x678>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d040      	beq.n	800545e <HAL_DMA_Init+0x5be>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a4e      	ldr	r2, [pc, #312]	@ (800551c <HAL_DMA_Init+0x67c>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d03b      	beq.n	800545e <HAL_DMA_Init+0x5be>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a4d      	ldr	r2, [pc, #308]	@ (8005520 <HAL_DMA_Init+0x680>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d036      	beq.n	800545e <HAL_DMA_Init+0x5be>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a4b      	ldr	r2, [pc, #300]	@ (8005524 <HAL_DMA_Init+0x684>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d031      	beq.n	800545e <HAL_DMA_Init+0x5be>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4a4a      	ldr	r2, [pc, #296]	@ (8005528 <HAL_DMA_Init+0x688>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d02c      	beq.n	800545e <HAL_DMA_Init+0x5be>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a48      	ldr	r2, [pc, #288]	@ (800552c <HAL_DMA_Init+0x68c>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d027      	beq.n	800545e <HAL_DMA_Init+0x5be>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a47      	ldr	r2, [pc, #284]	@ (8005530 <HAL_DMA_Init+0x690>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d022      	beq.n	800545e <HAL_DMA_Init+0x5be>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a45      	ldr	r2, [pc, #276]	@ (8005534 <HAL_DMA_Init+0x694>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d01d      	beq.n	800545e <HAL_DMA_Init+0x5be>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a44      	ldr	r2, [pc, #272]	@ (8005538 <HAL_DMA_Init+0x698>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d018      	beq.n	800545e <HAL_DMA_Init+0x5be>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a42      	ldr	r2, [pc, #264]	@ (800553c <HAL_DMA_Init+0x69c>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d013      	beq.n	800545e <HAL_DMA_Init+0x5be>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a41      	ldr	r2, [pc, #260]	@ (8005540 <HAL_DMA_Init+0x6a0>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d00e      	beq.n	800545e <HAL_DMA_Init+0x5be>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a3f      	ldr	r2, [pc, #252]	@ (8005544 <HAL_DMA_Init+0x6a4>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d009      	beq.n	800545e <HAL_DMA_Init+0x5be>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a3e      	ldr	r2, [pc, #248]	@ (8005548 <HAL_DMA_Init+0x6a8>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d004      	beq.n	800545e <HAL_DMA_Init+0x5be>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a3c      	ldr	r2, [pc, #240]	@ (800554c <HAL_DMA_Init+0x6ac>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d101      	bne.n	8005462 <HAL_DMA_Init+0x5c2>
 800545e:	2301      	movs	r3, #1
 8005460:	e000      	b.n	8005464 <HAL_DMA_Init+0x5c4>
 8005462:	2300      	movs	r3, #0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d032      	beq.n	80054ce <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f001 f8c9 	bl	8006600 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	2b80      	cmp	r3, #128	@ 0x80
 8005474:	d102      	bne.n	800547c <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685a      	ldr	r2, [r3, #4]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005484:	b2d2      	uxtb	r2, r2
 8005486:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005490:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d010      	beq.n	80054bc <HAL_DMA_Init+0x61c>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	2b08      	cmp	r3, #8
 80054a0:	d80c      	bhi.n	80054bc <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f001 f946 	bl	8006734 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054ac:	2200      	movs	r2, #0
 80054ae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054b4:	687a      	ldr	r2, [r7, #4]
 80054b6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80054b8:	605a      	str	r2, [r3, #4]
 80054ba:	e008      	b.n	80054ce <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80054dc:	2300      	movs	r3, #0
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3718      	adds	r7, #24
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	bf00      	nop
 80054e8:	a7fdabf8 	.word	0xa7fdabf8
 80054ec:	cccccccd 	.word	0xcccccccd
 80054f0:	40020010 	.word	0x40020010
 80054f4:	40020028 	.word	0x40020028
 80054f8:	40020040 	.word	0x40020040
 80054fc:	40020058 	.word	0x40020058
 8005500:	40020070 	.word	0x40020070
 8005504:	40020088 	.word	0x40020088
 8005508:	400200a0 	.word	0x400200a0
 800550c:	400200b8 	.word	0x400200b8
 8005510:	40020410 	.word	0x40020410
 8005514:	40020428 	.word	0x40020428
 8005518:	40020440 	.word	0x40020440
 800551c:	40020458 	.word	0x40020458
 8005520:	40020470 	.word	0x40020470
 8005524:	40020488 	.word	0x40020488
 8005528:	400204a0 	.word	0x400204a0
 800552c:	400204b8 	.word	0x400204b8
 8005530:	58025408 	.word	0x58025408
 8005534:	5802541c 	.word	0x5802541c
 8005538:	58025430 	.word	0x58025430
 800553c:	58025444 	.word	0x58025444
 8005540:	58025458 	.word	0x58025458
 8005544:	5802546c 	.word	0x5802546c
 8005548:	58025480 	.word	0x58025480
 800554c:	58025494 	.word	0x58025494

08005550 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b08a      	sub	sp, #40	@ 0x28
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005558:	2300      	movs	r3, #0
 800555a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800555c:	4b67      	ldr	r3, [pc, #412]	@ (80056fc <HAL_DMA_IRQHandler+0x1ac>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a67      	ldr	r2, [pc, #412]	@ (8005700 <HAL_DMA_IRQHandler+0x1b0>)
 8005562:	fba2 2303 	umull	r2, r3, r2, r3
 8005566:	0a9b      	lsrs	r3, r3, #10
 8005568:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800556e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005574:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005576:	6a3b      	ldr	r3, [r7, #32]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a5f      	ldr	r2, [pc, #380]	@ (8005704 <HAL_DMA_IRQHandler+0x1b4>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d04a      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a5d      	ldr	r2, [pc, #372]	@ (8005708 <HAL_DMA_IRQHandler+0x1b8>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d045      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a5c      	ldr	r2, [pc, #368]	@ (800570c <HAL_DMA_IRQHandler+0x1bc>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d040      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a5a      	ldr	r2, [pc, #360]	@ (8005710 <HAL_DMA_IRQHandler+0x1c0>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d03b      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a59      	ldr	r2, [pc, #356]	@ (8005714 <HAL_DMA_IRQHandler+0x1c4>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d036      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a57      	ldr	r2, [pc, #348]	@ (8005718 <HAL_DMA_IRQHandler+0x1c8>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d031      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a56      	ldr	r2, [pc, #344]	@ (800571c <HAL_DMA_IRQHandler+0x1cc>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d02c      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a54      	ldr	r2, [pc, #336]	@ (8005720 <HAL_DMA_IRQHandler+0x1d0>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d027      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a53      	ldr	r2, [pc, #332]	@ (8005724 <HAL_DMA_IRQHandler+0x1d4>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d022      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a51      	ldr	r2, [pc, #324]	@ (8005728 <HAL_DMA_IRQHandler+0x1d8>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d01d      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a50      	ldr	r2, [pc, #320]	@ (800572c <HAL_DMA_IRQHandler+0x1dc>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d018      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a4e      	ldr	r2, [pc, #312]	@ (8005730 <HAL_DMA_IRQHandler+0x1e0>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d013      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a4d      	ldr	r2, [pc, #308]	@ (8005734 <HAL_DMA_IRQHandler+0x1e4>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d00e      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a4b      	ldr	r2, [pc, #300]	@ (8005738 <HAL_DMA_IRQHandler+0x1e8>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d009      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a4a      	ldr	r2, [pc, #296]	@ (800573c <HAL_DMA_IRQHandler+0x1ec>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d004      	beq.n	8005622 <HAL_DMA_IRQHandler+0xd2>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a48      	ldr	r2, [pc, #288]	@ (8005740 <HAL_DMA_IRQHandler+0x1f0>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d101      	bne.n	8005626 <HAL_DMA_IRQHandler+0xd6>
 8005622:	2301      	movs	r3, #1
 8005624:	e000      	b.n	8005628 <HAL_DMA_IRQHandler+0xd8>
 8005626:	2300      	movs	r3, #0
 8005628:	2b00      	cmp	r3, #0
 800562a:	f000 842b 	beq.w	8005e84 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005632:	f003 031f 	and.w	r3, r3, #31
 8005636:	2208      	movs	r2, #8
 8005638:	409a      	lsls	r2, r3
 800563a:	69bb      	ldr	r3, [r7, #24]
 800563c:	4013      	ands	r3, r2
 800563e:	2b00      	cmp	r3, #0
 8005640:	f000 80a2 	beq.w	8005788 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a2e      	ldr	r2, [pc, #184]	@ (8005704 <HAL_DMA_IRQHandler+0x1b4>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d04a      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a2d      	ldr	r2, [pc, #180]	@ (8005708 <HAL_DMA_IRQHandler+0x1b8>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d045      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a2b      	ldr	r2, [pc, #172]	@ (800570c <HAL_DMA_IRQHandler+0x1bc>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d040      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a2a      	ldr	r2, [pc, #168]	@ (8005710 <HAL_DMA_IRQHandler+0x1c0>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d03b      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a28      	ldr	r2, [pc, #160]	@ (8005714 <HAL_DMA_IRQHandler+0x1c4>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d036      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a27      	ldr	r2, [pc, #156]	@ (8005718 <HAL_DMA_IRQHandler+0x1c8>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d031      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a25      	ldr	r2, [pc, #148]	@ (800571c <HAL_DMA_IRQHandler+0x1cc>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d02c      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a24      	ldr	r2, [pc, #144]	@ (8005720 <HAL_DMA_IRQHandler+0x1d0>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d027      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a22      	ldr	r2, [pc, #136]	@ (8005724 <HAL_DMA_IRQHandler+0x1d4>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d022      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a21      	ldr	r2, [pc, #132]	@ (8005728 <HAL_DMA_IRQHandler+0x1d8>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d01d      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a1f      	ldr	r2, [pc, #124]	@ (800572c <HAL_DMA_IRQHandler+0x1dc>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d018      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a1e      	ldr	r2, [pc, #120]	@ (8005730 <HAL_DMA_IRQHandler+0x1e0>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d013      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a1c      	ldr	r2, [pc, #112]	@ (8005734 <HAL_DMA_IRQHandler+0x1e4>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d00e      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a1b      	ldr	r2, [pc, #108]	@ (8005738 <HAL_DMA_IRQHandler+0x1e8>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d009      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a19      	ldr	r2, [pc, #100]	@ (800573c <HAL_DMA_IRQHandler+0x1ec>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d004      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x194>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a18      	ldr	r2, [pc, #96]	@ (8005740 <HAL_DMA_IRQHandler+0x1f0>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d12f      	bne.n	8005744 <HAL_DMA_IRQHandler+0x1f4>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 0304 	and.w	r3, r3, #4
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	bf14      	ite	ne
 80056f2:	2301      	movne	r3, #1
 80056f4:	2300      	moveq	r3, #0
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	e02e      	b.n	8005758 <HAL_DMA_IRQHandler+0x208>
 80056fa:	bf00      	nop
 80056fc:	24000000 	.word	0x24000000
 8005700:	1b4e81b5 	.word	0x1b4e81b5
 8005704:	40020010 	.word	0x40020010
 8005708:	40020028 	.word	0x40020028
 800570c:	40020040 	.word	0x40020040
 8005710:	40020058 	.word	0x40020058
 8005714:	40020070 	.word	0x40020070
 8005718:	40020088 	.word	0x40020088
 800571c:	400200a0 	.word	0x400200a0
 8005720:	400200b8 	.word	0x400200b8
 8005724:	40020410 	.word	0x40020410
 8005728:	40020428 	.word	0x40020428
 800572c:	40020440 	.word	0x40020440
 8005730:	40020458 	.word	0x40020458
 8005734:	40020470 	.word	0x40020470
 8005738:	40020488 	.word	0x40020488
 800573c:	400204a0 	.word	0x400204a0
 8005740:	400204b8 	.word	0x400204b8
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0308 	and.w	r3, r3, #8
 800574e:	2b00      	cmp	r3, #0
 8005750:	bf14      	ite	ne
 8005752:	2301      	movne	r3, #1
 8005754:	2300      	moveq	r3, #0
 8005756:	b2db      	uxtb	r3, r3
 8005758:	2b00      	cmp	r3, #0
 800575a:	d015      	beq.n	8005788 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f022 0204 	bic.w	r2, r2, #4
 800576a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005770:	f003 031f 	and.w	r3, r3, #31
 8005774:	2208      	movs	r2, #8
 8005776:	409a      	lsls	r2, r3
 8005778:	6a3b      	ldr	r3, [r7, #32]
 800577a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005780:	f043 0201 	orr.w	r2, r3, #1
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800578c:	f003 031f 	and.w	r3, r3, #31
 8005790:	69ba      	ldr	r2, [r7, #24]
 8005792:	fa22 f303 	lsr.w	r3, r2, r3
 8005796:	f003 0301 	and.w	r3, r3, #1
 800579a:	2b00      	cmp	r3, #0
 800579c:	d06e      	beq.n	800587c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a69      	ldr	r2, [pc, #420]	@ (8005948 <HAL_DMA_IRQHandler+0x3f8>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d04a      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a67      	ldr	r2, [pc, #412]	@ (800594c <HAL_DMA_IRQHandler+0x3fc>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d045      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a66      	ldr	r2, [pc, #408]	@ (8005950 <HAL_DMA_IRQHandler+0x400>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d040      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a64      	ldr	r2, [pc, #400]	@ (8005954 <HAL_DMA_IRQHandler+0x404>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d03b      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a63      	ldr	r2, [pc, #396]	@ (8005958 <HAL_DMA_IRQHandler+0x408>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d036      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a61      	ldr	r2, [pc, #388]	@ (800595c <HAL_DMA_IRQHandler+0x40c>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d031      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a60      	ldr	r2, [pc, #384]	@ (8005960 <HAL_DMA_IRQHandler+0x410>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d02c      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a5e      	ldr	r2, [pc, #376]	@ (8005964 <HAL_DMA_IRQHandler+0x414>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d027      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a5d      	ldr	r2, [pc, #372]	@ (8005968 <HAL_DMA_IRQHandler+0x418>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d022      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a5b      	ldr	r2, [pc, #364]	@ (800596c <HAL_DMA_IRQHandler+0x41c>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d01d      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a5a      	ldr	r2, [pc, #360]	@ (8005970 <HAL_DMA_IRQHandler+0x420>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d018      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a58      	ldr	r2, [pc, #352]	@ (8005974 <HAL_DMA_IRQHandler+0x424>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d013      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a57      	ldr	r2, [pc, #348]	@ (8005978 <HAL_DMA_IRQHandler+0x428>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d00e      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a55      	ldr	r2, [pc, #340]	@ (800597c <HAL_DMA_IRQHandler+0x42c>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d009      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a54      	ldr	r2, [pc, #336]	@ (8005980 <HAL_DMA_IRQHandler+0x430>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d004      	beq.n	800583e <HAL_DMA_IRQHandler+0x2ee>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a52      	ldr	r2, [pc, #328]	@ (8005984 <HAL_DMA_IRQHandler+0x434>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d10a      	bne.n	8005854 <HAL_DMA_IRQHandler+0x304>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	695b      	ldr	r3, [r3, #20]
 8005844:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005848:	2b00      	cmp	r3, #0
 800584a:	bf14      	ite	ne
 800584c:	2301      	movne	r3, #1
 800584e:	2300      	moveq	r3, #0
 8005850:	b2db      	uxtb	r3, r3
 8005852:	e003      	b.n	800585c <HAL_DMA_IRQHandler+0x30c>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	2300      	movs	r3, #0
 800585c:	2b00      	cmp	r3, #0
 800585e:	d00d      	beq.n	800587c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005864:	f003 031f 	and.w	r3, r3, #31
 8005868:	2201      	movs	r2, #1
 800586a:	409a      	lsls	r2, r3
 800586c:	6a3b      	ldr	r3, [r7, #32]
 800586e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005874:	f043 0202 	orr.w	r2, r3, #2
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005880:	f003 031f 	and.w	r3, r3, #31
 8005884:	2204      	movs	r2, #4
 8005886:	409a      	lsls	r2, r3
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	4013      	ands	r3, r2
 800588c:	2b00      	cmp	r3, #0
 800588e:	f000 808f 	beq.w	80059b0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a2c      	ldr	r2, [pc, #176]	@ (8005948 <HAL_DMA_IRQHandler+0x3f8>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d04a      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a2a      	ldr	r2, [pc, #168]	@ (800594c <HAL_DMA_IRQHandler+0x3fc>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d045      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a29      	ldr	r2, [pc, #164]	@ (8005950 <HAL_DMA_IRQHandler+0x400>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d040      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a27      	ldr	r2, [pc, #156]	@ (8005954 <HAL_DMA_IRQHandler+0x404>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d03b      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a26      	ldr	r2, [pc, #152]	@ (8005958 <HAL_DMA_IRQHandler+0x408>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d036      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a24      	ldr	r2, [pc, #144]	@ (800595c <HAL_DMA_IRQHandler+0x40c>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d031      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a23      	ldr	r2, [pc, #140]	@ (8005960 <HAL_DMA_IRQHandler+0x410>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d02c      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a21      	ldr	r2, [pc, #132]	@ (8005964 <HAL_DMA_IRQHandler+0x414>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d027      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a20      	ldr	r2, [pc, #128]	@ (8005968 <HAL_DMA_IRQHandler+0x418>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d022      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a1e      	ldr	r2, [pc, #120]	@ (800596c <HAL_DMA_IRQHandler+0x41c>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d01d      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a1d      	ldr	r2, [pc, #116]	@ (8005970 <HAL_DMA_IRQHandler+0x420>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d018      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a1b      	ldr	r2, [pc, #108]	@ (8005974 <HAL_DMA_IRQHandler+0x424>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d013      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a1a      	ldr	r2, [pc, #104]	@ (8005978 <HAL_DMA_IRQHandler+0x428>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d00e      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a18      	ldr	r2, [pc, #96]	@ (800597c <HAL_DMA_IRQHandler+0x42c>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d009      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a17      	ldr	r2, [pc, #92]	@ (8005980 <HAL_DMA_IRQHandler+0x430>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d004      	beq.n	8005932 <HAL_DMA_IRQHandler+0x3e2>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a15      	ldr	r2, [pc, #84]	@ (8005984 <HAL_DMA_IRQHandler+0x434>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d12a      	bne.n	8005988 <HAL_DMA_IRQHandler+0x438>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0302 	and.w	r3, r3, #2
 800593c:	2b00      	cmp	r3, #0
 800593e:	bf14      	ite	ne
 8005940:	2301      	movne	r3, #1
 8005942:	2300      	moveq	r3, #0
 8005944:	b2db      	uxtb	r3, r3
 8005946:	e023      	b.n	8005990 <HAL_DMA_IRQHandler+0x440>
 8005948:	40020010 	.word	0x40020010
 800594c:	40020028 	.word	0x40020028
 8005950:	40020040 	.word	0x40020040
 8005954:	40020058 	.word	0x40020058
 8005958:	40020070 	.word	0x40020070
 800595c:	40020088 	.word	0x40020088
 8005960:	400200a0 	.word	0x400200a0
 8005964:	400200b8 	.word	0x400200b8
 8005968:	40020410 	.word	0x40020410
 800596c:	40020428 	.word	0x40020428
 8005970:	40020440 	.word	0x40020440
 8005974:	40020458 	.word	0x40020458
 8005978:	40020470 	.word	0x40020470
 800597c:	40020488 	.word	0x40020488
 8005980:	400204a0 	.word	0x400204a0
 8005984:	400204b8 	.word	0x400204b8
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	2300      	movs	r3, #0
 8005990:	2b00      	cmp	r3, #0
 8005992:	d00d      	beq.n	80059b0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005998:	f003 031f 	and.w	r3, r3, #31
 800599c:	2204      	movs	r2, #4
 800599e:	409a      	lsls	r2, r3
 80059a0:	6a3b      	ldr	r3, [r7, #32]
 80059a2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059a8:	f043 0204 	orr.w	r2, r3, #4
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059b4:	f003 031f 	and.w	r3, r3, #31
 80059b8:	2210      	movs	r2, #16
 80059ba:	409a      	lsls	r2, r3
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	4013      	ands	r3, r2
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f000 80a6 	beq.w	8005b12 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a85      	ldr	r2, [pc, #532]	@ (8005be0 <HAL_DMA_IRQHandler+0x690>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d04a      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a83      	ldr	r2, [pc, #524]	@ (8005be4 <HAL_DMA_IRQHandler+0x694>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d045      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a82      	ldr	r2, [pc, #520]	@ (8005be8 <HAL_DMA_IRQHandler+0x698>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d040      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a80      	ldr	r2, [pc, #512]	@ (8005bec <HAL_DMA_IRQHandler+0x69c>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d03b      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a7f      	ldr	r2, [pc, #508]	@ (8005bf0 <HAL_DMA_IRQHandler+0x6a0>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d036      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a7d      	ldr	r2, [pc, #500]	@ (8005bf4 <HAL_DMA_IRQHandler+0x6a4>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d031      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a7c      	ldr	r2, [pc, #496]	@ (8005bf8 <HAL_DMA_IRQHandler+0x6a8>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d02c      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a7a      	ldr	r2, [pc, #488]	@ (8005bfc <HAL_DMA_IRQHandler+0x6ac>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d027      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a79      	ldr	r2, [pc, #484]	@ (8005c00 <HAL_DMA_IRQHandler+0x6b0>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d022      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a77      	ldr	r2, [pc, #476]	@ (8005c04 <HAL_DMA_IRQHandler+0x6b4>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d01d      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a76      	ldr	r2, [pc, #472]	@ (8005c08 <HAL_DMA_IRQHandler+0x6b8>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d018      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a74      	ldr	r2, [pc, #464]	@ (8005c0c <HAL_DMA_IRQHandler+0x6bc>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d013      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a73      	ldr	r2, [pc, #460]	@ (8005c10 <HAL_DMA_IRQHandler+0x6c0>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d00e      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a71      	ldr	r2, [pc, #452]	@ (8005c14 <HAL_DMA_IRQHandler+0x6c4>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d009      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a70      	ldr	r2, [pc, #448]	@ (8005c18 <HAL_DMA_IRQHandler+0x6c8>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d004      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x516>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a6e      	ldr	r2, [pc, #440]	@ (8005c1c <HAL_DMA_IRQHandler+0x6cc>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d10a      	bne.n	8005a7c <HAL_DMA_IRQHandler+0x52c>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f003 0308 	and.w	r3, r3, #8
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	bf14      	ite	ne
 8005a74:	2301      	movne	r3, #1
 8005a76:	2300      	moveq	r3, #0
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	e009      	b.n	8005a90 <HAL_DMA_IRQHandler+0x540>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 0304 	and.w	r3, r3, #4
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	bf14      	ite	ne
 8005a8a:	2301      	movne	r3, #1
 8005a8c:	2300      	moveq	r3, #0
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d03e      	beq.n	8005b12 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a98:	f003 031f 	and.w	r3, r3, #31
 8005a9c:	2210      	movs	r2, #16
 8005a9e:	409a      	lsls	r2, r3
 8005aa0:	6a3b      	ldr	r3, [r7, #32]
 8005aa2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d018      	beq.n	8005ae4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d108      	bne.n	8005ad2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d024      	beq.n	8005b12 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	4798      	blx	r3
 8005ad0:	e01f      	b.n	8005b12 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d01b      	beq.n	8005b12 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	4798      	blx	r3
 8005ae2:	e016      	b.n	8005b12 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d107      	bne.n	8005b02 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f022 0208 	bic.w	r2, r2, #8
 8005b00:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d003      	beq.n	8005b12 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b16:	f003 031f 	and.w	r3, r3, #31
 8005b1a:	2220      	movs	r2, #32
 8005b1c:	409a      	lsls	r2, r3
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	4013      	ands	r3, r2
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f000 8110 	beq.w	8005d48 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a2c      	ldr	r2, [pc, #176]	@ (8005be0 <HAL_DMA_IRQHandler+0x690>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d04a      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a2b      	ldr	r2, [pc, #172]	@ (8005be4 <HAL_DMA_IRQHandler+0x694>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d045      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a29      	ldr	r2, [pc, #164]	@ (8005be8 <HAL_DMA_IRQHandler+0x698>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d040      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a28      	ldr	r2, [pc, #160]	@ (8005bec <HAL_DMA_IRQHandler+0x69c>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d03b      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a26      	ldr	r2, [pc, #152]	@ (8005bf0 <HAL_DMA_IRQHandler+0x6a0>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d036      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a25      	ldr	r2, [pc, #148]	@ (8005bf4 <HAL_DMA_IRQHandler+0x6a4>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d031      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a23      	ldr	r2, [pc, #140]	@ (8005bf8 <HAL_DMA_IRQHandler+0x6a8>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d02c      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a22      	ldr	r2, [pc, #136]	@ (8005bfc <HAL_DMA_IRQHandler+0x6ac>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d027      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a20      	ldr	r2, [pc, #128]	@ (8005c00 <HAL_DMA_IRQHandler+0x6b0>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d022      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a1f      	ldr	r2, [pc, #124]	@ (8005c04 <HAL_DMA_IRQHandler+0x6b4>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d01d      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a1d      	ldr	r2, [pc, #116]	@ (8005c08 <HAL_DMA_IRQHandler+0x6b8>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d018      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a1c      	ldr	r2, [pc, #112]	@ (8005c0c <HAL_DMA_IRQHandler+0x6bc>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d013      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a1a      	ldr	r2, [pc, #104]	@ (8005c10 <HAL_DMA_IRQHandler+0x6c0>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d00e      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a19      	ldr	r2, [pc, #100]	@ (8005c14 <HAL_DMA_IRQHandler+0x6c4>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d009      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a17      	ldr	r2, [pc, #92]	@ (8005c18 <HAL_DMA_IRQHandler+0x6c8>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d004      	beq.n	8005bc8 <HAL_DMA_IRQHandler+0x678>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a16      	ldr	r2, [pc, #88]	@ (8005c1c <HAL_DMA_IRQHandler+0x6cc>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d12b      	bne.n	8005c20 <HAL_DMA_IRQHandler+0x6d0>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0310 	and.w	r3, r3, #16
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	bf14      	ite	ne
 8005bd6:	2301      	movne	r3, #1
 8005bd8:	2300      	moveq	r3, #0
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	e02a      	b.n	8005c34 <HAL_DMA_IRQHandler+0x6e4>
 8005bde:	bf00      	nop
 8005be0:	40020010 	.word	0x40020010
 8005be4:	40020028 	.word	0x40020028
 8005be8:	40020040 	.word	0x40020040
 8005bec:	40020058 	.word	0x40020058
 8005bf0:	40020070 	.word	0x40020070
 8005bf4:	40020088 	.word	0x40020088
 8005bf8:	400200a0 	.word	0x400200a0
 8005bfc:	400200b8 	.word	0x400200b8
 8005c00:	40020410 	.word	0x40020410
 8005c04:	40020428 	.word	0x40020428
 8005c08:	40020440 	.word	0x40020440
 8005c0c:	40020458 	.word	0x40020458
 8005c10:	40020470 	.word	0x40020470
 8005c14:	40020488 	.word	0x40020488
 8005c18:	400204a0 	.word	0x400204a0
 8005c1c:	400204b8 	.word	0x400204b8
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0302 	and.w	r3, r3, #2
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	bf14      	ite	ne
 8005c2e:	2301      	movne	r3, #1
 8005c30:	2300      	moveq	r3, #0
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	f000 8087 	beq.w	8005d48 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c3e:	f003 031f 	and.w	r3, r3, #31
 8005c42:	2220      	movs	r2, #32
 8005c44:	409a      	lsls	r2, r3
 8005c46:	6a3b      	ldr	r3, [r7, #32]
 8005c48:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	2b04      	cmp	r3, #4
 8005c54:	d139      	bne.n	8005cca <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f022 0216 	bic.w	r2, r2, #22
 8005c64:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	695a      	ldr	r2, [r3, #20]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c74:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d103      	bne.n	8005c86 <HAL_DMA_IRQHandler+0x736>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d007      	beq.n	8005c96 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f022 0208 	bic.w	r2, r2, #8
 8005c94:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c9a:	f003 031f 	and.w	r3, r3, #31
 8005c9e:	223f      	movs	r2, #63	@ 0x3f
 8005ca0:	409a      	lsls	r2, r3
 8005ca2:	6a3b      	ldr	r3, [r7, #32]
 8005ca4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2201      	movs	r2, #1
 8005caa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	f000 834a 	beq.w	8006354 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	4798      	blx	r3
          }
          return;
 8005cc8:	e344      	b.n	8006354 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d018      	beq.n	8005d0a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d108      	bne.n	8005cf8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d02c      	beq.n	8005d48 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	4798      	blx	r3
 8005cf6:	e027      	b.n	8005d48 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d023      	beq.n	8005d48 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	4798      	blx	r3
 8005d08:	e01e      	b.n	8005d48 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d10f      	bne.n	8005d38 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f022 0210 	bic.w	r2, r2, #16
 8005d26:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d003      	beq.n	8005d48 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f000 8306 	beq.w	800635e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	f000 8088 	beq.w	8005e70 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2204      	movs	r2, #4
 8005d64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a7a      	ldr	r2, [pc, #488]	@ (8005f58 <HAL_DMA_IRQHandler+0xa08>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d04a      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a79      	ldr	r2, [pc, #484]	@ (8005f5c <HAL_DMA_IRQHandler+0xa0c>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d045      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a77      	ldr	r2, [pc, #476]	@ (8005f60 <HAL_DMA_IRQHandler+0xa10>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d040      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a76      	ldr	r2, [pc, #472]	@ (8005f64 <HAL_DMA_IRQHandler+0xa14>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d03b      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a74      	ldr	r2, [pc, #464]	@ (8005f68 <HAL_DMA_IRQHandler+0xa18>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d036      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a73      	ldr	r2, [pc, #460]	@ (8005f6c <HAL_DMA_IRQHandler+0xa1c>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d031      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a71      	ldr	r2, [pc, #452]	@ (8005f70 <HAL_DMA_IRQHandler+0xa20>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d02c      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a70      	ldr	r2, [pc, #448]	@ (8005f74 <HAL_DMA_IRQHandler+0xa24>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d027      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a6e      	ldr	r2, [pc, #440]	@ (8005f78 <HAL_DMA_IRQHandler+0xa28>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d022      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a6d      	ldr	r2, [pc, #436]	@ (8005f7c <HAL_DMA_IRQHandler+0xa2c>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d01d      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a6b      	ldr	r2, [pc, #428]	@ (8005f80 <HAL_DMA_IRQHandler+0xa30>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d018      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a6a      	ldr	r2, [pc, #424]	@ (8005f84 <HAL_DMA_IRQHandler+0xa34>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d013      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a68      	ldr	r2, [pc, #416]	@ (8005f88 <HAL_DMA_IRQHandler+0xa38>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d00e      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a67      	ldr	r2, [pc, #412]	@ (8005f8c <HAL_DMA_IRQHandler+0xa3c>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d009      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a65      	ldr	r2, [pc, #404]	@ (8005f90 <HAL_DMA_IRQHandler+0xa40>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d004      	beq.n	8005e08 <HAL_DMA_IRQHandler+0x8b8>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a64      	ldr	r2, [pc, #400]	@ (8005f94 <HAL_DMA_IRQHandler+0xa44>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d108      	bne.n	8005e1a <HAL_DMA_IRQHandler+0x8ca>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f022 0201 	bic.w	r2, r2, #1
 8005e16:	601a      	str	r2, [r3, #0]
 8005e18:	e007      	b.n	8005e2a <HAL_DMA_IRQHandler+0x8da>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f022 0201 	bic.w	r2, r2, #1
 8005e28:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	60fb      	str	r3, [r7, #12]
 8005e30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d307      	bcc.n	8005e46 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f003 0301 	and.w	r3, r3, #1
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1f2      	bne.n	8005e2a <HAL_DMA_IRQHandler+0x8da>
 8005e44:	e000      	b.n	8005e48 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005e46:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 0301 	and.w	r3, r3, #1
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d004      	beq.n	8005e60 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2203      	movs	r2, #3
 8005e5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8005e5e:	e003      	b.n	8005e68 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	f000 8272 	beq.w	800635e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	4798      	blx	r3
 8005e82:	e26c      	b.n	800635e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a43      	ldr	r2, [pc, #268]	@ (8005f98 <HAL_DMA_IRQHandler+0xa48>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d022      	beq.n	8005ed4 <HAL_DMA_IRQHandler+0x984>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a42      	ldr	r2, [pc, #264]	@ (8005f9c <HAL_DMA_IRQHandler+0xa4c>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d01d      	beq.n	8005ed4 <HAL_DMA_IRQHandler+0x984>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a40      	ldr	r2, [pc, #256]	@ (8005fa0 <HAL_DMA_IRQHandler+0xa50>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d018      	beq.n	8005ed4 <HAL_DMA_IRQHandler+0x984>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a3f      	ldr	r2, [pc, #252]	@ (8005fa4 <HAL_DMA_IRQHandler+0xa54>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d013      	beq.n	8005ed4 <HAL_DMA_IRQHandler+0x984>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a3d      	ldr	r2, [pc, #244]	@ (8005fa8 <HAL_DMA_IRQHandler+0xa58>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d00e      	beq.n	8005ed4 <HAL_DMA_IRQHandler+0x984>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a3c      	ldr	r2, [pc, #240]	@ (8005fac <HAL_DMA_IRQHandler+0xa5c>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d009      	beq.n	8005ed4 <HAL_DMA_IRQHandler+0x984>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a3a      	ldr	r2, [pc, #232]	@ (8005fb0 <HAL_DMA_IRQHandler+0xa60>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d004      	beq.n	8005ed4 <HAL_DMA_IRQHandler+0x984>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a39      	ldr	r2, [pc, #228]	@ (8005fb4 <HAL_DMA_IRQHandler+0xa64>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d101      	bne.n	8005ed8 <HAL_DMA_IRQHandler+0x988>
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e000      	b.n	8005eda <HAL_DMA_IRQHandler+0x98a>
 8005ed8:	2300      	movs	r3, #0
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	f000 823f 	beq.w	800635e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005eec:	f003 031f 	and.w	r3, r3, #31
 8005ef0:	2204      	movs	r2, #4
 8005ef2:	409a      	lsls	r2, r3
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	4013      	ands	r3, r2
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	f000 80cd 	beq.w	8006098 <HAL_DMA_IRQHandler+0xb48>
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	f003 0304 	and.w	r3, r3, #4
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	f000 80c7 	beq.w	8006098 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f0e:	f003 031f 	and.w	r3, r3, #31
 8005f12:	2204      	movs	r2, #4
 8005f14:	409a      	lsls	r2, r3
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d049      	beq.n	8005fb8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d109      	bne.n	8005f42 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f000 8210 	beq.w	8006358 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005f40:	e20a      	b.n	8006358 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	f000 8206 	beq.w	8006358 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005f54:	e200      	b.n	8006358 <HAL_DMA_IRQHandler+0xe08>
 8005f56:	bf00      	nop
 8005f58:	40020010 	.word	0x40020010
 8005f5c:	40020028 	.word	0x40020028
 8005f60:	40020040 	.word	0x40020040
 8005f64:	40020058 	.word	0x40020058
 8005f68:	40020070 	.word	0x40020070
 8005f6c:	40020088 	.word	0x40020088
 8005f70:	400200a0 	.word	0x400200a0
 8005f74:	400200b8 	.word	0x400200b8
 8005f78:	40020410 	.word	0x40020410
 8005f7c:	40020428 	.word	0x40020428
 8005f80:	40020440 	.word	0x40020440
 8005f84:	40020458 	.word	0x40020458
 8005f88:	40020470 	.word	0x40020470
 8005f8c:	40020488 	.word	0x40020488
 8005f90:	400204a0 	.word	0x400204a0
 8005f94:	400204b8 	.word	0x400204b8
 8005f98:	58025408 	.word	0x58025408
 8005f9c:	5802541c 	.word	0x5802541c
 8005fa0:	58025430 	.word	0x58025430
 8005fa4:	58025444 	.word	0x58025444
 8005fa8:	58025458 	.word	0x58025458
 8005fac:	5802546c 	.word	0x5802546c
 8005fb0:	58025480 	.word	0x58025480
 8005fb4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	f003 0320 	and.w	r3, r3, #32
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d160      	bne.n	8006084 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a7f      	ldr	r2, [pc, #508]	@ (80061c4 <HAL_DMA_IRQHandler+0xc74>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d04a      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a7d      	ldr	r2, [pc, #500]	@ (80061c8 <HAL_DMA_IRQHandler+0xc78>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d045      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a7c      	ldr	r2, [pc, #496]	@ (80061cc <HAL_DMA_IRQHandler+0xc7c>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d040      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a7a      	ldr	r2, [pc, #488]	@ (80061d0 <HAL_DMA_IRQHandler+0xc80>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d03b      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a79      	ldr	r2, [pc, #484]	@ (80061d4 <HAL_DMA_IRQHandler+0xc84>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d036      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a77      	ldr	r2, [pc, #476]	@ (80061d8 <HAL_DMA_IRQHandler+0xc88>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d031      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a76      	ldr	r2, [pc, #472]	@ (80061dc <HAL_DMA_IRQHandler+0xc8c>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d02c      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a74      	ldr	r2, [pc, #464]	@ (80061e0 <HAL_DMA_IRQHandler+0xc90>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d027      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a73      	ldr	r2, [pc, #460]	@ (80061e4 <HAL_DMA_IRQHandler+0xc94>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d022      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a71      	ldr	r2, [pc, #452]	@ (80061e8 <HAL_DMA_IRQHandler+0xc98>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d01d      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a70      	ldr	r2, [pc, #448]	@ (80061ec <HAL_DMA_IRQHandler+0xc9c>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d018      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a6e      	ldr	r2, [pc, #440]	@ (80061f0 <HAL_DMA_IRQHandler+0xca0>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d013      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a6d      	ldr	r2, [pc, #436]	@ (80061f4 <HAL_DMA_IRQHandler+0xca4>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d00e      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a6b      	ldr	r2, [pc, #428]	@ (80061f8 <HAL_DMA_IRQHandler+0xca8>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d009      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a6a      	ldr	r2, [pc, #424]	@ (80061fc <HAL_DMA_IRQHandler+0xcac>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d004      	beq.n	8006062 <HAL_DMA_IRQHandler+0xb12>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a68      	ldr	r2, [pc, #416]	@ (8006200 <HAL_DMA_IRQHandler+0xcb0>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d108      	bne.n	8006074 <HAL_DMA_IRQHandler+0xb24>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f022 0208 	bic.w	r2, r2, #8
 8006070:	601a      	str	r2, [r3, #0]
 8006072:	e007      	b.n	8006084 <HAL_DMA_IRQHandler+0xb34>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f022 0204 	bic.w	r2, r2, #4
 8006082:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006088:	2b00      	cmp	r3, #0
 800608a:	f000 8165 	beq.w	8006358 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006096:	e15f      	b.n	8006358 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800609c:	f003 031f 	and.w	r3, r3, #31
 80060a0:	2202      	movs	r2, #2
 80060a2:	409a      	lsls	r2, r3
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	4013      	ands	r3, r2
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	f000 80c5 	beq.w	8006238 <HAL_DMA_IRQHandler+0xce8>
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	f003 0302 	and.w	r3, r3, #2
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	f000 80bf 	beq.w	8006238 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060be:	f003 031f 	and.w	r3, r3, #31
 80060c2:	2202      	movs	r2, #2
 80060c4:	409a      	lsls	r2, r3
 80060c6:	69fb      	ldr	r3, [r7, #28]
 80060c8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d018      	beq.n	8006106 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d109      	bne.n	80060f2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	f000 813a 	beq.w	800635c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80060f0:	e134      	b.n	800635c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	f000 8130 	beq.w	800635c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006104:	e12a      	b.n	800635c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	f003 0320 	and.w	r3, r3, #32
 800610c:	2b00      	cmp	r3, #0
 800610e:	f040 8089 	bne.w	8006224 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a2b      	ldr	r2, [pc, #172]	@ (80061c4 <HAL_DMA_IRQHandler+0xc74>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d04a      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a29      	ldr	r2, [pc, #164]	@ (80061c8 <HAL_DMA_IRQHandler+0xc78>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d045      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a28      	ldr	r2, [pc, #160]	@ (80061cc <HAL_DMA_IRQHandler+0xc7c>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d040      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a26      	ldr	r2, [pc, #152]	@ (80061d0 <HAL_DMA_IRQHandler+0xc80>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d03b      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a25      	ldr	r2, [pc, #148]	@ (80061d4 <HAL_DMA_IRQHandler+0xc84>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d036      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a23      	ldr	r2, [pc, #140]	@ (80061d8 <HAL_DMA_IRQHandler+0xc88>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d031      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a22      	ldr	r2, [pc, #136]	@ (80061dc <HAL_DMA_IRQHandler+0xc8c>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d02c      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a20      	ldr	r2, [pc, #128]	@ (80061e0 <HAL_DMA_IRQHandler+0xc90>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d027      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a1f      	ldr	r2, [pc, #124]	@ (80061e4 <HAL_DMA_IRQHandler+0xc94>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d022      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a1d      	ldr	r2, [pc, #116]	@ (80061e8 <HAL_DMA_IRQHandler+0xc98>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d01d      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a1c      	ldr	r2, [pc, #112]	@ (80061ec <HAL_DMA_IRQHandler+0xc9c>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d018      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a1a      	ldr	r2, [pc, #104]	@ (80061f0 <HAL_DMA_IRQHandler+0xca0>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d013      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a19      	ldr	r2, [pc, #100]	@ (80061f4 <HAL_DMA_IRQHandler+0xca4>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d00e      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a17      	ldr	r2, [pc, #92]	@ (80061f8 <HAL_DMA_IRQHandler+0xca8>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d009      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a16      	ldr	r2, [pc, #88]	@ (80061fc <HAL_DMA_IRQHandler+0xcac>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d004      	beq.n	80061b2 <HAL_DMA_IRQHandler+0xc62>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a14      	ldr	r2, [pc, #80]	@ (8006200 <HAL_DMA_IRQHandler+0xcb0>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d128      	bne.n	8006204 <HAL_DMA_IRQHandler+0xcb4>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f022 0214 	bic.w	r2, r2, #20
 80061c0:	601a      	str	r2, [r3, #0]
 80061c2:	e027      	b.n	8006214 <HAL_DMA_IRQHandler+0xcc4>
 80061c4:	40020010 	.word	0x40020010
 80061c8:	40020028 	.word	0x40020028
 80061cc:	40020040 	.word	0x40020040
 80061d0:	40020058 	.word	0x40020058
 80061d4:	40020070 	.word	0x40020070
 80061d8:	40020088 	.word	0x40020088
 80061dc:	400200a0 	.word	0x400200a0
 80061e0:	400200b8 	.word	0x400200b8
 80061e4:	40020410 	.word	0x40020410
 80061e8:	40020428 	.word	0x40020428
 80061ec:	40020440 	.word	0x40020440
 80061f0:	40020458 	.word	0x40020458
 80061f4:	40020470 	.word	0x40020470
 80061f8:	40020488 	.word	0x40020488
 80061fc:	400204a0 	.word	0x400204a0
 8006200:	400204b8 	.word	0x400204b8
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f022 020a 	bic.w	r2, r2, #10
 8006212:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006228:	2b00      	cmp	r3, #0
 800622a:	f000 8097 	beq.w	800635c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006236:	e091      	b.n	800635c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800623c:	f003 031f 	and.w	r3, r3, #31
 8006240:	2208      	movs	r2, #8
 8006242:	409a      	lsls	r2, r3
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	4013      	ands	r3, r2
 8006248:	2b00      	cmp	r3, #0
 800624a:	f000 8088 	beq.w	800635e <HAL_DMA_IRQHandler+0xe0e>
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	f003 0308 	and.w	r3, r3, #8
 8006254:	2b00      	cmp	r3, #0
 8006256:	f000 8082 	beq.w	800635e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a41      	ldr	r2, [pc, #260]	@ (8006364 <HAL_DMA_IRQHandler+0xe14>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d04a      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a3f      	ldr	r2, [pc, #252]	@ (8006368 <HAL_DMA_IRQHandler+0xe18>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d045      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a3e      	ldr	r2, [pc, #248]	@ (800636c <HAL_DMA_IRQHandler+0xe1c>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d040      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a3c      	ldr	r2, [pc, #240]	@ (8006370 <HAL_DMA_IRQHandler+0xe20>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d03b      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a3b      	ldr	r2, [pc, #236]	@ (8006374 <HAL_DMA_IRQHandler+0xe24>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d036      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a39      	ldr	r2, [pc, #228]	@ (8006378 <HAL_DMA_IRQHandler+0xe28>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d031      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a38      	ldr	r2, [pc, #224]	@ (800637c <HAL_DMA_IRQHandler+0xe2c>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d02c      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a36      	ldr	r2, [pc, #216]	@ (8006380 <HAL_DMA_IRQHandler+0xe30>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d027      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a35      	ldr	r2, [pc, #212]	@ (8006384 <HAL_DMA_IRQHandler+0xe34>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d022      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a33      	ldr	r2, [pc, #204]	@ (8006388 <HAL_DMA_IRQHandler+0xe38>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d01d      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a32      	ldr	r2, [pc, #200]	@ (800638c <HAL_DMA_IRQHandler+0xe3c>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d018      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a30      	ldr	r2, [pc, #192]	@ (8006390 <HAL_DMA_IRQHandler+0xe40>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d013      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a2f      	ldr	r2, [pc, #188]	@ (8006394 <HAL_DMA_IRQHandler+0xe44>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d00e      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a2d      	ldr	r2, [pc, #180]	@ (8006398 <HAL_DMA_IRQHandler+0xe48>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d009      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a2c      	ldr	r2, [pc, #176]	@ (800639c <HAL_DMA_IRQHandler+0xe4c>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d004      	beq.n	80062fa <HAL_DMA_IRQHandler+0xdaa>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a2a      	ldr	r2, [pc, #168]	@ (80063a0 <HAL_DMA_IRQHandler+0xe50>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d108      	bne.n	800630c <HAL_DMA_IRQHandler+0xdbc>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f022 021c 	bic.w	r2, r2, #28
 8006308:	601a      	str	r2, [r3, #0]
 800630a:	e007      	b.n	800631c <HAL_DMA_IRQHandler+0xdcc>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f022 020e 	bic.w	r2, r2, #14
 800631a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006320:	f003 031f 	and.w	r3, r3, #31
 8006324:	2201      	movs	r2, #1
 8006326:	409a      	lsls	r2, r3
 8006328:	69fb      	ldr	r3, [r7, #28]
 800632a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2201      	movs	r2, #1
 8006336:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006346:	2b00      	cmp	r3, #0
 8006348:	d009      	beq.n	800635e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	4798      	blx	r3
 8006352:	e004      	b.n	800635e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006354:	bf00      	nop
 8006356:	e002      	b.n	800635e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006358:	bf00      	nop
 800635a:	e000      	b.n	800635e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800635c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800635e:	3728      	adds	r7, #40	@ 0x28
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}
 8006364:	40020010 	.word	0x40020010
 8006368:	40020028 	.word	0x40020028
 800636c:	40020040 	.word	0x40020040
 8006370:	40020058 	.word	0x40020058
 8006374:	40020070 	.word	0x40020070
 8006378:	40020088 	.word	0x40020088
 800637c:	400200a0 	.word	0x400200a0
 8006380:	400200b8 	.word	0x400200b8
 8006384:	40020410 	.word	0x40020410
 8006388:	40020428 	.word	0x40020428
 800638c:	40020440 	.word	0x40020440
 8006390:	40020458 	.word	0x40020458
 8006394:	40020470 	.word	0x40020470
 8006398:	40020488 	.word	0x40020488
 800639c:	400204a0 	.word	0x400204a0
 80063a0:	400204b8 	.word	0x400204b8

080063a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b085      	sub	sp, #20
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a42      	ldr	r2, [pc, #264]	@ (80064bc <DMA_CalcBaseAndBitshift+0x118>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d04a      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a41      	ldr	r2, [pc, #260]	@ (80064c0 <DMA_CalcBaseAndBitshift+0x11c>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d045      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a3f      	ldr	r2, [pc, #252]	@ (80064c4 <DMA_CalcBaseAndBitshift+0x120>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d040      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a3e      	ldr	r2, [pc, #248]	@ (80064c8 <DMA_CalcBaseAndBitshift+0x124>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d03b      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a3c      	ldr	r2, [pc, #240]	@ (80064cc <DMA_CalcBaseAndBitshift+0x128>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d036      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a3b      	ldr	r2, [pc, #236]	@ (80064d0 <DMA_CalcBaseAndBitshift+0x12c>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d031      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a39      	ldr	r2, [pc, #228]	@ (80064d4 <DMA_CalcBaseAndBitshift+0x130>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d02c      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a38      	ldr	r2, [pc, #224]	@ (80064d8 <DMA_CalcBaseAndBitshift+0x134>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d027      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a36      	ldr	r2, [pc, #216]	@ (80064dc <DMA_CalcBaseAndBitshift+0x138>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d022      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a35      	ldr	r2, [pc, #212]	@ (80064e0 <DMA_CalcBaseAndBitshift+0x13c>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d01d      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a33      	ldr	r2, [pc, #204]	@ (80064e4 <DMA_CalcBaseAndBitshift+0x140>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d018      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a32      	ldr	r2, [pc, #200]	@ (80064e8 <DMA_CalcBaseAndBitshift+0x144>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d013      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a30      	ldr	r2, [pc, #192]	@ (80064ec <DMA_CalcBaseAndBitshift+0x148>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d00e      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a2f      	ldr	r2, [pc, #188]	@ (80064f0 <DMA_CalcBaseAndBitshift+0x14c>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d009      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a2d      	ldr	r2, [pc, #180]	@ (80064f4 <DMA_CalcBaseAndBitshift+0x150>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d004      	beq.n	800644c <DMA_CalcBaseAndBitshift+0xa8>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a2c      	ldr	r2, [pc, #176]	@ (80064f8 <DMA_CalcBaseAndBitshift+0x154>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d101      	bne.n	8006450 <DMA_CalcBaseAndBitshift+0xac>
 800644c:	2301      	movs	r3, #1
 800644e:	e000      	b.n	8006452 <DMA_CalcBaseAndBitshift+0xae>
 8006450:	2300      	movs	r3, #0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d024      	beq.n	80064a0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	b2db      	uxtb	r3, r3
 800645c:	3b10      	subs	r3, #16
 800645e:	4a27      	ldr	r2, [pc, #156]	@ (80064fc <DMA_CalcBaseAndBitshift+0x158>)
 8006460:	fba2 2303 	umull	r2, r3, r2, r3
 8006464:	091b      	lsrs	r3, r3, #4
 8006466:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f003 0307 	and.w	r3, r3, #7
 800646e:	4a24      	ldr	r2, [pc, #144]	@ (8006500 <DMA_CalcBaseAndBitshift+0x15c>)
 8006470:	5cd3      	ldrb	r3, [r2, r3]
 8006472:	461a      	mov	r2, r3
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2b03      	cmp	r3, #3
 800647c:	d908      	bls.n	8006490 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	461a      	mov	r2, r3
 8006484:	4b1f      	ldr	r3, [pc, #124]	@ (8006504 <DMA_CalcBaseAndBitshift+0x160>)
 8006486:	4013      	ands	r3, r2
 8006488:	1d1a      	adds	r2, r3, #4
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	659a      	str	r2, [r3, #88]	@ 0x58
 800648e:	e00d      	b.n	80064ac <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	461a      	mov	r2, r3
 8006496:	4b1b      	ldr	r3, [pc, #108]	@ (8006504 <DMA_CalcBaseAndBitshift+0x160>)
 8006498:	4013      	ands	r3, r2
 800649a:	687a      	ldr	r2, [r7, #4]
 800649c:	6593      	str	r3, [r2, #88]	@ 0x58
 800649e:	e005      	b.n	80064ac <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3714      	adds	r7, #20
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr
 80064bc:	40020010 	.word	0x40020010
 80064c0:	40020028 	.word	0x40020028
 80064c4:	40020040 	.word	0x40020040
 80064c8:	40020058 	.word	0x40020058
 80064cc:	40020070 	.word	0x40020070
 80064d0:	40020088 	.word	0x40020088
 80064d4:	400200a0 	.word	0x400200a0
 80064d8:	400200b8 	.word	0x400200b8
 80064dc:	40020410 	.word	0x40020410
 80064e0:	40020428 	.word	0x40020428
 80064e4:	40020440 	.word	0x40020440
 80064e8:	40020458 	.word	0x40020458
 80064ec:	40020470 	.word	0x40020470
 80064f0:	40020488 	.word	0x40020488
 80064f4:	400204a0 	.word	0x400204a0
 80064f8:	400204b8 	.word	0x400204b8
 80064fc:	aaaaaaab 	.word	0xaaaaaaab
 8006500:	0801692c 	.word	0x0801692c
 8006504:	fffffc00 	.word	0xfffffc00

08006508 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006508:	b480      	push	{r7}
 800650a:	b085      	sub	sp, #20
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006510:	2300      	movs	r3, #0
 8006512:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	699b      	ldr	r3, [r3, #24]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d120      	bne.n	800655e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006520:	2b03      	cmp	r3, #3
 8006522:	d858      	bhi.n	80065d6 <DMA_CheckFifoParam+0xce>
 8006524:	a201      	add	r2, pc, #4	@ (adr r2, 800652c <DMA_CheckFifoParam+0x24>)
 8006526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800652a:	bf00      	nop
 800652c:	0800653d 	.word	0x0800653d
 8006530:	0800654f 	.word	0x0800654f
 8006534:	0800653d 	.word	0x0800653d
 8006538:	080065d7 	.word	0x080065d7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006540:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006544:	2b00      	cmp	r3, #0
 8006546:	d048      	beq.n	80065da <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800654c:	e045      	b.n	80065da <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006552:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006556:	d142      	bne.n	80065de <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800655c:	e03f      	b.n	80065de <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	699b      	ldr	r3, [r3, #24]
 8006562:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006566:	d123      	bne.n	80065b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800656c:	2b03      	cmp	r3, #3
 800656e:	d838      	bhi.n	80065e2 <DMA_CheckFifoParam+0xda>
 8006570:	a201      	add	r2, pc, #4	@ (adr r2, 8006578 <DMA_CheckFifoParam+0x70>)
 8006572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006576:	bf00      	nop
 8006578:	08006589 	.word	0x08006589
 800657c:	0800658f 	.word	0x0800658f
 8006580:	08006589 	.word	0x08006589
 8006584:	080065a1 	.word	0x080065a1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	73fb      	strb	r3, [r7, #15]
        break;
 800658c:	e030      	b.n	80065f0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006592:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006596:	2b00      	cmp	r3, #0
 8006598:	d025      	beq.n	80065e6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800659e:	e022      	b.n	80065e6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80065a8:	d11f      	bne.n	80065ea <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80065ae:	e01c      	b.n	80065ea <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b4:	2b02      	cmp	r3, #2
 80065b6:	d902      	bls.n	80065be <DMA_CheckFifoParam+0xb6>
 80065b8:	2b03      	cmp	r3, #3
 80065ba:	d003      	beq.n	80065c4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80065bc:	e018      	b.n	80065f0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	73fb      	strb	r3, [r7, #15]
        break;
 80065c2:	e015      	b.n	80065f0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00e      	beq.n	80065ee <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	73fb      	strb	r3, [r7, #15]
    break;
 80065d4:	e00b      	b.n	80065ee <DMA_CheckFifoParam+0xe6>
        break;
 80065d6:	bf00      	nop
 80065d8:	e00a      	b.n	80065f0 <DMA_CheckFifoParam+0xe8>
        break;
 80065da:	bf00      	nop
 80065dc:	e008      	b.n	80065f0 <DMA_CheckFifoParam+0xe8>
        break;
 80065de:	bf00      	nop
 80065e0:	e006      	b.n	80065f0 <DMA_CheckFifoParam+0xe8>
        break;
 80065e2:	bf00      	nop
 80065e4:	e004      	b.n	80065f0 <DMA_CheckFifoParam+0xe8>
        break;
 80065e6:	bf00      	nop
 80065e8:	e002      	b.n	80065f0 <DMA_CheckFifoParam+0xe8>
        break;
 80065ea:	bf00      	nop
 80065ec:	e000      	b.n	80065f0 <DMA_CheckFifoParam+0xe8>
    break;
 80065ee:	bf00      	nop
    }
  }

  return status;
 80065f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3714      	adds	r7, #20
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr
 80065fe:	bf00      	nop

08006600 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006600:	b480      	push	{r7}
 8006602:	b085      	sub	sp, #20
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a38      	ldr	r2, [pc, #224]	@ (80066f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d022      	beq.n	800665e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a36      	ldr	r2, [pc, #216]	@ (80066f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d01d      	beq.n	800665e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a35      	ldr	r2, [pc, #212]	@ (80066fc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d018      	beq.n	800665e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a33      	ldr	r2, [pc, #204]	@ (8006700 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d013      	beq.n	800665e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a32      	ldr	r2, [pc, #200]	@ (8006704 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d00e      	beq.n	800665e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a30      	ldr	r2, [pc, #192]	@ (8006708 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d009      	beq.n	800665e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a2f      	ldr	r2, [pc, #188]	@ (800670c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d004      	beq.n	800665e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a2d      	ldr	r2, [pc, #180]	@ (8006710 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d101      	bne.n	8006662 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800665e:	2301      	movs	r3, #1
 8006660:	e000      	b.n	8006664 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006662:	2300      	movs	r3, #0
 8006664:	2b00      	cmp	r3, #0
 8006666:	d01a      	beq.n	800669e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	b2db      	uxtb	r3, r3
 800666e:	3b08      	subs	r3, #8
 8006670:	4a28      	ldr	r2, [pc, #160]	@ (8006714 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006672:	fba2 2303 	umull	r2, r3, r2, r3
 8006676:	091b      	lsrs	r3, r3, #4
 8006678:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800667a:	68fa      	ldr	r2, [r7, #12]
 800667c:	4b26      	ldr	r3, [pc, #152]	@ (8006718 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800667e:	4413      	add	r3, r2
 8006680:	009b      	lsls	r3, r3, #2
 8006682:	461a      	mov	r2, r3
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	4a24      	ldr	r2, [pc, #144]	@ (800671c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800668c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f003 031f 	and.w	r3, r3, #31
 8006694:	2201      	movs	r2, #1
 8006696:	409a      	lsls	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800669c:	e024      	b.n	80066e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	3b10      	subs	r3, #16
 80066a6:	4a1e      	ldr	r2, [pc, #120]	@ (8006720 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80066a8:	fba2 2303 	umull	r2, r3, r2, r3
 80066ac:	091b      	lsrs	r3, r3, #4
 80066ae:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	4a1c      	ldr	r2, [pc, #112]	@ (8006724 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d806      	bhi.n	80066c6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	4a1b      	ldr	r2, [pc, #108]	@ (8006728 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d902      	bls.n	80066c6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	3308      	adds	r3, #8
 80066c4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	4b18      	ldr	r3, [pc, #96]	@ (800672c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80066ca:	4413      	add	r3, r2
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	461a      	mov	r2, r3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	4a16      	ldr	r2, [pc, #88]	@ (8006730 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80066d8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f003 031f 	and.w	r3, r3, #31
 80066e0:	2201      	movs	r2, #1
 80066e2:	409a      	lsls	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80066e8:	bf00      	nop
 80066ea:	3714      	adds	r7, #20
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr
 80066f4:	58025408 	.word	0x58025408
 80066f8:	5802541c 	.word	0x5802541c
 80066fc:	58025430 	.word	0x58025430
 8006700:	58025444 	.word	0x58025444
 8006704:	58025458 	.word	0x58025458
 8006708:	5802546c 	.word	0x5802546c
 800670c:	58025480 	.word	0x58025480
 8006710:	58025494 	.word	0x58025494
 8006714:	cccccccd 	.word	0xcccccccd
 8006718:	16009600 	.word	0x16009600
 800671c:	58025880 	.word	0x58025880
 8006720:	aaaaaaab 	.word	0xaaaaaaab
 8006724:	400204b8 	.word	0x400204b8
 8006728:	4002040f 	.word	0x4002040f
 800672c:	10008200 	.word	0x10008200
 8006730:	40020880 	.word	0x40020880

08006734 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006734:	b480      	push	{r7}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	b2db      	uxtb	r3, r3
 8006742:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d04a      	beq.n	80067e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2b08      	cmp	r3, #8
 800674e:	d847      	bhi.n	80067e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a25      	ldr	r2, [pc, #148]	@ (80067ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d022      	beq.n	80067a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a24      	ldr	r2, [pc, #144]	@ (80067f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d01d      	beq.n	80067a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a22      	ldr	r2, [pc, #136]	@ (80067f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d018      	beq.n	80067a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a21      	ldr	r2, [pc, #132]	@ (80067f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d013      	beq.n	80067a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a1f      	ldr	r2, [pc, #124]	@ (80067fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d00e      	beq.n	80067a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a1e      	ldr	r2, [pc, #120]	@ (8006800 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d009      	beq.n	80067a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a1c      	ldr	r2, [pc, #112]	@ (8006804 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d004      	beq.n	80067a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a1b      	ldr	r2, [pc, #108]	@ (8006808 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d101      	bne.n	80067a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80067a0:	2301      	movs	r3, #1
 80067a2:	e000      	b.n	80067a6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80067a4:	2300      	movs	r3, #0
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d00a      	beq.n	80067c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80067aa:	68fa      	ldr	r2, [r7, #12]
 80067ac:	4b17      	ldr	r3, [pc, #92]	@ (800680c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80067ae:	4413      	add	r3, r2
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	461a      	mov	r2, r3
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a15      	ldr	r2, [pc, #84]	@ (8006810 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80067bc:	671a      	str	r2, [r3, #112]	@ 0x70
 80067be:	e009      	b.n	80067d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80067c0:	68fa      	ldr	r2, [r7, #12]
 80067c2:	4b14      	ldr	r3, [pc, #80]	@ (8006814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80067c4:	4413      	add	r3, r2
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	461a      	mov	r2, r3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4a11      	ldr	r2, [pc, #68]	@ (8006818 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80067d2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	3b01      	subs	r3, #1
 80067d8:	2201      	movs	r2, #1
 80067da:	409a      	lsls	r2, r3
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80067e0:	bf00      	nop
 80067e2:	3714      	adds	r7, #20
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr
 80067ec:	58025408 	.word	0x58025408
 80067f0:	5802541c 	.word	0x5802541c
 80067f4:	58025430 	.word	0x58025430
 80067f8:	58025444 	.word	0x58025444
 80067fc:	58025458 	.word	0x58025458
 8006800:	5802546c 	.word	0x5802546c
 8006804:	58025480 	.word	0x58025480
 8006808:	58025494 	.word	0x58025494
 800680c:	1600963f 	.word	0x1600963f
 8006810:	58025940 	.word	0x58025940
 8006814:	1000823f 	.word	0x1000823f
 8006818:	40020940 	.word	0x40020940

0800681c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800681c:	b480      	push	{r7}
 800681e:	b089      	sub	sp, #36	@ 0x24
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006826:	2300      	movs	r3, #0
 8006828:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800682a:	4b86      	ldr	r3, [pc, #536]	@ (8006a44 <HAL_GPIO_Init+0x228>)
 800682c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800682e:	e18c      	b.n	8006b4a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	2101      	movs	r1, #1
 8006836:	69fb      	ldr	r3, [r7, #28]
 8006838:	fa01 f303 	lsl.w	r3, r1, r3
 800683c:	4013      	ands	r3, r2
 800683e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	2b00      	cmp	r3, #0
 8006844:	f000 817e 	beq.w	8006b44 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	f003 0303 	and.w	r3, r3, #3
 8006850:	2b01      	cmp	r3, #1
 8006852:	d005      	beq.n	8006860 <HAL_GPIO_Init+0x44>
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	f003 0303 	and.w	r3, r3, #3
 800685c:	2b02      	cmp	r3, #2
 800685e:	d130      	bne.n	80068c2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006866:	69fb      	ldr	r3, [r7, #28]
 8006868:	005b      	lsls	r3, r3, #1
 800686a:	2203      	movs	r2, #3
 800686c:	fa02 f303 	lsl.w	r3, r2, r3
 8006870:	43db      	mvns	r3, r3
 8006872:	69ba      	ldr	r2, [r7, #24]
 8006874:	4013      	ands	r3, r2
 8006876:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	68da      	ldr	r2, [r3, #12]
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	005b      	lsls	r3, r3, #1
 8006880:	fa02 f303 	lsl.w	r3, r2, r3
 8006884:	69ba      	ldr	r2, [r7, #24]
 8006886:	4313      	orrs	r3, r2
 8006888:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	69ba      	ldr	r2, [r7, #24]
 800688e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006896:	2201      	movs	r2, #1
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	fa02 f303 	lsl.w	r3, r2, r3
 800689e:	43db      	mvns	r3, r3
 80068a0:	69ba      	ldr	r2, [r7, #24]
 80068a2:	4013      	ands	r3, r2
 80068a4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	091b      	lsrs	r3, r3, #4
 80068ac:	f003 0201 	and.w	r2, r3, #1
 80068b0:	69fb      	ldr	r3, [r7, #28]
 80068b2:	fa02 f303 	lsl.w	r3, r2, r3
 80068b6:	69ba      	ldr	r2, [r7, #24]
 80068b8:	4313      	orrs	r3, r2
 80068ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	69ba      	ldr	r2, [r7, #24]
 80068c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	f003 0303 	and.w	r3, r3, #3
 80068ca:	2b03      	cmp	r3, #3
 80068cc:	d017      	beq.n	80068fe <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	68db      	ldr	r3, [r3, #12]
 80068d2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	005b      	lsls	r3, r3, #1
 80068d8:	2203      	movs	r2, #3
 80068da:	fa02 f303 	lsl.w	r3, r2, r3
 80068de:	43db      	mvns	r3, r3
 80068e0:	69ba      	ldr	r2, [r7, #24]
 80068e2:	4013      	ands	r3, r2
 80068e4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	689a      	ldr	r2, [r3, #8]
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	005b      	lsls	r3, r3, #1
 80068ee:	fa02 f303 	lsl.w	r3, r2, r3
 80068f2:	69ba      	ldr	r2, [r7, #24]
 80068f4:	4313      	orrs	r3, r2
 80068f6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	69ba      	ldr	r2, [r7, #24]
 80068fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	f003 0303 	and.w	r3, r3, #3
 8006906:	2b02      	cmp	r3, #2
 8006908:	d123      	bne.n	8006952 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	08da      	lsrs	r2, r3, #3
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	3208      	adds	r2, #8
 8006912:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006916:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006918:	69fb      	ldr	r3, [r7, #28]
 800691a:	f003 0307 	and.w	r3, r3, #7
 800691e:	009b      	lsls	r3, r3, #2
 8006920:	220f      	movs	r2, #15
 8006922:	fa02 f303 	lsl.w	r3, r2, r3
 8006926:	43db      	mvns	r3, r3
 8006928:	69ba      	ldr	r2, [r7, #24]
 800692a:	4013      	ands	r3, r2
 800692c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	691a      	ldr	r2, [r3, #16]
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	f003 0307 	and.w	r3, r3, #7
 8006938:	009b      	lsls	r3, r3, #2
 800693a:	fa02 f303 	lsl.w	r3, r2, r3
 800693e:	69ba      	ldr	r2, [r7, #24]
 8006940:	4313      	orrs	r3, r2
 8006942:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	08da      	lsrs	r2, r3, #3
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	3208      	adds	r2, #8
 800694c:	69b9      	ldr	r1, [r7, #24]
 800694e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006958:	69fb      	ldr	r3, [r7, #28]
 800695a:	005b      	lsls	r3, r3, #1
 800695c:	2203      	movs	r2, #3
 800695e:	fa02 f303 	lsl.w	r3, r2, r3
 8006962:	43db      	mvns	r3, r3
 8006964:	69ba      	ldr	r2, [r7, #24]
 8006966:	4013      	ands	r3, r2
 8006968:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	f003 0203 	and.w	r2, r3, #3
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	005b      	lsls	r3, r3, #1
 8006976:	fa02 f303 	lsl.w	r3, r2, r3
 800697a:	69ba      	ldr	r2, [r7, #24]
 800697c:	4313      	orrs	r3, r2
 800697e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	69ba      	ldr	r2, [r7, #24]
 8006984:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800698e:	2b00      	cmp	r3, #0
 8006990:	f000 80d8 	beq.w	8006b44 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006994:	4b2c      	ldr	r3, [pc, #176]	@ (8006a48 <HAL_GPIO_Init+0x22c>)
 8006996:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800699a:	4a2b      	ldr	r2, [pc, #172]	@ (8006a48 <HAL_GPIO_Init+0x22c>)
 800699c:	f043 0302 	orr.w	r3, r3, #2
 80069a0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80069a4:	4b28      	ldr	r3, [pc, #160]	@ (8006a48 <HAL_GPIO_Init+0x22c>)
 80069a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80069aa:	f003 0302 	and.w	r3, r3, #2
 80069ae:	60fb      	str	r3, [r7, #12]
 80069b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80069b2:	4a26      	ldr	r2, [pc, #152]	@ (8006a4c <HAL_GPIO_Init+0x230>)
 80069b4:	69fb      	ldr	r3, [r7, #28]
 80069b6:	089b      	lsrs	r3, r3, #2
 80069b8:	3302      	adds	r3, #2
 80069ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	f003 0303 	and.w	r3, r3, #3
 80069c6:	009b      	lsls	r3, r3, #2
 80069c8:	220f      	movs	r2, #15
 80069ca:	fa02 f303 	lsl.w	r3, r2, r3
 80069ce:	43db      	mvns	r3, r3
 80069d0:	69ba      	ldr	r2, [r7, #24]
 80069d2:	4013      	ands	r3, r2
 80069d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4a1d      	ldr	r2, [pc, #116]	@ (8006a50 <HAL_GPIO_Init+0x234>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d04a      	beq.n	8006a74 <HAL_GPIO_Init+0x258>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a1c      	ldr	r2, [pc, #112]	@ (8006a54 <HAL_GPIO_Init+0x238>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d02b      	beq.n	8006a3e <HAL_GPIO_Init+0x222>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a1b      	ldr	r2, [pc, #108]	@ (8006a58 <HAL_GPIO_Init+0x23c>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d025      	beq.n	8006a3a <HAL_GPIO_Init+0x21e>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	4a1a      	ldr	r2, [pc, #104]	@ (8006a5c <HAL_GPIO_Init+0x240>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d01f      	beq.n	8006a36 <HAL_GPIO_Init+0x21a>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	4a19      	ldr	r2, [pc, #100]	@ (8006a60 <HAL_GPIO_Init+0x244>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d019      	beq.n	8006a32 <HAL_GPIO_Init+0x216>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a18      	ldr	r2, [pc, #96]	@ (8006a64 <HAL_GPIO_Init+0x248>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d013      	beq.n	8006a2e <HAL_GPIO_Init+0x212>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4a17      	ldr	r2, [pc, #92]	@ (8006a68 <HAL_GPIO_Init+0x24c>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d00d      	beq.n	8006a2a <HAL_GPIO_Init+0x20e>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a16      	ldr	r2, [pc, #88]	@ (8006a6c <HAL_GPIO_Init+0x250>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d007      	beq.n	8006a26 <HAL_GPIO_Init+0x20a>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a15      	ldr	r2, [pc, #84]	@ (8006a70 <HAL_GPIO_Init+0x254>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d101      	bne.n	8006a22 <HAL_GPIO_Init+0x206>
 8006a1e:	2309      	movs	r3, #9
 8006a20:	e029      	b.n	8006a76 <HAL_GPIO_Init+0x25a>
 8006a22:	230a      	movs	r3, #10
 8006a24:	e027      	b.n	8006a76 <HAL_GPIO_Init+0x25a>
 8006a26:	2307      	movs	r3, #7
 8006a28:	e025      	b.n	8006a76 <HAL_GPIO_Init+0x25a>
 8006a2a:	2306      	movs	r3, #6
 8006a2c:	e023      	b.n	8006a76 <HAL_GPIO_Init+0x25a>
 8006a2e:	2305      	movs	r3, #5
 8006a30:	e021      	b.n	8006a76 <HAL_GPIO_Init+0x25a>
 8006a32:	2304      	movs	r3, #4
 8006a34:	e01f      	b.n	8006a76 <HAL_GPIO_Init+0x25a>
 8006a36:	2303      	movs	r3, #3
 8006a38:	e01d      	b.n	8006a76 <HAL_GPIO_Init+0x25a>
 8006a3a:	2302      	movs	r3, #2
 8006a3c:	e01b      	b.n	8006a76 <HAL_GPIO_Init+0x25a>
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e019      	b.n	8006a76 <HAL_GPIO_Init+0x25a>
 8006a42:	bf00      	nop
 8006a44:	58000080 	.word	0x58000080
 8006a48:	58024400 	.word	0x58024400
 8006a4c:	58000400 	.word	0x58000400
 8006a50:	58020000 	.word	0x58020000
 8006a54:	58020400 	.word	0x58020400
 8006a58:	58020800 	.word	0x58020800
 8006a5c:	58020c00 	.word	0x58020c00
 8006a60:	58021000 	.word	0x58021000
 8006a64:	58021400 	.word	0x58021400
 8006a68:	58021800 	.word	0x58021800
 8006a6c:	58021c00 	.word	0x58021c00
 8006a70:	58022400 	.word	0x58022400
 8006a74:	2300      	movs	r3, #0
 8006a76:	69fa      	ldr	r2, [r7, #28]
 8006a78:	f002 0203 	and.w	r2, r2, #3
 8006a7c:	0092      	lsls	r2, r2, #2
 8006a7e:	4093      	lsls	r3, r2
 8006a80:	69ba      	ldr	r2, [r7, #24]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006a86:	4938      	ldr	r1, [pc, #224]	@ (8006b68 <HAL_GPIO_Init+0x34c>)
 8006a88:	69fb      	ldr	r3, [r7, #28]
 8006a8a:	089b      	lsrs	r3, r3, #2
 8006a8c:	3302      	adds	r3, #2
 8006a8e:	69ba      	ldr	r2, [r7, #24]
 8006a90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006a94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	43db      	mvns	r3, r3
 8006aa0:	69ba      	ldr	r2, [r7, #24]
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d003      	beq.n	8006aba <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8006ab2:	69ba      	ldr	r2, [r7, #24]
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006aba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006abe:	69bb      	ldr	r3, [r7, #24]
 8006ac0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006ac2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	43db      	mvns	r3, r3
 8006ace:	69ba      	ldr	r2, [r7, #24]
 8006ad0:	4013      	ands	r3, r2
 8006ad2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d003      	beq.n	8006ae8 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8006ae0:	69ba      	ldr	r2, [r7, #24]
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006ae8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	43db      	mvns	r3, r3
 8006afa:	69ba      	ldr	r2, [r7, #24]
 8006afc:	4013      	ands	r3, r2
 8006afe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d003      	beq.n	8006b14 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8006b0c:	69ba      	ldr	r2, [r7, #24]
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	69ba      	ldr	r2, [r7, #24]
 8006b18:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	43db      	mvns	r3, r3
 8006b24:	69ba      	ldr	r2, [r7, #24]
 8006b26:	4013      	ands	r3, r2
 8006b28:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d003      	beq.n	8006b3e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8006b36:	69ba      	ldr	r2, [r7, #24]
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	69ba      	ldr	r2, [r7, #24]
 8006b42:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006b44:	69fb      	ldr	r3, [r7, #28]
 8006b46:	3301      	adds	r3, #1
 8006b48:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	fa22 f303 	lsr.w	r3, r2, r3
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	f47f ae6b 	bne.w	8006830 <HAL_GPIO_Init+0x14>
  }
}
 8006b5a:	bf00      	nop
 8006b5c:	bf00      	nop
 8006b5e:	3724      	adds	r7, #36	@ 0x24
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr
 8006b68:	58000400 	.word	0x58000400

08006b6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b083      	sub	sp, #12
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	460b      	mov	r3, r1
 8006b76:	807b      	strh	r3, [r7, #2]
 8006b78:	4613      	mov	r3, r2
 8006b7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006b7c:	787b      	ldrb	r3, [r7, #1]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d003      	beq.n	8006b8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006b82:	887a      	ldrh	r2, [r7, #2]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006b88:	e003      	b.n	8006b92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006b8a:	887b      	ldrh	r3, [r7, #2]
 8006b8c:	041a      	lsls	r2, r3, #16
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	619a      	str	r2, [r3, #24]
}
 8006b92:	bf00      	nop
 8006b94:	370c      	adds	r7, #12
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr
	...

08006ba0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b082      	sub	sp, #8
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d101      	bne.n	8006bb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e08b      	b.n	8006cca <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d106      	bne.n	8006bcc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f7fa ff74 	bl	8001ab4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2224      	movs	r2, #36	@ 0x24
 8006bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f022 0201 	bic.w	r2, r2, #1
 8006be2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	685a      	ldr	r2, [r3, #4]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006bf0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	689a      	ldr	r2, [r3, #8]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006c00:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d107      	bne.n	8006c1a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	689a      	ldr	r2, [r3, #8]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006c16:	609a      	str	r2, [r3, #8]
 8006c18:	e006      	b.n	8006c28 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	689a      	ldr	r2, [r3, #8]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006c26:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	68db      	ldr	r3, [r3, #12]
 8006c2c:	2b02      	cmp	r3, #2
 8006c2e:	d108      	bne.n	8006c42 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	685a      	ldr	r2, [r3, #4]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c3e:	605a      	str	r2, [r3, #4]
 8006c40:	e007      	b.n	8006c52 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	685a      	ldr	r2, [r3, #4]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c50:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	6859      	ldr	r1, [r3, #4]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681a      	ldr	r2, [r3, #0]
 8006c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8006cd4 <HAL_I2C_Init+0x134>)
 8006c5e:	430b      	orrs	r3, r1
 8006c60:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	68da      	ldr	r2, [r3, #12]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006c70:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	691a      	ldr	r2, [r3, #16]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	695b      	ldr	r3, [r3, #20]
 8006c7a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	699b      	ldr	r3, [r3, #24]
 8006c82:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	430a      	orrs	r2, r1
 8006c8a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	69d9      	ldr	r1, [r3, #28]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6a1a      	ldr	r2, [r3, #32]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	430a      	orrs	r2, r1
 8006c9a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f042 0201 	orr.w	r2, r2, #1
 8006caa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2220      	movs	r2, #32
 8006cb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006cc8:	2300      	movs	r3, #0
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3708      	adds	r7, #8
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	02008000 	.word	0x02008000

08006cd8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b083      	sub	sp, #12
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	2b20      	cmp	r3, #32
 8006cec:	d138      	bne.n	8006d60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d101      	bne.n	8006cfc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006cf8:	2302      	movs	r3, #2
 8006cfa:	e032      	b.n	8006d62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2224      	movs	r2, #36	@ 0x24
 8006d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f022 0201 	bic.w	r2, r2, #1
 8006d1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006d2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	6819      	ldr	r1, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	683a      	ldr	r2, [r7, #0]
 8006d38:	430a      	orrs	r2, r1
 8006d3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	681a      	ldr	r2, [r3, #0]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f042 0201 	orr.w	r2, r2, #1
 8006d4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2220      	movs	r2, #32
 8006d50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	e000      	b.n	8006d62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006d60:	2302      	movs	r3, #2
  }
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	370c      	adds	r7, #12
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr

08006d6e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006d6e:	b480      	push	{r7}
 8006d70:	b085      	sub	sp, #20
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	6078      	str	r0, [r7, #4]
 8006d76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d7e:	b2db      	uxtb	r3, r3
 8006d80:	2b20      	cmp	r3, #32
 8006d82:	d139      	bne.n	8006df8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	d101      	bne.n	8006d92 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006d8e:	2302      	movs	r3, #2
 8006d90:	e033      	b.n	8006dfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2201      	movs	r2, #1
 8006d96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2224      	movs	r2, #36	@ 0x24
 8006d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f022 0201 	bic.w	r2, r2, #1
 8006db0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006dc0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	021b      	lsls	r3, r3, #8
 8006dc6:	68fa      	ldr	r2, [r7, #12]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	68fa      	ldr	r2, [r7, #12]
 8006dd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	681a      	ldr	r2, [r3, #0]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f042 0201 	orr.w	r2, r2, #1
 8006de2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2220      	movs	r2, #32
 8006de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006df4:	2300      	movs	r3, #0
 8006df6:	e000      	b.n	8006dfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006df8:	2302      	movs	r3, #2
  }
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3714      	adds	r7, #20
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr

08006e06 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006e06:	b580      	push	{r7, lr}
 8006e08:	b086      	sub	sp, #24
 8006e0a:	af02      	add	r7, sp, #8
 8006e0c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d101      	bne.n	8006e18 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	e0fe      	b.n	8007016 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8006e1e:	b2db      	uxtb	r3, r3
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d106      	bne.n	8006e32 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f00b f9e3 	bl	80121f8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2203      	movs	r2, #3
 8006e36:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f007 fd8d 	bl	800e95e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6818      	ldr	r0, [r3, #0]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	7c1a      	ldrb	r2, [r3, #16]
 8006e4c:	f88d 2000 	strb.w	r2, [sp]
 8006e50:	3304      	adds	r3, #4
 8006e52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006e54:	f007 fc5e 	bl	800e714 <USB_CoreInit>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d005      	beq.n	8006e6a <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2202      	movs	r2, #2
 8006e62:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e0d5      	b.n	8007016 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	2100      	movs	r1, #0
 8006e70:	4618      	mov	r0, r3
 8006e72:	f007 fd85 	bl	800e980 <USB_SetCurrentMode>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d005      	beq.n	8006e88 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2202      	movs	r2, #2
 8006e80:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006e84:	2301      	movs	r3, #1
 8006e86:	e0c6      	b.n	8007016 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e88:	2300      	movs	r3, #0
 8006e8a:	73fb      	strb	r3, [r7, #15]
 8006e8c:	e04a      	b.n	8006f24 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006e8e:	7bfa      	ldrb	r2, [r7, #15]
 8006e90:	6879      	ldr	r1, [r7, #4]
 8006e92:	4613      	mov	r3, r2
 8006e94:	00db      	lsls	r3, r3, #3
 8006e96:	4413      	add	r3, r2
 8006e98:	009b      	lsls	r3, r3, #2
 8006e9a:	440b      	add	r3, r1
 8006e9c:	3315      	adds	r3, #21
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006ea2:	7bfa      	ldrb	r2, [r7, #15]
 8006ea4:	6879      	ldr	r1, [r7, #4]
 8006ea6:	4613      	mov	r3, r2
 8006ea8:	00db      	lsls	r3, r3, #3
 8006eaa:	4413      	add	r3, r2
 8006eac:	009b      	lsls	r3, r3, #2
 8006eae:	440b      	add	r3, r1
 8006eb0:	3314      	adds	r3, #20
 8006eb2:	7bfa      	ldrb	r2, [r7, #15]
 8006eb4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006eb6:	7bfa      	ldrb	r2, [r7, #15]
 8006eb8:	7bfb      	ldrb	r3, [r7, #15]
 8006eba:	b298      	uxth	r0, r3
 8006ebc:	6879      	ldr	r1, [r7, #4]
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	00db      	lsls	r3, r3, #3
 8006ec2:	4413      	add	r3, r2
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	440b      	add	r3, r1
 8006ec8:	332e      	adds	r3, #46	@ 0x2e
 8006eca:	4602      	mov	r2, r0
 8006ecc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006ece:	7bfa      	ldrb	r2, [r7, #15]
 8006ed0:	6879      	ldr	r1, [r7, #4]
 8006ed2:	4613      	mov	r3, r2
 8006ed4:	00db      	lsls	r3, r3, #3
 8006ed6:	4413      	add	r3, r2
 8006ed8:	009b      	lsls	r3, r3, #2
 8006eda:	440b      	add	r3, r1
 8006edc:	3318      	adds	r3, #24
 8006ede:	2200      	movs	r2, #0
 8006ee0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006ee2:	7bfa      	ldrb	r2, [r7, #15]
 8006ee4:	6879      	ldr	r1, [r7, #4]
 8006ee6:	4613      	mov	r3, r2
 8006ee8:	00db      	lsls	r3, r3, #3
 8006eea:	4413      	add	r3, r2
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	440b      	add	r3, r1
 8006ef0:	331c      	adds	r3, #28
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006ef6:	7bfa      	ldrb	r2, [r7, #15]
 8006ef8:	6879      	ldr	r1, [r7, #4]
 8006efa:	4613      	mov	r3, r2
 8006efc:	00db      	lsls	r3, r3, #3
 8006efe:	4413      	add	r3, r2
 8006f00:	009b      	lsls	r3, r3, #2
 8006f02:	440b      	add	r3, r1
 8006f04:	3320      	adds	r3, #32
 8006f06:	2200      	movs	r2, #0
 8006f08:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006f0a:	7bfa      	ldrb	r2, [r7, #15]
 8006f0c:	6879      	ldr	r1, [r7, #4]
 8006f0e:	4613      	mov	r3, r2
 8006f10:	00db      	lsls	r3, r3, #3
 8006f12:	4413      	add	r3, r2
 8006f14:	009b      	lsls	r3, r3, #2
 8006f16:	440b      	add	r3, r1
 8006f18:	3324      	adds	r3, #36	@ 0x24
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f1e:	7bfb      	ldrb	r3, [r7, #15]
 8006f20:	3301      	adds	r3, #1
 8006f22:	73fb      	strb	r3, [r7, #15]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	791b      	ldrb	r3, [r3, #4]
 8006f28:	7bfa      	ldrb	r2, [r7, #15]
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d3af      	bcc.n	8006e8e <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f2e:	2300      	movs	r3, #0
 8006f30:	73fb      	strb	r3, [r7, #15]
 8006f32:	e044      	b.n	8006fbe <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006f34:	7bfa      	ldrb	r2, [r7, #15]
 8006f36:	6879      	ldr	r1, [r7, #4]
 8006f38:	4613      	mov	r3, r2
 8006f3a:	00db      	lsls	r3, r3, #3
 8006f3c:	4413      	add	r3, r2
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	440b      	add	r3, r1
 8006f42:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006f46:	2200      	movs	r2, #0
 8006f48:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006f4a:	7bfa      	ldrb	r2, [r7, #15]
 8006f4c:	6879      	ldr	r1, [r7, #4]
 8006f4e:	4613      	mov	r3, r2
 8006f50:	00db      	lsls	r3, r3, #3
 8006f52:	4413      	add	r3, r2
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	440b      	add	r3, r1
 8006f58:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006f5c:	7bfa      	ldrb	r2, [r7, #15]
 8006f5e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006f60:	7bfa      	ldrb	r2, [r7, #15]
 8006f62:	6879      	ldr	r1, [r7, #4]
 8006f64:	4613      	mov	r3, r2
 8006f66:	00db      	lsls	r3, r3, #3
 8006f68:	4413      	add	r3, r2
 8006f6a:	009b      	lsls	r3, r3, #2
 8006f6c:	440b      	add	r3, r1
 8006f6e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006f72:	2200      	movs	r2, #0
 8006f74:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006f76:	7bfa      	ldrb	r2, [r7, #15]
 8006f78:	6879      	ldr	r1, [r7, #4]
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	00db      	lsls	r3, r3, #3
 8006f7e:	4413      	add	r3, r2
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	440b      	add	r3, r1
 8006f84:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006f88:	2200      	movs	r2, #0
 8006f8a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006f8c:	7bfa      	ldrb	r2, [r7, #15]
 8006f8e:	6879      	ldr	r1, [r7, #4]
 8006f90:	4613      	mov	r3, r2
 8006f92:	00db      	lsls	r3, r3, #3
 8006f94:	4413      	add	r3, r2
 8006f96:	009b      	lsls	r3, r3, #2
 8006f98:	440b      	add	r3, r1
 8006f9a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006fa2:	7bfa      	ldrb	r2, [r7, #15]
 8006fa4:	6879      	ldr	r1, [r7, #4]
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	00db      	lsls	r3, r3, #3
 8006faa:	4413      	add	r3, r2
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	440b      	add	r3, r1
 8006fb0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006fb8:	7bfb      	ldrb	r3, [r7, #15]
 8006fba:	3301      	adds	r3, #1
 8006fbc:	73fb      	strb	r3, [r7, #15]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	791b      	ldrb	r3, [r3, #4]
 8006fc2:	7bfa      	ldrb	r2, [r7, #15]
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d3b5      	bcc.n	8006f34 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6818      	ldr	r0, [r3, #0]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	7c1a      	ldrb	r2, [r3, #16]
 8006fd0:	f88d 2000 	strb.w	r2, [sp]
 8006fd4:	3304      	adds	r3, #4
 8006fd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006fd8:	f007 fd1e 	bl	800ea18 <USB_DevInit>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d005      	beq.n	8006fee <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2202      	movs	r2, #2
 8006fe6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e013      	b.n	8007016 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	7b1b      	ldrb	r3, [r3, #12]
 8007000:	2b01      	cmp	r3, #1
 8007002:	d102      	bne.n	800700a <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f001 f96d 	bl	80082e4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4618      	mov	r0, r3
 8007010:	f008 fd5d 	bl	800face <USB_DevDisconnect>

  return HAL_OK;
 8007014:	2300      	movs	r3, #0
}
 8007016:	4618      	mov	r0, r3
 8007018:	3710      	adds	r7, #16
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}

0800701e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800701e:	b580      	push	{r7, lr}
 8007020:	b084      	sub	sp, #16
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007032:	2b01      	cmp	r3, #1
 8007034:	d101      	bne.n	800703a <HAL_PCD_Start+0x1c>
 8007036:	2302      	movs	r3, #2
 8007038:	e022      	b.n	8007080 <HAL_PCD_Start+0x62>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2201      	movs	r2, #1
 800703e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	68db      	ldr	r3, [r3, #12]
 8007046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800704a:	2b00      	cmp	r3, #0
 800704c:	d009      	beq.n	8007062 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8007052:	2b01      	cmp	r3, #1
 8007054:	d105      	bne.n	8007062 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800705a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4618      	mov	r0, r3
 8007068:	f007 fc68 	bl	800e93c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4618      	mov	r0, r3
 8007072:	f008 fd0b 	bl	800fa8c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2200      	movs	r2, #0
 800707a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	3710      	adds	r7, #16
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007088:	b590      	push	{r4, r7, lr}
 800708a:	b08d      	sub	sp, #52	@ 0x34
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007096:	6a3b      	ldr	r3, [r7, #32]
 8007098:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4618      	mov	r0, r3
 80070a0:	f008 fdc9 	bl	800fc36 <USB_GetMode>
 80070a4:	4603      	mov	r3, r0
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	f040 84b9 	bne.w	8007a1e <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4618      	mov	r0, r3
 80070b2:	f008 fd2d 	bl	800fb10 <USB_ReadInterrupts>
 80070b6:	4603      	mov	r3, r0
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	f000 84af 	beq.w	8007a1c <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80070be:	69fb      	ldr	r3, [r7, #28]
 80070c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	0a1b      	lsrs	r3, r3, #8
 80070c8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4618      	mov	r0, r3
 80070d8:	f008 fd1a 	bl	800fb10 <USB_ReadInterrupts>
 80070dc:	4603      	mov	r3, r0
 80070de:	f003 0302 	and.w	r3, r3, #2
 80070e2:	2b02      	cmp	r3, #2
 80070e4:	d107      	bne.n	80070f6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	695a      	ldr	r2, [r3, #20]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f002 0202 	and.w	r2, r2, #2
 80070f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4618      	mov	r0, r3
 80070fc:	f008 fd08 	bl	800fb10 <USB_ReadInterrupts>
 8007100:	4603      	mov	r3, r0
 8007102:	f003 0310 	and.w	r3, r3, #16
 8007106:	2b10      	cmp	r3, #16
 8007108:	d161      	bne.n	80071ce <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	699a      	ldr	r2, [r3, #24]
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f022 0210 	bic.w	r2, r2, #16
 8007118:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800711a:	6a3b      	ldr	r3, [r7, #32]
 800711c:	6a1b      	ldr	r3, [r3, #32]
 800711e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8007120:	69bb      	ldr	r3, [r7, #24]
 8007122:	f003 020f 	and.w	r2, r3, #15
 8007126:	4613      	mov	r3, r2
 8007128:	00db      	lsls	r3, r3, #3
 800712a:	4413      	add	r3, r2
 800712c:	009b      	lsls	r3, r3, #2
 800712e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	4413      	add	r3, r2
 8007136:	3304      	adds	r3, #4
 8007138:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800713a:	69bb      	ldr	r3, [r7, #24]
 800713c:	0c5b      	lsrs	r3, r3, #17
 800713e:	f003 030f 	and.w	r3, r3, #15
 8007142:	2b02      	cmp	r3, #2
 8007144:	d124      	bne.n	8007190 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007146:	69ba      	ldr	r2, [r7, #24]
 8007148:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800714c:	4013      	ands	r3, r2
 800714e:	2b00      	cmp	r3, #0
 8007150:	d035      	beq.n	80071be <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007156:	69bb      	ldr	r3, [r7, #24]
 8007158:	091b      	lsrs	r3, r3, #4
 800715a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800715c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007160:	b29b      	uxth	r3, r3
 8007162:	461a      	mov	r2, r3
 8007164:	6a38      	ldr	r0, [r7, #32]
 8007166:	f008 fb3f 	bl	800f7e8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	68da      	ldr	r2, [r3, #12]
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	091b      	lsrs	r3, r3, #4
 8007172:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007176:	441a      	add	r2, r3
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	695a      	ldr	r2, [r3, #20]
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	091b      	lsrs	r3, r3, #4
 8007184:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007188:	441a      	add	r2, r3
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	615a      	str	r2, [r3, #20]
 800718e:	e016      	b.n	80071be <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	0c5b      	lsrs	r3, r3, #17
 8007194:	f003 030f 	and.w	r3, r3, #15
 8007198:	2b06      	cmp	r3, #6
 800719a:	d110      	bne.n	80071be <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80071a2:	2208      	movs	r2, #8
 80071a4:	4619      	mov	r1, r3
 80071a6:	6a38      	ldr	r0, [r7, #32]
 80071a8:	f008 fb1e 	bl	800f7e8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	695a      	ldr	r2, [r3, #20]
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	091b      	lsrs	r3, r3, #4
 80071b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80071b8:	441a      	add	r2, r3
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	699a      	ldr	r2, [r3, #24]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f042 0210 	orr.w	r2, r2, #16
 80071cc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4618      	mov	r0, r3
 80071d4:	f008 fc9c 	bl	800fb10 <USB_ReadInterrupts>
 80071d8:	4603      	mov	r3, r0
 80071da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80071de:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80071e2:	f040 80a7 	bne.w	8007334 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80071e6:	2300      	movs	r3, #0
 80071e8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4618      	mov	r0, r3
 80071f0:	f008 fca1 	bl	800fb36 <USB_ReadDevAllOutEpInterrupt>
 80071f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80071f6:	e099      	b.n	800732c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80071f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071fa:	f003 0301 	and.w	r3, r3, #1
 80071fe:	2b00      	cmp	r3, #0
 8007200:	f000 808e 	beq.w	8007320 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800720a:	b2d2      	uxtb	r2, r2
 800720c:	4611      	mov	r1, r2
 800720e:	4618      	mov	r0, r3
 8007210:	f008 fcc5 	bl	800fb9e <USB_ReadDevOutEPInterrupt>
 8007214:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	f003 0301 	and.w	r3, r3, #1
 800721c:	2b00      	cmp	r3, #0
 800721e:	d00c      	beq.n	800723a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007222:	015a      	lsls	r2, r3, #5
 8007224:	69fb      	ldr	r3, [r7, #28]
 8007226:	4413      	add	r3, r2
 8007228:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800722c:	461a      	mov	r2, r3
 800722e:	2301      	movs	r3, #1
 8007230:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8007232:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 fecf 	bl	8007fd8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	f003 0308 	and.w	r3, r3, #8
 8007240:	2b00      	cmp	r3, #0
 8007242:	d00c      	beq.n	800725e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8007244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007246:	015a      	lsls	r2, r3, #5
 8007248:	69fb      	ldr	r3, [r7, #28]
 800724a:	4413      	add	r3, r2
 800724c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007250:	461a      	mov	r2, r3
 8007252:	2308      	movs	r3, #8
 8007254:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8007256:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 ffa5 	bl	80081a8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	f003 0310 	and.w	r3, r3, #16
 8007264:	2b00      	cmp	r3, #0
 8007266:	d008      	beq.n	800727a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800726a:	015a      	lsls	r2, r3, #5
 800726c:	69fb      	ldr	r3, [r7, #28]
 800726e:	4413      	add	r3, r2
 8007270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007274:	461a      	mov	r2, r3
 8007276:	2310      	movs	r3, #16
 8007278:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	f003 0302 	and.w	r3, r3, #2
 8007280:	2b00      	cmp	r3, #0
 8007282:	d030      	beq.n	80072e6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8007284:	6a3b      	ldr	r3, [r7, #32]
 8007286:	695b      	ldr	r3, [r3, #20]
 8007288:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800728c:	2b80      	cmp	r3, #128	@ 0x80
 800728e:	d109      	bne.n	80072a4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	69fa      	ldr	r2, [r7, #28]
 800729a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800729e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80072a2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80072a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072a6:	4613      	mov	r3, r2
 80072a8:	00db      	lsls	r3, r3, #3
 80072aa:	4413      	add	r3, r2
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	4413      	add	r3, r2
 80072b6:	3304      	adds	r3, #4
 80072b8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	78db      	ldrb	r3, [r3, #3]
 80072be:	2b01      	cmp	r3, #1
 80072c0:	d108      	bne.n	80072d4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	2200      	movs	r2, #0
 80072c6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80072c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ca:	b2db      	uxtb	r3, r3
 80072cc:	4619      	mov	r1, r3
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f00b f88a 	bl	80123e8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80072d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d6:	015a      	lsls	r2, r3, #5
 80072d8:	69fb      	ldr	r3, [r7, #28]
 80072da:	4413      	add	r3, r2
 80072dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072e0:	461a      	mov	r2, r3
 80072e2:	2302      	movs	r3, #2
 80072e4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	f003 0320 	and.w	r3, r3, #32
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d008      	beq.n	8007302 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80072f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f2:	015a      	lsls	r2, r3, #5
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	4413      	add	r3, r2
 80072f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072fc:	461a      	mov	r2, r3
 80072fe:	2320      	movs	r3, #32
 8007300:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007308:	2b00      	cmp	r3, #0
 800730a:	d009      	beq.n	8007320 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800730c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800730e:	015a      	lsls	r2, r3, #5
 8007310:	69fb      	ldr	r3, [r7, #28]
 8007312:	4413      	add	r3, r2
 8007314:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007318:	461a      	mov	r2, r3
 800731a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800731e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8007320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007322:	3301      	adds	r3, #1
 8007324:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8007326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007328:	085b      	lsrs	r3, r3, #1
 800732a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800732c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800732e:	2b00      	cmp	r3, #0
 8007330:	f47f af62 	bne.w	80071f8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4618      	mov	r0, r3
 800733a:	f008 fbe9 	bl	800fb10 <USB_ReadInterrupts>
 800733e:	4603      	mov	r3, r0
 8007340:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007344:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007348:	f040 80db 	bne.w	8007502 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4618      	mov	r0, r3
 8007352:	f008 fc0a 	bl	800fb6a <USB_ReadDevAllInEpInterrupt>
 8007356:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8007358:	2300      	movs	r3, #0
 800735a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800735c:	e0cd      	b.n	80074fa <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800735e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007360:	f003 0301 	and.w	r3, r3, #1
 8007364:	2b00      	cmp	r3, #0
 8007366:	f000 80c2 	beq.w	80074ee <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007370:	b2d2      	uxtb	r2, r2
 8007372:	4611      	mov	r1, r2
 8007374:	4618      	mov	r0, r3
 8007376:	f008 fc30 	bl	800fbda <USB_ReadDevInEPInterrupt>
 800737a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	f003 0301 	and.w	r3, r3, #1
 8007382:	2b00      	cmp	r3, #0
 8007384:	d057      	beq.n	8007436 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007388:	f003 030f 	and.w	r3, r3, #15
 800738c:	2201      	movs	r2, #1
 800738e:	fa02 f303 	lsl.w	r3, r2, r3
 8007392:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800739a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	43db      	mvns	r3, r3
 80073a0:	69f9      	ldr	r1, [r7, #28]
 80073a2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073a6:	4013      	ands	r3, r2
 80073a8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80073aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ac:	015a      	lsls	r2, r3, #5
 80073ae:	69fb      	ldr	r3, [r7, #28]
 80073b0:	4413      	add	r3, r2
 80073b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073b6:	461a      	mov	r2, r3
 80073b8:	2301      	movs	r3, #1
 80073ba:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	799b      	ldrb	r3, [r3, #6]
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d132      	bne.n	800742a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80073c4:	6879      	ldr	r1, [r7, #4]
 80073c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073c8:	4613      	mov	r3, r2
 80073ca:	00db      	lsls	r3, r3, #3
 80073cc:	4413      	add	r3, r2
 80073ce:	009b      	lsls	r3, r3, #2
 80073d0:	440b      	add	r3, r1
 80073d2:	3320      	adds	r3, #32
 80073d4:	6819      	ldr	r1, [r3, #0]
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073da:	4613      	mov	r3, r2
 80073dc:	00db      	lsls	r3, r3, #3
 80073de:	4413      	add	r3, r2
 80073e0:	009b      	lsls	r3, r3, #2
 80073e2:	4403      	add	r3, r0
 80073e4:	331c      	adds	r3, #28
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4419      	add	r1, r3
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073ee:	4613      	mov	r3, r2
 80073f0:	00db      	lsls	r3, r3, #3
 80073f2:	4413      	add	r3, r2
 80073f4:	009b      	lsls	r3, r3, #2
 80073f6:	4403      	add	r3, r0
 80073f8:	3320      	adds	r3, #32
 80073fa:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80073fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d113      	bne.n	800742a <HAL_PCD_IRQHandler+0x3a2>
 8007402:	6879      	ldr	r1, [r7, #4]
 8007404:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007406:	4613      	mov	r3, r2
 8007408:	00db      	lsls	r3, r3, #3
 800740a:	4413      	add	r3, r2
 800740c:	009b      	lsls	r3, r3, #2
 800740e:	440b      	add	r3, r1
 8007410:	3324      	adds	r3, #36	@ 0x24
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d108      	bne.n	800742a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6818      	ldr	r0, [r3, #0]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007422:	461a      	mov	r2, r3
 8007424:	2101      	movs	r1, #1
 8007426:	f008 fc39 	bl	800fc9c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800742a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742c:	b2db      	uxtb	r3, r3
 800742e:	4619      	mov	r1, r3
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f00a ff54 	bl	80122de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	f003 0308 	and.w	r3, r3, #8
 800743c:	2b00      	cmp	r3, #0
 800743e:	d008      	beq.n	8007452 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007442:	015a      	lsls	r2, r3, #5
 8007444:	69fb      	ldr	r3, [r7, #28]
 8007446:	4413      	add	r3, r2
 8007448:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800744c:	461a      	mov	r2, r3
 800744e:	2308      	movs	r3, #8
 8007450:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	f003 0310 	and.w	r3, r3, #16
 8007458:	2b00      	cmp	r3, #0
 800745a:	d008      	beq.n	800746e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800745c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800745e:	015a      	lsls	r2, r3, #5
 8007460:	69fb      	ldr	r3, [r7, #28]
 8007462:	4413      	add	r3, r2
 8007464:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007468:	461a      	mov	r2, r3
 800746a:	2310      	movs	r3, #16
 800746c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007474:	2b00      	cmp	r3, #0
 8007476:	d008      	beq.n	800748a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800747a:	015a      	lsls	r2, r3, #5
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	4413      	add	r3, r2
 8007480:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007484:	461a      	mov	r2, r3
 8007486:	2340      	movs	r3, #64	@ 0x40
 8007488:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	f003 0302 	and.w	r3, r3, #2
 8007490:	2b00      	cmp	r3, #0
 8007492:	d023      	beq.n	80074dc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8007494:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007496:	6a38      	ldr	r0, [r7, #32]
 8007498:	f007 fc1c 	bl	800ecd4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800749c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800749e:	4613      	mov	r3, r2
 80074a0:	00db      	lsls	r3, r3, #3
 80074a2:	4413      	add	r3, r2
 80074a4:	009b      	lsls	r3, r3, #2
 80074a6:	3310      	adds	r3, #16
 80074a8:	687a      	ldr	r2, [r7, #4]
 80074aa:	4413      	add	r3, r2
 80074ac:	3304      	adds	r3, #4
 80074ae:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	78db      	ldrb	r3, [r3, #3]
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d108      	bne.n	80074ca <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	2200      	movs	r2, #0
 80074bc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80074be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	4619      	mov	r1, r3
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f00a ffa1 	bl	801240c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80074ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074cc:	015a      	lsls	r2, r3, #5
 80074ce:	69fb      	ldr	r3, [r7, #28]
 80074d0:	4413      	add	r3, r2
 80074d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074d6:	461a      	mov	r2, r3
 80074d8:	2302      	movs	r3, #2
 80074da:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d003      	beq.n	80074ee <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80074e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 fce8 	bl	8007ebe <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80074ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f0:	3301      	adds	r3, #1
 80074f2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80074f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074f6:	085b      	lsrs	r3, r3, #1
 80074f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80074fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f47f af2e 	bne.w	800735e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4618      	mov	r0, r3
 8007508:	f008 fb02 	bl	800fb10 <USB_ReadInterrupts>
 800750c:	4603      	mov	r3, r0
 800750e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007512:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007516:	d122      	bne.n	800755e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007518:	69fb      	ldr	r3, [r7, #28]
 800751a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	69fa      	ldr	r2, [r7, #28]
 8007522:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007526:	f023 0301 	bic.w	r3, r3, #1
 800752a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8007532:	2b01      	cmp	r3, #1
 8007534:	d108      	bne.n	8007548 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2200      	movs	r2, #0
 800753a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800753e:	2100      	movs	r1, #0
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 fef3 	bl	800832c <HAL_PCDEx_LPM_Callback>
 8007546:	e002      	b.n	800754e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f00a ff3f 	bl	80123cc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	695a      	ldr	r2, [r3, #20]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800755c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4618      	mov	r0, r3
 8007564:	f008 fad4 	bl	800fb10 <USB_ReadInterrupts>
 8007568:	4603      	mov	r3, r0
 800756a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800756e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007572:	d112      	bne.n	800759a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8007574:	69fb      	ldr	r3, [r7, #28]
 8007576:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	f003 0301 	and.w	r3, r3, #1
 8007580:	2b01      	cmp	r3, #1
 8007582:	d102      	bne.n	800758a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f00a fefb 	bl	8012380 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	695a      	ldr	r2, [r3, #20]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8007598:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	4618      	mov	r0, r3
 80075a0:	f008 fab6 	bl	800fb10 <USB_ReadInterrupts>
 80075a4:	4603      	mov	r3, r0
 80075a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075ae:	d121      	bne.n	80075f4 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	695a      	ldr	r2, [r3, #20]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80075be:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d111      	bne.n	80075ee <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2201      	movs	r2, #1
 80075ce:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075d8:	089b      	lsrs	r3, r3, #2
 80075da:	f003 020f 	and.w	r2, r3, #15
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80075e4:	2101      	movs	r1, #1
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f000 fea0 	bl	800832c <HAL_PCDEx_LPM_Callback>
 80075ec:	e002      	b.n	80075f4 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f00a fec6 	bl	8012380 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4618      	mov	r0, r3
 80075fa:	f008 fa89 	bl	800fb10 <USB_ReadInterrupts>
 80075fe:	4603      	mov	r3, r0
 8007600:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007604:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007608:	f040 80b7 	bne.w	800777a <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800760c:	69fb      	ldr	r3, [r7, #28]
 800760e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	69fa      	ldr	r2, [r7, #28]
 8007616:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800761a:	f023 0301 	bic.w	r3, r3, #1
 800761e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	2110      	movs	r1, #16
 8007626:	4618      	mov	r0, r3
 8007628:	f007 fb54 	bl	800ecd4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800762c:	2300      	movs	r3, #0
 800762e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007630:	e046      	b.n	80076c0 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007634:	015a      	lsls	r2, r3, #5
 8007636:	69fb      	ldr	r3, [r7, #28]
 8007638:	4413      	add	r3, r2
 800763a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800763e:	461a      	mov	r2, r3
 8007640:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007644:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007648:	015a      	lsls	r2, r3, #5
 800764a:	69fb      	ldr	r3, [r7, #28]
 800764c:	4413      	add	r3, r2
 800764e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007656:	0151      	lsls	r1, r2, #5
 8007658:	69fa      	ldr	r2, [r7, #28]
 800765a:	440a      	add	r2, r1
 800765c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007660:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007664:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007668:	015a      	lsls	r2, r3, #5
 800766a:	69fb      	ldr	r3, [r7, #28]
 800766c:	4413      	add	r3, r2
 800766e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007672:	461a      	mov	r2, r3
 8007674:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007678:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800767a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800767c:	015a      	lsls	r2, r3, #5
 800767e:	69fb      	ldr	r3, [r7, #28]
 8007680:	4413      	add	r3, r2
 8007682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800768a:	0151      	lsls	r1, r2, #5
 800768c:	69fa      	ldr	r2, [r7, #28]
 800768e:	440a      	add	r2, r1
 8007690:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007694:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007698:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800769a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800769c:	015a      	lsls	r2, r3, #5
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	4413      	add	r3, r2
 80076a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076aa:	0151      	lsls	r1, r2, #5
 80076ac:	69fa      	ldr	r2, [r7, #28]
 80076ae:	440a      	add	r2, r1
 80076b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076b4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80076b8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80076ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076bc:	3301      	adds	r3, #1
 80076be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	791b      	ldrb	r3, [r3, #4]
 80076c4:	461a      	mov	r2, r3
 80076c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d3b2      	bcc.n	8007632 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80076cc:	69fb      	ldr	r3, [r7, #28]
 80076ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076d2:	69db      	ldr	r3, [r3, #28]
 80076d4:	69fa      	ldr	r2, [r7, #28]
 80076d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80076da:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80076de:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	7bdb      	ldrb	r3, [r3, #15]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d016      	beq.n	8007716 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80076e8:	69fb      	ldr	r3, [r7, #28]
 80076ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076f2:	69fa      	ldr	r2, [r7, #28]
 80076f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80076f8:	f043 030b 	orr.w	r3, r3, #11
 80076fc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007700:	69fb      	ldr	r3, [r7, #28]
 8007702:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007708:	69fa      	ldr	r2, [r7, #28]
 800770a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800770e:	f043 030b 	orr.w	r3, r3, #11
 8007712:	6453      	str	r3, [r2, #68]	@ 0x44
 8007714:	e015      	b.n	8007742 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007716:	69fb      	ldr	r3, [r7, #28]
 8007718:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800771c:	695a      	ldr	r2, [r3, #20]
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007724:	4619      	mov	r1, r3
 8007726:	f242 032b 	movw	r3, #8235	@ 0x202b
 800772a:	4313      	orrs	r3, r2
 800772c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800772e:	69fb      	ldr	r3, [r7, #28]
 8007730:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007734:	691b      	ldr	r3, [r3, #16]
 8007736:	69fa      	ldr	r2, [r7, #28]
 8007738:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800773c:	f043 030b 	orr.w	r3, r3, #11
 8007740:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007742:	69fb      	ldr	r3, [r7, #28]
 8007744:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	69fa      	ldr	r2, [r7, #28]
 800774c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007750:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007754:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6818      	ldr	r0, [r3, #0]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007764:	461a      	mov	r2, r3
 8007766:	f008 fa99 	bl	800fc9c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	695a      	ldr	r2, [r3, #20]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8007778:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4618      	mov	r0, r3
 8007780:	f008 f9c6 	bl	800fb10 <USB_ReadInterrupts>
 8007784:	4603      	mov	r3, r0
 8007786:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800778a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800778e:	d123      	bne.n	80077d8 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4618      	mov	r0, r3
 8007796:	f008 fa5d 	bl	800fc54 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4618      	mov	r0, r3
 80077a0:	f007 fb11 	bl	800edc6 <USB_GetDevSpeed>
 80077a4:	4603      	mov	r3, r0
 80077a6:	461a      	mov	r2, r3
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681c      	ldr	r4, [r3, #0]
 80077b0:	f001 fd1c 	bl	80091ec <HAL_RCC_GetHCLKFreq>
 80077b4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80077ba:	461a      	mov	r2, r3
 80077bc:	4620      	mov	r0, r4
 80077be:	f007 f81b 	bl	800e7f8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f00a fdb3 	bl	801232e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	695a      	ldr	r2, [r3, #20]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80077d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4618      	mov	r0, r3
 80077de:	f008 f997 	bl	800fb10 <USB_ReadInterrupts>
 80077e2:	4603      	mov	r3, r0
 80077e4:	f003 0308 	and.w	r3, r3, #8
 80077e8:	2b08      	cmp	r3, #8
 80077ea:	d10a      	bne.n	8007802 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f00a fd90 	bl	8012312 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	695a      	ldr	r2, [r3, #20]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f002 0208 	and.w	r2, r2, #8
 8007800:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4618      	mov	r0, r3
 8007808:	f008 f982 	bl	800fb10 <USB_ReadInterrupts>
 800780c:	4603      	mov	r3, r0
 800780e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007812:	2b80      	cmp	r3, #128	@ 0x80
 8007814:	d123      	bne.n	800785e <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8007816:	6a3b      	ldr	r3, [r7, #32]
 8007818:	699b      	ldr	r3, [r3, #24]
 800781a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800781e:	6a3b      	ldr	r3, [r7, #32]
 8007820:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007822:	2301      	movs	r3, #1
 8007824:	627b      	str	r3, [r7, #36]	@ 0x24
 8007826:	e014      	b.n	8007852 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8007828:	6879      	ldr	r1, [r7, #4]
 800782a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800782c:	4613      	mov	r3, r2
 800782e:	00db      	lsls	r3, r3, #3
 8007830:	4413      	add	r3, r2
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	440b      	add	r3, r1
 8007836:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800783a:	781b      	ldrb	r3, [r3, #0]
 800783c:	2b01      	cmp	r3, #1
 800783e:	d105      	bne.n	800784c <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8007840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007842:	b2db      	uxtb	r3, r3
 8007844:	4619      	mov	r1, r3
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f000 fb08 	bl	8007e5c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800784c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800784e:	3301      	adds	r3, #1
 8007850:	627b      	str	r3, [r7, #36]	@ 0x24
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	791b      	ldrb	r3, [r3, #4]
 8007856:	461a      	mov	r2, r3
 8007858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800785a:	4293      	cmp	r3, r2
 800785c:	d3e4      	bcc.n	8007828 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4618      	mov	r0, r3
 8007864:	f008 f954 	bl	800fb10 <USB_ReadInterrupts>
 8007868:	4603      	mov	r3, r0
 800786a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800786e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007872:	d13c      	bne.n	80078ee <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007874:	2301      	movs	r3, #1
 8007876:	627b      	str	r3, [r7, #36]	@ 0x24
 8007878:	e02b      	b.n	80078d2 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800787a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800787c:	015a      	lsls	r2, r3, #5
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	4413      	add	r3, r2
 8007882:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800788a:	6879      	ldr	r1, [r7, #4]
 800788c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800788e:	4613      	mov	r3, r2
 8007890:	00db      	lsls	r3, r3, #3
 8007892:	4413      	add	r3, r2
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	440b      	add	r3, r1
 8007898:	3318      	adds	r3, #24
 800789a:	781b      	ldrb	r3, [r3, #0]
 800789c:	2b01      	cmp	r3, #1
 800789e:	d115      	bne.n	80078cc <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80078a0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	da12      	bge.n	80078cc <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80078a6:	6879      	ldr	r1, [r7, #4]
 80078a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078aa:	4613      	mov	r3, r2
 80078ac:	00db      	lsls	r3, r3, #3
 80078ae:	4413      	add	r3, r2
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	440b      	add	r3, r1
 80078b4:	3317      	adds	r3, #23
 80078b6:	2201      	movs	r2, #1
 80078b8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80078ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80078c2:	b2db      	uxtb	r3, r3
 80078c4:	4619      	mov	r1, r3
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f000 fac8 	bl	8007e5c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80078cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ce:	3301      	adds	r3, #1
 80078d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	791b      	ldrb	r3, [r3, #4]
 80078d6:	461a      	mov	r2, r3
 80078d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078da:	4293      	cmp	r3, r2
 80078dc:	d3cd      	bcc.n	800787a <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	695a      	ldr	r2, [r3, #20]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80078ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4618      	mov	r0, r3
 80078f4:	f008 f90c 	bl	800fb10 <USB_ReadInterrupts>
 80078f8:	4603      	mov	r3, r0
 80078fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80078fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007902:	d156      	bne.n	80079b2 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007904:	2301      	movs	r3, #1
 8007906:	627b      	str	r3, [r7, #36]	@ 0x24
 8007908:	e045      	b.n	8007996 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800790a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800790c:	015a      	lsls	r2, r3, #5
 800790e:	69fb      	ldr	r3, [r7, #28]
 8007910:	4413      	add	r3, r2
 8007912:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800791a:	6879      	ldr	r1, [r7, #4]
 800791c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800791e:	4613      	mov	r3, r2
 8007920:	00db      	lsls	r3, r3, #3
 8007922:	4413      	add	r3, r2
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	440b      	add	r3, r1
 8007928:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	2b01      	cmp	r3, #1
 8007930:	d12e      	bne.n	8007990 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007932:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007934:	2b00      	cmp	r3, #0
 8007936:	da2b      	bge.n	8007990 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8007944:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007948:	429a      	cmp	r2, r3
 800794a:	d121      	bne.n	8007990 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800794c:	6879      	ldr	r1, [r7, #4]
 800794e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007950:	4613      	mov	r3, r2
 8007952:	00db      	lsls	r3, r3, #3
 8007954:	4413      	add	r3, r2
 8007956:	009b      	lsls	r3, r3, #2
 8007958:	440b      	add	r3, r1
 800795a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800795e:	2201      	movs	r2, #1
 8007960:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8007962:	6a3b      	ldr	r3, [r7, #32]
 8007964:	699b      	ldr	r3, [r3, #24]
 8007966:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800796a:	6a3b      	ldr	r3, [r7, #32]
 800796c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800796e:	6a3b      	ldr	r3, [r7, #32]
 8007970:	695b      	ldr	r3, [r3, #20]
 8007972:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007976:	2b00      	cmp	r3, #0
 8007978:	d10a      	bne.n	8007990 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800797a:	69fb      	ldr	r3, [r7, #28]
 800797c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	69fa      	ldr	r2, [r7, #28]
 8007984:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007988:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800798c:	6053      	str	r3, [r2, #4]
            break;
 800798e:	e008      	b.n	80079a2 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007992:	3301      	adds	r3, #1
 8007994:	627b      	str	r3, [r7, #36]	@ 0x24
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	791b      	ldrb	r3, [r3, #4]
 800799a:	461a      	mov	r2, r3
 800799c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799e:	4293      	cmp	r3, r2
 80079a0:	d3b3      	bcc.n	800790a <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	695a      	ldr	r2, [r3, #20]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80079b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4618      	mov	r0, r3
 80079b8:	f008 f8aa 	bl	800fb10 <USB_ReadInterrupts>
 80079bc:	4603      	mov	r3, r0
 80079be:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80079c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079c6:	d10a      	bne.n	80079de <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f00a fd31 	bl	8012430 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	695a      	ldr	r2, [r3, #20]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80079dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4618      	mov	r0, r3
 80079e4:	f008 f894 	bl	800fb10 <USB_ReadInterrupts>
 80079e8:	4603      	mov	r3, r0
 80079ea:	f003 0304 	and.w	r3, r3, #4
 80079ee:	2b04      	cmp	r3, #4
 80079f0:	d115      	bne.n	8007a1e <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80079fa:	69bb      	ldr	r3, [r7, #24]
 80079fc:	f003 0304 	and.w	r3, r3, #4
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d002      	beq.n	8007a0a <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f00a fd21 	bl	801244c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	6859      	ldr	r1, [r3, #4]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	69ba      	ldr	r2, [r7, #24]
 8007a16:	430a      	orrs	r2, r1
 8007a18:	605a      	str	r2, [r3, #4]
 8007a1a:	e000      	b.n	8007a1e <HAL_PCD_IRQHandler+0x996>
      return;
 8007a1c:	bf00      	nop
    }
  }
}
 8007a1e:	3734      	adds	r7, #52	@ 0x34
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd90      	pop	{r4, r7, pc}

08007a24 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b082      	sub	sp, #8
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	d101      	bne.n	8007a3e <HAL_PCD_SetAddress+0x1a>
 8007a3a:	2302      	movs	r3, #2
 8007a3c:	e012      	b.n	8007a64 <HAL_PCD_SetAddress+0x40>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2201      	movs	r2, #1
 8007a42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	78fa      	ldrb	r2, [r7, #3]
 8007a4a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	78fa      	ldrb	r2, [r7, #3]
 8007a52:	4611      	mov	r1, r2
 8007a54:	4618      	mov	r0, r3
 8007a56:	f007 fff3 	bl	800fa40 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007a62:	2300      	movs	r3, #0
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3708      	adds	r7, #8
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	4608      	mov	r0, r1
 8007a76:	4611      	mov	r1, r2
 8007a78:	461a      	mov	r2, r3
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	70fb      	strb	r3, [r7, #3]
 8007a7e:	460b      	mov	r3, r1
 8007a80:	803b      	strh	r3, [r7, #0]
 8007a82:	4613      	mov	r3, r2
 8007a84:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007a86:	2300      	movs	r3, #0
 8007a88:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007a8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	da0f      	bge.n	8007ab2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007a92:	78fb      	ldrb	r3, [r7, #3]
 8007a94:	f003 020f 	and.w	r2, r3, #15
 8007a98:	4613      	mov	r3, r2
 8007a9a:	00db      	lsls	r3, r3, #3
 8007a9c:	4413      	add	r3, r2
 8007a9e:	009b      	lsls	r3, r3, #2
 8007aa0:	3310      	adds	r3, #16
 8007aa2:	687a      	ldr	r2, [r7, #4]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	3304      	adds	r3, #4
 8007aa8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2201      	movs	r2, #1
 8007aae:	705a      	strb	r2, [r3, #1]
 8007ab0:	e00f      	b.n	8007ad2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007ab2:	78fb      	ldrb	r3, [r7, #3]
 8007ab4:	f003 020f 	and.w	r2, r3, #15
 8007ab8:	4613      	mov	r3, r2
 8007aba:	00db      	lsls	r3, r3, #3
 8007abc:	4413      	add	r3, r2
 8007abe:	009b      	lsls	r3, r3, #2
 8007ac0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007ac4:	687a      	ldr	r2, [r7, #4]
 8007ac6:	4413      	add	r3, r2
 8007ac8:	3304      	adds	r3, #4
 8007aca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007ad2:	78fb      	ldrb	r3, [r7, #3]
 8007ad4:	f003 030f 	and.w	r3, r3, #15
 8007ad8:	b2da      	uxtb	r2, r3
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007ade:	883a      	ldrh	r2, [r7, #0]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	78ba      	ldrb	r2, [r7, #2]
 8007ae8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	785b      	ldrb	r3, [r3, #1]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d004      	beq.n	8007afc <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	781b      	ldrb	r3, [r3, #0]
 8007af6:	461a      	mov	r2, r3
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007afc:	78bb      	ldrb	r3, [r7, #2]
 8007afe:	2b02      	cmp	r3, #2
 8007b00:	d102      	bne.n	8007b08 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d101      	bne.n	8007b16 <HAL_PCD_EP_Open+0xaa>
 8007b12:	2302      	movs	r3, #2
 8007b14:	e00e      	b.n	8007b34 <HAL_PCD_EP_Open+0xc8>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2201      	movs	r2, #1
 8007b1a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	68f9      	ldr	r1, [r7, #12]
 8007b24:	4618      	mov	r0, r3
 8007b26:	f007 f973 	bl	800ee10 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8007b32:	7afb      	ldrb	r3, [r7, #11]
}
 8007b34:	4618      	mov	r0, r3
 8007b36:	3710      	adds	r7, #16
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}

08007b3c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b084      	sub	sp, #16
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
 8007b44:	460b      	mov	r3, r1
 8007b46:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007b48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	da0f      	bge.n	8007b70 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b50:	78fb      	ldrb	r3, [r7, #3]
 8007b52:	f003 020f 	and.w	r2, r3, #15
 8007b56:	4613      	mov	r3, r2
 8007b58:	00db      	lsls	r3, r3, #3
 8007b5a:	4413      	add	r3, r2
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	3310      	adds	r3, #16
 8007b60:	687a      	ldr	r2, [r7, #4]
 8007b62:	4413      	add	r3, r2
 8007b64:	3304      	adds	r3, #4
 8007b66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	705a      	strb	r2, [r3, #1]
 8007b6e:	e00f      	b.n	8007b90 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007b70:	78fb      	ldrb	r3, [r7, #3]
 8007b72:	f003 020f 	and.w	r2, r3, #15
 8007b76:	4613      	mov	r3, r2
 8007b78:	00db      	lsls	r3, r3, #3
 8007b7a:	4413      	add	r3, r2
 8007b7c:	009b      	lsls	r3, r3, #2
 8007b7e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	4413      	add	r3, r2
 8007b86:	3304      	adds	r3, #4
 8007b88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007b90:	78fb      	ldrb	r3, [r7, #3]
 8007b92:	f003 030f 	and.w	r3, r3, #15
 8007b96:	b2da      	uxtb	r2, r3
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007ba2:	2b01      	cmp	r3, #1
 8007ba4:	d101      	bne.n	8007baa <HAL_PCD_EP_Close+0x6e>
 8007ba6:	2302      	movs	r3, #2
 8007ba8:	e00e      	b.n	8007bc8 <HAL_PCD_EP_Close+0x8c>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2201      	movs	r2, #1
 8007bae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	68f9      	ldr	r1, [r7, #12]
 8007bb8:	4618      	mov	r0, r3
 8007bba:	f007 f9b1 	bl	800ef20 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8007bc6:	2300      	movs	r3, #0
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	3710      	adds	r7, #16
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b086      	sub	sp, #24
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	607a      	str	r2, [r7, #4]
 8007bda:	603b      	str	r3, [r7, #0]
 8007bdc:	460b      	mov	r3, r1
 8007bde:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007be0:	7afb      	ldrb	r3, [r7, #11]
 8007be2:	f003 020f 	and.w	r2, r3, #15
 8007be6:	4613      	mov	r3, r2
 8007be8:	00db      	lsls	r3, r3, #3
 8007bea:	4413      	add	r3, r2
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007bf2:	68fa      	ldr	r2, [r7, #12]
 8007bf4:	4413      	add	r3, r2
 8007bf6:	3304      	adds	r3, #4
 8007bf8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	687a      	ldr	r2, [r7, #4]
 8007bfe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	683a      	ldr	r2, [r7, #0]
 8007c04:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007c12:	7afb      	ldrb	r3, [r7, #11]
 8007c14:	f003 030f 	and.w	r3, r3, #15
 8007c18:	b2da      	uxtb	r2, r3
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	799b      	ldrb	r3, [r3, #6]
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d102      	bne.n	8007c2c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007c26:	687a      	ldr	r2, [r7, #4]
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	6818      	ldr	r0, [r3, #0]
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	799b      	ldrb	r3, [r3, #6]
 8007c34:	461a      	mov	r2, r3
 8007c36:	6979      	ldr	r1, [r7, #20]
 8007c38:	f007 fa4e 	bl	800f0d8 <USB_EPStartXfer>

  return HAL_OK;
 8007c3c:	2300      	movs	r3, #0
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3718      	adds	r7, #24
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}

08007c46 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007c46:	b480      	push	{r7}
 8007c48:	b083      	sub	sp, #12
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	6078      	str	r0, [r7, #4]
 8007c4e:	460b      	mov	r3, r1
 8007c50:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007c52:	78fb      	ldrb	r3, [r7, #3]
 8007c54:	f003 020f 	and.w	r2, r3, #15
 8007c58:	6879      	ldr	r1, [r7, #4]
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	00db      	lsls	r3, r3, #3
 8007c5e:	4413      	add	r3, r2
 8007c60:	009b      	lsls	r3, r3, #2
 8007c62:	440b      	add	r3, r1
 8007c64:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8007c68:	681b      	ldr	r3, [r3, #0]
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	370c      	adds	r7, #12
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c74:	4770      	bx	lr

08007c76 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007c76:	b580      	push	{r7, lr}
 8007c78:	b086      	sub	sp, #24
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	60f8      	str	r0, [r7, #12]
 8007c7e:	607a      	str	r2, [r7, #4]
 8007c80:	603b      	str	r3, [r7, #0]
 8007c82:	460b      	mov	r3, r1
 8007c84:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c86:	7afb      	ldrb	r3, [r7, #11]
 8007c88:	f003 020f 	and.w	r2, r3, #15
 8007c8c:	4613      	mov	r3, r2
 8007c8e:	00db      	lsls	r3, r3, #3
 8007c90:	4413      	add	r3, r2
 8007c92:	009b      	lsls	r3, r3, #2
 8007c94:	3310      	adds	r3, #16
 8007c96:	68fa      	ldr	r2, [r7, #12]
 8007c98:	4413      	add	r3, r2
 8007c9a:	3304      	adds	r3, #4
 8007c9c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	687a      	ldr	r2, [r7, #4]
 8007ca2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007ca4:	697b      	ldr	r3, [r7, #20]
 8007ca6:	683a      	ldr	r2, [r7, #0]
 8007ca8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	2200      	movs	r2, #0
 8007cae:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007cb6:	7afb      	ldrb	r3, [r7, #11]
 8007cb8:	f003 030f 	and.w	r3, r3, #15
 8007cbc:	b2da      	uxtb	r2, r3
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	799b      	ldrb	r3, [r3, #6]
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d102      	bne.n	8007cd0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007cca:	687a      	ldr	r2, [r7, #4]
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6818      	ldr	r0, [r3, #0]
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	799b      	ldrb	r3, [r3, #6]
 8007cd8:	461a      	mov	r2, r3
 8007cda:	6979      	ldr	r1, [r7, #20]
 8007cdc:	f007 f9fc 	bl	800f0d8 <USB_EPStartXfer>

  return HAL_OK;
 8007ce0:	2300      	movs	r3, #0
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3718      	adds	r7, #24
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}

08007cea <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007cea:	b580      	push	{r7, lr}
 8007cec:	b084      	sub	sp, #16
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	6078      	str	r0, [r7, #4]
 8007cf2:	460b      	mov	r3, r1
 8007cf4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007cf6:	78fb      	ldrb	r3, [r7, #3]
 8007cf8:	f003 030f 	and.w	r3, r3, #15
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	7912      	ldrb	r2, [r2, #4]
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d901      	bls.n	8007d08 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007d04:	2301      	movs	r3, #1
 8007d06:	e04f      	b.n	8007da8 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007d08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	da0f      	bge.n	8007d30 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d10:	78fb      	ldrb	r3, [r7, #3]
 8007d12:	f003 020f 	and.w	r2, r3, #15
 8007d16:	4613      	mov	r3, r2
 8007d18:	00db      	lsls	r3, r3, #3
 8007d1a:	4413      	add	r3, r2
 8007d1c:	009b      	lsls	r3, r3, #2
 8007d1e:	3310      	adds	r3, #16
 8007d20:	687a      	ldr	r2, [r7, #4]
 8007d22:	4413      	add	r3, r2
 8007d24:	3304      	adds	r3, #4
 8007d26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	705a      	strb	r2, [r3, #1]
 8007d2e:	e00d      	b.n	8007d4c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007d30:	78fa      	ldrb	r2, [r7, #3]
 8007d32:	4613      	mov	r3, r2
 8007d34:	00db      	lsls	r3, r3, #3
 8007d36:	4413      	add	r3, r2
 8007d38:	009b      	lsls	r3, r3, #2
 8007d3a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007d3e:	687a      	ldr	r2, [r7, #4]
 8007d40:	4413      	add	r3, r2
 8007d42:	3304      	adds	r3, #4
 8007d44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2200      	movs	r2, #0
 8007d4a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2201      	movs	r2, #1
 8007d50:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007d52:	78fb      	ldrb	r3, [r7, #3]
 8007d54:	f003 030f 	and.w	r3, r3, #15
 8007d58:	b2da      	uxtb	r2, r3
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	d101      	bne.n	8007d6c <HAL_PCD_EP_SetStall+0x82>
 8007d68:	2302      	movs	r3, #2
 8007d6a:	e01d      	b.n	8007da8 <HAL_PCD_EP_SetStall+0xbe>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	68f9      	ldr	r1, [r7, #12]
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f007 fd8c 	bl	800f898 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007d80:	78fb      	ldrb	r3, [r7, #3]
 8007d82:	f003 030f 	and.w	r3, r3, #15
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d109      	bne.n	8007d9e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6818      	ldr	r0, [r3, #0]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	7999      	ldrb	r1, [r3, #6]
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007d98:	461a      	mov	r2, r3
 8007d9a:	f007 ff7f 	bl	800fc9c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2200      	movs	r2, #0
 8007da2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007da6:	2300      	movs	r3, #0
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3710      	adds	r7, #16
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}

08007db0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	460b      	mov	r3, r1
 8007dba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007dbc:	78fb      	ldrb	r3, [r7, #3]
 8007dbe:	f003 030f 	and.w	r3, r3, #15
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	7912      	ldrb	r2, [r2, #4]
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d901      	bls.n	8007dce <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e042      	b.n	8007e54 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007dce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	da0f      	bge.n	8007df6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007dd6:	78fb      	ldrb	r3, [r7, #3]
 8007dd8:	f003 020f 	and.w	r2, r3, #15
 8007ddc:	4613      	mov	r3, r2
 8007dde:	00db      	lsls	r3, r3, #3
 8007de0:	4413      	add	r3, r2
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	3310      	adds	r3, #16
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	4413      	add	r3, r2
 8007dea:	3304      	adds	r3, #4
 8007dec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2201      	movs	r2, #1
 8007df2:	705a      	strb	r2, [r3, #1]
 8007df4:	e00f      	b.n	8007e16 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007df6:	78fb      	ldrb	r3, [r7, #3]
 8007df8:	f003 020f 	and.w	r2, r3, #15
 8007dfc:	4613      	mov	r3, r2
 8007dfe:	00db      	lsls	r3, r3, #3
 8007e00:	4413      	add	r3, r2
 8007e02:	009b      	lsls	r3, r3, #2
 8007e04:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007e08:	687a      	ldr	r2, [r7, #4]
 8007e0a:	4413      	add	r3, r2
 8007e0c:	3304      	adds	r3, #4
 8007e0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2200      	movs	r2, #0
 8007e14:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007e1c:	78fb      	ldrb	r3, [r7, #3]
 8007e1e:	f003 030f 	and.w	r3, r3, #15
 8007e22:	b2da      	uxtb	r2, r3
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007e2e:	2b01      	cmp	r3, #1
 8007e30:	d101      	bne.n	8007e36 <HAL_PCD_EP_ClrStall+0x86>
 8007e32:	2302      	movs	r3, #2
 8007e34:	e00e      	b.n	8007e54 <HAL_PCD_EP_ClrStall+0xa4>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2201      	movs	r2, #1
 8007e3a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	68f9      	ldr	r1, [r7, #12]
 8007e44:	4618      	mov	r0, r3
 8007e46:	f007 fd95 	bl	800f974 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007e52:	2300      	movs	r3, #0
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3710      	adds	r7, #16
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b084      	sub	sp, #16
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	460b      	mov	r3, r1
 8007e66:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007e68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	da0c      	bge.n	8007e8a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e70:	78fb      	ldrb	r3, [r7, #3]
 8007e72:	f003 020f 	and.w	r2, r3, #15
 8007e76:	4613      	mov	r3, r2
 8007e78:	00db      	lsls	r3, r3, #3
 8007e7a:	4413      	add	r3, r2
 8007e7c:	009b      	lsls	r3, r3, #2
 8007e7e:	3310      	adds	r3, #16
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	4413      	add	r3, r2
 8007e84:	3304      	adds	r3, #4
 8007e86:	60fb      	str	r3, [r7, #12]
 8007e88:	e00c      	b.n	8007ea4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007e8a:	78fb      	ldrb	r3, [r7, #3]
 8007e8c:	f003 020f 	and.w	r2, r3, #15
 8007e90:	4613      	mov	r3, r2
 8007e92:	00db      	lsls	r3, r3, #3
 8007e94:	4413      	add	r3, r2
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007e9c:	687a      	ldr	r2, [r7, #4]
 8007e9e:	4413      	add	r3, r2
 8007ea0:	3304      	adds	r3, #4
 8007ea2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	68f9      	ldr	r1, [r7, #12]
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f007 fbb4 	bl	800f618 <USB_EPStopXfer>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	72fb      	strb	r3, [r7, #11]

  return ret;
 8007eb4:	7afb      	ldrb	r3, [r7, #11]
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3710      	adds	r7, #16
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}

08007ebe <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007ebe:	b580      	push	{r7, lr}
 8007ec0:	b08a      	sub	sp, #40	@ 0x28
 8007ec2:	af02      	add	r7, sp, #8
 8007ec4:	6078      	str	r0, [r7, #4]
 8007ec6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007ed2:	683a      	ldr	r2, [r7, #0]
 8007ed4:	4613      	mov	r3, r2
 8007ed6:	00db      	lsls	r3, r3, #3
 8007ed8:	4413      	add	r3, r2
 8007eda:	009b      	lsls	r3, r3, #2
 8007edc:	3310      	adds	r3, #16
 8007ede:	687a      	ldr	r2, [r7, #4]
 8007ee0:	4413      	add	r3, r2
 8007ee2:	3304      	adds	r3, #4
 8007ee4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	695a      	ldr	r2, [r3, #20]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	691b      	ldr	r3, [r3, #16]
 8007eee:	429a      	cmp	r2, r3
 8007ef0:	d901      	bls.n	8007ef6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	e06b      	b.n	8007fce <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	691a      	ldr	r2, [r3, #16]
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	695b      	ldr	r3, [r3, #20]
 8007efe:	1ad3      	subs	r3, r2, r3
 8007f00:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	69fa      	ldr	r2, [r7, #28]
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d902      	bls.n	8007f12 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007f12:	69fb      	ldr	r3, [r7, #28]
 8007f14:	3303      	adds	r3, #3
 8007f16:	089b      	lsrs	r3, r3, #2
 8007f18:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007f1a:	e02a      	b.n	8007f72 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	691a      	ldr	r2, [r3, #16]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	695b      	ldr	r3, [r3, #20]
 8007f24:	1ad3      	subs	r3, r2, r3
 8007f26:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	69fa      	ldr	r2, [r7, #28]
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d902      	bls.n	8007f38 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007f38:	69fb      	ldr	r3, [r7, #28]
 8007f3a:	3303      	adds	r3, #3
 8007f3c:	089b      	lsrs	r3, r3, #2
 8007f3e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	68d9      	ldr	r1, [r3, #12]
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	b2da      	uxtb	r2, r3
 8007f48:	69fb      	ldr	r3, [r7, #28]
 8007f4a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007f50:	9300      	str	r3, [sp, #0]
 8007f52:	4603      	mov	r3, r0
 8007f54:	6978      	ldr	r0, [r7, #20]
 8007f56:	f007 fc09 	bl	800f76c <USB_WritePacket>

    ep->xfer_buff  += len;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	68da      	ldr	r2, [r3, #12]
 8007f5e:	69fb      	ldr	r3, [r7, #28]
 8007f60:	441a      	add	r2, r3
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	695a      	ldr	r2, [r3, #20]
 8007f6a:	69fb      	ldr	r3, [r7, #28]
 8007f6c:	441a      	add	r2, r3
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	015a      	lsls	r2, r3, #5
 8007f76:	693b      	ldr	r3, [r7, #16]
 8007f78:	4413      	add	r3, r2
 8007f7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f7e:	699b      	ldr	r3, [r3, #24]
 8007f80:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007f82:	69ba      	ldr	r2, [r7, #24]
 8007f84:	429a      	cmp	r2, r3
 8007f86:	d809      	bhi.n	8007f9c <PCD_WriteEmptyTxFifo+0xde>
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	695a      	ldr	r2, [r3, #20]
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d203      	bcs.n	8007f9c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	691b      	ldr	r3, [r3, #16]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d1bf      	bne.n	8007f1c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	691a      	ldr	r2, [r3, #16]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	695b      	ldr	r3, [r3, #20]
 8007fa4:	429a      	cmp	r2, r3
 8007fa6:	d811      	bhi.n	8007fcc <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	f003 030f 	and.w	r3, r3, #15
 8007fae:	2201      	movs	r2, #1
 8007fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	43db      	mvns	r3, r3
 8007fc2:	6939      	ldr	r1, [r7, #16]
 8007fc4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007fc8:	4013      	ands	r3, r2
 8007fca:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007fcc:	2300      	movs	r3, #0
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3720      	adds	r7, #32
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}
	...

08007fd8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b088      	sub	sp, #32
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fe8:	69fb      	ldr	r3, [r7, #28]
 8007fea:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	333c      	adds	r3, #60	@ 0x3c
 8007ff0:	3304      	adds	r3, #4
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	015a      	lsls	r2, r3, #5
 8007ffa:	69bb      	ldr	r3, [r7, #24]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008002:	689b      	ldr	r3, [r3, #8]
 8008004:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	799b      	ldrb	r3, [r3, #6]
 800800a:	2b01      	cmp	r3, #1
 800800c:	d17b      	bne.n	8008106 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	f003 0308 	and.w	r3, r3, #8
 8008014:	2b00      	cmp	r3, #0
 8008016:	d015      	beq.n	8008044 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	4a61      	ldr	r2, [pc, #388]	@ (80081a0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800801c:	4293      	cmp	r3, r2
 800801e:	f240 80b9 	bls.w	8008194 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008028:	2b00      	cmp	r3, #0
 800802a:	f000 80b3 	beq.w	8008194 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	015a      	lsls	r2, r3, #5
 8008032:	69bb      	ldr	r3, [r7, #24]
 8008034:	4413      	add	r3, r2
 8008036:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800803a:	461a      	mov	r2, r3
 800803c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008040:	6093      	str	r3, [r2, #8]
 8008042:	e0a7      	b.n	8008194 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008044:	693b      	ldr	r3, [r7, #16]
 8008046:	f003 0320 	and.w	r3, r3, #32
 800804a:	2b00      	cmp	r3, #0
 800804c:	d009      	beq.n	8008062 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	015a      	lsls	r2, r3, #5
 8008052:	69bb      	ldr	r3, [r7, #24]
 8008054:	4413      	add	r3, r2
 8008056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800805a:	461a      	mov	r2, r3
 800805c:	2320      	movs	r3, #32
 800805e:	6093      	str	r3, [r2, #8]
 8008060:	e098      	b.n	8008194 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008068:	2b00      	cmp	r3, #0
 800806a:	f040 8093 	bne.w	8008194 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	4a4b      	ldr	r2, [pc, #300]	@ (80081a0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d90f      	bls.n	8008096 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800807c:	2b00      	cmp	r3, #0
 800807e:	d00a      	beq.n	8008096 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	015a      	lsls	r2, r3, #5
 8008084:	69bb      	ldr	r3, [r7, #24]
 8008086:	4413      	add	r3, r2
 8008088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800808c:	461a      	mov	r2, r3
 800808e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008092:	6093      	str	r3, [r2, #8]
 8008094:	e07e      	b.n	8008194 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8008096:	683a      	ldr	r2, [r7, #0]
 8008098:	4613      	mov	r3, r2
 800809a:	00db      	lsls	r3, r3, #3
 800809c:	4413      	add	r3, r2
 800809e:	009b      	lsls	r3, r3, #2
 80080a0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80080a4:	687a      	ldr	r2, [r7, #4]
 80080a6:	4413      	add	r3, r2
 80080a8:	3304      	adds	r3, #4
 80080aa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	6a1a      	ldr	r2, [r3, #32]
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	0159      	lsls	r1, r3, #5
 80080b4:	69bb      	ldr	r3, [r7, #24]
 80080b6:	440b      	add	r3, r1
 80080b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080bc:	691b      	ldr	r3, [r3, #16]
 80080be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080c2:	1ad2      	subs	r2, r2, r3
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d114      	bne.n	80080f8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	691b      	ldr	r3, [r3, #16]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d109      	bne.n	80080ea <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6818      	ldr	r0, [r3, #0]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80080e0:	461a      	mov	r2, r3
 80080e2:	2101      	movs	r1, #1
 80080e4:	f007 fdda 	bl	800fc9c <USB_EP0_OutStart>
 80080e8:	e006      	b.n	80080f8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	68da      	ldr	r2, [r3, #12]
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	695b      	ldr	r3, [r3, #20]
 80080f2:	441a      	add	r2, r3
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	b2db      	uxtb	r3, r3
 80080fc:	4619      	mov	r1, r3
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f00a f8d2 	bl	80122a8 <HAL_PCD_DataOutStageCallback>
 8008104:	e046      	b.n	8008194 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	4a26      	ldr	r2, [pc, #152]	@ (80081a4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d124      	bne.n	8008158 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008114:	2b00      	cmp	r3, #0
 8008116:	d00a      	beq.n	800812e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	015a      	lsls	r2, r3, #5
 800811c:	69bb      	ldr	r3, [r7, #24]
 800811e:	4413      	add	r3, r2
 8008120:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008124:	461a      	mov	r2, r3
 8008126:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800812a:	6093      	str	r3, [r2, #8]
 800812c:	e032      	b.n	8008194 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800812e:	693b      	ldr	r3, [r7, #16]
 8008130:	f003 0320 	and.w	r3, r3, #32
 8008134:	2b00      	cmp	r3, #0
 8008136:	d008      	beq.n	800814a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	015a      	lsls	r2, r3, #5
 800813c:	69bb      	ldr	r3, [r7, #24]
 800813e:	4413      	add	r3, r2
 8008140:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008144:	461a      	mov	r2, r3
 8008146:	2320      	movs	r3, #32
 8008148:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	b2db      	uxtb	r3, r3
 800814e:	4619      	mov	r1, r3
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f00a f8a9 	bl	80122a8 <HAL_PCD_DataOutStageCallback>
 8008156:	e01d      	b.n	8008194 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d114      	bne.n	8008188 <PCD_EP_OutXfrComplete_int+0x1b0>
 800815e:	6879      	ldr	r1, [r7, #4]
 8008160:	683a      	ldr	r2, [r7, #0]
 8008162:	4613      	mov	r3, r2
 8008164:	00db      	lsls	r3, r3, #3
 8008166:	4413      	add	r3, r2
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	440b      	add	r3, r1
 800816c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d108      	bne.n	8008188 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6818      	ldr	r0, [r3, #0]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008180:	461a      	mov	r2, r3
 8008182:	2100      	movs	r1, #0
 8008184:	f007 fd8a 	bl	800fc9c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	b2db      	uxtb	r3, r3
 800818c:	4619      	mov	r1, r3
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f00a f88a 	bl	80122a8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008194:	2300      	movs	r3, #0
}
 8008196:	4618      	mov	r0, r3
 8008198:	3720      	adds	r7, #32
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	4f54300a 	.word	0x4f54300a
 80081a4:	4f54310a 	.word	0x4f54310a

080081a8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b086      	sub	sp, #24
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
 80081b0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	333c      	adds	r3, #60	@ 0x3c
 80081c0:	3304      	adds	r3, #4
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	015a      	lsls	r2, r3, #5
 80081ca:	693b      	ldr	r3, [r7, #16]
 80081cc:	4413      	add	r3, r2
 80081ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	4a15      	ldr	r2, [pc, #84]	@ (8008230 <PCD_EP_OutSetupPacket_int+0x88>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d90e      	bls.n	80081fc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d009      	beq.n	80081fc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	015a      	lsls	r2, r3, #5
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	4413      	add	r3, r2
 80081f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081f4:	461a      	mov	r2, r3
 80081f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081fa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f00a f841 	bl	8012284 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	4a0a      	ldr	r2, [pc, #40]	@ (8008230 <PCD_EP_OutSetupPacket_int+0x88>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d90c      	bls.n	8008224 <PCD_EP_OutSetupPacket_int+0x7c>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	799b      	ldrb	r3, [r3, #6]
 800820e:	2b01      	cmp	r3, #1
 8008210:	d108      	bne.n	8008224 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6818      	ldr	r0, [r3, #0]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800821c:	461a      	mov	r2, r3
 800821e:	2101      	movs	r1, #1
 8008220:	f007 fd3c 	bl	800fc9c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8008224:	2300      	movs	r3, #0
}
 8008226:	4618      	mov	r0, r3
 8008228:	3718      	adds	r7, #24
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}
 800822e:	bf00      	nop
 8008230:	4f54300a 	.word	0x4f54300a

08008234 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8008234:	b480      	push	{r7}
 8008236:	b085      	sub	sp, #20
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	460b      	mov	r3, r1
 800823e:	70fb      	strb	r3, [r7, #3]
 8008240:	4613      	mov	r3, r2
 8008242:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800824a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800824c:	78fb      	ldrb	r3, [r7, #3]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d107      	bne.n	8008262 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8008252:	883b      	ldrh	r3, [r7, #0]
 8008254:	0419      	lsls	r1, r3, #16
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	68ba      	ldr	r2, [r7, #8]
 800825c:	430a      	orrs	r2, r1
 800825e:	629a      	str	r2, [r3, #40]	@ 0x28
 8008260:	e028      	b.n	80082b4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008268:	0c1b      	lsrs	r3, r3, #16
 800826a:	68ba      	ldr	r2, [r7, #8]
 800826c:	4413      	add	r3, r2
 800826e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008270:	2300      	movs	r3, #0
 8008272:	73fb      	strb	r3, [r7, #15]
 8008274:	e00d      	b.n	8008292 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681a      	ldr	r2, [r3, #0]
 800827a:	7bfb      	ldrb	r3, [r7, #15]
 800827c:	3340      	adds	r3, #64	@ 0x40
 800827e:	009b      	lsls	r3, r3, #2
 8008280:	4413      	add	r3, r2
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	0c1b      	lsrs	r3, r3, #16
 8008286:	68ba      	ldr	r2, [r7, #8]
 8008288:	4413      	add	r3, r2
 800828a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800828c:	7bfb      	ldrb	r3, [r7, #15]
 800828e:	3301      	adds	r3, #1
 8008290:	73fb      	strb	r3, [r7, #15]
 8008292:	7bfa      	ldrb	r2, [r7, #15]
 8008294:	78fb      	ldrb	r3, [r7, #3]
 8008296:	3b01      	subs	r3, #1
 8008298:	429a      	cmp	r2, r3
 800829a:	d3ec      	bcc.n	8008276 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800829c:	883b      	ldrh	r3, [r7, #0]
 800829e:	0418      	lsls	r0, r3, #16
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6819      	ldr	r1, [r3, #0]
 80082a4:	78fb      	ldrb	r3, [r7, #3]
 80082a6:	3b01      	subs	r3, #1
 80082a8:	68ba      	ldr	r2, [r7, #8]
 80082aa:	4302      	orrs	r2, r0
 80082ac:	3340      	adds	r3, #64	@ 0x40
 80082ae:	009b      	lsls	r3, r3, #2
 80082b0:	440b      	add	r3, r1
 80082b2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80082b4:	2300      	movs	r3, #0
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3714      	adds	r7, #20
 80082ba:	46bd      	mov	sp, r7
 80082bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c0:	4770      	bx	lr

080082c2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80082c2:	b480      	push	{r7}
 80082c4:	b083      	sub	sp, #12
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
 80082ca:	460b      	mov	r3, r1
 80082cc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	887a      	ldrh	r2, [r7, #2]
 80082d4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80082d6:	2300      	movs	r3, #0
}
 80082d8:	4618      	mov	r0, r3
 80082da:	370c      	adds	r7, #12
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr

080082e4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b085      	sub	sp, #20
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2201      	movs	r2, #1
 80082f6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2200      	movs	r2, #0
 80082fe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	699b      	ldr	r3, [r3, #24]
 8008306:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008312:	4b05      	ldr	r3, [pc, #20]	@ (8008328 <HAL_PCDEx_ActivateLPM+0x44>)
 8008314:	4313      	orrs	r3, r2
 8008316:	68fa      	ldr	r2, [r7, #12]
 8008318:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800831a:	2300      	movs	r3, #0
}
 800831c:	4618      	mov	r0, r3
 800831e:	3714      	adds	r7, #20
 8008320:	46bd      	mov	sp, r7
 8008322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008326:	4770      	bx	lr
 8008328:	10000003 	.word	0x10000003

0800832c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800832c:	b480      	push	{r7}
 800832e:	b083      	sub	sp, #12
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
 8008334:	460b      	mov	r3, r1
 8008336:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008338:	bf00      	nop
 800833a:	370c      	adds	r7, #12
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr

08008344 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b084      	sub	sp, #16
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800834c:	4b19      	ldr	r3, [pc, #100]	@ (80083b4 <HAL_PWREx_ConfigSupply+0x70>)
 800834e:	68db      	ldr	r3, [r3, #12]
 8008350:	f003 0304 	and.w	r3, r3, #4
 8008354:	2b04      	cmp	r3, #4
 8008356:	d00a      	beq.n	800836e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008358:	4b16      	ldr	r3, [pc, #88]	@ (80083b4 <HAL_PWREx_ConfigSupply+0x70>)
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	f003 0307 	and.w	r3, r3, #7
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	429a      	cmp	r2, r3
 8008364:	d001      	beq.n	800836a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008366:	2301      	movs	r3, #1
 8008368:	e01f      	b.n	80083aa <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800836a:	2300      	movs	r3, #0
 800836c:	e01d      	b.n	80083aa <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800836e:	4b11      	ldr	r3, [pc, #68]	@ (80083b4 <HAL_PWREx_ConfigSupply+0x70>)
 8008370:	68db      	ldr	r3, [r3, #12]
 8008372:	f023 0207 	bic.w	r2, r3, #7
 8008376:	490f      	ldr	r1, [pc, #60]	@ (80083b4 <HAL_PWREx_ConfigSupply+0x70>)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	4313      	orrs	r3, r2
 800837c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800837e:	f7fa feff 	bl	8003180 <HAL_GetTick>
 8008382:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008384:	e009      	b.n	800839a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008386:	f7fa fefb 	bl	8003180 <HAL_GetTick>
 800838a:	4602      	mov	r2, r0
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	1ad3      	subs	r3, r2, r3
 8008390:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008394:	d901      	bls.n	800839a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	e007      	b.n	80083aa <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800839a:	4b06      	ldr	r3, [pc, #24]	@ (80083b4 <HAL_PWREx_ConfigSupply+0x70>)
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80083a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083a6:	d1ee      	bne.n	8008386 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80083a8:	2300      	movs	r3, #0
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3710      	adds	r7, #16
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	58024800 	.word	0x58024800

080083b8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80083b8:	b480      	push	{r7}
 80083ba:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80083bc:	4b05      	ldr	r3, [pc, #20]	@ (80083d4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80083be:	68db      	ldr	r3, [r3, #12]
 80083c0:	4a04      	ldr	r2, [pc, #16]	@ (80083d4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80083c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80083c6:	60d3      	str	r3, [r2, #12]
}
 80083c8:	bf00      	nop
 80083ca:	46bd      	mov	sp, r7
 80083cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d0:	4770      	bx	lr
 80083d2:	bf00      	nop
 80083d4:	58024800 	.word	0x58024800

080083d8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b08c      	sub	sp, #48	@ 0x30
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d101      	bne.n	80083ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80083e6:	2301      	movs	r3, #1
 80083e8:	e3c8      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f003 0301 	and.w	r3, r3, #1
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	f000 8087 	beq.w	8008506 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80083f8:	4b88      	ldr	r3, [pc, #544]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 80083fa:	691b      	ldr	r3, [r3, #16]
 80083fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008400:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008402:	4b86      	ldr	r3, [pc, #536]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008406:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800840a:	2b10      	cmp	r3, #16
 800840c:	d007      	beq.n	800841e <HAL_RCC_OscConfig+0x46>
 800840e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008410:	2b18      	cmp	r3, #24
 8008412:	d110      	bne.n	8008436 <HAL_RCC_OscConfig+0x5e>
 8008414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008416:	f003 0303 	and.w	r3, r3, #3
 800841a:	2b02      	cmp	r3, #2
 800841c:	d10b      	bne.n	8008436 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800841e:	4b7f      	ldr	r3, [pc, #508]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008426:	2b00      	cmp	r3, #0
 8008428:	d06c      	beq.n	8008504 <HAL_RCC_OscConfig+0x12c>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d168      	bne.n	8008504 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8008432:	2301      	movs	r3, #1
 8008434:	e3a2      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	685b      	ldr	r3, [r3, #4]
 800843a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800843e:	d106      	bne.n	800844e <HAL_RCC_OscConfig+0x76>
 8008440:	4b76      	ldr	r3, [pc, #472]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a75      	ldr	r2, [pc, #468]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008446:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800844a:	6013      	str	r3, [r2, #0]
 800844c:	e02e      	b.n	80084ac <HAL_RCC_OscConfig+0xd4>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d10c      	bne.n	8008470 <HAL_RCC_OscConfig+0x98>
 8008456:	4b71      	ldr	r3, [pc, #452]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a70      	ldr	r2, [pc, #448]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 800845c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008460:	6013      	str	r3, [r2, #0]
 8008462:	4b6e      	ldr	r3, [pc, #440]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	4a6d      	ldr	r2, [pc, #436]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008468:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800846c:	6013      	str	r3, [r2, #0]
 800846e:	e01d      	b.n	80084ac <HAL_RCC_OscConfig+0xd4>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008478:	d10c      	bne.n	8008494 <HAL_RCC_OscConfig+0xbc>
 800847a:	4b68      	ldr	r3, [pc, #416]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a67      	ldr	r2, [pc, #412]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008480:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008484:	6013      	str	r3, [r2, #0]
 8008486:	4b65      	ldr	r3, [pc, #404]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a64      	ldr	r2, [pc, #400]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 800848c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008490:	6013      	str	r3, [r2, #0]
 8008492:	e00b      	b.n	80084ac <HAL_RCC_OscConfig+0xd4>
 8008494:	4b61      	ldr	r3, [pc, #388]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4a60      	ldr	r2, [pc, #384]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 800849a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800849e:	6013      	str	r3, [r2, #0]
 80084a0:	4b5e      	ldr	r3, [pc, #376]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a5d      	ldr	r2, [pc, #372]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 80084a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80084aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d013      	beq.n	80084dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084b4:	f7fa fe64 	bl	8003180 <HAL_GetTick>
 80084b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80084ba:	e008      	b.n	80084ce <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80084bc:	f7fa fe60 	bl	8003180 <HAL_GetTick>
 80084c0:	4602      	mov	r2, r0
 80084c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084c4:	1ad3      	subs	r3, r2, r3
 80084c6:	2b64      	cmp	r3, #100	@ 0x64
 80084c8:	d901      	bls.n	80084ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80084ca:	2303      	movs	r3, #3
 80084cc:	e356      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80084ce:	4b53      	ldr	r3, [pc, #332]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d0f0      	beq.n	80084bc <HAL_RCC_OscConfig+0xe4>
 80084da:	e014      	b.n	8008506 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084dc:	f7fa fe50 	bl	8003180 <HAL_GetTick>
 80084e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80084e2:	e008      	b.n	80084f6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80084e4:	f7fa fe4c 	bl	8003180 <HAL_GetTick>
 80084e8:	4602      	mov	r2, r0
 80084ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ec:	1ad3      	subs	r3, r2, r3
 80084ee:	2b64      	cmp	r3, #100	@ 0x64
 80084f0:	d901      	bls.n	80084f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80084f2:	2303      	movs	r3, #3
 80084f4:	e342      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80084f6:	4b49      	ldr	r3, [pc, #292]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d1f0      	bne.n	80084e4 <HAL_RCC_OscConfig+0x10c>
 8008502:	e000      	b.n	8008506 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008504:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f003 0302 	and.w	r3, r3, #2
 800850e:	2b00      	cmp	r3, #0
 8008510:	f000 808c 	beq.w	800862c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008514:	4b41      	ldr	r3, [pc, #260]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008516:	691b      	ldr	r3, [r3, #16]
 8008518:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800851c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800851e:	4b3f      	ldr	r3, [pc, #252]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008522:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008524:	6a3b      	ldr	r3, [r7, #32]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d007      	beq.n	800853a <HAL_RCC_OscConfig+0x162>
 800852a:	6a3b      	ldr	r3, [r7, #32]
 800852c:	2b18      	cmp	r3, #24
 800852e:	d137      	bne.n	80085a0 <HAL_RCC_OscConfig+0x1c8>
 8008530:	69fb      	ldr	r3, [r7, #28]
 8008532:	f003 0303 	and.w	r3, r3, #3
 8008536:	2b00      	cmp	r3, #0
 8008538:	d132      	bne.n	80085a0 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800853a:	4b38      	ldr	r3, [pc, #224]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f003 0304 	and.w	r3, r3, #4
 8008542:	2b00      	cmp	r3, #0
 8008544:	d005      	beq.n	8008552 <HAL_RCC_OscConfig+0x17a>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	68db      	ldr	r3, [r3, #12]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d101      	bne.n	8008552 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800854e:	2301      	movs	r3, #1
 8008550:	e314      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008552:	4b32      	ldr	r3, [pc, #200]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f023 0219 	bic.w	r2, r3, #25
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	68db      	ldr	r3, [r3, #12]
 800855e:	492f      	ldr	r1, [pc, #188]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008560:	4313      	orrs	r3, r2
 8008562:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008564:	f7fa fe0c 	bl	8003180 <HAL_GetTick>
 8008568:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800856a:	e008      	b.n	800857e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800856c:	f7fa fe08 	bl	8003180 <HAL_GetTick>
 8008570:	4602      	mov	r2, r0
 8008572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008574:	1ad3      	subs	r3, r2, r3
 8008576:	2b02      	cmp	r3, #2
 8008578:	d901      	bls.n	800857e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800857a:	2303      	movs	r3, #3
 800857c:	e2fe      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800857e:	4b27      	ldr	r3, [pc, #156]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f003 0304 	and.w	r3, r3, #4
 8008586:	2b00      	cmp	r3, #0
 8008588:	d0f0      	beq.n	800856c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800858a:	4b24      	ldr	r3, [pc, #144]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 800858c:	685b      	ldr	r3, [r3, #4]
 800858e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	691b      	ldr	r3, [r3, #16]
 8008596:	061b      	lsls	r3, r3, #24
 8008598:	4920      	ldr	r1, [pc, #128]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 800859a:	4313      	orrs	r3, r2
 800859c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800859e:	e045      	b.n	800862c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	68db      	ldr	r3, [r3, #12]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d026      	beq.n	80085f6 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80085a8:	4b1c      	ldr	r3, [pc, #112]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f023 0219 	bic.w	r2, r3, #25
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	4919      	ldr	r1, [pc, #100]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 80085b6:	4313      	orrs	r3, r2
 80085b8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085ba:	f7fa fde1 	bl	8003180 <HAL_GetTick>
 80085be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80085c0:	e008      	b.n	80085d4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80085c2:	f7fa fddd 	bl	8003180 <HAL_GetTick>
 80085c6:	4602      	mov	r2, r0
 80085c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ca:	1ad3      	subs	r3, r2, r3
 80085cc:	2b02      	cmp	r3, #2
 80085ce:	d901      	bls.n	80085d4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80085d0:	2303      	movs	r3, #3
 80085d2:	e2d3      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80085d4:	4b11      	ldr	r3, [pc, #68]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f003 0304 	and.w	r3, r3, #4
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d0f0      	beq.n	80085c2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085e0:	4b0e      	ldr	r3, [pc, #56]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 80085e2:	685b      	ldr	r3, [r3, #4]
 80085e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	691b      	ldr	r3, [r3, #16]
 80085ec:	061b      	lsls	r3, r3, #24
 80085ee:	490b      	ldr	r1, [pc, #44]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 80085f0:	4313      	orrs	r3, r2
 80085f2:	604b      	str	r3, [r1, #4]
 80085f4:	e01a      	b.n	800862c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80085f6:	4b09      	ldr	r3, [pc, #36]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a08      	ldr	r2, [pc, #32]	@ (800861c <HAL_RCC_OscConfig+0x244>)
 80085fc:	f023 0301 	bic.w	r3, r3, #1
 8008600:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008602:	f7fa fdbd 	bl	8003180 <HAL_GetTick>
 8008606:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008608:	e00a      	b.n	8008620 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800860a:	f7fa fdb9 	bl	8003180 <HAL_GetTick>
 800860e:	4602      	mov	r2, r0
 8008610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008612:	1ad3      	subs	r3, r2, r3
 8008614:	2b02      	cmp	r3, #2
 8008616:	d903      	bls.n	8008620 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8008618:	2303      	movs	r3, #3
 800861a:	e2af      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
 800861c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008620:	4b96      	ldr	r3, [pc, #600]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f003 0304 	and.w	r3, r3, #4
 8008628:	2b00      	cmp	r3, #0
 800862a:	d1ee      	bne.n	800860a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f003 0310 	and.w	r3, r3, #16
 8008634:	2b00      	cmp	r3, #0
 8008636:	d06a      	beq.n	800870e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008638:	4b90      	ldr	r3, [pc, #576]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 800863a:	691b      	ldr	r3, [r3, #16]
 800863c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008640:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008642:	4b8e      	ldr	r3, [pc, #568]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 8008644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008646:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008648:	69bb      	ldr	r3, [r7, #24]
 800864a:	2b08      	cmp	r3, #8
 800864c:	d007      	beq.n	800865e <HAL_RCC_OscConfig+0x286>
 800864e:	69bb      	ldr	r3, [r7, #24]
 8008650:	2b18      	cmp	r3, #24
 8008652:	d11b      	bne.n	800868c <HAL_RCC_OscConfig+0x2b4>
 8008654:	697b      	ldr	r3, [r7, #20]
 8008656:	f003 0303 	and.w	r3, r3, #3
 800865a:	2b01      	cmp	r3, #1
 800865c:	d116      	bne.n	800868c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800865e:	4b87      	ldr	r3, [pc, #540]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008666:	2b00      	cmp	r3, #0
 8008668:	d005      	beq.n	8008676 <HAL_RCC_OscConfig+0x29e>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	69db      	ldr	r3, [r3, #28]
 800866e:	2b80      	cmp	r3, #128	@ 0x80
 8008670:	d001      	beq.n	8008676 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8008672:	2301      	movs	r3, #1
 8008674:	e282      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008676:	4b81      	ldr	r3, [pc, #516]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 8008678:	68db      	ldr	r3, [r3, #12]
 800867a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6a1b      	ldr	r3, [r3, #32]
 8008682:	061b      	lsls	r3, r3, #24
 8008684:	497d      	ldr	r1, [pc, #500]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 8008686:	4313      	orrs	r3, r2
 8008688:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800868a:	e040      	b.n	800870e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	69db      	ldr	r3, [r3, #28]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d023      	beq.n	80086dc <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008694:	4b79      	ldr	r3, [pc, #484]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a78      	ldr	r2, [pc, #480]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 800869a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800869e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086a0:	f7fa fd6e 	bl	8003180 <HAL_GetTick>
 80086a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80086a6:	e008      	b.n	80086ba <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80086a8:	f7fa fd6a 	bl	8003180 <HAL_GetTick>
 80086ac:	4602      	mov	r2, r0
 80086ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b0:	1ad3      	subs	r3, r2, r3
 80086b2:	2b02      	cmp	r3, #2
 80086b4:	d901      	bls.n	80086ba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80086b6:	2303      	movs	r3, #3
 80086b8:	e260      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80086ba:	4b70      	ldr	r3, [pc, #448]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d0f0      	beq.n	80086a8 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80086c6:	4b6d      	ldr	r3, [pc, #436]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 80086c8:	68db      	ldr	r3, [r3, #12]
 80086ca:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6a1b      	ldr	r3, [r3, #32]
 80086d2:	061b      	lsls	r3, r3, #24
 80086d4:	4969      	ldr	r1, [pc, #420]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 80086d6:	4313      	orrs	r3, r2
 80086d8:	60cb      	str	r3, [r1, #12]
 80086da:	e018      	b.n	800870e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80086dc:	4b67      	ldr	r3, [pc, #412]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a66      	ldr	r2, [pc, #408]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 80086e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80086e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086e8:	f7fa fd4a 	bl	8003180 <HAL_GetTick>
 80086ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80086ee:	e008      	b.n	8008702 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80086f0:	f7fa fd46 	bl	8003180 <HAL_GetTick>
 80086f4:	4602      	mov	r2, r0
 80086f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f8:	1ad3      	subs	r3, r2, r3
 80086fa:	2b02      	cmp	r3, #2
 80086fc:	d901      	bls.n	8008702 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80086fe:	2303      	movs	r3, #3
 8008700:	e23c      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008702:	4b5e      	ldr	r3, [pc, #376]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800870a:	2b00      	cmp	r3, #0
 800870c:	d1f0      	bne.n	80086f0 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f003 0308 	and.w	r3, r3, #8
 8008716:	2b00      	cmp	r3, #0
 8008718:	d036      	beq.n	8008788 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	695b      	ldr	r3, [r3, #20]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d019      	beq.n	8008756 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008722:	4b56      	ldr	r3, [pc, #344]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 8008724:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008726:	4a55      	ldr	r2, [pc, #340]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 8008728:	f043 0301 	orr.w	r3, r3, #1
 800872c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800872e:	f7fa fd27 	bl	8003180 <HAL_GetTick>
 8008732:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008734:	e008      	b.n	8008748 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008736:	f7fa fd23 	bl	8003180 <HAL_GetTick>
 800873a:	4602      	mov	r2, r0
 800873c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800873e:	1ad3      	subs	r3, r2, r3
 8008740:	2b02      	cmp	r3, #2
 8008742:	d901      	bls.n	8008748 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8008744:	2303      	movs	r3, #3
 8008746:	e219      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008748:	4b4c      	ldr	r3, [pc, #304]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 800874a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800874c:	f003 0302 	and.w	r3, r3, #2
 8008750:	2b00      	cmp	r3, #0
 8008752:	d0f0      	beq.n	8008736 <HAL_RCC_OscConfig+0x35e>
 8008754:	e018      	b.n	8008788 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008756:	4b49      	ldr	r3, [pc, #292]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 8008758:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800875a:	4a48      	ldr	r2, [pc, #288]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 800875c:	f023 0301 	bic.w	r3, r3, #1
 8008760:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008762:	f7fa fd0d 	bl	8003180 <HAL_GetTick>
 8008766:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008768:	e008      	b.n	800877c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800876a:	f7fa fd09 	bl	8003180 <HAL_GetTick>
 800876e:	4602      	mov	r2, r0
 8008770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008772:	1ad3      	subs	r3, r2, r3
 8008774:	2b02      	cmp	r3, #2
 8008776:	d901      	bls.n	800877c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8008778:	2303      	movs	r3, #3
 800877a:	e1ff      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800877c:	4b3f      	ldr	r3, [pc, #252]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 800877e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008780:	f003 0302 	and.w	r3, r3, #2
 8008784:	2b00      	cmp	r3, #0
 8008786:	d1f0      	bne.n	800876a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f003 0320 	and.w	r3, r3, #32
 8008790:	2b00      	cmp	r3, #0
 8008792:	d036      	beq.n	8008802 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	699b      	ldr	r3, [r3, #24]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d019      	beq.n	80087d0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800879c:	4b37      	ldr	r3, [pc, #220]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a36      	ldr	r2, [pc, #216]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 80087a2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80087a6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80087a8:	f7fa fcea 	bl	8003180 <HAL_GetTick>
 80087ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80087ae:	e008      	b.n	80087c2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80087b0:	f7fa fce6 	bl	8003180 <HAL_GetTick>
 80087b4:	4602      	mov	r2, r0
 80087b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b8:	1ad3      	subs	r3, r2, r3
 80087ba:	2b02      	cmp	r3, #2
 80087bc:	d901      	bls.n	80087c2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80087be:	2303      	movs	r3, #3
 80087c0:	e1dc      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80087c2:	4b2e      	ldr	r3, [pc, #184]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d0f0      	beq.n	80087b0 <HAL_RCC_OscConfig+0x3d8>
 80087ce:	e018      	b.n	8008802 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80087d0:	4b2a      	ldr	r3, [pc, #168]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4a29      	ldr	r2, [pc, #164]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 80087d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80087da:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80087dc:	f7fa fcd0 	bl	8003180 <HAL_GetTick>
 80087e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80087e2:	e008      	b.n	80087f6 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80087e4:	f7fa fccc 	bl	8003180 <HAL_GetTick>
 80087e8:	4602      	mov	r2, r0
 80087ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ec:	1ad3      	subs	r3, r2, r3
 80087ee:	2b02      	cmp	r3, #2
 80087f0:	d901      	bls.n	80087f6 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80087f2:	2303      	movs	r3, #3
 80087f4:	e1c2      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80087f6:	4b21      	ldr	r3, [pc, #132]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d1f0      	bne.n	80087e4 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f003 0304 	and.w	r3, r3, #4
 800880a:	2b00      	cmp	r3, #0
 800880c:	f000 8086 	beq.w	800891c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008810:	4b1b      	ldr	r3, [pc, #108]	@ (8008880 <HAL_RCC_OscConfig+0x4a8>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a1a      	ldr	r2, [pc, #104]	@ (8008880 <HAL_RCC_OscConfig+0x4a8>)
 8008816:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800881a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800881c:	f7fa fcb0 	bl	8003180 <HAL_GetTick>
 8008820:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008822:	e008      	b.n	8008836 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008824:	f7fa fcac 	bl	8003180 <HAL_GetTick>
 8008828:	4602      	mov	r2, r0
 800882a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800882c:	1ad3      	subs	r3, r2, r3
 800882e:	2b64      	cmp	r3, #100	@ 0x64
 8008830:	d901      	bls.n	8008836 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8008832:	2303      	movs	r3, #3
 8008834:	e1a2      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008836:	4b12      	ldr	r3, [pc, #72]	@ (8008880 <HAL_RCC_OscConfig+0x4a8>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800883e:	2b00      	cmp	r3, #0
 8008840:	d0f0      	beq.n	8008824 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	2b01      	cmp	r3, #1
 8008848:	d106      	bne.n	8008858 <HAL_RCC_OscConfig+0x480>
 800884a:	4b0c      	ldr	r3, [pc, #48]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 800884c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800884e:	4a0b      	ldr	r2, [pc, #44]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 8008850:	f043 0301 	orr.w	r3, r3, #1
 8008854:	6713      	str	r3, [r2, #112]	@ 0x70
 8008856:	e032      	b.n	80088be <HAL_RCC_OscConfig+0x4e6>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	689b      	ldr	r3, [r3, #8]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d111      	bne.n	8008884 <HAL_RCC_OscConfig+0x4ac>
 8008860:	4b06      	ldr	r3, [pc, #24]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 8008862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008864:	4a05      	ldr	r2, [pc, #20]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 8008866:	f023 0301 	bic.w	r3, r3, #1
 800886a:	6713      	str	r3, [r2, #112]	@ 0x70
 800886c:	4b03      	ldr	r3, [pc, #12]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 800886e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008870:	4a02      	ldr	r2, [pc, #8]	@ (800887c <HAL_RCC_OscConfig+0x4a4>)
 8008872:	f023 0304 	bic.w	r3, r3, #4
 8008876:	6713      	str	r3, [r2, #112]	@ 0x70
 8008878:	e021      	b.n	80088be <HAL_RCC_OscConfig+0x4e6>
 800887a:	bf00      	nop
 800887c:	58024400 	.word	0x58024400
 8008880:	58024800 	.word	0x58024800
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	2b05      	cmp	r3, #5
 800888a:	d10c      	bne.n	80088a6 <HAL_RCC_OscConfig+0x4ce>
 800888c:	4b83      	ldr	r3, [pc, #524]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 800888e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008890:	4a82      	ldr	r2, [pc, #520]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008892:	f043 0304 	orr.w	r3, r3, #4
 8008896:	6713      	str	r3, [r2, #112]	@ 0x70
 8008898:	4b80      	ldr	r3, [pc, #512]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 800889a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800889c:	4a7f      	ldr	r2, [pc, #508]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 800889e:	f043 0301 	orr.w	r3, r3, #1
 80088a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80088a4:	e00b      	b.n	80088be <HAL_RCC_OscConfig+0x4e6>
 80088a6:	4b7d      	ldr	r3, [pc, #500]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 80088a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088aa:	4a7c      	ldr	r2, [pc, #496]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 80088ac:	f023 0301 	bic.w	r3, r3, #1
 80088b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80088b2:	4b7a      	ldr	r3, [pc, #488]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 80088b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088b6:	4a79      	ldr	r2, [pc, #484]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 80088b8:	f023 0304 	bic.w	r3, r3, #4
 80088bc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	689b      	ldr	r3, [r3, #8]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d015      	beq.n	80088f2 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088c6:	f7fa fc5b 	bl	8003180 <HAL_GetTick>
 80088ca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80088cc:	e00a      	b.n	80088e4 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80088ce:	f7fa fc57 	bl	8003180 <HAL_GetTick>
 80088d2:	4602      	mov	r2, r0
 80088d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088d6:	1ad3      	subs	r3, r2, r3
 80088d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088dc:	4293      	cmp	r3, r2
 80088de:	d901      	bls.n	80088e4 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80088e0:	2303      	movs	r3, #3
 80088e2:	e14b      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80088e4:	4b6d      	ldr	r3, [pc, #436]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 80088e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088e8:	f003 0302 	and.w	r3, r3, #2
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d0ee      	beq.n	80088ce <HAL_RCC_OscConfig+0x4f6>
 80088f0:	e014      	b.n	800891c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088f2:	f7fa fc45 	bl	8003180 <HAL_GetTick>
 80088f6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80088f8:	e00a      	b.n	8008910 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80088fa:	f7fa fc41 	bl	8003180 <HAL_GetTick>
 80088fe:	4602      	mov	r2, r0
 8008900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008902:	1ad3      	subs	r3, r2, r3
 8008904:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008908:	4293      	cmp	r3, r2
 800890a:	d901      	bls.n	8008910 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800890c:	2303      	movs	r3, #3
 800890e:	e135      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008910:	4b62      	ldr	r3, [pc, #392]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008912:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008914:	f003 0302 	and.w	r3, r3, #2
 8008918:	2b00      	cmp	r3, #0
 800891a:	d1ee      	bne.n	80088fa <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008920:	2b00      	cmp	r3, #0
 8008922:	f000 812a 	beq.w	8008b7a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008926:	4b5d      	ldr	r3, [pc, #372]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008928:	691b      	ldr	r3, [r3, #16]
 800892a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800892e:	2b18      	cmp	r3, #24
 8008930:	f000 80ba 	beq.w	8008aa8 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008938:	2b02      	cmp	r3, #2
 800893a:	f040 8095 	bne.w	8008a68 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800893e:	4b57      	ldr	r3, [pc, #348]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a56      	ldr	r2, [pc, #344]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008944:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008948:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800894a:	f7fa fc19 	bl	8003180 <HAL_GetTick>
 800894e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008950:	e008      	b.n	8008964 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008952:	f7fa fc15 	bl	8003180 <HAL_GetTick>
 8008956:	4602      	mov	r2, r0
 8008958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800895a:	1ad3      	subs	r3, r2, r3
 800895c:	2b02      	cmp	r3, #2
 800895e:	d901      	bls.n	8008964 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8008960:	2303      	movs	r3, #3
 8008962:	e10b      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008964:	4b4d      	ldr	r3, [pc, #308]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800896c:	2b00      	cmp	r3, #0
 800896e:	d1f0      	bne.n	8008952 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008970:	4b4a      	ldr	r3, [pc, #296]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008972:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008974:	4b4a      	ldr	r3, [pc, #296]	@ (8008aa0 <HAL_RCC_OscConfig+0x6c8>)
 8008976:	4013      	ands	r3, r2
 8008978:	687a      	ldr	r2, [r7, #4]
 800897a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800897c:	687a      	ldr	r2, [r7, #4]
 800897e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008980:	0112      	lsls	r2, r2, #4
 8008982:	430a      	orrs	r2, r1
 8008984:	4945      	ldr	r1, [pc, #276]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008986:	4313      	orrs	r3, r2
 8008988:	628b      	str	r3, [r1, #40]	@ 0x28
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800898e:	3b01      	subs	r3, #1
 8008990:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008998:	3b01      	subs	r3, #1
 800899a:	025b      	lsls	r3, r3, #9
 800899c:	b29b      	uxth	r3, r3
 800899e:	431a      	orrs	r2, r3
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089a4:	3b01      	subs	r3, #1
 80089a6:	041b      	lsls	r3, r3, #16
 80089a8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80089ac:	431a      	orrs	r2, r3
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089b2:	3b01      	subs	r3, #1
 80089b4:	061b      	lsls	r3, r3, #24
 80089b6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80089ba:	4938      	ldr	r1, [pc, #224]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 80089bc:	4313      	orrs	r3, r2
 80089be:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80089c0:	4b36      	ldr	r3, [pc, #216]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 80089c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089c4:	4a35      	ldr	r2, [pc, #212]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 80089c6:	f023 0301 	bic.w	r3, r3, #1
 80089ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80089cc:	4b33      	ldr	r3, [pc, #204]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 80089ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80089d0:	4b34      	ldr	r3, [pc, #208]	@ (8008aa4 <HAL_RCC_OscConfig+0x6cc>)
 80089d2:	4013      	ands	r3, r2
 80089d4:	687a      	ldr	r2, [r7, #4]
 80089d6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80089d8:	00d2      	lsls	r2, r2, #3
 80089da:	4930      	ldr	r1, [pc, #192]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 80089dc:	4313      	orrs	r3, r2
 80089de:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80089e0:	4b2e      	ldr	r3, [pc, #184]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 80089e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089e4:	f023 020c 	bic.w	r2, r3, #12
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089ec:	492b      	ldr	r1, [pc, #172]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 80089ee:	4313      	orrs	r3, r2
 80089f0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80089f2:	4b2a      	ldr	r3, [pc, #168]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 80089f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089f6:	f023 0202 	bic.w	r2, r3, #2
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089fe:	4927      	ldr	r1, [pc, #156]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a00:	4313      	orrs	r3, r2
 8008a02:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008a04:	4b25      	ldr	r3, [pc, #148]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a08:	4a24      	ldr	r2, [pc, #144]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a10:	4b22      	ldr	r3, [pc, #136]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a14:	4a21      	ldr	r2, [pc, #132]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008a1c:	4b1f      	ldr	r3, [pc, #124]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a20:	4a1e      	ldr	r2, [pc, #120]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a22:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008a26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008a28:	4b1c      	ldr	r3, [pc, #112]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a2c:	4a1b      	ldr	r2, [pc, #108]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a2e:	f043 0301 	orr.w	r3, r3, #1
 8008a32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008a34:	4b19      	ldr	r3, [pc, #100]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a18      	ldr	r2, [pc, #96]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008a3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a40:	f7fa fb9e 	bl	8003180 <HAL_GetTick>
 8008a44:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008a46:	e008      	b.n	8008a5a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a48:	f7fa fb9a 	bl	8003180 <HAL_GetTick>
 8008a4c:	4602      	mov	r2, r0
 8008a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a50:	1ad3      	subs	r3, r2, r3
 8008a52:	2b02      	cmp	r3, #2
 8008a54:	d901      	bls.n	8008a5a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8008a56:	2303      	movs	r3, #3
 8008a58:	e090      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008a5a:	4b10      	ldr	r3, [pc, #64]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d0f0      	beq.n	8008a48 <HAL_RCC_OscConfig+0x670>
 8008a66:	e088      	b.n	8008b7a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a68:	4b0c      	ldr	r3, [pc, #48]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a0b      	ldr	r2, [pc, #44]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a74:	f7fa fb84 	bl	8003180 <HAL_GetTick>
 8008a78:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008a7a:	e008      	b.n	8008a8e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a7c:	f7fa fb80 	bl	8003180 <HAL_GetTick>
 8008a80:	4602      	mov	r2, r0
 8008a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a84:	1ad3      	subs	r3, r2, r3
 8008a86:	2b02      	cmp	r3, #2
 8008a88:	d901      	bls.n	8008a8e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8008a8a:	2303      	movs	r3, #3
 8008a8c:	e076      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008a8e:	4b03      	ldr	r3, [pc, #12]	@ (8008a9c <HAL_RCC_OscConfig+0x6c4>)
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d1f0      	bne.n	8008a7c <HAL_RCC_OscConfig+0x6a4>
 8008a9a:	e06e      	b.n	8008b7a <HAL_RCC_OscConfig+0x7a2>
 8008a9c:	58024400 	.word	0x58024400
 8008aa0:	fffffc0c 	.word	0xfffffc0c
 8008aa4:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008aa8:	4b36      	ldr	r3, [pc, #216]	@ (8008b84 <HAL_RCC_OscConfig+0x7ac>)
 8008aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aac:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008aae:	4b35      	ldr	r3, [pc, #212]	@ (8008b84 <HAL_RCC_OscConfig+0x7ac>)
 8008ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ab2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ab8:	2b01      	cmp	r3, #1
 8008aba:	d031      	beq.n	8008b20 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	f003 0203 	and.w	r2, r3, #3
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008ac6:	429a      	cmp	r2, r3
 8008ac8:	d12a      	bne.n	8008b20 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	091b      	lsrs	r3, r3, #4
 8008ace:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d122      	bne.n	8008b20 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ae4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	d11a      	bne.n	8008b20 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	0a5b      	lsrs	r3, r3, #9
 8008aee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008af6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008af8:	429a      	cmp	r2, r3
 8008afa:	d111      	bne.n	8008b20 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	0c1b      	lsrs	r3, r3, #16
 8008b00:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b08:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	d108      	bne.n	8008b20 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	0e1b      	lsrs	r3, r3, #24
 8008b12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b1a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008b1c:	429a      	cmp	r2, r3
 8008b1e:	d001      	beq.n	8008b24 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8008b20:	2301      	movs	r3, #1
 8008b22:	e02b      	b.n	8008b7c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008b24:	4b17      	ldr	r3, [pc, #92]	@ (8008b84 <HAL_RCC_OscConfig+0x7ac>)
 8008b26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b28:	08db      	lsrs	r3, r3, #3
 8008b2a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008b2e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b34:	693a      	ldr	r2, [r7, #16]
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d01f      	beq.n	8008b7a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008b3a:	4b12      	ldr	r3, [pc, #72]	@ (8008b84 <HAL_RCC_OscConfig+0x7ac>)
 8008b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b3e:	4a11      	ldr	r2, [pc, #68]	@ (8008b84 <HAL_RCC_OscConfig+0x7ac>)
 8008b40:	f023 0301 	bic.w	r3, r3, #1
 8008b44:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008b46:	f7fa fb1b 	bl	8003180 <HAL_GetTick>
 8008b4a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008b4c:	bf00      	nop
 8008b4e:	f7fa fb17 	bl	8003180 <HAL_GetTick>
 8008b52:	4602      	mov	r2, r0
 8008b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d0f9      	beq.n	8008b4e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8008b84 <HAL_RCC_OscConfig+0x7ac>)
 8008b5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8008b88 <HAL_RCC_OscConfig+0x7b0>)
 8008b60:	4013      	ands	r3, r2
 8008b62:	687a      	ldr	r2, [r7, #4]
 8008b64:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008b66:	00d2      	lsls	r2, r2, #3
 8008b68:	4906      	ldr	r1, [pc, #24]	@ (8008b84 <HAL_RCC_OscConfig+0x7ac>)
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008b6e:	4b05      	ldr	r3, [pc, #20]	@ (8008b84 <HAL_RCC_OscConfig+0x7ac>)
 8008b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b72:	4a04      	ldr	r2, [pc, #16]	@ (8008b84 <HAL_RCC_OscConfig+0x7ac>)
 8008b74:	f043 0301 	orr.w	r3, r3, #1
 8008b78:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008b7a:	2300      	movs	r3, #0
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3730      	adds	r7, #48	@ 0x30
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}
 8008b84:	58024400 	.word	0x58024400
 8008b88:	ffff0007 	.word	0xffff0007

08008b8c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b086      	sub	sp, #24
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d101      	bne.n	8008ba0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e19c      	b.n	8008eda <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008ba0:	4b8a      	ldr	r3, [pc, #552]	@ (8008dcc <HAL_RCC_ClockConfig+0x240>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f003 030f 	and.w	r3, r3, #15
 8008ba8:	683a      	ldr	r2, [r7, #0]
 8008baa:	429a      	cmp	r2, r3
 8008bac:	d910      	bls.n	8008bd0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008bae:	4b87      	ldr	r3, [pc, #540]	@ (8008dcc <HAL_RCC_ClockConfig+0x240>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f023 020f 	bic.w	r2, r3, #15
 8008bb6:	4985      	ldr	r1, [pc, #532]	@ (8008dcc <HAL_RCC_ClockConfig+0x240>)
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008bbe:	4b83      	ldr	r3, [pc, #524]	@ (8008dcc <HAL_RCC_ClockConfig+0x240>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f003 030f 	and.w	r3, r3, #15
 8008bc6:	683a      	ldr	r2, [r7, #0]
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d001      	beq.n	8008bd0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	e184      	b.n	8008eda <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f003 0304 	and.w	r3, r3, #4
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d010      	beq.n	8008bfe <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	691a      	ldr	r2, [r3, #16]
 8008be0:	4b7b      	ldr	r3, [pc, #492]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008be2:	699b      	ldr	r3, [r3, #24]
 8008be4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d908      	bls.n	8008bfe <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008bec:	4b78      	ldr	r3, [pc, #480]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008bee:	699b      	ldr	r3, [r3, #24]
 8008bf0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	691b      	ldr	r3, [r3, #16]
 8008bf8:	4975      	ldr	r1, [pc, #468]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f003 0308 	and.w	r3, r3, #8
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d010      	beq.n	8008c2c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	695a      	ldr	r2, [r3, #20]
 8008c0e:	4b70      	ldr	r3, [pc, #448]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008c10:	69db      	ldr	r3, [r3, #28]
 8008c12:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008c16:	429a      	cmp	r2, r3
 8008c18:	d908      	bls.n	8008c2c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008c1a:	4b6d      	ldr	r3, [pc, #436]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008c1c:	69db      	ldr	r3, [r3, #28]
 8008c1e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	695b      	ldr	r3, [r3, #20]
 8008c26:	496a      	ldr	r1, [pc, #424]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f003 0310 	and.w	r3, r3, #16
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d010      	beq.n	8008c5a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	699a      	ldr	r2, [r3, #24]
 8008c3c:	4b64      	ldr	r3, [pc, #400]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008c3e:	69db      	ldr	r3, [r3, #28]
 8008c40:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d908      	bls.n	8008c5a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008c48:	4b61      	ldr	r3, [pc, #388]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008c4a:	69db      	ldr	r3, [r3, #28]
 8008c4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	699b      	ldr	r3, [r3, #24]
 8008c54:	495e      	ldr	r1, [pc, #376]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008c56:	4313      	orrs	r3, r2
 8008c58:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f003 0320 	and.w	r3, r3, #32
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d010      	beq.n	8008c88 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	69da      	ldr	r2, [r3, #28]
 8008c6a:	4b59      	ldr	r3, [pc, #356]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008c6c:	6a1b      	ldr	r3, [r3, #32]
 8008c6e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d908      	bls.n	8008c88 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008c76:	4b56      	ldr	r3, [pc, #344]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008c78:	6a1b      	ldr	r3, [r3, #32]
 8008c7a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	69db      	ldr	r3, [r3, #28]
 8008c82:	4953      	ldr	r1, [pc, #332]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008c84:	4313      	orrs	r3, r2
 8008c86:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f003 0302 	and.w	r3, r3, #2
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d010      	beq.n	8008cb6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	68da      	ldr	r2, [r3, #12]
 8008c98:	4b4d      	ldr	r3, [pc, #308]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008c9a:	699b      	ldr	r3, [r3, #24]
 8008c9c:	f003 030f 	and.w	r3, r3, #15
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d908      	bls.n	8008cb6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008ca4:	4b4a      	ldr	r3, [pc, #296]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008ca6:	699b      	ldr	r3, [r3, #24]
 8008ca8:	f023 020f 	bic.w	r2, r3, #15
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	68db      	ldr	r3, [r3, #12]
 8008cb0:	4947      	ldr	r1, [pc, #284]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f003 0301 	and.w	r3, r3, #1
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d055      	beq.n	8008d6e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008cc2:	4b43      	ldr	r3, [pc, #268]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008cc4:	699b      	ldr	r3, [r3, #24]
 8008cc6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	4940      	ldr	r1, [pc, #256]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008cd0:	4313      	orrs	r3, r2
 8008cd2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	2b02      	cmp	r3, #2
 8008cda:	d107      	bne.n	8008cec <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008cdc:	4b3c      	ldr	r3, [pc, #240]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d121      	bne.n	8008d2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e0f6      	b.n	8008eda <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	2b03      	cmp	r3, #3
 8008cf2:	d107      	bne.n	8008d04 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008cf4:	4b36      	ldr	r3, [pc, #216]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d115      	bne.n	8008d2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008d00:	2301      	movs	r3, #1
 8008d02:	e0ea      	b.n	8008eda <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	685b      	ldr	r3, [r3, #4]
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d107      	bne.n	8008d1c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008d0c:	4b30      	ldr	r3, [pc, #192]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d109      	bne.n	8008d2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008d18:	2301      	movs	r3, #1
 8008d1a:	e0de      	b.n	8008eda <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008d1c:	4b2c      	ldr	r3, [pc, #176]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f003 0304 	and.w	r3, r3, #4
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d101      	bne.n	8008d2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008d28:	2301      	movs	r3, #1
 8008d2a:	e0d6      	b.n	8008eda <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008d2c:	4b28      	ldr	r3, [pc, #160]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008d2e:	691b      	ldr	r3, [r3, #16]
 8008d30:	f023 0207 	bic.w	r2, r3, #7
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	4925      	ldr	r1, [pc, #148]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d3e:	f7fa fa1f 	bl	8003180 <HAL_GetTick>
 8008d42:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d44:	e00a      	b.n	8008d5c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008d46:	f7fa fa1b 	bl	8003180 <HAL_GetTick>
 8008d4a:	4602      	mov	r2, r0
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	1ad3      	subs	r3, r2, r3
 8008d50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d901      	bls.n	8008d5c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008d58:	2303      	movs	r3, #3
 8008d5a:	e0be      	b.n	8008eda <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d5c:	4b1c      	ldr	r3, [pc, #112]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008d5e:	691b      	ldr	r3, [r3, #16]
 8008d60:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	00db      	lsls	r3, r3, #3
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d1eb      	bne.n	8008d46 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f003 0302 	and.w	r3, r3, #2
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d010      	beq.n	8008d9c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	68da      	ldr	r2, [r3, #12]
 8008d7e:	4b14      	ldr	r3, [pc, #80]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008d80:	699b      	ldr	r3, [r3, #24]
 8008d82:	f003 030f 	and.w	r3, r3, #15
 8008d86:	429a      	cmp	r2, r3
 8008d88:	d208      	bcs.n	8008d9c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d8a:	4b11      	ldr	r3, [pc, #68]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008d8c:	699b      	ldr	r3, [r3, #24]
 8008d8e:	f023 020f 	bic.w	r2, r3, #15
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	68db      	ldr	r3, [r3, #12]
 8008d96:	490e      	ldr	r1, [pc, #56]	@ (8008dd0 <HAL_RCC_ClockConfig+0x244>)
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8008dcc <HAL_RCC_ClockConfig+0x240>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f003 030f 	and.w	r3, r3, #15
 8008da4:	683a      	ldr	r2, [r7, #0]
 8008da6:	429a      	cmp	r2, r3
 8008da8:	d214      	bcs.n	8008dd4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008daa:	4b08      	ldr	r3, [pc, #32]	@ (8008dcc <HAL_RCC_ClockConfig+0x240>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f023 020f 	bic.w	r2, r3, #15
 8008db2:	4906      	ldr	r1, [pc, #24]	@ (8008dcc <HAL_RCC_ClockConfig+0x240>)
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	4313      	orrs	r3, r2
 8008db8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008dba:	4b04      	ldr	r3, [pc, #16]	@ (8008dcc <HAL_RCC_ClockConfig+0x240>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f003 030f 	and.w	r3, r3, #15
 8008dc2:	683a      	ldr	r2, [r7, #0]
 8008dc4:	429a      	cmp	r2, r3
 8008dc6:	d005      	beq.n	8008dd4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	e086      	b.n	8008eda <HAL_RCC_ClockConfig+0x34e>
 8008dcc:	52002000 	.word	0x52002000
 8008dd0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f003 0304 	and.w	r3, r3, #4
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d010      	beq.n	8008e02 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	691a      	ldr	r2, [r3, #16]
 8008de4:	4b3f      	ldr	r3, [pc, #252]	@ (8008ee4 <HAL_RCC_ClockConfig+0x358>)
 8008de6:	699b      	ldr	r3, [r3, #24]
 8008de8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008dec:	429a      	cmp	r2, r3
 8008dee:	d208      	bcs.n	8008e02 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008df0:	4b3c      	ldr	r3, [pc, #240]	@ (8008ee4 <HAL_RCC_ClockConfig+0x358>)
 8008df2:	699b      	ldr	r3, [r3, #24]
 8008df4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	691b      	ldr	r3, [r3, #16]
 8008dfc:	4939      	ldr	r1, [pc, #228]	@ (8008ee4 <HAL_RCC_ClockConfig+0x358>)
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f003 0308 	and.w	r3, r3, #8
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d010      	beq.n	8008e30 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	695a      	ldr	r2, [r3, #20]
 8008e12:	4b34      	ldr	r3, [pc, #208]	@ (8008ee4 <HAL_RCC_ClockConfig+0x358>)
 8008e14:	69db      	ldr	r3, [r3, #28]
 8008e16:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d208      	bcs.n	8008e30 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008e1e:	4b31      	ldr	r3, [pc, #196]	@ (8008ee4 <HAL_RCC_ClockConfig+0x358>)
 8008e20:	69db      	ldr	r3, [r3, #28]
 8008e22:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	695b      	ldr	r3, [r3, #20]
 8008e2a:	492e      	ldr	r1, [pc, #184]	@ (8008ee4 <HAL_RCC_ClockConfig+0x358>)
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f003 0310 	and.w	r3, r3, #16
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d010      	beq.n	8008e5e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	699a      	ldr	r2, [r3, #24]
 8008e40:	4b28      	ldr	r3, [pc, #160]	@ (8008ee4 <HAL_RCC_ClockConfig+0x358>)
 8008e42:	69db      	ldr	r3, [r3, #28]
 8008e44:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	d208      	bcs.n	8008e5e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008e4c:	4b25      	ldr	r3, [pc, #148]	@ (8008ee4 <HAL_RCC_ClockConfig+0x358>)
 8008e4e:	69db      	ldr	r3, [r3, #28]
 8008e50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	699b      	ldr	r3, [r3, #24]
 8008e58:	4922      	ldr	r1, [pc, #136]	@ (8008ee4 <HAL_RCC_ClockConfig+0x358>)
 8008e5a:	4313      	orrs	r3, r2
 8008e5c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f003 0320 	and.w	r3, r3, #32
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d010      	beq.n	8008e8c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	69da      	ldr	r2, [r3, #28]
 8008e6e:	4b1d      	ldr	r3, [pc, #116]	@ (8008ee4 <HAL_RCC_ClockConfig+0x358>)
 8008e70:	6a1b      	ldr	r3, [r3, #32]
 8008e72:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d208      	bcs.n	8008e8c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008e7a:	4b1a      	ldr	r3, [pc, #104]	@ (8008ee4 <HAL_RCC_ClockConfig+0x358>)
 8008e7c:	6a1b      	ldr	r3, [r3, #32]
 8008e7e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	69db      	ldr	r3, [r3, #28]
 8008e86:	4917      	ldr	r1, [pc, #92]	@ (8008ee4 <HAL_RCC_ClockConfig+0x358>)
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008e8c:	f000 f834 	bl	8008ef8 <HAL_RCC_GetSysClockFreq>
 8008e90:	4602      	mov	r2, r0
 8008e92:	4b14      	ldr	r3, [pc, #80]	@ (8008ee4 <HAL_RCC_ClockConfig+0x358>)
 8008e94:	699b      	ldr	r3, [r3, #24]
 8008e96:	0a1b      	lsrs	r3, r3, #8
 8008e98:	f003 030f 	and.w	r3, r3, #15
 8008e9c:	4912      	ldr	r1, [pc, #72]	@ (8008ee8 <HAL_RCC_ClockConfig+0x35c>)
 8008e9e:	5ccb      	ldrb	r3, [r1, r3]
 8008ea0:	f003 031f 	and.w	r3, r3, #31
 8008ea4:	fa22 f303 	lsr.w	r3, r2, r3
 8008ea8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8008ee4 <HAL_RCC_ClockConfig+0x358>)
 8008eac:	699b      	ldr	r3, [r3, #24]
 8008eae:	f003 030f 	and.w	r3, r3, #15
 8008eb2:	4a0d      	ldr	r2, [pc, #52]	@ (8008ee8 <HAL_RCC_ClockConfig+0x35c>)
 8008eb4:	5cd3      	ldrb	r3, [r2, r3]
 8008eb6:	f003 031f 	and.w	r3, r3, #31
 8008eba:	693a      	ldr	r2, [r7, #16]
 8008ebc:	fa22 f303 	lsr.w	r3, r2, r3
 8008ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8008eec <HAL_RCC_ClockConfig+0x360>)
 8008ec2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008ec4:	4a0a      	ldr	r2, [pc, #40]	@ (8008ef0 <HAL_RCC_ClockConfig+0x364>)
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008eca:	4b0a      	ldr	r3, [pc, #40]	@ (8008ef4 <HAL_RCC_ClockConfig+0x368>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f7fa f90c 	bl	80030ec <HAL_InitTick>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3718      	adds	r7, #24
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}
 8008ee2:	bf00      	nop
 8008ee4:	58024400 	.word	0x58024400
 8008ee8:	0801691c 	.word	0x0801691c
 8008eec:	24000004 	.word	0x24000004
 8008ef0:	24000000 	.word	0x24000000
 8008ef4:	24000008 	.word	0x24000008

08008ef8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b089      	sub	sp, #36	@ 0x24
 8008efc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008efe:	4bb3      	ldr	r3, [pc, #716]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f00:	691b      	ldr	r3, [r3, #16]
 8008f02:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008f06:	2b18      	cmp	r3, #24
 8008f08:	f200 8155 	bhi.w	80091b6 <HAL_RCC_GetSysClockFreq+0x2be>
 8008f0c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f14 <HAL_RCC_GetSysClockFreq+0x1c>)
 8008f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f12:	bf00      	nop
 8008f14:	08008f79 	.word	0x08008f79
 8008f18:	080091b7 	.word	0x080091b7
 8008f1c:	080091b7 	.word	0x080091b7
 8008f20:	080091b7 	.word	0x080091b7
 8008f24:	080091b7 	.word	0x080091b7
 8008f28:	080091b7 	.word	0x080091b7
 8008f2c:	080091b7 	.word	0x080091b7
 8008f30:	080091b7 	.word	0x080091b7
 8008f34:	08008f9f 	.word	0x08008f9f
 8008f38:	080091b7 	.word	0x080091b7
 8008f3c:	080091b7 	.word	0x080091b7
 8008f40:	080091b7 	.word	0x080091b7
 8008f44:	080091b7 	.word	0x080091b7
 8008f48:	080091b7 	.word	0x080091b7
 8008f4c:	080091b7 	.word	0x080091b7
 8008f50:	080091b7 	.word	0x080091b7
 8008f54:	08008fa5 	.word	0x08008fa5
 8008f58:	080091b7 	.word	0x080091b7
 8008f5c:	080091b7 	.word	0x080091b7
 8008f60:	080091b7 	.word	0x080091b7
 8008f64:	080091b7 	.word	0x080091b7
 8008f68:	080091b7 	.word	0x080091b7
 8008f6c:	080091b7 	.word	0x080091b7
 8008f70:	080091b7 	.word	0x080091b7
 8008f74:	08008fab 	.word	0x08008fab
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f78:	4b94      	ldr	r3, [pc, #592]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f003 0320 	and.w	r3, r3, #32
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d009      	beq.n	8008f98 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008f84:	4b91      	ldr	r3, [pc, #580]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	08db      	lsrs	r3, r3, #3
 8008f8a:	f003 0303 	and.w	r3, r3, #3
 8008f8e:	4a90      	ldr	r2, [pc, #576]	@ (80091d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008f90:	fa22 f303 	lsr.w	r3, r2, r3
 8008f94:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008f96:	e111      	b.n	80091bc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008f98:	4b8d      	ldr	r3, [pc, #564]	@ (80091d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008f9a:	61bb      	str	r3, [r7, #24]
      break;
 8008f9c:	e10e      	b.n	80091bc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008f9e:	4b8d      	ldr	r3, [pc, #564]	@ (80091d4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008fa0:	61bb      	str	r3, [r7, #24]
      break;
 8008fa2:	e10b      	b.n	80091bc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008fa4:	4b8c      	ldr	r3, [pc, #560]	@ (80091d8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008fa6:	61bb      	str	r3, [r7, #24]
      break;
 8008fa8:	e108      	b.n	80091bc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008faa:	4b88      	ldr	r3, [pc, #544]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fae:	f003 0303 	and.w	r3, r3, #3
 8008fb2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008fb4:	4b85      	ldr	r3, [pc, #532]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fb8:	091b      	lsrs	r3, r3, #4
 8008fba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008fbe:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008fc0:	4b82      	ldr	r3, [pc, #520]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fc4:	f003 0301 	and.w	r3, r3, #1
 8008fc8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008fca:	4b80      	ldr	r3, [pc, #512]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fce:	08db      	lsrs	r3, r3, #3
 8008fd0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008fd4:	68fa      	ldr	r2, [r7, #12]
 8008fd6:	fb02 f303 	mul.w	r3, r2, r3
 8008fda:	ee07 3a90 	vmov	s15, r3
 8008fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fe2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008fe6:	693b      	ldr	r3, [r7, #16]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	f000 80e1 	beq.w	80091b0 <HAL_RCC_GetSysClockFreq+0x2b8>
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	2b02      	cmp	r3, #2
 8008ff2:	f000 8083 	beq.w	80090fc <HAL_RCC_GetSysClockFreq+0x204>
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	2b02      	cmp	r3, #2
 8008ffa:	f200 80a1 	bhi.w	8009140 <HAL_RCC_GetSysClockFreq+0x248>
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d003      	beq.n	800900c <HAL_RCC_GetSysClockFreq+0x114>
 8009004:	697b      	ldr	r3, [r7, #20]
 8009006:	2b01      	cmp	r3, #1
 8009008:	d056      	beq.n	80090b8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800900a:	e099      	b.n	8009140 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800900c:	4b6f      	ldr	r3, [pc, #444]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f003 0320 	and.w	r3, r3, #32
 8009014:	2b00      	cmp	r3, #0
 8009016:	d02d      	beq.n	8009074 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009018:	4b6c      	ldr	r3, [pc, #432]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	08db      	lsrs	r3, r3, #3
 800901e:	f003 0303 	and.w	r3, r3, #3
 8009022:	4a6b      	ldr	r2, [pc, #428]	@ (80091d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009024:	fa22 f303 	lsr.w	r3, r2, r3
 8009028:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	ee07 3a90 	vmov	s15, r3
 8009030:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	ee07 3a90 	vmov	s15, r3
 800903a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800903e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009042:	4b62      	ldr	r3, [pc, #392]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009046:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800904a:	ee07 3a90 	vmov	s15, r3
 800904e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009052:	ed97 6a02 	vldr	s12, [r7, #8]
 8009056:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80091dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800905a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800905e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009062:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009066:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800906a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800906e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8009072:	e087      	b.n	8009184 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	ee07 3a90 	vmov	s15, r3
 800907a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800907e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80091e0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8009082:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009086:	4b51      	ldr	r3, [pc, #324]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800908a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800908e:	ee07 3a90 	vmov	s15, r3
 8009092:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009096:	ed97 6a02 	vldr	s12, [r7, #8]
 800909a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80091dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800909e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80090b6:	e065      	b.n	8009184 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	ee07 3a90 	vmov	s15, r3
 80090be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090c2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80091e4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80090c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090ca:	4b40      	ldr	r3, [pc, #256]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80090cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090d2:	ee07 3a90 	vmov	s15, r3
 80090d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090da:	ed97 6a02 	vldr	s12, [r7, #8]
 80090de:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80091dc <HAL_RCC_GetSysClockFreq+0x2e4>
 80090e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80090fa:	e043      	b.n	8009184 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	ee07 3a90 	vmov	s15, r3
 8009102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009106:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80091e8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800910a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800910e:	4b2f      	ldr	r3, [pc, #188]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009112:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009116:	ee07 3a90 	vmov	s15, r3
 800911a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800911e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009122:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80091dc <HAL_RCC_GetSysClockFreq+0x2e4>
 8009126:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800912a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800912e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009132:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800913a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800913e:	e021      	b.n	8009184 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	ee07 3a90 	vmov	s15, r3
 8009146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800914a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80091e4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800914e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009152:	4b1e      	ldr	r3, [pc, #120]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009156:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800915a:	ee07 3a90 	vmov	s15, r3
 800915e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009162:	ed97 6a02 	vldr	s12, [r7, #8]
 8009166:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80091dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800916a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800916e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009172:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009176:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800917a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800917e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009182:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8009184:	4b11      	ldr	r3, [pc, #68]	@ (80091cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009188:	0a5b      	lsrs	r3, r3, #9
 800918a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800918e:	3301      	adds	r3, #1
 8009190:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	ee07 3a90 	vmov	s15, r3
 8009198:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800919c:	edd7 6a07 	vldr	s13, [r7, #28]
 80091a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80091a8:	ee17 3a90 	vmov	r3, s15
 80091ac:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80091ae:	e005      	b.n	80091bc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80091b0:	2300      	movs	r3, #0
 80091b2:	61bb      	str	r3, [r7, #24]
      break;
 80091b4:	e002      	b.n	80091bc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80091b6:	4b07      	ldr	r3, [pc, #28]	@ (80091d4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80091b8:	61bb      	str	r3, [r7, #24]
      break;
 80091ba:	bf00      	nop
  }

  return sysclockfreq;
 80091bc:	69bb      	ldr	r3, [r7, #24]
}
 80091be:	4618      	mov	r0, r3
 80091c0:	3724      	adds	r7, #36	@ 0x24
 80091c2:	46bd      	mov	sp, r7
 80091c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c8:	4770      	bx	lr
 80091ca:	bf00      	nop
 80091cc:	58024400 	.word	0x58024400
 80091d0:	03d09000 	.word	0x03d09000
 80091d4:	003d0900 	.word	0x003d0900
 80091d8:	016e3600 	.word	0x016e3600
 80091dc:	46000000 	.word	0x46000000
 80091e0:	4c742400 	.word	0x4c742400
 80091e4:	4a742400 	.word	0x4a742400
 80091e8:	4bb71b00 	.word	0x4bb71b00

080091ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b082      	sub	sp, #8
 80091f0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80091f2:	f7ff fe81 	bl	8008ef8 <HAL_RCC_GetSysClockFreq>
 80091f6:	4602      	mov	r2, r0
 80091f8:	4b10      	ldr	r3, [pc, #64]	@ (800923c <HAL_RCC_GetHCLKFreq+0x50>)
 80091fa:	699b      	ldr	r3, [r3, #24]
 80091fc:	0a1b      	lsrs	r3, r3, #8
 80091fe:	f003 030f 	and.w	r3, r3, #15
 8009202:	490f      	ldr	r1, [pc, #60]	@ (8009240 <HAL_RCC_GetHCLKFreq+0x54>)
 8009204:	5ccb      	ldrb	r3, [r1, r3]
 8009206:	f003 031f 	and.w	r3, r3, #31
 800920a:	fa22 f303 	lsr.w	r3, r2, r3
 800920e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009210:	4b0a      	ldr	r3, [pc, #40]	@ (800923c <HAL_RCC_GetHCLKFreq+0x50>)
 8009212:	699b      	ldr	r3, [r3, #24]
 8009214:	f003 030f 	and.w	r3, r3, #15
 8009218:	4a09      	ldr	r2, [pc, #36]	@ (8009240 <HAL_RCC_GetHCLKFreq+0x54>)
 800921a:	5cd3      	ldrb	r3, [r2, r3]
 800921c:	f003 031f 	and.w	r3, r3, #31
 8009220:	687a      	ldr	r2, [r7, #4]
 8009222:	fa22 f303 	lsr.w	r3, r2, r3
 8009226:	4a07      	ldr	r2, [pc, #28]	@ (8009244 <HAL_RCC_GetHCLKFreq+0x58>)
 8009228:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800922a:	4a07      	ldr	r2, [pc, #28]	@ (8009248 <HAL_RCC_GetHCLKFreq+0x5c>)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8009230:	4b04      	ldr	r3, [pc, #16]	@ (8009244 <HAL_RCC_GetHCLKFreq+0x58>)
 8009232:	681b      	ldr	r3, [r3, #0]
}
 8009234:	4618      	mov	r0, r3
 8009236:	3708      	adds	r7, #8
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}
 800923c:	58024400 	.word	0x58024400
 8009240:	0801691c 	.word	0x0801691c
 8009244:	24000004 	.word	0x24000004
 8009248:	24000000 	.word	0x24000000

0800924c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8009250:	f7ff ffcc 	bl	80091ec <HAL_RCC_GetHCLKFreq>
 8009254:	4602      	mov	r2, r0
 8009256:	4b06      	ldr	r3, [pc, #24]	@ (8009270 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009258:	69db      	ldr	r3, [r3, #28]
 800925a:	091b      	lsrs	r3, r3, #4
 800925c:	f003 0307 	and.w	r3, r3, #7
 8009260:	4904      	ldr	r1, [pc, #16]	@ (8009274 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009262:	5ccb      	ldrb	r3, [r1, r3]
 8009264:	f003 031f 	and.w	r3, r3, #31
 8009268:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800926c:	4618      	mov	r0, r3
 800926e:	bd80      	pop	{r7, pc}
 8009270:	58024400 	.word	0x58024400
 8009274:	0801691c 	.word	0x0801691c

08009278 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800927c:	f7ff ffb6 	bl	80091ec <HAL_RCC_GetHCLKFreq>
 8009280:	4602      	mov	r2, r0
 8009282:	4b06      	ldr	r3, [pc, #24]	@ (800929c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009284:	69db      	ldr	r3, [r3, #28]
 8009286:	0a1b      	lsrs	r3, r3, #8
 8009288:	f003 0307 	and.w	r3, r3, #7
 800928c:	4904      	ldr	r1, [pc, #16]	@ (80092a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800928e:	5ccb      	ldrb	r3, [r1, r3]
 8009290:	f003 031f 	and.w	r3, r3, #31
 8009294:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009298:	4618      	mov	r0, r3
 800929a:	bd80      	pop	{r7, pc}
 800929c:	58024400 	.word	0x58024400
 80092a0:	0801691c 	.word	0x0801691c

080092a4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80092a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80092a8:	b0c6      	sub	sp, #280	@ 0x118
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80092b0:	2300      	movs	r3, #0
 80092b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80092b6:	2300      	movs	r3, #0
 80092b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80092bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80092c8:	2500      	movs	r5, #0
 80092ca:	ea54 0305 	orrs.w	r3, r4, r5
 80092ce:	d049      	beq.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80092d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80092d6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80092da:	d02f      	beq.n	800933c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80092dc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80092e0:	d828      	bhi.n	8009334 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80092e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80092e6:	d01a      	beq.n	800931e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80092e8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80092ec:	d822      	bhi.n	8009334 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d003      	beq.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x56>
 80092f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092f6:	d007      	beq.n	8009308 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80092f8:	e01c      	b.n	8009334 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80092fa:	4bab      	ldr	r3, [pc, #684]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80092fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092fe:	4aaa      	ldr	r2, [pc, #680]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009300:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009304:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009306:	e01a      	b.n	800933e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009308:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800930c:	3308      	adds	r3, #8
 800930e:	2102      	movs	r1, #2
 8009310:	4618      	mov	r0, r3
 8009312:	f002 fa49 	bl	800b7a8 <RCCEx_PLL2_Config>
 8009316:	4603      	mov	r3, r0
 8009318:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800931c:	e00f      	b.n	800933e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800931e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009322:	3328      	adds	r3, #40	@ 0x28
 8009324:	2102      	movs	r1, #2
 8009326:	4618      	mov	r0, r3
 8009328:	f002 faf0 	bl	800b90c <RCCEx_PLL3_Config>
 800932c:	4603      	mov	r3, r0
 800932e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009332:	e004      	b.n	800933e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009334:	2301      	movs	r3, #1
 8009336:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800933a:	e000      	b.n	800933e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800933c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800933e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009342:	2b00      	cmp	r3, #0
 8009344:	d10a      	bne.n	800935c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009346:	4b98      	ldr	r3, [pc, #608]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009348:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800934a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800934e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009352:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009354:	4a94      	ldr	r2, [pc, #592]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009356:	430b      	orrs	r3, r1
 8009358:	6513      	str	r3, [r2, #80]	@ 0x50
 800935a:	e003      	b.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800935c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009360:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009364:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800936c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8009370:	f04f 0900 	mov.w	r9, #0
 8009374:	ea58 0309 	orrs.w	r3, r8, r9
 8009378:	d047      	beq.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800937a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800937e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009380:	2b04      	cmp	r3, #4
 8009382:	d82a      	bhi.n	80093da <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009384:	a201      	add	r2, pc, #4	@ (adr r2, 800938c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8009386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800938a:	bf00      	nop
 800938c:	080093a1 	.word	0x080093a1
 8009390:	080093af 	.word	0x080093af
 8009394:	080093c5 	.word	0x080093c5
 8009398:	080093e3 	.word	0x080093e3
 800939c:	080093e3 	.word	0x080093e3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093a0:	4b81      	ldr	r3, [pc, #516]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80093a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a4:	4a80      	ldr	r2, [pc, #512]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80093a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80093aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80093ac:	e01a      	b.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80093ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093b2:	3308      	adds	r3, #8
 80093b4:	2100      	movs	r1, #0
 80093b6:	4618      	mov	r0, r3
 80093b8:	f002 f9f6 	bl	800b7a8 <RCCEx_PLL2_Config>
 80093bc:	4603      	mov	r3, r0
 80093be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80093c2:	e00f      	b.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80093c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093c8:	3328      	adds	r3, #40	@ 0x28
 80093ca:	2100      	movs	r1, #0
 80093cc:	4618      	mov	r0, r3
 80093ce:	f002 fa9d 	bl	800b90c <RCCEx_PLL3_Config>
 80093d2:	4603      	mov	r3, r0
 80093d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80093d8:	e004      	b.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80093da:	2301      	movs	r3, #1
 80093dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80093e0:	e000      	b.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80093e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d10a      	bne.n	8009402 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80093ec:	4b6e      	ldr	r3, [pc, #440]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80093ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093f0:	f023 0107 	bic.w	r1, r3, #7
 80093f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093fa:	4a6b      	ldr	r2, [pc, #428]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80093fc:	430b      	orrs	r3, r1
 80093fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8009400:	e003      	b.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009402:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009406:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800940a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800940e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009412:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8009416:	f04f 0b00 	mov.w	fp, #0
 800941a:	ea5a 030b 	orrs.w	r3, sl, fp
 800941e:	d05b      	beq.n	80094d8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8009420:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009424:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009428:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800942c:	d03b      	beq.n	80094a6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800942e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8009432:	d834      	bhi.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009434:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009438:	d037      	beq.n	80094aa <HAL_RCCEx_PeriphCLKConfig+0x206>
 800943a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800943e:	d82e      	bhi.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009440:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009444:	d033      	beq.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8009446:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800944a:	d828      	bhi.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800944c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009450:	d01a      	beq.n	8009488 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8009452:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009456:	d822      	bhi.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009458:	2b00      	cmp	r3, #0
 800945a:	d003      	beq.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800945c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009460:	d007      	beq.n	8009472 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8009462:	e01c      	b.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009464:	4b50      	ldr	r3, [pc, #320]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009468:	4a4f      	ldr	r2, [pc, #316]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800946a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800946e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009470:	e01e      	b.n	80094b0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009472:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009476:	3308      	adds	r3, #8
 8009478:	2100      	movs	r1, #0
 800947a:	4618      	mov	r0, r3
 800947c:	f002 f994 	bl	800b7a8 <RCCEx_PLL2_Config>
 8009480:	4603      	mov	r3, r0
 8009482:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009486:	e013      	b.n	80094b0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009488:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800948c:	3328      	adds	r3, #40	@ 0x28
 800948e:	2100      	movs	r1, #0
 8009490:	4618      	mov	r0, r3
 8009492:	f002 fa3b 	bl	800b90c <RCCEx_PLL3_Config>
 8009496:	4603      	mov	r3, r0
 8009498:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800949c:	e008      	b.n	80094b0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800949e:	2301      	movs	r3, #1
 80094a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80094a4:	e004      	b.n	80094b0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80094a6:	bf00      	nop
 80094a8:	e002      	b.n	80094b0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80094aa:	bf00      	nop
 80094ac:	e000      	b.n	80094b0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80094ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80094b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d10b      	bne.n	80094d0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80094b8:	4b3b      	ldr	r3, [pc, #236]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80094ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094bc:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80094c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80094c8:	4a37      	ldr	r2, [pc, #220]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80094ca:	430b      	orrs	r3, r1
 80094cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80094ce:	e003      	b.n	80094d8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80094d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80094d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80094e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80094e8:	2300      	movs	r3, #0
 80094ea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80094ee:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80094f2:	460b      	mov	r3, r1
 80094f4:	4313      	orrs	r3, r2
 80094f6:	d05d      	beq.n	80095b4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80094f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094fc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009500:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009504:	d03b      	beq.n	800957e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8009506:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800950a:	d834      	bhi.n	8009576 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800950c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009510:	d037      	beq.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8009512:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009516:	d82e      	bhi.n	8009576 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009518:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800951c:	d033      	beq.n	8009586 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800951e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009522:	d828      	bhi.n	8009576 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009524:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009528:	d01a      	beq.n	8009560 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800952a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800952e:	d822      	bhi.n	8009576 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8009530:	2b00      	cmp	r3, #0
 8009532:	d003      	beq.n	800953c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8009534:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009538:	d007      	beq.n	800954a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800953a:	e01c      	b.n	8009576 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800953c:	4b1a      	ldr	r3, [pc, #104]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800953e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009540:	4a19      	ldr	r2, [pc, #100]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009542:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009546:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009548:	e01e      	b.n	8009588 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800954a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800954e:	3308      	adds	r3, #8
 8009550:	2100      	movs	r1, #0
 8009552:	4618      	mov	r0, r3
 8009554:	f002 f928 	bl	800b7a8 <RCCEx_PLL2_Config>
 8009558:	4603      	mov	r3, r0
 800955a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800955e:	e013      	b.n	8009588 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009560:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009564:	3328      	adds	r3, #40	@ 0x28
 8009566:	2100      	movs	r1, #0
 8009568:	4618      	mov	r0, r3
 800956a:	f002 f9cf 	bl	800b90c <RCCEx_PLL3_Config>
 800956e:	4603      	mov	r3, r0
 8009570:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009574:	e008      	b.n	8009588 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009576:	2301      	movs	r3, #1
 8009578:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800957c:	e004      	b.n	8009588 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800957e:	bf00      	nop
 8009580:	e002      	b.n	8009588 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8009582:	bf00      	nop
 8009584:	e000      	b.n	8009588 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8009586:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009588:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800958c:	2b00      	cmp	r3, #0
 800958e:	d10d      	bne.n	80095ac <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009590:	4b05      	ldr	r3, [pc, #20]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009594:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009598:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800959c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80095a0:	4a01      	ldr	r2, [pc, #4]	@ (80095a8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80095a2:	430b      	orrs	r3, r1
 80095a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80095a6:	e005      	b.n	80095b4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80095a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80095b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80095b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095bc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80095c0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80095c4:	2300      	movs	r3, #0
 80095c6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80095ca:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80095ce:	460b      	mov	r3, r1
 80095d0:	4313      	orrs	r3, r2
 80095d2:	d03a      	beq.n	800964a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80095d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095da:	2b30      	cmp	r3, #48	@ 0x30
 80095dc:	d01f      	beq.n	800961e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80095de:	2b30      	cmp	r3, #48	@ 0x30
 80095e0:	d819      	bhi.n	8009616 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80095e2:	2b20      	cmp	r3, #32
 80095e4:	d00c      	beq.n	8009600 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80095e6:	2b20      	cmp	r3, #32
 80095e8:	d815      	bhi.n	8009616 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d019      	beq.n	8009622 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80095ee:	2b10      	cmp	r3, #16
 80095f0:	d111      	bne.n	8009616 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095f2:	4baa      	ldr	r3, [pc, #680]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80095f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095f6:	4aa9      	ldr	r2, [pc, #676]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80095f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80095fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80095fe:	e011      	b.n	8009624 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009604:	3308      	adds	r3, #8
 8009606:	2102      	movs	r1, #2
 8009608:	4618      	mov	r0, r3
 800960a:	f002 f8cd 	bl	800b7a8 <RCCEx_PLL2_Config>
 800960e:	4603      	mov	r3, r0
 8009610:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8009614:	e006      	b.n	8009624 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009616:	2301      	movs	r3, #1
 8009618:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800961c:	e002      	b.n	8009624 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800961e:	bf00      	nop
 8009620:	e000      	b.n	8009624 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8009622:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009624:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009628:	2b00      	cmp	r3, #0
 800962a:	d10a      	bne.n	8009642 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800962c:	4b9b      	ldr	r3, [pc, #620]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800962e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009630:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009634:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800963a:	4a98      	ldr	r2, [pc, #608]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800963c:	430b      	orrs	r3, r1
 800963e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009640:	e003      	b.n	800964a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009642:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009646:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800964a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800964e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009652:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009656:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800965a:	2300      	movs	r3, #0
 800965c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009660:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009664:	460b      	mov	r3, r1
 8009666:	4313      	orrs	r3, r2
 8009668:	d051      	beq.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800966a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800966e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009670:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009674:	d035      	beq.n	80096e2 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8009676:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800967a:	d82e      	bhi.n	80096da <HAL_RCCEx_PeriphCLKConfig+0x436>
 800967c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009680:	d031      	beq.n	80096e6 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8009682:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009686:	d828      	bhi.n	80096da <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009688:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800968c:	d01a      	beq.n	80096c4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800968e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009692:	d822      	bhi.n	80096da <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009694:	2b00      	cmp	r3, #0
 8009696:	d003      	beq.n	80096a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8009698:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800969c:	d007      	beq.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800969e:	e01c      	b.n	80096da <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80096a0:	4b7e      	ldr	r3, [pc, #504]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80096a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096a4:	4a7d      	ldr	r2, [pc, #500]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80096a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80096aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80096ac:	e01c      	b.n	80096e8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80096ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096b2:	3308      	adds	r3, #8
 80096b4:	2100      	movs	r1, #0
 80096b6:	4618      	mov	r0, r3
 80096b8:	f002 f876 	bl	800b7a8 <RCCEx_PLL2_Config>
 80096bc:	4603      	mov	r3, r0
 80096be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80096c2:	e011      	b.n	80096e8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80096c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096c8:	3328      	adds	r3, #40	@ 0x28
 80096ca:	2100      	movs	r1, #0
 80096cc:	4618      	mov	r0, r3
 80096ce:	f002 f91d 	bl	800b90c <RCCEx_PLL3_Config>
 80096d2:	4603      	mov	r3, r0
 80096d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80096d8:	e006      	b.n	80096e8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80096da:	2301      	movs	r3, #1
 80096dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80096e0:	e002      	b.n	80096e8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80096e2:	bf00      	nop
 80096e4:	e000      	b.n	80096e8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80096e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d10a      	bne.n	8009706 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80096f0:	4b6a      	ldr	r3, [pc, #424]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80096f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096f4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80096f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096fe:	4a67      	ldr	r2, [pc, #412]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009700:	430b      	orrs	r3, r1
 8009702:	6513      	str	r3, [r2, #80]	@ 0x50
 8009704:	e003      	b.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009706:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800970a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800970e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009716:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800971a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800971e:	2300      	movs	r3, #0
 8009720:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009724:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009728:	460b      	mov	r3, r1
 800972a:	4313      	orrs	r3, r2
 800972c:	d053      	beq.n	80097d6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800972e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009732:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009734:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009738:	d033      	beq.n	80097a2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800973a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800973e:	d82c      	bhi.n	800979a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009740:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009744:	d02f      	beq.n	80097a6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8009746:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800974a:	d826      	bhi.n	800979a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800974c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009750:	d02b      	beq.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0x506>
 8009752:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009756:	d820      	bhi.n	800979a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009758:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800975c:	d012      	beq.n	8009784 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800975e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009762:	d81a      	bhi.n	800979a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009764:	2b00      	cmp	r3, #0
 8009766:	d022      	beq.n	80097ae <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8009768:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800976c:	d115      	bne.n	800979a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800976e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009772:	3308      	adds	r3, #8
 8009774:	2101      	movs	r1, #1
 8009776:	4618      	mov	r0, r3
 8009778:	f002 f816 	bl	800b7a8 <RCCEx_PLL2_Config>
 800977c:	4603      	mov	r3, r0
 800977e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009782:	e015      	b.n	80097b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009788:	3328      	adds	r3, #40	@ 0x28
 800978a:	2101      	movs	r1, #1
 800978c:	4618      	mov	r0, r3
 800978e:	f002 f8bd 	bl	800b90c <RCCEx_PLL3_Config>
 8009792:	4603      	mov	r3, r0
 8009794:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009798:	e00a      	b.n	80097b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800979a:	2301      	movs	r3, #1
 800979c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80097a0:	e006      	b.n	80097b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80097a2:	bf00      	nop
 80097a4:	e004      	b.n	80097b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80097a6:	bf00      	nop
 80097a8:	e002      	b.n	80097b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80097aa:	bf00      	nop
 80097ac:	e000      	b.n	80097b0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80097ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d10a      	bne.n	80097ce <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80097b8:	4b38      	ldr	r3, [pc, #224]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80097ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097bc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80097c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097c6:	4a35      	ldr	r2, [pc, #212]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80097c8:	430b      	orrs	r3, r1
 80097ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80097cc:	e003      	b.n	80097d6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80097d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80097d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097de:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80097e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80097e6:	2300      	movs	r3, #0
 80097e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80097ec:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80097f0:	460b      	mov	r3, r1
 80097f2:	4313      	orrs	r3, r2
 80097f4:	d058      	beq.n	80098a8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80097f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80097fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009802:	d033      	beq.n	800986c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8009804:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009808:	d82c      	bhi.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800980a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800980e:	d02f      	beq.n	8009870 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8009810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009814:	d826      	bhi.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009816:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800981a:	d02b      	beq.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800981c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009820:	d820      	bhi.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009822:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009826:	d012      	beq.n	800984e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8009828:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800982c:	d81a      	bhi.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800982e:	2b00      	cmp	r3, #0
 8009830:	d022      	beq.n	8009878 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8009832:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009836:	d115      	bne.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009838:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800983c:	3308      	adds	r3, #8
 800983e:	2101      	movs	r1, #1
 8009840:	4618      	mov	r0, r3
 8009842:	f001 ffb1 	bl	800b7a8 <RCCEx_PLL2_Config>
 8009846:	4603      	mov	r3, r0
 8009848:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800984c:	e015      	b.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800984e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009852:	3328      	adds	r3, #40	@ 0x28
 8009854:	2101      	movs	r1, #1
 8009856:	4618      	mov	r0, r3
 8009858:	f002 f858 	bl	800b90c <RCCEx_PLL3_Config>
 800985c:	4603      	mov	r3, r0
 800985e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009862:	e00a      	b.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009864:	2301      	movs	r3, #1
 8009866:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800986a:	e006      	b.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800986c:	bf00      	nop
 800986e:	e004      	b.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009870:	bf00      	nop
 8009872:	e002      	b.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009874:	bf00      	nop
 8009876:	e000      	b.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009878:	bf00      	nop
    }

    if (ret == HAL_OK)
 800987a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800987e:	2b00      	cmp	r3, #0
 8009880:	d10e      	bne.n	80098a0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009882:	4b06      	ldr	r3, [pc, #24]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009886:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800988a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800988e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009892:	4a02      	ldr	r2, [pc, #8]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009894:	430b      	orrs	r3, r1
 8009896:	6593      	str	r3, [r2, #88]	@ 0x58
 8009898:	e006      	b.n	80098a8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800989a:	bf00      	nop
 800989c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80098a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80098a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80098b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80098b8:	2300      	movs	r3, #0
 80098ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80098be:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80098c2:	460b      	mov	r3, r1
 80098c4:	4313      	orrs	r3, r2
 80098c6:	d037      	beq.n	8009938 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80098c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80098d2:	d00e      	beq.n	80098f2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80098d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80098d8:	d816      	bhi.n	8009908 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d018      	beq.n	8009910 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80098de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80098e2:	d111      	bne.n	8009908 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80098e4:	4bc4      	ldr	r3, [pc, #784]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80098e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098e8:	4ac3      	ldr	r2, [pc, #780]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80098ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80098ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80098f0:	e00f      	b.n	8009912 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80098f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098f6:	3308      	adds	r3, #8
 80098f8:	2101      	movs	r1, #1
 80098fa:	4618      	mov	r0, r3
 80098fc:	f001 ff54 	bl	800b7a8 <RCCEx_PLL2_Config>
 8009900:	4603      	mov	r3, r0
 8009902:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009906:	e004      	b.n	8009912 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009908:	2301      	movs	r3, #1
 800990a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800990e:	e000      	b.n	8009912 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8009910:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009912:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009916:	2b00      	cmp	r3, #0
 8009918:	d10a      	bne.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800991a:	4bb7      	ldr	r3, [pc, #732]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800991c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800991e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009922:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009926:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009928:	4ab3      	ldr	r2, [pc, #716]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800992a:	430b      	orrs	r3, r1
 800992c:	6513      	str	r3, [r2, #80]	@ 0x50
 800992e:	e003      	b.n	8009938 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009930:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009934:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009938:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800993c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009940:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009944:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009948:	2300      	movs	r3, #0
 800994a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800994e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009952:	460b      	mov	r3, r1
 8009954:	4313      	orrs	r3, r2
 8009956:	d039      	beq.n	80099cc <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009958:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800995c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800995e:	2b03      	cmp	r3, #3
 8009960:	d81c      	bhi.n	800999c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8009962:	a201      	add	r2, pc, #4	@ (adr r2, 8009968 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8009964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009968:	080099a5 	.word	0x080099a5
 800996c:	08009979 	.word	0x08009979
 8009970:	08009987 	.word	0x08009987
 8009974:	080099a5 	.word	0x080099a5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009978:	4b9f      	ldr	r3, [pc, #636]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800997a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800997c:	4a9e      	ldr	r2, [pc, #632]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800997e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009982:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009984:	e00f      	b.n	80099a6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009986:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800998a:	3308      	adds	r3, #8
 800998c:	2102      	movs	r1, #2
 800998e:	4618      	mov	r0, r3
 8009990:	f001 ff0a 	bl	800b7a8 <RCCEx_PLL2_Config>
 8009994:	4603      	mov	r3, r0
 8009996:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800999a:	e004      	b.n	80099a6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800999c:	2301      	movs	r3, #1
 800999e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80099a2:	e000      	b.n	80099a6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80099a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d10a      	bne.n	80099c4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80099ae:	4b92      	ldr	r3, [pc, #584]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80099b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099b2:	f023 0103 	bic.w	r1, r3, #3
 80099b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099bc:	4a8e      	ldr	r2, [pc, #568]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80099be:	430b      	orrs	r3, r1
 80099c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80099c2:	e003      	b.n	80099cc <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80099cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80099d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80099dc:	2300      	movs	r3, #0
 80099de:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80099e2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80099e6:	460b      	mov	r3, r1
 80099e8:	4313      	orrs	r3, r2
 80099ea:	f000 8099 	beq.w	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80099ee:	4b83      	ldr	r3, [pc, #524]	@ (8009bfc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4a82      	ldr	r2, [pc, #520]	@ (8009bfc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80099f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099f8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80099fa:	f7f9 fbc1 	bl	8003180 <HAL_GetTick>
 80099fe:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009a02:	e00b      	b.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009a04:	f7f9 fbbc 	bl	8003180 <HAL_GetTick>
 8009a08:	4602      	mov	r2, r0
 8009a0a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8009a0e:	1ad3      	subs	r3, r2, r3
 8009a10:	2b64      	cmp	r3, #100	@ 0x64
 8009a12:	d903      	bls.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8009a14:	2303      	movs	r3, #3
 8009a16:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009a1a:	e005      	b.n	8009a28 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009a1c:	4b77      	ldr	r3, [pc, #476]	@ (8009bfc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d0ed      	beq.n	8009a04 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8009a28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d173      	bne.n	8009b18 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009a30:	4b71      	ldr	r3, [pc, #452]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009a32:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009a34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a38:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009a3c:	4053      	eors	r3, r2
 8009a3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d015      	beq.n	8009a72 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009a46:	4b6c      	ldr	r3, [pc, #432]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a4e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009a52:	4b69      	ldr	r3, [pc, #420]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a56:	4a68      	ldr	r2, [pc, #416]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009a58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a5c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009a5e:	4b66      	ldr	r3, [pc, #408]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a62:	4a65      	ldr	r2, [pc, #404]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009a64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a68:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009a6a:	4a63      	ldr	r2, [pc, #396]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009a6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a70:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009a72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a76:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009a7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a7e:	d118      	bne.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a80:	f7f9 fb7e 	bl	8003180 <HAL_GetTick>
 8009a84:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009a88:	e00d      	b.n	8009aa6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a8a:	f7f9 fb79 	bl	8003180 <HAL_GetTick>
 8009a8e:	4602      	mov	r2, r0
 8009a90:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8009a94:	1ad2      	subs	r2, r2, r3
 8009a96:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009a9a:	429a      	cmp	r2, r3
 8009a9c:	d903      	bls.n	8009aa6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8009a9e:	2303      	movs	r3, #3
 8009aa0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8009aa4:	e005      	b.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009aa6:	4b54      	ldr	r3, [pc, #336]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009aaa:	f003 0302 	and.w	r3, r3, #2
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d0eb      	beq.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8009ab2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d129      	bne.n	8009b0e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009aba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009abe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009ac2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ac6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009aca:	d10e      	bne.n	8009aea <HAL_RCCEx_PeriphCLKConfig+0x846>
 8009acc:	4b4a      	ldr	r3, [pc, #296]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009ace:	691b      	ldr	r3, [r3, #16]
 8009ad0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009ad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ad8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009adc:	091a      	lsrs	r2, r3, #4
 8009ade:	4b48      	ldr	r3, [pc, #288]	@ (8009c00 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8009ae0:	4013      	ands	r3, r2
 8009ae2:	4a45      	ldr	r2, [pc, #276]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009ae4:	430b      	orrs	r3, r1
 8009ae6:	6113      	str	r3, [r2, #16]
 8009ae8:	e005      	b.n	8009af6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8009aea:	4b43      	ldr	r3, [pc, #268]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009aec:	691b      	ldr	r3, [r3, #16]
 8009aee:	4a42      	ldr	r2, [pc, #264]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009af0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009af4:	6113      	str	r3, [r2, #16]
 8009af6:	4b40      	ldr	r3, [pc, #256]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009af8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009afa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009afe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009b02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009b06:	4a3c      	ldr	r2, [pc, #240]	@ (8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009b08:	430b      	orrs	r3, r1
 8009b0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8009b0c:	e008      	b.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009b0e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009b12:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8009b16:	e003      	b.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009b1c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009b20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b28:	f002 0301 	and.w	r3, r2, #1
 8009b2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009b30:	2300      	movs	r3, #0
 8009b32:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009b36:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009b3a:	460b      	mov	r3, r1
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	f000 808f 	beq.w	8009c60 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009b42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b46:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009b48:	2b28      	cmp	r3, #40	@ 0x28
 8009b4a:	d871      	bhi.n	8009c30 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8009b4c:	a201      	add	r2, pc, #4	@ (adr r2, 8009b54 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8009b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b52:	bf00      	nop
 8009b54:	08009c39 	.word	0x08009c39
 8009b58:	08009c31 	.word	0x08009c31
 8009b5c:	08009c31 	.word	0x08009c31
 8009b60:	08009c31 	.word	0x08009c31
 8009b64:	08009c31 	.word	0x08009c31
 8009b68:	08009c31 	.word	0x08009c31
 8009b6c:	08009c31 	.word	0x08009c31
 8009b70:	08009c31 	.word	0x08009c31
 8009b74:	08009c05 	.word	0x08009c05
 8009b78:	08009c31 	.word	0x08009c31
 8009b7c:	08009c31 	.word	0x08009c31
 8009b80:	08009c31 	.word	0x08009c31
 8009b84:	08009c31 	.word	0x08009c31
 8009b88:	08009c31 	.word	0x08009c31
 8009b8c:	08009c31 	.word	0x08009c31
 8009b90:	08009c31 	.word	0x08009c31
 8009b94:	08009c1b 	.word	0x08009c1b
 8009b98:	08009c31 	.word	0x08009c31
 8009b9c:	08009c31 	.word	0x08009c31
 8009ba0:	08009c31 	.word	0x08009c31
 8009ba4:	08009c31 	.word	0x08009c31
 8009ba8:	08009c31 	.word	0x08009c31
 8009bac:	08009c31 	.word	0x08009c31
 8009bb0:	08009c31 	.word	0x08009c31
 8009bb4:	08009c39 	.word	0x08009c39
 8009bb8:	08009c31 	.word	0x08009c31
 8009bbc:	08009c31 	.word	0x08009c31
 8009bc0:	08009c31 	.word	0x08009c31
 8009bc4:	08009c31 	.word	0x08009c31
 8009bc8:	08009c31 	.word	0x08009c31
 8009bcc:	08009c31 	.word	0x08009c31
 8009bd0:	08009c31 	.word	0x08009c31
 8009bd4:	08009c39 	.word	0x08009c39
 8009bd8:	08009c31 	.word	0x08009c31
 8009bdc:	08009c31 	.word	0x08009c31
 8009be0:	08009c31 	.word	0x08009c31
 8009be4:	08009c31 	.word	0x08009c31
 8009be8:	08009c31 	.word	0x08009c31
 8009bec:	08009c31 	.word	0x08009c31
 8009bf0:	08009c31 	.word	0x08009c31
 8009bf4:	08009c39 	.word	0x08009c39
 8009bf8:	58024400 	.word	0x58024400
 8009bfc:	58024800 	.word	0x58024800
 8009c00:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009c04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c08:	3308      	adds	r3, #8
 8009c0a:	2101      	movs	r1, #1
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	f001 fdcb 	bl	800b7a8 <RCCEx_PLL2_Config>
 8009c12:	4603      	mov	r3, r0
 8009c14:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009c18:	e00f      	b.n	8009c3a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009c1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c1e:	3328      	adds	r3, #40	@ 0x28
 8009c20:	2101      	movs	r1, #1
 8009c22:	4618      	mov	r0, r3
 8009c24:	f001 fe72 	bl	800b90c <RCCEx_PLL3_Config>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009c2e:	e004      	b.n	8009c3a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c30:	2301      	movs	r3, #1
 8009c32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009c36:	e000      	b.n	8009c3a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8009c38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d10a      	bne.n	8009c58 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009c42:	4bbf      	ldr	r3, [pc, #764]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c46:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8009c4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c50:	4abb      	ldr	r2, [pc, #748]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009c52:	430b      	orrs	r3, r1
 8009c54:	6553      	str	r3, [r2, #84]	@ 0x54
 8009c56:	e003      	b.n	8009c60 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009c5c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009c60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c68:	f002 0302 	and.w	r3, r2, #2
 8009c6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009c70:	2300      	movs	r3, #0
 8009c72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009c76:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009c7a:	460b      	mov	r3, r1
 8009c7c:	4313      	orrs	r3, r2
 8009c7e:	d041      	beq.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009c80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c86:	2b05      	cmp	r3, #5
 8009c88:	d824      	bhi.n	8009cd4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8009c8a:	a201      	add	r2, pc, #4	@ (adr r2, 8009c90 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8009c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c90:	08009cdd 	.word	0x08009cdd
 8009c94:	08009ca9 	.word	0x08009ca9
 8009c98:	08009cbf 	.word	0x08009cbf
 8009c9c:	08009cdd 	.word	0x08009cdd
 8009ca0:	08009cdd 	.word	0x08009cdd
 8009ca4:	08009cdd 	.word	0x08009cdd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009ca8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009cac:	3308      	adds	r3, #8
 8009cae:	2101      	movs	r1, #1
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f001 fd79 	bl	800b7a8 <RCCEx_PLL2_Config>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009cbc:	e00f      	b.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009cbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009cc2:	3328      	adds	r3, #40	@ 0x28
 8009cc4:	2101      	movs	r1, #1
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	f001 fe20 	bl	800b90c <RCCEx_PLL3_Config>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009cd2:	e004      	b.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009cd4:	2301      	movs	r3, #1
 8009cd6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009cda:	e000      	b.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8009cdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cde:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d10a      	bne.n	8009cfc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009ce6:	4b96      	ldr	r3, [pc, #600]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009ce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cea:	f023 0107 	bic.w	r1, r3, #7
 8009cee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009cf2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009cf4:	4a92      	ldr	r2, [pc, #584]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009cf6:	430b      	orrs	r3, r1
 8009cf8:	6553      	str	r3, [r2, #84]	@ 0x54
 8009cfa:	e003      	b.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009cfc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009d00:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009d04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d0c:	f002 0304 	and.w	r3, r2, #4
 8009d10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009d14:	2300      	movs	r3, #0
 8009d16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009d1a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009d1e:	460b      	mov	r3, r1
 8009d20:	4313      	orrs	r3, r2
 8009d22:	d044      	beq.n	8009dae <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009d24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d2c:	2b05      	cmp	r3, #5
 8009d2e:	d825      	bhi.n	8009d7c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8009d30:	a201      	add	r2, pc, #4	@ (adr r2, 8009d38 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8009d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d36:	bf00      	nop
 8009d38:	08009d85 	.word	0x08009d85
 8009d3c:	08009d51 	.word	0x08009d51
 8009d40:	08009d67 	.word	0x08009d67
 8009d44:	08009d85 	.word	0x08009d85
 8009d48:	08009d85 	.word	0x08009d85
 8009d4c:	08009d85 	.word	0x08009d85
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d54:	3308      	adds	r3, #8
 8009d56:	2101      	movs	r1, #1
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f001 fd25 	bl	800b7a8 <RCCEx_PLL2_Config>
 8009d5e:	4603      	mov	r3, r0
 8009d60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009d64:	e00f      	b.n	8009d86 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009d66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d6a:	3328      	adds	r3, #40	@ 0x28
 8009d6c:	2101      	movs	r1, #1
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f001 fdcc 	bl	800b90c <RCCEx_PLL3_Config>
 8009d74:	4603      	mov	r3, r0
 8009d76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009d7a:	e004      	b.n	8009d86 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009d82:	e000      	b.n	8009d86 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8009d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d86:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d10b      	bne.n	8009da6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009d8e:	4b6c      	ldr	r3, [pc, #432]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d92:	f023 0107 	bic.w	r1, r3, #7
 8009d96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d9e:	4a68      	ldr	r2, [pc, #416]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009da0:	430b      	orrs	r3, r1
 8009da2:	6593      	str	r3, [r2, #88]	@ 0x58
 8009da4:	e003      	b.n	8009dae <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009da6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009daa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009dae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009db6:	f002 0320 	and.w	r3, r2, #32
 8009dba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009dc4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009dc8:	460b      	mov	r3, r1
 8009dca:	4313      	orrs	r3, r2
 8009dcc:	d055      	beq.n	8009e7a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009dce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009dd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009dd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009dda:	d033      	beq.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8009ddc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009de0:	d82c      	bhi.n	8009e3c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009de2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009de6:	d02f      	beq.n	8009e48 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8009de8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009dec:	d826      	bhi.n	8009e3c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009dee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009df2:	d02b      	beq.n	8009e4c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8009df4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009df8:	d820      	bhi.n	8009e3c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009dfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009dfe:	d012      	beq.n	8009e26 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8009e00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e04:	d81a      	bhi.n	8009e3c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d022      	beq.n	8009e50 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8009e0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e0e:	d115      	bne.n	8009e3c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009e10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e14:	3308      	adds	r3, #8
 8009e16:	2100      	movs	r1, #0
 8009e18:	4618      	mov	r0, r3
 8009e1a:	f001 fcc5 	bl	800b7a8 <RCCEx_PLL2_Config>
 8009e1e:	4603      	mov	r3, r0
 8009e20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009e24:	e015      	b.n	8009e52 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009e26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e2a:	3328      	adds	r3, #40	@ 0x28
 8009e2c:	2102      	movs	r1, #2
 8009e2e:	4618      	mov	r0, r3
 8009e30:	f001 fd6c 	bl	800b90c <RCCEx_PLL3_Config>
 8009e34:	4603      	mov	r3, r0
 8009e36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009e3a:	e00a      	b.n	8009e52 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009e42:	e006      	b.n	8009e52 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8009e44:	bf00      	nop
 8009e46:	e004      	b.n	8009e52 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8009e48:	bf00      	nop
 8009e4a:	e002      	b.n	8009e52 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8009e4c:	bf00      	nop
 8009e4e:	e000      	b.n	8009e52 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8009e50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e52:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d10b      	bne.n	8009e72 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009e5a:	4b39      	ldr	r3, [pc, #228]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009e5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e5e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009e62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e6a:	4a35      	ldr	r2, [pc, #212]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009e6c:	430b      	orrs	r3, r1
 8009e6e:	6553      	str	r3, [r2, #84]	@ 0x54
 8009e70:	e003      	b.n	8009e7a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009e76:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009e7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e82:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8009e86:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009e90:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009e94:	460b      	mov	r3, r1
 8009e96:	4313      	orrs	r3, r2
 8009e98:	d058      	beq.n	8009f4c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009e9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009ea2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009ea6:	d033      	beq.n	8009f10 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8009ea8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009eac:	d82c      	bhi.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8009eae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009eb2:	d02f      	beq.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8009eb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009eb8:	d826      	bhi.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8009eba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009ebe:	d02b      	beq.n	8009f18 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8009ec0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009ec4:	d820      	bhi.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8009ec6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009eca:	d012      	beq.n	8009ef2 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8009ecc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ed0:	d81a      	bhi.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d022      	beq.n	8009f1c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8009ed6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009eda:	d115      	bne.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009edc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ee0:	3308      	adds	r3, #8
 8009ee2:	2100      	movs	r1, #0
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f001 fc5f 	bl	800b7a8 <RCCEx_PLL2_Config>
 8009eea:	4603      	mov	r3, r0
 8009eec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009ef0:	e015      	b.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009ef2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ef6:	3328      	adds	r3, #40	@ 0x28
 8009ef8:	2102      	movs	r1, #2
 8009efa:	4618      	mov	r0, r3
 8009efc:	f001 fd06 	bl	800b90c <RCCEx_PLL3_Config>
 8009f00:	4603      	mov	r3, r0
 8009f02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009f06:	e00a      	b.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009f08:	2301      	movs	r3, #1
 8009f0a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009f0e:	e006      	b.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009f10:	bf00      	nop
 8009f12:	e004      	b.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009f14:	bf00      	nop
 8009f16:	e002      	b.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009f18:	bf00      	nop
 8009f1a:	e000      	b.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009f1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f1e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d10e      	bne.n	8009f44 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009f26:	4b06      	ldr	r3, [pc, #24]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f2a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009f2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009f36:	4a02      	ldr	r2, [pc, #8]	@ (8009f40 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009f38:	430b      	orrs	r3, r1
 8009f3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f3c:	e006      	b.n	8009f4c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8009f3e:	bf00      	nop
 8009f40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009f48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009f4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f54:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009f58:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009f62:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009f66:	460b      	mov	r3, r1
 8009f68:	4313      	orrs	r3, r2
 8009f6a:	d055      	beq.n	800a018 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009f6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f70:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009f74:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009f78:	d033      	beq.n	8009fe2 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8009f7a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009f7e:	d82c      	bhi.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009f80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009f84:	d02f      	beq.n	8009fe6 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8009f86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009f8a:	d826      	bhi.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009f8c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009f90:	d02b      	beq.n	8009fea <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8009f92:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009f96:	d820      	bhi.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009f98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009f9c:	d012      	beq.n	8009fc4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8009f9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009fa2:	d81a      	bhi.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d022      	beq.n	8009fee <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8009fa8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009fac:	d115      	bne.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009fae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009fb2:	3308      	adds	r3, #8
 8009fb4:	2100      	movs	r1, #0
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	f001 fbf6 	bl	800b7a8 <RCCEx_PLL2_Config>
 8009fbc:	4603      	mov	r3, r0
 8009fbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009fc2:	e015      	b.n	8009ff0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009fc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009fc8:	3328      	adds	r3, #40	@ 0x28
 8009fca:	2102      	movs	r1, #2
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f001 fc9d 	bl	800b90c <RCCEx_PLL3_Config>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009fd8:	e00a      	b.n	8009ff0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009fda:	2301      	movs	r3, #1
 8009fdc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009fe0:	e006      	b.n	8009ff0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009fe2:	bf00      	nop
 8009fe4:	e004      	b.n	8009ff0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009fe6:	bf00      	nop
 8009fe8:	e002      	b.n	8009ff0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009fea:	bf00      	nop
 8009fec:	e000      	b.n	8009ff0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009fee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ff0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d10b      	bne.n	800a010 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009ff8:	4ba0      	ldr	r3, [pc, #640]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009ffa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ffc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a000:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a004:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a008:	4a9c      	ldr	r2, [pc, #624]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a00a:	430b      	orrs	r3, r1
 800a00c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a00e:	e003      	b.n	800a018 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a010:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a014:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800a018:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a020:	f002 0308 	and.w	r3, r2, #8
 800a024:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a028:	2300      	movs	r3, #0
 800a02a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a02e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a032:	460b      	mov	r3, r1
 800a034:	4313      	orrs	r3, r2
 800a036:	d01e      	beq.n	800a076 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800a038:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a03c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a040:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a044:	d10c      	bne.n	800a060 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a046:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a04a:	3328      	adds	r3, #40	@ 0x28
 800a04c:	2102      	movs	r1, #2
 800a04e:	4618      	mov	r0, r3
 800a050:	f001 fc5c 	bl	800b90c <RCCEx_PLL3_Config>
 800a054:	4603      	mov	r3, r0
 800a056:	2b00      	cmp	r3, #0
 800a058:	d002      	beq.n	800a060 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800a05a:	2301      	movs	r3, #1
 800a05c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800a060:	4b86      	ldr	r3, [pc, #536]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a062:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a064:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a06c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a070:	4a82      	ldr	r2, [pc, #520]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a072:	430b      	orrs	r3, r1
 800a074:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a076:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a07e:	f002 0310 	and.w	r3, r2, #16
 800a082:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a086:	2300      	movs	r3, #0
 800a088:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a08c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800a090:	460b      	mov	r3, r1
 800a092:	4313      	orrs	r3, r2
 800a094:	d01e      	beq.n	800a0d4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a096:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a09a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a09e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a0a2:	d10c      	bne.n	800a0be <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a0a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0a8:	3328      	adds	r3, #40	@ 0x28
 800a0aa:	2102      	movs	r1, #2
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	f001 fc2d 	bl	800b90c <RCCEx_PLL3_Config>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d002      	beq.n	800a0be <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a0be:	4b6f      	ldr	r3, [pc, #444]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a0c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0c2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a0c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a0ce:	4a6b      	ldr	r2, [pc, #428]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a0d0:	430b      	orrs	r3, r1
 800a0d2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a0d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0dc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800a0e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a0e6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800a0ea:	460b      	mov	r3, r1
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	d03e      	beq.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a0f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a0f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a0fc:	d022      	beq.n	800a144 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800a0fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a102:	d81b      	bhi.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800a104:	2b00      	cmp	r3, #0
 800a106:	d003      	beq.n	800a110 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800a108:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a10c:	d00b      	beq.n	800a126 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800a10e:	e015      	b.n	800a13c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a110:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a114:	3308      	adds	r3, #8
 800a116:	2100      	movs	r1, #0
 800a118:	4618      	mov	r0, r3
 800a11a:	f001 fb45 	bl	800b7a8 <RCCEx_PLL2_Config>
 800a11e:	4603      	mov	r3, r0
 800a120:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a124:	e00f      	b.n	800a146 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a126:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a12a:	3328      	adds	r3, #40	@ 0x28
 800a12c:	2102      	movs	r1, #2
 800a12e:	4618      	mov	r0, r3
 800a130:	f001 fbec 	bl	800b90c <RCCEx_PLL3_Config>
 800a134:	4603      	mov	r3, r0
 800a136:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a13a:	e004      	b.n	800a146 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a13c:	2301      	movs	r3, #1
 800a13e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a142:	e000      	b.n	800a146 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800a144:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a146:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d10b      	bne.n	800a166 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a14e:	4b4b      	ldr	r3, [pc, #300]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a152:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800a156:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a15a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a15e:	4a47      	ldr	r2, [pc, #284]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a160:	430b      	orrs	r3, r1
 800a162:	6593      	str	r3, [r2, #88]	@ 0x58
 800a164:	e003      	b.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a166:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a16a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a16e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a172:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a176:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800a17a:	673b      	str	r3, [r7, #112]	@ 0x70
 800a17c:	2300      	movs	r3, #0
 800a17e:	677b      	str	r3, [r7, #116]	@ 0x74
 800a180:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800a184:	460b      	mov	r3, r1
 800a186:	4313      	orrs	r3, r2
 800a188:	d03b      	beq.n	800a202 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a18a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a18e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a192:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a196:	d01f      	beq.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800a198:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a19c:	d818      	bhi.n	800a1d0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800a19e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a1a2:	d003      	beq.n	800a1ac <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800a1a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a1a8:	d007      	beq.n	800a1ba <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800a1aa:	e011      	b.n	800a1d0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a1ac:	4b33      	ldr	r3, [pc, #204]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a1ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1b0:	4a32      	ldr	r2, [pc, #200]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a1b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a1b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a1b8:	e00f      	b.n	800a1da <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a1ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1be:	3328      	adds	r3, #40	@ 0x28
 800a1c0:	2101      	movs	r1, #1
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f001 fba2 	bl	800b90c <RCCEx_PLL3_Config>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800a1ce:	e004      	b.n	800a1da <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a1d6:	e000      	b.n	800a1da <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800a1d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a1da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d10b      	bne.n	800a1fa <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a1e2:	4b26      	ldr	r3, [pc, #152]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a1e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1e6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a1ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a1f2:	4a22      	ldr	r2, [pc, #136]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a1f4:	430b      	orrs	r3, r1
 800a1f6:	6553      	str	r3, [r2, #84]	@ 0x54
 800a1f8:	e003      	b.n	800a202 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a1fe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a202:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a20a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800a20e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a210:	2300      	movs	r3, #0
 800a212:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a214:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a218:	460b      	mov	r3, r1
 800a21a:	4313      	orrs	r3, r2
 800a21c:	d034      	beq.n	800a288 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a21e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a222:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a224:	2b00      	cmp	r3, #0
 800a226:	d003      	beq.n	800a230 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800a228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a22c:	d007      	beq.n	800a23e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800a22e:	e011      	b.n	800a254 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a230:	4b12      	ldr	r3, [pc, #72]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a234:	4a11      	ldr	r2, [pc, #68]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a236:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a23a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a23c:	e00e      	b.n	800a25c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a23e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a242:	3308      	adds	r3, #8
 800a244:	2102      	movs	r1, #2
 800a246:	4618      	mov	r0, r3
 800a248:	f001 faae 	bl	800b7a8 <RCCEx_PLL2_Config>
 800a24c:	4603      	mov	r3, r0
 800a24e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a252:	e003      	b.n	800a25c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800a254:	2301      	movs	r3, #1
 800a256:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a25a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a25c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a260:	2b00      	cmp	r3, #0
 800a262:	d10d      	bne.n	800a280 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a264:	4b05      	ldr	r3, [pc, #20]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a266:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a268:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a26c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a270:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a272:	4a02      	ldr	r2, [pc, #8]	@ (800a27c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a274:	430b      	orrs	r3, r1
 800a276:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a278:	e006      	b.n	800a288 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800a27a:	bf00      	nop
 800a27c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a280:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a284:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a288:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a28c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a290:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a294:	663b      	str	r3, [r7, #96]	@ 0x60
 800a296:	2300      	movs	r3, #0
 800a298:	667b      	str	r3, [r7, #100]	@ 0x64
 800a29a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a29e:	460b      	mov	r3, r1
 800a2a0:	4313      	orrs	r3, r2
 800a2a2:	d00c      	beq.n	800a2be <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a2a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2a8:	3328      	adds	r3, #40	@ 0x28
 800a2aa:	2102      	movs	r1, #2
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f001 fb2d 	bl	800b90c <RCCEx_PLL3_Config>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d002      	beq.n	800a2be <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a2be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2c6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800a2ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a2d0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a2d4:	460b      	mov	r3, r1
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	d036      	beq.n	800a348 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a2da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a2e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a2e4:	d018      	beq.n	800a318 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800a2e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a2ea:	d811      	bhi.n	800a310 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800a2ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2f0:	d014      	beq.n	800a31c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800a2f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2f6:	d80b      	bhi.n	800a310 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d011      	beq.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800a2fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a300:	d106      	bne.n	800a310 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a302:	4bb7      	ldr	r3, [pc, #732]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a306:	4ab6      	ldr	r2, [pc, #728]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a308:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a30c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a30e:	e008      	b.n	800a322 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a310:	2301      	movs	r3, #1
 800a312:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a316:	e004      	b.n	800a322 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a318:	bf00      	nop
 800a31a:	e002      	b.n	800a322 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a31c:	bf00      	nop
 800a31e:	e000      	b.n	800a322 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a320:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a322:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a326:	2b00      	cmp	r3, #0
 800a328:	d10a      	bne.n	800a340 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a32a:	4bad      	ldr	r3, [pc, #692]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a32c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a32e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a332:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a336:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a338:	4aa9      	ldr	r2, [pc, #676]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a33a:	430b      	orrs	r3, r1
 800a33c:	6553      	str	r3, [r2, #84]	@ 0x54
 800a33e:	e003      	b.n	800a348 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a340:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a344:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a348:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a34c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a350:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a354:	653b      	str	r3, [r7, #80]	@ 0x50
 800a356:	2300      	movs	r3, #0
 800a358:	657b      	str	r3, [r7, #84]	@ 0x54
 800a35a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a35e:	460b      	mov	r3, r1
 800a360:	4313      	orrs	r3, r2
 800a362:	d009      	beq.n	800a378 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a364:	4b9e      	ldr	r3, [pc, #632]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a368:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a36c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a372:	4a9b      	ldr	r2, [pc, #620]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a374:	430b      	orrs	r3, r1
 800a376:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a378:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a380:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a384:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a386:	2300      	movs	r3, #0
 800a388:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a38a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a38e:	460b      	mov	r3, r1
 800a390:	4313      	orrs	r3, r2
 800a392:	d009      	beq.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a394:	4b92      	ldr	r3, [pc, #584]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a398:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a39c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a3a2:	4a8f      	ldr	r2, [pc, #572]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a3a4:	430b      	orrs	r3, r1
 800a3a6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a3a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3b0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a3b4:	643b      	str	r3, [r7, #64]	@ 0x40
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a3ba:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a3be:	460b      	mov	r3, r1
 800a3c0:	4313      	orrs	r3, r2
 800a3c2:	d00e      	beq.n	800a3e2 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a3c4:	4b86      	ldr	r3, [pc, #536]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a3c6:	691b      	ldr	r3, [r3, #16]
 800a3c8:	4a85      	ldr	r2, [pc, #532]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a3ca:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a3ce:	6113      	str	r3, [r2, #16]
 800a3d0:	4b83      	ldr	r3, [pc, #524]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a3d2:	6919      	ldr	r1, [r3, #16]
 800a3d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3d8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a3dc:	4a80      	ldr	r2, [pc, #512]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a3de:	430b      	orrs	r3, r1
 800a3e0:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a3e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ea:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a3ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a3f4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a3f8:	460b      	mov	r3, r1
 800a3fa:	4313      	orrs	r3, r2
 800a3fc:	d009      	beq.n	800a412 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a3fe:	4b78      	ldr	r3, [pc, #480]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a402:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a406:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a40a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a40c:	4a74      	ldr	r2, [pc, #464]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a40e:	430b      	orrs	r3, r1
 800a410:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a412:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a41a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a41e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a420:	2300      	movs	r3, #0
 800a422:	637b      	str	r3, [r7, #52]	@ 0x34
 800a424:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a428:	460b      	mov	r3, r1
 800a42a:	4313      	orrs	r3, r2
 800a42c:	d00a      	beq.n	800a444 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a42e:	4b6c      	ldr	r3, [pc, #432]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a432:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a436:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a43a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a43e:	4a68      	ldr	r2, [pc, #416]	@ (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a440:	430b      	orrs	r3, r1
 800a442:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a444:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a44c:	2100      	movs	r1, #0
 800a44e:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a450:	f003 0301 	and.w	r3, r3, #1
 800a454:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a456:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a45a:	460b      	mov	r3, r1
 800a45c:	4313      	orrs	r3, r2
 800a45e:	d011      	beq.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a460:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a464:	3308      	adds	r3, #8
 800a466:	2100      	movs	r1, #0
 800a468:	4618      	mov	r0, r3
 800a46a:	f001 f99d 	bl	800b7a8 <RCCEx_PLL2_Config>
 800a46e:	4603      	mov	r3, r0
 800a470:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a474:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d003      	beq.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a47c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a480:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a484:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a48c:	2100      	movs	r1, #0
 800a48e:	6239      	str	r1, [r7, #32]
 800a490:	f003 0302 	and.w	r3, r3, #2
 800a494:	627b      	str	r3, [r7, #36]	@ 0x24
 800a496:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a49a:	460b      	mov	r3, r1
 800a49c:	4313      	orrs	r3, r2
 800a49e:	d011      	beq.n	800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a4a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4a4:	3308      	adds	r3, #8
 800a4a6:	2101      	movs	r1, #1
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	f001 f97d 	bl	800b7a8 <RCCEx_PLL2_Config>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a4b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d003      	beq.n	800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a4c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a4c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4cc:	2100      	movs	r1, #0
 800a4ce:	61b9      	str	r1, [r7, #24]
 800a4d0:	f003 0304 	and.w	r3, r3, #4
 800a4d4:	61fb      	str	r3, [r7, #28]
 800a4d6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a4da:	460b      	mov	r3, r1
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	d011      	beq.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a4e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4e4:	3308      	adds	r3, #8
 800a4e6:	2102      	movs	r1, #2
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	f001 f95d 	bl	800b7a8 <RCCEx_PLL2_Config>
 800a4ee:	4603      	mov	r3, r0
 800a4f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a4f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d003      	beq.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a500:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a504:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a50c:	2100      	movs	r1, #0
 800a50e:	6139      	str	r1, [r7, #16]
 800a510:	f003 0308 	and.w	r3, r3, #8
 800a514:	617b      	str	r3, [r7, #20]
 800a516:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a51a:	460b      	mov	r3, r1
 800a51c:	4313      	orrs	r3, r2
 800a51e:	d011      	beq.n	800a544 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a524:	3328      	adds	r3, #40	@ 0x28
 800a526:	2100      	movs	r1, #0
 800a528:	4618      	mov	r0, r3
 800a52a:	f001 f9ef 	bl	800b90c <RCCEx_PLL3_Config>
 800a52e:	4603      	mov	r3, r0
 800a530:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800a534:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d003      	beq.n	800a544 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a53c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a540:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a544:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a54c:	2100      	movs	r1, #0
 800a54e:	60b9      	str	r1, [r7, #8]
 800a550:	f003 0310 	and.w	r3, r3, #16
 800a554:	60fb      	str	r3, [r7, #12]
 800a556:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a55a:	460b      	mov	r3, r1
 800a55c:	4313      	orrs	r3, r2
 800a55e:	d011      	beq.n	800a584 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a560:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a564:	3328      	adds	r3, #40	@ 0x28
 800a566:	2101      	movs	r1, #1
 800a568:	4618      	mov	r0, r3
 800a56a:	f001 f9cf 	bl	800b90c <RCCEx_PLL3_Config>
 800a56e:	4603      	mov	r3, r0
 800a570:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a574:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d003      	beq.n	800a584 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a57c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a580:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a584:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a58c:	2100      	movs	r1, #0
 800a58e:	6039      	str	r1, [r7, #0]
 800a590:	f003 0320 	and.w	r3, r3, #32
 800a594:	607b      	str	r3, [r7, #4]
 800a596:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a59a:	460b      	mov	r3, r1
 800a59c:	4313      	orrs	r3, r2
 800a59e:	d011      	beq.n	800a5c4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a5a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5a4:	3328      	adds	r3, #40	@ 0x28
 800a5a6:	2102      	movs	r1, #2
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	f001 f9af 	bl	800b90c <RCCEx_PLL3_Config>
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a5b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d003      	beq.n	800a5c4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a5c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800a5c4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d101      	bne.n	800a5d0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	e000      	b.n	800a5d2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800a5d0:	2301      	movs	r3, #1
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a5de:	bf00      	nop
 800a5e0:	58024400 	.word	0x58024400

0800a5e4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b090      	sub	sp, #64	@ 0x40
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a5ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a5f2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a5f6:	430b      	orrs	r3, r1
 800a5f8:	f040 8094 	bne.w	800a724 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a5fc:	4b9b      	ldr	r3, [pc, #620]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a5fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a600:	f003 0307 	and.w	r3, r3, #7
 800a604:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a608:	2b04      	cmp	r3, #4
 800a60a:	f200 8087 	bhi.w	800a71c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a60e:	a201      	add	r2, pc, #4	@ (adr r2, 800a614 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a614:	0800a629 	.word	0x0800a629
 800a618:	0800a651 	.word	0x0800a651
 800a61c:	0800a679 	.word	0x0800a679
 800a620:	0800a715 	.word	0x0800a715
 800a624:	0800a6a1 	.word	0x0800a6a1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a628:	4b90      	ldr	r3, [pc, #576]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a630:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a634:	d108      	bne.n	800a648 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a636:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a63a:	4618      	mov	r0, r3
 800a63c:	f000 ff62 	bl	800b504 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a642:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a644:	f000 bc93 	b.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a648:	2300      	movs	r3, #0
 800a64a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a64c:	f000 bc8f 	b.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a650:	4b86      	ldr	r3, [pc, #536]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a658:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a65c:	d108      	bne.n	800a670 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a65e:	f107 0318 	add.w	r3, r7, #24
 800a662:	4618      	mov	r0, r3
 800a664:	f000 fca6 	bl	800afb4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a668:	69bb      	ldr	r3, [r7, #24]
 800a66a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a66c:	f000 bc7f 	b.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a670:	2300      	movs	r3, #0
 800a672:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a674:	f000 bc7b 	b.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a678:	4b7c      	ldr	r3, [pc, #496]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a680:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a684:	d108      	bne.n	800a698 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a686:	f107 030c 	add.w	r3, r7, #12
 800a68a:	4618      	mov	r0, r3
 800a68c:	f000 fde6 	bl	800b25c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a694:	f000 bc6b 	b.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a698:	2300      	movs	r3, #0
 800a69a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a69c:	f000 bc67 	b.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a6a0:	4b72      	ldr	r3, [pc, #456]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a6a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6a4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a6a8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a6aa:	4b70      	ldr	r3, [pc, #448]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	f003 0304 	and.w	r3, r3, #4
 800a6b2:	2b04      	cmp	r3, #4
 800a6b4:	d10c      	bne.n	800a6d0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a6b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d109      	bne.n	800a6d0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a6bc:	4b6b      	ldr	r3, [pc, #428]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	08db      	lsrs	r3, r3, #3
 800a6c2:	f003 0303 	and.w	r3, r3, #3
 800a6c6:	4a6a      	ldr	r2, [pc, #424]	@ (800a870 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800a6c8:	fa22 f303 	lsr.w	r3, r2, r3
 800a6cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6ce:	e01f      	b.n	800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a6d0:	4b66      	ldr	r3, [pc, #408]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a6dc:	d106      	bne.n	800a6ec <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a6de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a6e4:	d102      	bne.n	800a6ec <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a6e6:	4b63      	ldr	r3, [pc, #396]	@ (800a874 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800a6e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6ea:	e011      	b.n	800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a6ec:	4b5f      	ldr	r3, [pc, #380]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a6f8:	d106      	bne.n	800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a6fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a700:	d102      	bne.n	800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a702:	4b5d      	ldr	r3, [pc, #372]	@ (800a878 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a704:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a706:	e003      	b.n	800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a708:	2300      	movs	r3, #0
 800a70a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a70c:	f000 bc2f 	b.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a710:	f000 bc2d 	b.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a714:	4b59      	ldr	r3, [pc, #356]	@ (800a87c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a716:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a718:	f000 bc29 	b.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800a71c:	2300      	movs	r3, #0
 800a71e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a720:	f000 bc25 	b.w	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a724:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a728:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a72c:	430b      	orrs	r3, r1
 800a72e:	f040 80a7 	bne.w	800a880 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a732:	4b4e      	ldr	r3, [pc, #312]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a736:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a73a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a73c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a73e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a742:	d054      	beq.n	800a7ee <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800a744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a746:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a74a:	f200 808b 	bhi.w	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800a74e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a750:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a754:	f000 8083 	beq.w	800a85e <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800a758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a75a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a75e:	f200 8081 	bhi.w	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800a762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a764:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a768:	d02f      	beq.n	800a7ca <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a76a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a76c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a770:	d878      	bhi.n	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800a772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a774:	2b00      	cmp	r3, #0
 800a776:	d004      	beq.n	800a782 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800a778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a77a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a77e:	d012      	beq.n	800a7a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800a780:	e070      	b.n	800a864 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a782:	4b3a      	ldr	r3, [pc, #232]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a78a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a78e:	d107      	bne.n	800a7a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a790:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a794:	4618      	mov	r0, r3
 800a796:	f000 feb5 	bl	800b504 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a79a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a79c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a79e:	e3e6      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7a4:	e3e3      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a7a6:	4b31      	ldr	r3, [pc, #196]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a7ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a7b2:	d107      	bne.n	800a7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7b4:	f107 0318 	add.w	r3, r7, #24
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f000 fbfb 	bl	800afb4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a7be:	69bb      	ldr	r3, [r7, #24]
 800a7c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7c2:	e3d4      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7c8:	e3d1      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a7ca:	4b28      	ldr	r3, [pc, #160]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a7d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7d6:	d107      	bne.n	800a7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7d8:	f107 030c 	add.w	r3, r7, #12
 800a7dc:	4618      	mov	r0, r3
 800a7de:	f000 fd3d 	bl	800b25c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7e6:	e3c2      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7ec:	e3bf      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a7ee:	4b1f      	ldr	r3, [pc, #124]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a7f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7f2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a7f6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a7f8:	4b1c      	ldr	r3, [pc, #112]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f003 0304 	and.w	r3, r3, #4
 800a800:	2b04      	cmp	r3, #4
 800a802:	d10c      	bne.n	800a81e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800a804:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a806:	2b00      	cmp	r3, #0
 800a808:	d109      	bne.n	800a81e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a80a:	4b18      	ldr	r3, [pc, #96]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	08db      	lsrs	r3, r3, #3
 800a810:	f003 0303 	and.w	r3, r3, #3
 800a814:	4a16      	ldr	r2, [pc, #88]	@ (800a870 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800a816:	fa22 f303 	lsr.w	r3, r2, r3
 800a81a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a81c:	e01e      	b.n	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a81e:	4b13      	ldr	r3, [pc, #76]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a826:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a82a:	d106      	bne.n	800a83a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800a82c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a82e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a832:	d102      	bne.n	800a83a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a834:	4b0f      	ldr	r3, [pc, #60]	@ (800a874 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800a836:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a838:	e010      	b.n	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a83a:	4b0c      	ldr	r3, [pc, #48]	@ (800a86c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a842:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a846:	d106      	bne.n	800a856 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800a848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a84a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a84e:	d102      	bne.n	800a856 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a850:	4b09      	ldr	r3, [pc, #36]	@ (800a878 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a852:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a854:	e002      	b.n	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a856:	2300      	movs	r3, #0
 800a858:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a85a:	e388      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a85c:	e387      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a85e:	4b07      	ldr	r3, [pc, #28]	@ (800a87c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a860:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a862:	e384      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800a864:	2300      	movs	r3, #0
 800a866:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a868:	e381      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a86a:	bf00      	nop
 800a86c:	58024400 	.word	0x58024400
 800a870:	03d09000 	.word	0x03d09000
 800a874:	003d0900 	.word	0x003d0900
 800a878:	016e3600 	.word	0x016e3600
 800a87c:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a880:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a884:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800a888:	430b      	orrs	r3, r1
 800a88a:	f040 809c 	bne.w	800a9c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800a88e:	4b9e      	ldr	r3, [pc, #632]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a892:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a896:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a89a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a89e:	d054      	beq.n	800a94a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800a8a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a8a6:	f200 808b 	bhi.w	800a9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800a8aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a8b0:	f000 8083 	beq.w	800a9ba <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800a8b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a8ba:	f200 8081 	bhi.w	800a9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800a8be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a8c4:	d02f      	beq.n	800a926 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800a8c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a8cc:	d878      	bhi.n	800a9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800a8ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d004      	beq.n	800a8de <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800a8d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a8da:	d012      	beq.n	800a902 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800a8dc:	e070      	b.n	800a9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a8de:	4b8a      	ldr	r3, [pc, #552]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a8ea:	d107      	bne.n	800a8fc <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a8ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	f000 fe07 	bl	800b504 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a8f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8fa:	e338      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a900:	e335      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a902:	4b81      	ldr	r3, [pc, #516]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a90a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a90e:	d107      	bne.n	800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a910:	f107 0318 	add.w	r3, r7, #24
 800a914:	4618      	mov	r0, r3
 800a916:	f000 fb4d 	bl	800afb4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a91a:	69bb      	ldr	r3, [r7, #24]
 800a91c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a91e:	e326      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a920:	2300      	movs	r3, #0
 800a922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a924:	e323      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a926:	4b78      	ldr	r3, [pc, #480]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a92e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a932:	d107      	bne.n	800a944 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a934:	f107 030c 	add.w	r3, r7, #12
 800a938:	4618      	mov	r0, r3
 800a93a:	f000 fc8f 	bl	800b25c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a942:	e314      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a944:	2300      	movs	r3, #0
 800a946:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a948:	e311      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a94a:	4b6f      	ldr	r3, [pc, #444]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a94c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a94e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a952:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a954:	4b6c      	ldr	r3, [pc, #432]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	f003 0304 	and.w	r3, r3, #4
 800a95c:	2b04      	cmp	r3, #4
 800a95e:	d10c      	bne.n	800a97a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800a960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a962:	2b00      	cmp	r3, #0
 800a964:	d109      	bne.n	800a97a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a966:	4b68      	ldr	r3, [pc, #416]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	08db      	lsrs	r3, r3, #3
 800a96c:	f003 0303 	and.w	r3, r3, #3
 800a970:	4a66      	ldr	r2, [pc, #408]	@ (800ab0c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800a972:	fa22 f303 	lsr.w	r3, r2, r3
 800a976:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a978:	e01e      	b.n	800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a97a:	4b63      	ldr	r3, [pc, #396]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a982:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a986:	d106      	bne.n	800a996 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800a988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a98a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a98e:	d102      	bne.n	800a996 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a990:	4b5f      	ldr	r3, [pc, #380]	@ (800ab10 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800a992:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a994:	e010      	b.n	800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a996:	4b5c      	ldr	r3, [pc, #368]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a99e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9a2:	d106      	bne.n	800a9b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800a9a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9aa:	d102      	bne.n	800a9b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a9ac:	4b59      	ldr	r3, [pc, #356]	@ (800ab14 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a9ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a9b0:	e002      	b.n	800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a9b6:	e2da      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a9b8:	e2d9      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a9ba:	4b57      	ldr	r3, [pc, #348]	@ (800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a9bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9be:	e2d6      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9c4:	e2d3      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a9c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9ca:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800a9ce:	430b      	orrs	r3, r1
 800a9d0:	f040 80a7 	bne.w	800ab22 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a9d4:	4b4c      	ldr	r3, [pc, #304]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800a9d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9d8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a9dc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a9de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a9e4:	d055      	beq.n	800aa92 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800a9e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a9ec:	f200 8096 	bhi.w	800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800a9f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a9f6:	f000 8084 	beq.w	800ab02 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800a9fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9fc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800aa00:	f200 808c 	bhi.w	800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800aa04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aa0a:	d030      	beq.n	800aa6e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800aa0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aa12:	f200 8083 	bhi.w	800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800aa16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d004      	beq.n	800aa26 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800aa1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aa22:	d012      	beq.n	800aa4a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800aa24:	e07a      	b.n	800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aa26:	4b38      	ldr	r3, [pc, #224]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa2e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa32:	d107      	bne.n	800aa44 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aa34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa38:	4618      	mov	r0, r3
 800aa3a:	f000 fd63 	bl	800b504 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aa3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa42:	e294      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa44:	2300      	movs	r3, #0
 800aa46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa48:	e291      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aa4a:	4b2f      	ldr	r3, [pc, #188]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa56:	d107      	bne.n	800aa68 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa58:	f107 0318 	add.w	r3, r7, #24
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f000 faa9 	bl	800afb4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aa62:	69bb      	ldr	r3, [r7, #24]
 800aa64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa66:	e282      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa68:	2300      	movs	r3, #0
 800aa6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa6c:	e27f      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa6e:	4b26      	ldr	r3, [pc, #152]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aa76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa7a:	d107      	bne.n	800aa8c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa7c:	f107 030c 	add.w	r3, r7, #12
 800aa80:	4618      	mov	r0, r3
 800aa82:	f000 fbeb 	bl	800b25c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa8a:	e270      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa90:	e26d      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aa92:	4b1d      	ldr	r3, [pc, #116]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aa94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa96:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aa9a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aa9c:	4b1a      	ldr	r3, [pc, #104]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f003 0304 	and.w	r3, r3, #4
 800aaa4:	2b04      	cmp	r3, #4
 800aaa6:	d10c      	bne.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800aaa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d109      	bne.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aaae:	4b16      	ldr	r3, [pc, #88]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	08db      	lsrs	r3, r3, #3
 800aab4:	f003 0303 	and.w	r3, r3, #3
 800aab8:	4a14      	ldr	r2, [pc, #80]	@ (800ab0c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800aaba:	fa22 f303 	lsr.w	r3, r2, r3
 800aabe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aac0:	e01e      	b.n	800ab00 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aac2:	4b11      	ldr	r3, [pc, #68]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aaca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aace:	d106      	bne.n	800aade <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800aad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aad2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aad6:	d102      	bne.n	800aade <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aad8:	4b0d      	ldr	r3, [pc, #52]	@ (800ab10 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800aada:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aadc:	e010      	b.n	800ab00 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aade:	4b0a      	ldr	r3, [pc, #40]	@ (800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aae6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aaea:	d106      	bne.n	800aafa <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800aaec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aaf2:	d102      	bne.n	800aafa <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800aaf4:	4b07      	ldr	r3, [pc, #28]	@ (800ab14 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800aaf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aaf8:	e002      	b.n	800ab00 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800aafa:	2300      	movs	r3, #0
 800aafc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800aafe:	e236      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ab00:	e235      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ab02:	4b05      	ldr	r3, [pc, #20]	@ (800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ab04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab06:	e232      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ab08:	58024400 	.word	0x58024400
 800ab0c:	03d09000 	.word	0x03d09000
 800ab10:	003d0900 	.word	0x003d0900
 800ab14:	016e3600 	.word	0x016e3600
 800ab18:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab20:	e225      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800ab22:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab26:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800ab2a:	430b      	orrs	r3, r1
 800ab2c:	f040 8085 	bne.w	800ac3a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800ab30:	4b9c      	ldr	r3, [pc, #624]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ab32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab34:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800ab38:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800ab3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ab40:	d06b      	beq.n	800ac1a <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800ab42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ab48:	d874      	bhi.n	800ac34 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800ab4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab4c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ab50:	d056      	beq.n	800ac00 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800ab52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab54:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ab58:	d86c      	bhi.n	800ac34 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800ab5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab5c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ab60:	d03b      	beq.n	800abda <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800ab62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab64:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ab68:	d864      	bhi.n	800ac34 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800ab6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab70:	d021      	beq.n	800abb6 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800ab72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab78:	d85c      	bhi.n	800ac34 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800ab7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d004      	beq.n	800ab8a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800ab80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab86:	d004      	beq.n	800ab92 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800ab88:	e054      	b.n	800ac34 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800ab8a:	f7fe fb5f 	bl	800924c <HAL_RCC_GetPCLK1Freq>
 800ab8e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ab90:	e1ed      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab92:	4b84      	ldr	r3, [pc, #528]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab9e:	d107      	bne.n	800abb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aba0:	f107 0318 	add.w	r3, r7, #24
 800aba4:	4618      	mov	r0, r3
 800aba6:	f000 fa05 	bl	800afb4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800abaa:	69fb      	ldr	r3, [r7, #28]
 800abac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abae:	e1de      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800abb0:	2300      	movs	r3, #0
 800abb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abb4:	e1db      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800abb6:	4b7b      	ldr	r3, [pc, #492]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800abbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abc2:	d107      	bne.n	800abd4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abc4:	f107 030c 	add.w	r3, r7, #12
 800abc8:	4618      	mov	r0, r3
 800abca:	f000 fb47 	bl	800b25c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800abce:	693b      	ldr	r3, [r7, #16]
 800abd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abd2:	e1cc      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800abd4:	2300      	movs	r3, #0
 800abd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abd8:	e1c9      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800abda:	4b72      	ldr	r3, [pc, #456]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	f003 0304 	and.w	r3, r3, #4
 800abe2:	2b04      	cmp	r3, #4
 800abe4:	d109      	bne.n	800abfa <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800abe6:	4b6f      	ldr	r3, [pc, #444]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	08db      	lsrs	r3, r3, #3
 800abec:	f003 0303 	and.w	r3, r3, #3
 800abf0:	4a6d      	ldr	r2, [pc, #436]	@ (800ada8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800abf2:	fa22 f303 	lsr.w	r3, r2, r3
 800abf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abf8:	e1b9      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800abfa:	2300      	movs	r3, #0
 800abfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abfe:	e1b6      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ac00:	4b68      	ldr	r3, [pc, #416]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac0c:	d102      	bne.n	800ac14 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800ac0e:	4b67      	ldr	r3, [pc, #412]	@ (800adac <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800ac10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac12:	e1ac      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ac14:	2300      	movs	r3, #0
 800ac16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac18:	e1a9      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ac1a:	4b62      	ldr	r3, [pc, #392]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac22:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac26:	d102      	bne.n	800ac2e <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800ac28:	4b61      	ldr	r3, [pc, #388]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800ac2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac2c:	e19f      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ac2e:	2300      	movs	r3, #0
 800ac30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac32:	e19c      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800ac34:	2300      	movs	r3, #0
 800ac36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac38:	e199      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800ac3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac3e:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800ac42:	430b      	orrs	r3, r1
 800ac44:	d173      	bne.n	800ad2e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800ac46:	4b57      	ldr	r3, [pc, #348]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ac48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac4a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ac4e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ac50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac52:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac56:	d02f      	beq.n	800acb8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800ac58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac5e:	d863      	bhi.n	800ad28 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800ac60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d004      	beq.n	800ac70 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800ac66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac6c:	d012      	beq.n	800ac94 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800ac6e:	e05b      	b.n	800ad28 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ac70:	4b4c      	ldr	r3, [pc, #304]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ac78:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac7c:	d107      	bne.n	800ac8e <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ac7e:	f107 0318 	add.w	r3, r7, #24
 800ac82:	4618      	mov	r0, r3
 800ac84:	f000 f996 	bl	800afb4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ac88:	69bb      	ldr	r3, [r7, #24]
 800ac8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac8c:	e16f      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac92:	e16c      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ac94:	4b43      	ldr	r3, [pc, #268]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ac9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aca0:	d107      	bne.n	800acb2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aca2:	f107 030c 	add.w	r3, r7, #12
 800aca6:	4618      	mov	r0, r3
 800aca8:	f000 fad8 	bl	800b25c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800acac:	697b      	ldr	r3, [r7, #20]
 800acae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800acb0:	e15d      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800acb2:	2300      	movs	r3, #0
 800acb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800acb6:	e15a      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800acb8:	4b3a      	ldr	r3, [pc, #232]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800acba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800acbc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800acc0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800acc2:	4b38      	ldr	r3, [pc, #224]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	f003 0304 	and.w	r3, r3, #4
 800acca:	2b04      	cmp	r3, #4
 800accc:	d10c      	bne.n	800ace8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800acce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d109      	bne.n	800ace8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800acd4:	4b33      	ldr	r3, [pc, #204]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	08db      	lsrs	r3, r3, #3
 800acda:	f003 0303 	and.w	r3, r3, #3
 800acde:	4a32      	ldr	r2, [pc, #200]	@ (800ada8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800ace0:	fa22 f303 	lsr.w	r3, r2, r3
 800ace4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ace6:	e01e      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ace8:	4b2e      	ldr	r3, [pc, #184]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800acf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800acf4:	d106      	bne.n	800ad04 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800acf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800acfc:	d102      	bne.n	800ad04 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800acfe:	4b2b      	ldr	r3, [pc, #172]	@ (800adac <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800ad00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad02:	e010      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ad04:	4b27      	ldr	r3, [pc, #156]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ad10:	d106      	bne.n	800ad20 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800ad12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad18:	d102      	bne.n	800ad20 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ad1a:	4b25      	ldr	r3, [pc, #148]	@ (800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800ad1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad1e:	e002      	b.n	800ad26 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ad20:	2300      	movs	r3, #0
 800ad22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ad24:	e123      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ad26:	e122      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad2c:	e11f      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800ad2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad32:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800ad36:	430b      	orrs	r3, r1
 800ad38:	d13c      	bne.n	800adb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800ad3a:	4b1a      	ldr	r3, [pc, #104]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ad3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ad42:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ad44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d004      	beq.n	800ad54 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800ad4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad50:	d012      	beq.n	800ad78 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800ad52:	e023      	b.n	800ad9c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ad54:	4b13      	ldr	r3, [pc, #76]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad5c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad60:	d107      	bne.n	800ad72 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ad62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ad66:	4618      	mov	r0, r3
 800ad68:	f000 fbcc 	bl	800b504 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ad6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad70:	e0fd      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ad72:	2300      	movs	r3, #0
 800ad74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad76:	e0fa      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad78:	4b0a      	ldr	r3, [pc, #40]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad84:	d107      	bne.n	800ad96 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad86:	f107 0318 	add.w	r3, r7, #24
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f000 f912 	bl	800afb4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800ad90:	6a3b      	ldr	r3, [r7, #32]
 800ad92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad94:	e0eb      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ad96:	2300      	movs	r3, #0
 800ad98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad9a:	e0e8      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ada0:	e0e5      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ada2:	bf00      	nop
 800ada4:	58024400 	.word	0x58024400
 800ada8:	03d09000 	.word	0x03d09000
 800adac:	003d0900 	.word	0x003d0900
 800adb0:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800adb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800adb8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800adbc:	430b      	orrs	r3, r1
 800adbe:	f040 8085 	bne.w	800aecc <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800adc2:	4b6d      	ldr	r3, [pc, #436]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800adc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800adc6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800adca:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800adcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800add2:	d06b      	beq.n	800aeac <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800add4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800add6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800adda:	d874      	bhi.n	800aec6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800addc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ade2:	d056      	beq.n	800ae92 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800ade4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ade6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800adea:	d86c      	bhi.n	800aec6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800adec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800adf2:	d03b      	beq.n	800ae6c <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800adf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adf6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800adfa:	d864      	bhi.n	800aec6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800adfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae02:	d021      	beq.n	800ae48 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800ae04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae0a:	d85c      	bhi.n	800aec6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800ae0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d004      	beq.n	800ae1c <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800ae12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae18:	d004      	beq.n	800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800ae1a:	e054      	b.n	800aec6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800ae1c:	f000 f8b4 	bl	800af88 <HAL_RCCEx_GetD3PCLK1Freq>
 800ae20:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ae22:	e0a4      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ae24:	4b54      	ldr	r3, [pc, #336]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae30:	d107      	bne.n	800ae42 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae32:	f107 0318 	add.w	r3, r7, #24
 800ae36:	4618      	mov	r0, r3
 800ae38:	f000 f8bc 	bl	800afb4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ae3c:	69fb      	ldr	r3, [r7, #28]
 800ae3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae40:	e095      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ae42:	2300      	movs	r3, #0
 800ae44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae46:	e092      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ae48:	4b4b      	ldr	r3, [pc, #300]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae54:	d107      	bne.n	800ae66 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae56:	f107 030c 	add.w	r3, r7, #12
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	f000 f9fe 	bl	800b25c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ae60:	693b      	ldr	r3, [r7, #16]
 800ae62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae64:	e083      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ae66:	2300      	movs	r3, #0
 800ae68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae6a:	e080      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ae6c:	4b42      	ldr	r3, [pc, #264]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	f003 0304 	and.w	r3, r3, #4
 800ae74:	2b04      	cmp	r3, #4
 800ae76:	d109      	bne.n	800ae8c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ae78:	4b3f      	ldr	r3, [pc, #252]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	08db      	lsrs	r3, r3, #3
 800ae7e:	f003 0303 	and.w	r3, r3, #3
 800ae82:	4a3e      	ldr	r2, [pc, #248]	@ (800af7c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800ae84:	fa22 f303 	lsr.w	r3, r2, r3
 800ae88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae8a:	e070      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae90:	e06d      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ae92:	4b39      	ldr	r3, [pc, #228]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae9e:	d102      	bne.n	800aea6 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800aea0:	4b37      	ldr	r3, [pc, #220]	@ (800af80 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800aea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aea4:	e063      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aea6:	2300      	movs	r3, #0
 800aea8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aeaa:	e060      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aeac:	4b32      	ldr	r3, [pc, #200]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aeb4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aeb8:	d102      	bne.n	800aec0 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800aeba:	4b32      	ldr	r3, [pc, #200]	@ (800af84 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800aebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aebe:	e056      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aec0:	2300      	movs	r3, #0
 800aec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aec4:	e053      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800aec6:	2300      	movs	r3, #0
 800aec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aeca:	e050      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800aecc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aed0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800aed4:	430b      	orrs	r3, r1
 800aed6:	d148      	bne.n	800af6a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800aed8:	4b27      	ldr	r3, [pc, #156]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aeda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aedc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aee0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800aee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aee4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aee8:	d02a      	beq.n	800af40 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800aeea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aeec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aef0:	d838      	bhi.n	800af64 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800aef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d004      	beq.n	800af02 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800aef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aefa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aefe:	d00d      	beq.n	800af1c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800af00:	e030      	b.n	800af64 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800af02:	4b1d      	ldr	r3, [pc, #116]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af0e:	d102      	bne.n	800af16 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800af10:	4b1c      	ldr	r3, [pc, #112]	@ (800af84 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800af12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af14:	e02b      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800af16:	2300      	movs	r3, #0
 800af18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af1a:	e028      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800af1c:	4b16      	ldr	r3, [pc, #88]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800af24:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af28:	d107      	bne.n	800af3a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800af2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af2e:	4618      	mov	r0, r3
 800af30:	f000 fae8 	bl	800b504 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800af34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af38:	e019      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800af3a:	2300      	movs	r3, #0
 800af3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af3e:	e016      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800af40:	4b0d      	ldr	r3, [pc, #52]	@ (800af78 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800af48:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800af4c:	d107      	bne.n	800af5e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af4e:	f107 0318 	add.w	r3, r7, #24
 800af52:	4618      	mov	r0, r3
 800af54:	f000 f82e 	bl	800afb4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800af58:	69fb      	ldr	r3, [r7, #28]
 800af5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af5c:	e007      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800af5e:	2300      	movs	r3, #0
 800af60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af62:	e004      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800af64:	2300      	movs	r3, #0
 800af66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af68:	e001      	b.n	800af6e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800af6a:	2300      	movs	r3, #0
 800af6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800af6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800af70:	4618      	mov	r0, r3
 800af72:	3740      	adds	r7, #64	@ 0x40
 800af74:	46bd      	mov	sp, r7
 800af76:	bd80      	pop	{r7, pc}
 800af78:	58024400 	.word	0x58024400
 800af7c:	03d09000 	.word	0x03d09000
 800af80:	003d0900 	.word	0x003d0900
 800af84:	016e3600 	.word	0x016e3600

0800af88 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800af8c:	f7fe f92e 	bl	80091ec <HAL_RCC_GetHCLKFreq>
 800af90:	4602      	mov	r2, r0
 800af92:	4b06      	ldr	r3, [pc, #24]	@ (800afac <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800af94:	6a1b      	ldr	r3, [r3, #32]
 800af96:	091b      	lsrs	r3, r3, #4
 800af98:	f003 0307 	and.w	r3, r3, #7
 800af9c:	4904      	ldr	r1, [pc, #16]	@ (800afb0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800af9e:	5ccb      	ldrb	r3, [r1, r3]
 800afa0:	f003 031f 	and.w	r3, r3, #31
 800afa4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800afa8:	4618      	mov	r0, r3
 800afaa:	bd80      	pop	{r7, pc}
 800afac:	58024400 	.word	0x58024400
 800afb0:	0801691c 	.word	0x0801691c

0800afb4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b089      	sub	sp, #36	@ 0x24
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800afbc:	4ba1      	ldr	r3, [pc, #644]	@ (800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afc0:	f003 0303 	and.w	r3, r3, #3
 800afc4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800afc6:	4b9f      	ldr	r3, [pc, #636]	@ (800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afca:	0b1b      	lsrs	r3, r3, #12
 800afcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800afd0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800afd2:	4b9c      	ldr	r3, [pc, #624]	@ (800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afd6:	091b      	lsrs	r3, r3, #4
 800afd8:	f003 0301 	and.w	r3, r3, #1
 800afdc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800afde:	4b99      	ldr	r3, [pc, #612]	@ (800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afe2:	08db      	lsrs	r3, r3, #3
 800afe4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800afe8:	693a      	ldr	r2, [r7, #16]
 800afea:	fb02 f303 	mul.w	r3, r2, r3
 800afee:	ee07 3a90 	vmov	s15, r3
 800aff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aff6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800affa:	697b      	ldr	r3, [r7, #20]
 800affc:	2b00      	cmp	r3, #0
 800affe:	f000 8111 	beq.w	800b224 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b002:	69bb      	ldr	r3, [r7, #24]
 800b004:	2b02      	cmp	r3, #2
 800b006:	f000 8083 	beq.w	800b110 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b00a:	69bb      	ldr	r3, [r7, #24]
 800b00c:	2b02      	cmp	r3, #2
 800b00e:	f200 80a1 	bhi.w	800b154 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b012:	69bb      	ldr	r3, [r7, #24]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d003      	beq.n	800b020 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b018:	69bb      	ldr	r3, [r7, #24]
 800b01a:	2b01      	cmp	r3, #1
 800b01c:	d056      	beq.n	800b0cc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b01e:	e099      	b.n	800b154 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b020:	4b88      	ldr	r3, [pc, #544]	@ (800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	f003 0320 	and.w	r3, r3, #32
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d02d      	beq.n	800b088 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b02c:	4b85      	ldr	r3, [pc, #532]	@ (800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	08db      	lsrs	r3, r3, #3
 800b032:	f003 0303 	and.w	r3, r3, #3
 800b036:	4a84      	ldr	r2, [pc, #528]	@ (800b248 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b038:	fa22 f303 	lsr.w	r3, r2, r3
 800b03c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b03e:	68bb      	ldr	r3, [r7, #8]
 800b040:	ee07 3a90 	vmov	s15, r3
 800b044:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b048:	697b      	ldr	r3, [r7, #20]
 800b04a:	ee07 3a90 	vmov	s15, r3
 800b04e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b052:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b056:	4b7b      	ldr	r3, [pc, #492]	@ (800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b05a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b05e:	ee07 3a90 	vmov	s15, r3
 800b062:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b066:	ed97 6a03 	vldr	s12, [r7, #12]
 800b06a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b24c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b06e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b072:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b076:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b07a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b07e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b082:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b086:	e087      	b.n	800b198 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b088:	697b      	ldr	r3, [r7, #20]
 800b08a:	ee07 3a90 	vmov	s15, r3
 800b08e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b092:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b250 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b096:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b09a:	4b6a      	ldr	r3, [pc, #424]	@ (800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b09c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b09e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0a2:	ee07 3a90 	vmov	s15, r3
 800b0a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0aa:	ed97 6a03 	vldr	s12, [r7, #12]
 800b0ae:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b24c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b0b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b0ca:	e065      	b.n	800b198 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b0cc:	697b      	ldr	r3, [r7, #20]
 800b0ce:	ee07 3a90 	vmov	s15, r3
 800b0d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0d6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b254 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b0da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0de:	4b59      	ldr	r3, [pc, #356]	@ (800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b0e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0e6:	ee07 3a90 	vmov	s15, r3
 800b0ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800b0f2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b24c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b0f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b102:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b106:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b10a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b10e:	e043      	b.n	800b198 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b110:	697b      	ldr	r3, [r7, #20]
 800b112:	ee07 3a90 	vmov	s15, r3
 800b116:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b11a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b258 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b11e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b122:	4b48      	ldr	r3, [pc, #288]	@ (800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b126:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b12a:	ee07 3a90 	vmov	s15, r3
 800b12e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b132:	ed97 6a03 	vldr	s12, [r7, #12]
 800b136:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b24c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b13a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b13e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b142:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b146:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b14a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b14e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b152:	e021      	b.n	800b198 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b154:	697b      	ldr	r3, [r7, #20]
 800b156:	ee07 3a90 	vmov	s15, r3
 800b15a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b15e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b254 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b162:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b166:	4b37      	ldr	r3, [pc, #220]	@ (800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b16a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b16e:	ee07 3a90 	vmov	s15, r3
 800b172:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b176:	ed97 6a03 	vldr	s12, [r7, #12]
 800b17a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b24c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b17e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b182:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b186:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b18a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b18e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b192:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b196:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b198:	4b2a      	ldr	r3, [pc, #168]	@ (800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b19a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b19c:	0a5b      	lsrs	r3, r3, #9
 800b19e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1a2:	ee07 3a90 	vmov	s15, r3
 800b1a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b1ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b1b2:	edd7 6a07 	vldr	s13, [r7, #28]
 800b1b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b1ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1be:	ee17 2a90 	vmov	r2, s15
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b1c6:	4b1f      	ldr	r3, [pc, #124]	@ (800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1ca:	0c1b      	lsrs	r3, r3, #16
 800b1cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1d0:	ee07 3a90 	vmov	s15, r3
 800b1d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b1dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b1e0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b1e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b1e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1ec:	ee17 2a90 	vmov	r2, s15
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b1f4:	4b13      	ldr	r3, [pc, #76]	@ (800b244 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b1f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1f8:	0e1b      	lsrs	r3, r3, #24
 800b1fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1fe:	ee07 3a90 	vmov	s15, r3
 800b202:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b206:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b20a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b20e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b212:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b216:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b21a:	ee17 2a90 	vmov	r2, s15
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b222:	e008      	b.n	800b236 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2200      	movs	r2, #0
 800b228:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	2200      	movs	r2, #0
 800b22e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	2200      	movs	r2, #0
 800b234:	609a      	str	r2, [r3, #8]
}
 800b236:	bf00      	nop
 800b238:	3724      	adds	r7, #36	@ 0x24
 800b23a:	46bd      	mov	sp, r7
 800b23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b240:	4770      	bx	lr
 800b242:	bf00      	nop
 800b244:	58024400 	.word	0x58024400
 800b248:	03d09000 	.word	0x03d09000
 800b24c:	46000000 	.word	0x46000000
 800b250:	4c742400 	.word	0x4c742400
 800b254:	4a742400 	.word	0x4a742400
 800b258:	4bb71b00 	.word	0x4bb71b00

0800b25c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b25c:	b480      	push	{r7}
 800b25e:	b089      	sub	sp, #36	@ 0x24
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b264:	4ba1      	ldr	r3, [pc, #644]	@ (800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b268:	f003 0303 	and.w	r3, r3, #3
 800b26c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b26e:	4b9f      	ldr	r3, [pc, #636]	@ (800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b272:	0d1b      	lsrs	r3, r3, #20
 800b274:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b278:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b27a:	4b9c      	ldr	r3, [pc, #624]	@ (800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b27c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b27e:	0a1b      	lsrs	r3, r3, #8
 800b280:	f003 0301 	and.w	r3, r3, #1
 800b284:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b286:	4b99      	ldr	r3, [pc, #612]	@ (800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b28a:	08db      	lsrs	r3, r3, #3
 800b28c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b290:	693a      	ldr	r2, [r7, #16]
 800b292:	fb02 f303 	mul.w	r3, r2, r3
 800b296:	ee07 3a90 	vmov	s15, r3
 800b29a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b29e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b2a2:	697b      	ldr	r3, [r7, #20]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	f000 8111 	beq.w	800b4cc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b2aa:	69bb      	ldr	r3, [r7, #24]
 800b2ac:	2b02      	cmp	r3, #2
 800b2ae:	f000 8083 	beq.w	800b3b8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b2b2:	69bb      	ldr	r3, [r7, #24]
 800b2b4:	2b02      	cmp	r3, #2
 800b2b6:	f200 80a1 	bhi.w	800b3fc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b2ba:	69bb      	ldr	r3, [r7, #24]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d003      	beq.n	800b2c8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b2c0:	69bb      	ldr	r3, [r7, #24]
 800b2c2:	2b01      	cmp	r3, #1
 800b2c4:	d056      	beq.n	800b374 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b2c6:	e099      	b.n	800b3fc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b2c8:	4b88      	ldr	r3, [pc, #544]	@ (800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	f003 0320 	and.w	r3, r3, #32
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d02d      	beq.n	800b330 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b2d4:	4b85      	ldr	r3, [pc, #532]	@ (800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	08db      	lsrs	r3, r3, #3
 800b2da:	f003 0303 	and.w	r3, r3, #3
 800b2de:	4a84      	ldr	r2, [pc, #528]	@ (800b4f0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b2e0:	fa22 f303 	lsr.w	r3, r2, r3
 800b2e4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b2e6:	68bb      	ldr	r3, [r7, #8]
 800b2e8:	ee07 3a90 	vmov	s15, r3
 800b2ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2f0:	697b      	ldr	r3, [r7, #20]
 800b2f2:	ee07 3a90 	vmov	s15, r3
 800b2f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2fe:	4b7b      	ldr	r3, [pc, #492]	@ (800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b306:	ee07 3a90 	vmov	s15, r3
 800b30a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b30e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b312:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b316:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b31a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b31e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b322:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b32a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b32e:	e087      	b.n	800b440 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b330:	697b      	ldr	r3, [r7, #20]
 800b332:	ee07 3a90 	vmov	s15, r3
 800b336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b33a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b4f8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b33e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b342:	4b6a      	ldr	r3, [pc, #424]	@ (800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b34a:	ee07 3a90 	vmov	s15, r3
 800b34e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b352:	ed97 6a03 	vldr	s12, [r7, #12]
 800b356:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b35a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b35e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b362:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b366:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b36a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b36e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b372:	e065      	b.n	800b440 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b374:	697b      	ldr	r3, [r7, #20]
 800b376:	ee07 3a90 	vmov	s15, r3
 800b37a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b37e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b4fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b382:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b386:	4b59      	ldr	r3, [pc, #356]	@ (800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b38a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b38e:	ee07 3a90 	vmov	s15, r3
 800b392:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b396:	ed97 6a03 	vldr	s12, [r7, #12]
 800b39a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b39e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b3aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3b6:	e043      	b.n	800b440 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	ee07 3a90 	vmov	s15, r3
 800b3be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3c2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b500 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b3c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3ca:	4b48      	ldr	r3, [pc, #288]	@ (800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b3cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3d2:	ee07 3a90 	vmov	s15, r3
 800b3d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3da:	ed97 6a03 	vldr	s12, [r7, #12]
 800b3de:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b3e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b3ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3fa:	e021      	b.n	800b440 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b3fc:	697b      	ldr	r3, [r7, #20]
 800b3fe:	ee07 3a90 	vmov	s15, r3
 800b402:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b406:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b4fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b40a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b40e:	4b37      	ldr	r3, [pc, #220]	@ (800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b416:	ee07 3a90 	vmov	s15, r3
 800b41a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b41e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b422:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b4f4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b426:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b42a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b42e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b432:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b43a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b43e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b440:	4b2a      	ldr	r3, [pc, #168]	@ (800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b444:	0a5b      	lsrs	r3, r3, #9
 800b446:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b44a:	ee07 3a90 	vmov	s15, r3
 800b44e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b452:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b456:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b45a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b45e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b462:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b466:	ee17 2a90 	vmov	r2, s15
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b46e:	4b1f      	ldr	r3, [pc, #124]	@ (800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b472:	0c1b      	lsrs	r3, r3, #16
 800b474:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b478:	ee07 3a90 	vmov	s15, r3
 800b47c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b480:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b484:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b488:	edd7 6a07 	vldr	s13, [r7, #28]
 800b48c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b490:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b494:	ee17 2a90 	vmov	r2, s15
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b49c:	4b13      	ldr	r3, [pc, #76]	@ (800b4ec <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b49e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4a0:	0e1b      	lsrs	r3, r3, #24
 800b4a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4a6:	ee07 3a90 	vmov	s15, r3
 800b4aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b4b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b4b6:	edd7 6a07 	vldr	s13, [r7, #28]
 800b4ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b4c2:	ee17 2a90 	vmov	r2, s15
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b4ca:	e008      	b.n	800b4de <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	2200      	movs	r2, #0
 800b4dc:	609a      	str	r2, [r3, #8]
}
 800b4de:	bf00      	nop
 800b4e0:	3724      	adds	r7, #36	@ 0x24
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e8:	4770      	bx	lr
 800b4ea:	bf00      	nop
 800b4ec:	58024400 	.word	0x58024400
 800b4f0:	03d09000 	.word	0x03d09000
 800b4f4:	46000000 	.word	0x46000000
 800b4f8:	4c742400 	.word	0x4c742400
 800b4fc:	4a742400 	.word	0x4a742400
 800b500:	4bb71b00 	.word	0x4bb71b00

0800b504 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b504:	b480      	push	{r7}
 800b506:	b089      	sub	sp, #36	@ 0x24
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b50c:	4ba0      	ldr	r3, [pc, #640]	@ (800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b50e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b510:	f003 0303 	and.w	r3, r3, #3
 800b514:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b516:	4b9e      	ldr	r3, [pc, #632]	@ (800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b51a:	091b      	lsrs	r3, r3, #4
 800b51c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b520:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b522:	4b9b      	ldr	r3, [pc, #620]	@ (800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b526:	f003 0301 	and.w	r3, r3, #1
 800b52a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b52c:	4b98      	ldr	r3, [pc, #608]	@ (800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b52e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b530:	08db      	lsrs	r3, r3, #3
 800b532:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b536:	693a      	ldr	r2, [r7, #16]
 800b538:	fb02 f303 	mul.w	r3, r2, r3
 800b53c:	ee07 3a90 	vmov	s15, r3
 800b540:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b544:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b548:	697b      	ldr	r3, [r7, #20]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	f000 8111 	beq.w	800b772 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b550:	69bb      	ldr	r3, [r7, #24]
 800b552:	2b02      	cmp	r3, #2
 800b554:	f000 8083 	beq.w	800b65e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b558:	69bb      	ldr	r3, [r7, #24]
 800b55a:	2b02      	cmp	r3, #2
 800b55c:	f200 80a1 	bhi.w	800b6a2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b560:	69bb      	ldr	r3, [r7, #24]
 800b562:	2b00      	cmp	r3, #0
 800b564:	d003      	beq.n	800b56e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b566:	69bb      	ldr	r3, [r7, #24]
 800b568:	2b01      	cmp	r3, #1
 800b56a:	d056      	beq.n	800b61a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b56c:	e099      	b.n	800b6a2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b56e:	4b88      	ldr	r3, [pc, #544]	@ (800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	f003 0320 	and.w	r3, r3, #32
 800b576:	2b00      	cmp	r3, #0
 800b578:	d02d      	beq.n	800b5d6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b57a:	4b85      	ldr	r3, [pc, #532]	@ (800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	08db      	lsrs	r3, r3, #3
 800b580:	f003 0303 	and.w	r3, r3, #3
 800b584:	4a83      	ldr	r2, [pc, #524]	@ (800b794 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b586:	fa22 f303 	lsr.w	r3, r2, r3
 800b58a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b58c:	68bb      	ldr	r3, [r7, #8]
 800b58e:	ee07 3a90 	vmov	s15, r3
 800b592:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b596:	697b      	ldr	r3, [r7, #20]
 800b598:	ee07 3a90 	vmov	s15, r3
 800b59c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5a4:	4b7a      	ldr	r3, [pc, #488]	@ (800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b5a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5ac:	ee07 3a90 	vmov	s15, r3
 800b5b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5b4:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5b8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800b798 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b5bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5d0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b5d4:	e087      	b.n	800b6e6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b5d6:	697b      	ldr	r3, [r7, #20]
 800b5d8:	ee07 3a90 	vmov	s15, r3
 800b5dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5e0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800b79c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b5e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5e8:	4b69      	ldr	r3, [pc, #420]	@ (800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b5ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5f0:	ee07 3a90 	vmov	s15, r3
 800b5f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5f8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5fc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800b798 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b600:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b604:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b608:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b60c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b610:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b614:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b618:	e065      	b.n	800b6e6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b61a:	697b      	ldr	r3, [r7, #20]
 800b61c:	ee07 3a90 	vmov	s15, r3
 800b620:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b624:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800b7a0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b628:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b62c:	4b58      	ldr	r3, [pc, #352]	@ (800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b62e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b630:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b634:	ee07 3a90 	vmov	s15, r3
 800b638:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b63c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b640:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800b798 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b644:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b648:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b64c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b650:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b654:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b658:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b65c:	e043      	b.n	800b6e6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	ee07 3a90 	vmov	s15, r3
 800b664:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b668:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800b7a4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b66c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b670:	4b47      	ldr	r3, [pc, #284]	@ (800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b674:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b678:	ee07 3a90 	vmov	s15, r3
 800b67c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b680:	ed97 6a03 	vldr	s12, [r7, #12]
 800b684:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800b798 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b688:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b68c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b690:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b694:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b698:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b69c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b6a0:	e021      	b.n	800b6e6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b6a2:	697b      	ldr	r3, [r7, #20]
 800b6a4:	ee07 3a90 	vmov	s15, r3
 800b6a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6ac:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b79c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b6b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b6b4:	4b36      	ldr	r3, [pc, #216]	@ (800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b6b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6bc:	ee07 3a90 	vmov	s15, r3
 800b6c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6c4:	ed97 6a03 	vldr	s12, [r7, #12]
 800b6c8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b798 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b6cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b6d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6e0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b6e4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b6e6:	4b2a      	ldr	r3, [pc, #168]	@ (800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b6e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6ea:	0a5b      	lsrs	r3, r3, #9
 800b6ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b6f0:	ee07 3a90 	vmov	s15, r3
 800b6f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b6fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b700:	edd7 6a07 	vldr	s13, [r7, #28]
 800b704:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b708:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b70c:	ee17 2a90 	vmov	r2, s15
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b714:	4b1e      	ldr	r3, [pc, #120]	@ (800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b718:	0c1b      	lsrs	r3, r3, #16
 800b71a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b71e:	ee07 3a90 	vmov	s15, r3
 800b722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b726:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b72a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b72e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b732:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b736:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b73a:	ee17 2a90 	vmov	r2, s15
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b742:	4b13      	ldr	r3, [pc, #76]	@ (800b790 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b746:	0e1b      	lsrs	r3, r3, #24
 800b748:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b74c:	ee07 3a90 	vmov	s15, r3
 800b750:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b754:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b758:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b75c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b760:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b764:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b768:	ee17 2a90 	vmov	r2, s15
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b770:	e008      	b.n	800b784 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	2200      	movs	r2, #0
 800b776:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2200      	movs	r2, #0
 800b77c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	2200      	movs	r2, #0
 800b782:	609a      	str	r2, [r3, #8]
}
 800b784:	bf00      	nop
 800b786:	3724      	adds	r7, #36	@ 0x24
 800b788:	46bd      	mov	sp, r7
 800b78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78e:	4770      	bx	lr
 800b790:	58024400 	.word	0x58024400
 800b794:	03d09000 	.word	0x03d09000
 800b798:	46000000 	.word	0x46000000
 800b79c:	4c742400 	.word	0x4c742400
 800b7a0:	4a742400 	.word	0x4a742400
 800b7a4:	4bb71b00 	.word	0x4bb71b00

0800b7a8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b084      	sub	sp, #16
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	6078      	str	r0, [r7, #4]
 800b7b0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b7b6:	4b53      	ldr	r3, [pc, #332]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b7b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7ba:	f003 0303 	and.w	r3, r3, #3
 800b7be:	2b03      	cmp	r3, #3
 800b7c0:	d101      	bne.n	800b7c6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b7c2:	2301      	movs	r3, #1
 800b7c4:	e099      	b.n	800b8fa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b7c6:	4b4f      	ldr	r3, [pc, #316]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	4a4e      	ldr	r2, [pc, #312]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b7cc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b7d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b7d2:	f7f7 fcd5 	bl	8003180 <HAL_GetTick>
 800b7d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b7d8:	e008      	b.n	800b7ec <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b7da:	f7f7 fcd1 	bl	8003180 <HAL_GetTick>
 800b7de:	4602      	mov	r2, r0
 800b7e0:	68bb      	ldr	r3, [r7, #8]
 800b7e2:	1ad3      	subs	r3, r2, r3
 800b7e4:	2b02      	cmp	r3, #2
 800b7e6:	d901      	bls.n	800b7ec <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b7e8:	2303      	movs	r3, #3
 800b7ea:	e086      	b.n	800b8fa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b7ec:	4b45      	ldr	r3, [pc, #276]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d1f0      	bne.n	800b7da <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b7f8:	4b42      	ldr	r3, [pc, #264]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b7fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7fc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	031b      	lsls	r3, r3, #12
 800b806:	493f      	ldr	r1, [pc, #252]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b808:	4313      	orrs	r3, r2
 800b80a:	628b      	str	r3, [r1, #40]	@ 0x28
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	685b      	ldr	r3, [r3, #4]
 800b810:	3b01      	subs	r3, #1
 800b812:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	689b      	ldr	r3, [r3, #8]
 800b81a:	3b01      	subs	r3, #1
 800b81c:	025b      	lsls	r3, r3, #9
 800b81e:	b29b      	uxth	r3, r3
 800b820:	431a      	orrs	r2, r3
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	68db      	ldr	r3, [r3, #12]
 800b826:	3b01      	subs	r3, #1
 800b828:	041b      	lsls	r3, r3, #16
 800b82a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b82e:	431a      	orrs	r2, r3
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	691b      	ldr	r3, [r3, #16]
 800b834:	3b01      	subs	r3, #1
 800b836:	061b      	lsls	r3, r3, #24
 800b838:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b83c:	4931      	ldr	r1, [pc, #196]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b83e:	4313      	orrs	r3, r2
 800b840:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b842:	4b30      	ldr	r3, [pc, #192]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b846:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	695b      	ldr	r3, [r3, #20]
 800b84e:	492d      	ldr	r1, [pc, #180]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b850:	4313      	orrs	r3, r2
 800b852:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b854:	4b2b      	ldr	r3, [pc, #172]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b858:	f023 0220 	bic.w	r2, r3, #32
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	699b      	ldr	r3, [r3, #24]
 800b860:	4928      	ldr	r1, [pc, #160]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b862:	4313      	orrs	r3, r2
 800b864:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b866:	4b27      	ldr	r3, [pc, #156]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b86a:	4a26      	ldr	r2, [pc, #152]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b86c:	f023 0310 	bic.w	r3, r3, #16
 800b870:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b872:	4b24      	ldr	r3, [pc, #144]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b874:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b876:	4b24      	ldr	r3, [pc, #144]	@ (800b908 <RCCEx_PLL2_Config+0x160>)
 800b878:	4013      	ands	r3, r2
 800b87a:	687a      	ldr	r2, [r7, #4]
 800b87c:	69d2      	ldr	r2, [r2, #28]
 800b87e:	00d2      	lsls	r2, r2, #3
 800b880:	4920      	ldr	r1, [pc, #128]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b882:	4313      	orrs	r3, r2
 800b884:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b886:	4b1f      	ldr	r3, [pc, #124]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b88a:	4a1e      	ldr	r2, [pc, #120]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b88c:	f043 0310 	orr.w	r3, r3, #16
 800b890:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d106      	bne.n	800b8a6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b898:	4b1a      	ldr	r3, [pc, #104]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b89a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b89c:	4a19      	ldr	r2, [pc, #100]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b89e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b8a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b8a4:	e00f      	b.n	800b8c6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	2b01      	cmp	r3, #1
 800b8aa:	d106      	bne.n	800b8ba <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b8ac:	4b15      	ldr	r3, [pc, #84]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b8ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8b0:	4a14      	ldr	r2, [pc, #80]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b8b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b8b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b8b8:	e005      	b.n	800b8c6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b8ba:	4b12      	ldr	r3, [pc, #72]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b8bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8be:	4a11      	ldr	r2, [pc, #68]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b8c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b8c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b8c6:	4b0f      	ldr	r3, [pc, #60]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	4a0e      	ldr	r2, [pc, #56]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b8cc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b8d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b8d2:	f7f7 fc55 	bl	8003180 <HAL_GetTick>
 800b8d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b8d8:	e008      	b.n	800b8ec <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b8da:	f7f7 fc51 	bl	8003180 <HAL_GetTick>
 800b8de:	4602      	mov	r2, r0
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	1ad3      	subs	r3, r2, r3
 800b8e4:	2b02      	cmp	r3, #2
 800b8e6:	d901      	bls.n	800b8ec <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b8e8:	2303      	movs	r3, #3
 800b8ea:	e006      	b.n	800b8fa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b8ec:	4b05      	ldr	r3, [pc, #20]	@ (800b904 <RCCEx_PLL2_Config+0x15c>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d0f0      	beq.n	800b8da <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b8f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	3710      	adds	r7, #16
 800b8fe:	46bd      	mov	sp, r7
 800b900:	bd80      	pop	{r7, pc}
 800b902:	bf00      	nop
 800b904:	58024400 	.word	0x58024400
 800b908:	ffff0007 	.word	0xffff0007

0800b90c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b084      	sub	sp, #16
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
 800b914:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b916:	2300      	movs	r3, #0
 800b918:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b91a:	4b53      	ldr	r3, [pc, #332]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b91c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b91e:	f003 0303 	and.w	r3, r3, #3
 800b922:	2b03      	cmp	r3, #3
 800b924:	d101      	bne.n	800b92a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b926:	2301      	movs	r3, #1
 800b928:	e099      	b.n	800ba5e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b92a:	4b4f      	ldr	r3, [pc, #316]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	4a4e      	ldr	r2, [pc, #312]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b930:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b934:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b936:	f7f7 fc23 	bl	8003180 <HAL_GetTick>
 800b93a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b93c:	e008      	b.n	800b950 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b93e:	f7f7 fc1f 	bl	8003180 <HAL_GetTick>
 800b942:	4602      	mov	r2, r0
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	1ad3      	subs	r3, r2, r3
 800b948:	2b02      	cmp	r3, #2
 800b94a:	d901      	bls.n	800b950 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b94c:	2303      	movs	r3, #3
 800b94e:	e086      	b.n	800ba5e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b950:	4b45      	ldr	r3, [pc, #276]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d1f0      	bne.n	800b93e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b95c:	4b42      	ldr	r3, [pc, #264]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b95e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b960:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	051b      	lsls	r3, r3, #20
 800b96a:	493f      	ldr	r1, [pc, #252]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b96c:	4313      	orrs	r3, r2
 800b96e:	628b      	str	r3, [r1, #40]	@ 0x28
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	685b      	ldr	r3, [r3, #4]
 800b974:	3b01      	subs	r3, #1
 800b976:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	689b      	ldr	r3, [r3, #8]
 800b97e:	3b01      	subs	r3, #1
 800b980:	025b      	lsls	r3, r3, #9
 800b982:	b29b      	uxth	r3, r3
 800b984:	431a      	orrs	r2, r3
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	68db      	ldr	r3, [r3, #12]
 800b98a:	3b01      	subs	r3, #1
 800b98c:	041b      	lsls	r3, r3, #16
 800b98e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b992:	431a      	orrs	r2, r3
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	691b      	ldr	r3, [r3, #16]
 800b998:	3b01      	subs	r3, #1
 800b99a:	061b      	lsls	r3, r3, #24
 800b99c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b9a0:	4931      	ldr	r1, [pc, #196]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b9a2:	4313      	orrs	r3, r2
 800b9a4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b9a6:	4b30      	ldr	r3, [pc, #192]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b9a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9aa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	695b      	ldr	r3, [r3, #20]
 800b9b2:	492d      	ldr	r1, [pc, #180]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b9b4:	4313      	orrs	r3, r2
 800b9b6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b9b8:	4b2b      	ldr	r3, [pc, #172]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b9ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9bc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	699b      	ldr	r3, [r3, #24]
 800b9c4:	4928      	ldr	r1, [pc, #160]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b9c6:	4313      	orrs	r3, r2
 800b9c8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b9ca:	4b27      	ldr	r3, [pc, #156]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b9cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9ce:	4a26      	ldr	r2, [pc, #152]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b9d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b9d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b9d6:	4b24      	ldr	r3, [pc, #144]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b9d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b9da:	4b24      	ldr	r3, [pc, #144]	@ (800ba6c <RCCEx_PLL3_Config+0x160>)
 800b9dc:	4013      	ands	r3, r2
 800b9de:	687a      	ldr	r2, [r7, #4]
 800b9e0:	69d2      	ldr	r2, [r2, #28]
 800b9e2:	00d2      	lsls	r2, r2, #3
 800b9e4:	4920      	ldr	r1, [pc, #128]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b9e6:	4313      	orrs	r3, r2
 800b9e8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b9ea:	4b1f      	ldr	r3, [pc, #124]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b9ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9ee:	4a1e      	ldr	r2, [pc, #120]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b9f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b9f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b9f6:	683b      	ldr	r3, [r7, #0]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d106      	bne.n	800ba0a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b9fc:	4b1a      	ldr	r3, [pc, #104]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800b9fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba00:	4a19      	ldr	r2, [pc, #100]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800ba02:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800ba06:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ba08:	e00f      	b.n	800ba2a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ba0a:	683b      	ldr	r3, [r7, #0]
 800ba0c:	2b01      	cmp	r3, #1
 800ba0e:	d106      	bne.n	800ba1e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800ba10:	4b15      	ldr	r3, [pc, #84]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800ba12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba14:	4a14      	ldr	r2, [pc, #80]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800ba16:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ba1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ba1c:	e005      	b.n	800ba2a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800ba1e:	4b12      	ldr	r3, [pc, #72]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800ba20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba22:	4a11      	ldr	r2, [pc, #68]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800ba24:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ba28:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800ba2a:	4b0f      	ldr	r3, [pc, #60]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	4a0e      	ldr	r2, [pc, #56]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800ba30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ba34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ba36:	f7f7 fba3 	bl	8003180 <HAL_GetTick>
 800ba3a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800ba3c:	e008      	b.n	800ba50 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ba3e:	f7f7 fb9f 	bl	8003180 <HAL_GetTick>
 800ba42:	4602      	mov	r2, r0
 800ba44:	68bb      	ldr	r3, [r7, #8]
 800ba46:	1ad3      	subs	r3, r2, r3
 800ba48:	2b02      	cmp	r3, #2
 800ba4a:	d901      	bls.n	800ba50 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ba4c:	2303      	movs	r3, #3
 800ba4e:	e006      	b.n	800ba5e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800ba50:	4b05      	ldr	r3, [pc, #20]	@ (800ba68 <RCCEx_PLL3_Config+0x15c>)
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d0f0      	beq.n	800ba3e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800ba5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	3710      	adds	r7, #16
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bd80      	pop	{r7, pc}
 800ba66:	bf00      	nop
 800ba68:	58024400 	.word	0x58024400
 800ba6c:	ffff0007 	.word	0xffff0007

0800ba70 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b084      	sub	sp, #16
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d101      	bne.n	800ba82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ba7e:	2301      	movs	r3, #1
 800ba80:	e10f      	b.n	800bca2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	2200      	movs	r2, #0
 800ba86:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	4a87      	ldr	r2, [pc, #540]	@ (800bcac <HAL_SPI_Init+0x23c>)
 800ba8e:	4293      	cmp	r3, r2
 800ba90:	d00f      	beq.n	800bab2 <HAL_SPI_Init+0x42>
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	4a86      	ldr	r2, [pc, #536]	@ (800bcb0 <HAL_SPI_Init+0x240>)
 800ba98:	4293      	cmp	r3, r2
 800ba9a:	d00a      	beq.n	800bab2 <HAL_SPI_Init+0x42>
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	4a84      	ldr	r2, [pc, #528]	@ (800bcb4 <HAL_SPI_Init+0x244>)
 800baa2:	4293      	cmp	r3, r2
 800baa4:	d005      	beq.n	800bab2 <HAL_SPI_Init+0x42>
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	68db      	ldr	r3, [r3, #12]
 800baaa:	2b0f      	cmp	r3, #15
 800baac:	d901      	bls.n	800bab2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800baae:	2301      	movs	r3, #1
 800bab0:	e0f7      	b.n	800bca2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800bab2:	6878      	ldr	r0, [r7, #4]
 800bab4:	f000 f900 	bl	800bcb8 <SPI_GetPacketSize>
 800bab8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	4a7b      	ldr	r2, [pc, #492]	@ (800bcac <HAL_SPI_Init+0x23c>)
 800bac0:	4293      	cmp	r3, r2
 800bac2:	d00c      	beq.n	800bade <HAL_SPI_Init+0x6e>
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	4a79      	ldr	r2, [pc, #484]	@ (800bcb0 <HAL_SPI_Init+0x240>)
 800baca:	4293      	cmp	r3, r2
 800bacc:	d007      	beq.n	800bade <HAL_SPI_Init+0x6e>
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	4a78      	ldr	r2, [pc, #480]	@ (800bcb4 <HAL_SPI_Init+0x244>)
 800bad4:	4293      	cmp	r3, r2
 800bad6:	d002      	beq.n	800bade <HAL_SPI_Init+0x6e>
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	2b08      	cmp	r3, #8
 800badc:	d811      	bhi.n	800bb02 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800bae2:	4a72      	ldr	r2, [pc, #456]	@ (800bcac <HAL_SPI_Init+0x23c>)
 800bae4:	4293      	cmp	r3, r2
 800bae6:	d009      	beq.n	800bafc <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	4a70      	ldr	r2, [pc, #448]	@ (800bcb0 <HAL_SPI_Init+0x240>)
 800baee:	4293      	cmp	r3, r2
 800baf0:	d004      	beq.n	800bafc <HAL_SPI_Init+0x8c>
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	4a6f      	ldr	r2, [pc, #444]	@ (800bcb4 <HAL_SPI_Init+0x244>)
 800baf8:	4293      	cmp	r3, r2
 800bafa:	d104      	bne.n	800bb06 <HAL_SPI_Init+0x96>
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	2b10      	cmp	r3, #16
 800bb00:	d901      	bls.n	800bb06 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800bb02:	2301      	movs	r3, #1
 800bb04:	e0cd      	b.n	800bca2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800bb0c:	b2db      	uxtb	r3, r3
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d106      	bne.n	800bb20 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2200      	movs	r2, #0
 800bb16:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bb1a:	6878      	ldr	r0, [r7, #4]
 800bb1c:	f7f6 f834 	bl	8001b88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2202      	movs	r2, #2
 800bb24:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	681a      	ldr	r2, [r3, #0]
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	f022 0201 	bic.w	r2, r2, #1
 800bb36:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	689b      	ldr	r3, [r3, #8]
 800bb3e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800bb42:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	699b      	ldr	r3, [r3, #24]
 800bb48:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bb4c:	d119      	bne.n	800bb82 <HAL_SPI_Init+0x112>
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	685b      	ldr	r3, [r3, #4]
 800bb52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bb56:	d103      	bne.n	800bb60 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d008      	beq.n	800bb72 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d10c      	bne.n	800bb82 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800bb6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bb70:	d107      	bne.n	800bb82 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	681a      	ldr	r2, [r3, #0]
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800bb80:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	685b      	ldr	r3, [r3, #4]
 800bb86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d00f      	beq.n	800bbae <HAL_SPI_Init+0x13e>
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	68db      	ldr	r3, [r3, #12]
 800bb92:	2b06      	cmp	r3, #6
 800bb94:	d90b      	bls.n	800bbae <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	430a      	orrs	r2, r1
 800bbaa:	601a      	str	r2, [r3, #0]
 800bbac:	e007      	b.n	800bbbe <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	681a      	ldr	r2, [r3, #0]
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bbbc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	69da      	ldr	r2, [r3, #28]
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbc6:	431a      	orrs	r2, r3
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	431a      	orrs	r2, r3
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbd0:	ea42 0103 	orr.w	r1, r2, r3
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	68da      	ldr	r2, [r3, #12]
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	430a      	orrs	r2, r1
 800bbde:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbe8:	431a      	orrs	r2, r3
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbee:	431a      	orrs	r2, r3
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	699b      	ldr	r3, [r3, #24]
 800bbf4:	431a      	orrs	r2, r3
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	691b      	ldr	r3, [r3, #16]
 800bbfa:	431a      	orrs	r2, r3
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	695b      	ldr	r3, [r3, #20]
 800bc00:	431a      	orrs	r2, r3
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	6a1b      	ldr	r3, [r3, #32]
 800bc06:	431a      	orrs	r2, r3
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	685b      	ldr	r3, [r3, #4]
 800bc0c:	431a      	orrs	r2, r3
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bc12:	431a      	orrs	r2, r3
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	689b      	ldr	r3, [r3, #8]
 800bc18:	431a      	orrs	r2, r3
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc1e:	ea42 0103 	orr.w	r1, r2, r3
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	430a      	orrs	r2, r1
 800bc2c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	685b      	ldr	r3, [r3, #4]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d113      	bne.n	800bc5e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	689b      	ldr	r3, [r3, #8]
 800bc3c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bc48:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	689b      	ldr	r3, [r3, #8]
 800bc50:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800bc5c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	f022 0201 	bic.w	r2, r2, #1
 800bc6c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	685b      	ldr	r3, [r3, #4]
 800bc72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d00a      	beq.n	800bc90 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	68db      	ldr	r3, [r3, #12]
 800bc80:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	430a      	orrs	r2, r1
 800bc8e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2200      	movs	r2, #0
 800bc94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2201      	movs	r2, #1
 800bc9c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800bca0:	2300      	movs	r3, #0
}
 800bca2:	4618      	mov	r0, r3
 800bca4:	3710      	adds	r7, #16
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}
 800bcaa:	bf00      	nop
 800bcac:	40013000 	.word	0x40013000
 800bcb0:	40003800 	.word	0x40003800
 800bcb4:	40003c00 	.word	0x40003c00

0800bcb8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800bcb8:	b480      	push	{r7}
 800bcba:	b085      	sub	sp, #20
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcc4:	095b      	lsrs	r3, r3, #5
 800bcc6:	3301      	adds	r3, #1
 800bcc8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	68db      	ldr	r3, [r3, #12]
 800bcce:	3301      	adds	r3, #1
 800bcd0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800bcd2:	68bb      	ldr	r3, [r7, #8]
 800bcd4:	3307      	adds	r3, #7
 800bcd6:	08db      	lsrs	r3, r3, #3
 800bcd8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800bcda:	68bb      	ldr	r3, [r7, #8]
 800bcdc:	68fa      	ldr	r2, [r7, #12]
 800bcde:	fb02 f303 	mul.w	r3, r2, r3
}
 800bce2:	4618      	mov	r0, r3
 800bce4:	3714      	adds	r7, #20
 800bce6:	46bd      	mov	sp, r7
 800bce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcec:	4770      	bx	lr

0800bcee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bcee:	b580      	push	{r7, lr}
 800bcf0:	b082      	sub	sp, #8
 800bcf2:	af00      	add	r7, sp, #0
 800bcf4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d101      	bne.n	800bd00 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bcfc:	2301      	movs	r3, #1
 800bcfe:	e049      	b.n	800bd94 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bd06:	b2db      	uxtb	r3, r3
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d106      	bne.n	800bd1a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2200      	movs	r2, #0
 800bd10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bd14:	6878      	ldr	r0, [r7, #4]
 800bd16:	f7f6 f83f 	bl	8001d98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	2202      	movs	r2, #2
 800bd1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681a      	ldr	r2, [r3, #0]
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	3304      	adds	r3, #4
 800bd2a:	4619      	mov	r1, r3
 800bd2c:	4610      	mov	r0, r2
 800bd2e:	f000 fe0b 	bl	800c948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	2201      	movs	r2, #1
 800bd36:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	2201      	movs	r2, #1
 800bd3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	2201      	movs	r2, #1
 800bd46:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	2201      	movs	r2, #1
 800bd4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	2201      	movs	r2, #1
 800bd56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	2201      	movs	r2, #1
 800bd5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	2201      	movs	r2, #1
 800bd66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	2201      	movs	r2, #1
 800bd6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	2201      	movs	r2, #1
 800bd76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2201      	movs	r2, #1
 800bd7e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	2201      	movs	r2, #1
 800bd86:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	2201      	movs	r2, #1
 800bd8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bd92:	2300      	movs	r3, #0
}
 800bd94:	4618      	mov	r0, r3
 800bd96:	3708      	adds	r7, #8
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bd80      	pop	{r7, pc}

0800bd9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bd9c:	b480      	push	{r7}
 800bd9e:	b085      	sub	sp, #20
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bdaa:	b2db      	uxtb	r3, r3
 800bdac:	2b01      	cmp	r3, #1
 800bdae:	d001      	beq.n	800bdb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bdb0:	2301      	movs	r3, #1
 800bdb2:	e05e      	b.n	800be72 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2202      	movs	r2, #2
 800bdb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	68da      	ldr	r2, [r3, #12]
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	f042 0201 	orr.w	r2, r2, #1
 800bdca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	4a2b      	ldr	r2, [pc, #172]	@ (800be80 <HAL_TIM_Base_Start_IT+0xe4>)
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	d02c      	beq.n	800be30 <HAL_TIM_Base_Start_IT+0x94>
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdde:	d027      	beq.n	800be30 <HAL_TIM_Base_Start_IT+0x94>
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	4a27      	ldr	r2, [pc, #156]	@ (800be84 <HAL_TIM_Base_Start_IT+0xe8>)
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d022      	beq.n	800be30 <HAL_TIM_Base_Start_IT+0x94>
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	4a26      	ldr	r2, [pc, #152]	@ (800be88 <HAL_TIM_Base_Start_IT+0xec>)
 800bdf0:	4293      	cmp	r3, r2
 800bdf2:	d01d      	beq.n	800be30 <HAL_TIM_Base_Start_IT+0x94>
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	4a24      	ldr	r2, [pc, #144]	@ (800be8c <HAL_TIM_Base_Start_IT+0xf0>)
 800bdfa:	4293      	cmp	r3, r2
 800bdfc:	d018      	beq.n	800be30 <HAL_TIM_Base_Start_IT+0x94>
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	4a23      	ldr	r2, [pc, #140]	@ (800be90 <HAL_TIM_Base_Start_IT+0xf4>)
 800be04:	4293      	cmp	r3, r2
 800be06:	d013      	beq.n	800be30 <HAL_TIM_Base_Start_IT+0x94>
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	4a21      	ldr	r2, [pc, #132]	@ (800be94 <HAL_TIM_Base_Start_IT+0xf8>)
 800be0e:	4293      	cmp	r3, r2
 800be10:	d00e      	beq.n	800be30 <HAL_TIM_Base_Start_IT+0x94>
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	4a20      	ldr	r2, [pc, #128]	@ (800be98 <HAL_TIM_Base_Start_IT+0xfc>)
 800be18:	4293      	cmp	r3, r2
 800be1a:	d009      	beq.n	800be30 <HAL_TIM_Base_Start_IT+0x94>
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	4a1e      	ldr	r2, [pc, #120]	@ (800be9c <HAL_TIM_Base_Start_IT+0x100>)
 800be22:	4293      	cmp	r3, r2
 800be24:	d004      	beq.n	800be30 <HAL_TIM_Base_Start_IT+0x94>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	4a1d      	ldr	r2, [pc, #116]	@ (800bea0 <HAL_TIM_Base_Start_IT+0x104>)
 800be2c:	4293      	cmp	r3, r2
 800be2e:	d115      	bne.n	800be5c <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	689a      	ldr	r2, [r3, #8]
 800be36:	4b1b      	ldr	r3, [pc, #108]	@ (800bea4 <HAL_TIM_Base_Start_IT+0x108>)
 800be38:	4013      	ands	r3, r2
 800be3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	2b06      	cmp	r3, #6
 800be40:	d015      	beq.n	800be6e <HAL_TIM_Base_Start_IT+0xd2>
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be48:	d011      	beq.n	800be6e <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	681a      	ldr	r2, [r3, #0]
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	f042 0201 	orr.w	r2, r2, #1
 800be58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be5a:	e008      	b.n	800be6e <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	681a      	ldr	r2, [r3, #0]
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	f042 0201 	orr.w	r2, r2, #1
 800be6a:	601a      	str	r2, [r3, #0]
 800be6c:	e000      	b.n	800be70 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be6e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800be70:	2300      	movs	r3, #0
}
 800be72:	4618      	mov	r0, r3
 800be74:	3714      	adds	r7, #20
 800be76:	46bd      	mov	sp, r7
 800be78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7c:	4770      	bx	lr
 800be7e:	bf00      	nop
 800be80:	40010000 	.word	0x40010000
 800be84:	40000400 	.word	0x40000400
 800be88:	40000800 	.word	0x40000800
 800be8c:	40000c00 	.word	0x40000c00
 800be90:	40010400 	.word	0x40010400
 800be94:	40001800 	.word	0x40001800
 800be98:	40014000 	.word	0x40014000
 800be9c:	4000e000 	.word	0x4000e000
 800bea0:	4000e400 	.word	0x4000e400
 800bea4:	00010007 	.word	0x00010007

0800bea8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b082      	sub	sp, #8
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d101      	bne.n	800beba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800beb6:	2301      	movs	r3, #1
 800beb8:	e049      	b.n	800bf4e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bec0:	b2db      	uxtb	r3, r3
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d106      	bne.n	800bed4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2200      	movs	r2, #0
 800beca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bece:	6878      	ldr	r0, [r7, #4]
 800bed0:	f000 f841 	bl	800bf56 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2202      	movs	r2, #2
 800bed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681a      	ldr	r2, [r3, #0]
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	3304      	adds	r3, #4
 800bee4:	4619      	mov	r1, r3
 800bee6:	4610      	mov	r0, r2
 800bee8:	f000 fd2e 	bl	800c948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2201      	movs	r2, #1
 800bef0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2201      	movs	r2, #1
 800bef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2201      	movs	r2, #1
 800bf00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2201      	movs	r2, #1
 800bf08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	2201      	movs	r2, #1
 800bf10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	2201      	movs	r2, #1
 800bf18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	2201      	movs	r2, #1
 800bf20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2201      	movs	r2, #1
 800bf28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2201      	movs	r2, #1
 800bf30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2201      	movs	r2, #1
 800bf38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2201      	movs	r2, #1
 800bf40:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2201      	movs	r2, #1
 800bf48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bf4c:	2300      	movs	r3, #0
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	3708      	adds	r7, #8
 800bf52:	46bd      	mov	sp, r7
 800bf54:	bd80      	pop	{r7, pc}

0800bf56 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bf56:	b480      	push	{r7}
 800bf58:	b083      	sub	sp, #12
 800bf5a:	af00      	add	r7, sp, #0
 800bf5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bf5e:	bf00      	nop
 800bf60:	370c      	adds	r7, #12
 800bf62:	46bd      	mov	sp, r7
 800bf64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf68:	4770      	bx	lr
	...

0800bf6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bf6c:	b580      	push	{r7, lr}
 800bf6e:	b084      	sub	sp, #16
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
 800bf74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bf76:	683b      	ldr	r3, [r7, #0]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d109      	bne.n	800bf90 <HAL_TIM_PWM_Start+0x24>
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bf82:	b2db      	uxtb	r3, r3
 800bf84:	2b01      	cmp	r3, #1
 800bf86:	bf14      	ite	ne
 800bf88:	2301      	movne	r3, #1
 800bf8a:	2300      	moveq	r3, #0
 800bf8c:	b2db      	uxtb	r3, r3
 800bf8e:	e03c      	b.n	800c00a <HAL_TIM_PWM_Start+0x9e>
 800bf90:	683b      	ldr	r3, [r7, #0]
 800bf92:	2b04      	cmp	r3, #4
 800bf94:	d109      	bne.n	800bfaa <HAL_TIM_PWM_Start+0x3e>
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bf9c:	b2db      	uxtb	r3, r3
 800bf9e:	2b01      	cmp	r3, #1
 800bfa0:	bf14      	ite	ne
 800bfa2:	2301      	movne	r3, #1
 800bfa4:	2300      	moveq	r3, #0
 800bfa6:	b2db      	uxtb	r3, r3
 800bfa8:	e02f      	b.n	800c00a <HAL_TIM_PWM_Start+0x9e>
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	2b08      	cmp	r3, #8
 800bfae:	d109      	bne.n	800bfc4 <HAL_TIM_PWM_Start+0x58>
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bfb6:	b2db      	uxtb	r3, r3
 800bfb8:	2b01      	cmp	r3, #1
 800bfba:	bf14      	ite	ne
 800bfbc:	2301      	movne	r3, #1
 800bfbe:	2300      	moveq	r3, #0
 800bfc0:	b2db      	uxtb	r3, r3
 800bfc2:	e022      	b.n	800c00a <HAL_TIM_PWM_Start+0x9e>
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	2b0c      	cmp	r3, #12
 800bfc8:	d109      	bne.n	800bfde <HAL_TIM_PWM_Start+0x72>
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bfd0:	b2db      	uxtb	r3, r3
 800bfd2:	2b01      	cmp	r3, #1
 800bfd4:	bf14      	ite	ne
 800bfd6:	2301      	movne	r3, #1
 800bfd8:	2300      	moveq	r3, #0
 800bfda:	b2db      	uxtb	r3, r3
 800bfdc:	e015      	b.n	800c00a <HAL_TIM_PWM_Start+0x9e>
 800bfde:	683b      	ldr	r3, [r7, #0]
 800bfe0:	2b10      	cmp	r3, #16
 800bfe2:	d109      	bne.n	800bff8 <HAL_TIM_PWM_Start+0x8c>
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bfea:	b2db      	uxtb	r3, r3
 800bfec:	2b01      	cmp	r3, #1
 800bfee:	bf14      	ite	ne
 800bff0:	2301      	movne	r3, #1
 800bff2:	2300      	moveq	r3, #0
 800bff4:	b2db      	uxtb	r3, r3
 800bff6:	e008      	b.n	800c00a <HAL_TIM_PWM_Start+0x9e>
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bffe:	b2db      	uxtb	r3, r3
 800c000:	2b01      	cmp	r3, #1
 800c002:	bf14      	ite	ne
 800c004:	2301      	movne	r3, #1
 800c006:	2300      	moveq	r3, #0
 800c008:	b2db      	uxtb	r3, r3
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d001      	beq.n	800c012 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800c00e:	2301      	movs	r3, #1
 800c010:	e0ab      	b.n	800c16a <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c012:	683b      	ldr	r3, [r7, #0]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d104      	bne.n	800c022 <HAL_TIM_PWM_Start+0xb6>
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	2202      	movs	r2, #2
 800c01c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c020:	e023      	b.n	800c06a <HAL_TIM_PWM_Start+0xfe>
 800c022:	683b      	ldr	r3, [r7, #0]
 800c024:	2b04      	cmp	r3, #4
 800c026:	d104      	bne.n	800c032 <HAL_TIM_PWM_Start+0xc6>
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2202      	movs	r2, #2
 800c02c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c030:	e01b      	b.n	800c06a <HAL_TIM_PWM_Start+0xfe>
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	2b08      	cmp	r3, #8
 800c036:	d104      	bne.n	800c042 <HAL_TIM_PWM_Start+0xd6>
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2202      	movs	r2, #2
 800c03c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c040:	e013      	b.n	800c06a <HAL_TIM_PWM_Start+0xfe>
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	2b0c      	cmp	r3, #12
 800c046:	d104      	bne.n	800c052 <HAL_TIM_PWM_Start+0xe6>
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	2202      	movs	r2, #2
 800c04c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c050:	e00b      	b.n	800c06a <HAL_TIM_PWM_Start+0xfe>
 800c052:	683b      	ldr	r3, [r7, #0]
 800c054:	2b10      	cmp	r3, #16
 800c056:	d104      	bne.n	800c062 <HAL_TIM_PWM_Start+0xf6>
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2202      	movs	r2, #2
 800c05c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c060:	e003      	b.n	800c06a <HAL_TIM_PWM_Start+0xfe>
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	2202      	movs	r2, #2
 800c066:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	2201      	movs	r2, #1
 800c070:	6839      	ldr	r1, [r7, #0]
 800c072:	4618      	mov	r0, r3
 800c074:	f001 f88e 	bl	800d194 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	4a3d      	ldr	r2, [pc, #244]	@ (800c174 <HAL_TIM_PWM_Start+0x208>)
 800c07e:	4293      	cmp	r3, r2
 800c080:	d013      	beq.n	800c0aa <HAL_TIM_PWM_Start+0x13e>
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	4a3c      	ldr	r2, [pc, #240]	@ (800c178 <HAL_TIM_PWM_Start+0x20c>)
 800c088:	4293      	cmp	r3, r2
 800c08a:	d00e      	beq.n	800c0aa <HAL_TIM_PWM_Start+0x13e>
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	4a3a      	ldr	r2, [pc, #232]	@ (800c17c <HAL_TIM_PWM_Start+0x210>)
 800c092:	4293      	cmp	r3, r2
 800c094:	d009      	beq.n	800c0aa <HAL_TIM_PWM_Start+0x13e>
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	4a39      	ldr	r2, [pc, #228]	@ (800c180 <HAL_TIM_PWM_Start+0x214>)
 800c09c:	4293      	cmp	r3, r2
 800c09e:	d004      	beq.n	800c0aa <HAL_TIM_PWM_Start+0x13e>
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	4a37      	ldr	r2, [pc, #220]	@ (800c184 <HAL_TIM_PWM_Start+0x218>)
 800c0a6:	4293      	cmp	r3, r2
 800c0a8:	d101      	bne.n	800c0ae <HAL_TIM_PWM_Start+0x142>
 800c0aa:	2301      	movs	r3, #1
 800c0ac:	e000      	b.n	800c0b0 <HAL_TIM_PWM_Start+0x144>
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d007      	beq.n	800c0c4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c0c2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	4a2a      	ldr	r2, [pc, #168]	@ (800c174 <HAL_TIM_PWM_Start+0x208>)
 800c0ca:	4293      	cmp	r3, r2
 800c0cc:	d02c      	beq.n	800c128 <HAL_TIM_PWM_Start+0x1bc>
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0d6:	d027      	beq.n	800c128 <HAL_TIM_PWM_Start+0x1bc>
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	4a2a      	ldr	r2, [pc, #168]	@ (800c188 <HAL_TIM_PWM_Start+0x21c>)
 800c0de:	4293      	cmp	r3, r2
 800c0e0:	d022      	beq.n	800c128 <HAL_TIM_PWM_Start+0x1bc>
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	4a29      	ldr	r2, [pc, #164]	@ (800c18c <HAL_TIM_PWM_Start+0x220>)
 800c0e8:	4293      	cmp	r3, r2
 800c0ea:	d01d      	beq.n	800c128 <HAL_TIM_PWM_Start+0x1bc>
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	4a27      	ldr	r2, [pc, #156]	@ (800c190 <HAL_TIM_PWM_Start+0x224>)
 800c0f2:	4293      	cmp	r3, r2
 800c0f4:	d018      	beq.n	800c128 <HAL_TIM_PWM_Start+0x1bc>
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	4a1f      	ldr	r2, [pc, #124]	@ (800c178 <HAL_TIM_PWM_Start+0x20c>)
 800c0fc:	4293      	cmp	r3, r2
 800c0fe:	d013      	beq.n	800c128 <HAL_TIM_PWM_Start+0x1bc>
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	4a23      	ldr	r2, [pc, #140]	@ (800c194 <HAL_TIM_PWM_Start+0x228>)
 800c106:	4293      	cmp	r3, r2
 800c108:	d00e      	beq.n	800c128 <HAL_TIM_PWM_Start+0x1bc>
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	4a1b      	ldr	r2, [pc, #108]	@ (800c17c <HAL_TIM_PWM_Start+0x210>)
 800c110:	4293      	cmp	r3, r2
 800c112:	d009      	beq.n	800c128 <HAL_TIM_PWM_Start+0x1bc>
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	4a1f      	ldr	r2, [pc, #124]	@ (800c198 <HAL_TIM_PWM_Start+0x22c>)
 800c11a:	4293      	cmp	r3, r2
 800c11c:	d004      	beq.n	800c128 <HAL_TIM_PWM_Start+0x1bc>
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	4a1e      	ldr	r2, [pc, #120]	@ (800c19c <HAL_TIM_PWM_Start+0x230>)
 800c124:	4293      	cmp	r3, r2
 800c126:	d115      	bne.n	800c154 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	689a      	ldr	r2, [r3, #8]
 800c12e:	4b1c      	ldr	r3, [pc, #112]	@ (800c1a0 <HAL_TIM_PWM_Start+0x234>)
 800c130:	4013      	ands	r3, r2
 800c132:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	2b06      	cmp	r3, #6
 800c138:	d015      	beq.n	800c166 <HAL_TIM_PWM_Start+0x1fa>
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c140:	d011      	beq.n	800c166 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	681a      	ldr	r2, [r3, #0]
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	f042 0201 	orr.w	r2, r2, #1
 800c150:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c152:	e008      	b.n	800c166 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	681a      	ldr	r2, [r3, #0]
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	f042 0201 	orr.w	r2, r2, #1
 800c162:	601a      	str	r2, [r3, #0]
 800c164:	e000      	b.n	800c168 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c166:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c168:	2300      	movs	r3, #0
}
 800c16a:	4618      	mov	r0, r3
 800c16c:	3710      	adds	r7, #16
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}
 800c172:	bf00      	nop
 800c174:	40010000 	.word	0x40010000
 800c178:	40010400 	.word	0x40010400
 800c17c:	40014000 	.word	0x40014000
 800c180:	40014400 	.word	0x40014400
 800c184:	40014800 	.word	0x40014800
 800c188:	40000400 	.word	0x40000400
 800c18c:	40000800 	.word	0x40000800
 800c190:	40000c00 	.word	0x40000c00
 800c194:	40001800 	.word	0x40001800
 800c198:	4000e000 	.word	0x4000e000
 800c19c:	4000e400 	.word	0x4000e400
 800c1a0:	00010007 	.word	0x00010007

0800c1a4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b082      	sub	sp, #8
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
 800c1ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	6839      	ldr	r1, [r7, #0]
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	f000 ffec 	bl	800d194 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	4a3e      	ldr	r2, [pc, #248]	@ (800c2bc <HAL_TIM_PWM_Stop+0x118>)
 800c1c2:	4293      	cmp	r3, r2
 800c1c4:	d013      	beq.n	800c1ee <HAL_TIM_PWM_Stop+0x4a>
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	4a3d      	ldr	r2, [pc, #244]	@ (800c2c0 <HAL_TIM_PWM_Stop+0x11c>)
 800c1cc:	4293      	cmp	r3, r2
 800c1ce:	d00e      	beq.n	800c1ee <HAL_TIM_PWM_Stop+0x4a>
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	4a3b      	ldr	r2, [pc, #236]	@ (800c2c4 <HAL_TIM_PWM_Stop+0x120>)
 800c1d6:	4293      	cmp	r3, r2
 800c1d8:	d009      	beq.n	800c1ee <HAL_TIM_PWM_Stop+0x4a>
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	4a3a      	ldr	r2, [pc, #232]	@ (800c2c8 <HAL_TIM_PWM_Stop+0x124>)
 800c1e0:	4293      	cmp	r3, r2
 800c1e2:	d004      	beq.n	800c1ee <HAL_TIM_PWM_Stop+0x4a>
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	4a38      	ldr	r2, [pc, #224]	@ (800c2cc <HAL_TIM_PWM_Stop+0x128>)
 800c1ea:	4293      	cmp	r3, r2
 800c1ec:	d101      	bne.n	800c1f2 <HAL_TIM_PWM_Stop+0x4e>
 800c1ee:	2301      	movs	r3, #1
 800c1f0:	e000      	b.n	800c1f4 <HAL_TIM_PWM_Stop+0x50>
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d017      	beq.n	800c228 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	6a1a      	ldr	r2, [r3, #32]
 800c1fe:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c202:	4013      	ands	r3, r2
 800c204:	2b00      	cmp	r3, #0
 800c206:	d10f      	bne.n	800c228 <HAL_TIM_PWM_Stop+0x84>
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	6a1a      	ldr	r2, [r3, #32]
 800c20e:	f240 4344 	movw	r3, #1092	@ 0x444
 800c212:	4013      	ands	r3, r2
 800c214:	2b00      	cmp	r3, #0
 800c216:	d107      	bne.n	800c228 <HAL_TIM_PWM_Stop+0x84>
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c226:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	6a1a      	ldr	r2, [r3, #32]
 800c22e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c232:	4013      	ands	r3, r2
 800c234:	2b00      	cmp	r3, #0
 800c236:	d10f      	bne.n	800c258 <HAL_TIM_PWM_Stop+0xb4>
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	6a1a      	ldr	r2, [r3, #32]
 800c23e:	f240 4344 	movw	r3, #1092	@ 0x444
 800c242:	4013      	ands	r3, r2
 800c244:	2b00      	cmp	r3, #0
 800c246:	d107      	bne.n	800c258 <HAL_TIM_PWM_Stop+0xb4>
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	681a      	ldr	r2, [r3, #0]
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	f022 0201 	bic.w	r2, r2, #1
 800c256:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d104      	bne.n	800c268 <HAL_TIM_PWM_Stop+0xc4>
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	2201      	movs	r2, #1
 800c262:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c266:	e023      	b.n	800c2b0 <HAL_TIM_PWM_Stop+0x10c>
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	2b04      	cmp	r3, #4
 800c26c:	d104      	bne.n	800c278 <HAL_TIM_PWM_Stop+0xd4>
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2201      	movs	r2, #1
 800c272:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c276:	e01b      	b.n	800c2b0 <HAL_TIM_PWM_Stop+0x10c>
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	2b08      	cmp	r3, #8
 800c27c:	d104      	bne.n	800c288 <HAL_TIM_PWM_Stop+0xe4>
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	2201      	movs	r2, #1
 800c282:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c286:	e013      	b.n	800c2b0 <HAL_TIM_PWM_Stop+0x10c>
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	2b0c      	cmp	r3, #12
 800c28c:	d104      	bne.n	800c298 <HAL_TIM_PWM_Stop+0xf4>
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	2201      	movs	r2, #1
 800c292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c296:	e00b      	b.n	800c2b0 <HAL_TIM_PWM_Stop+0x10c>
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	2b10      	cmp	r3, #16
 800c29c:	d104      	bne.n	800c2a8 <HAL_TIM_PWM_Stop+0x104>
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	2201      	movs	r2, #1
 800c2a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c2a6:	e003      	b.n	800c2b0 <HAL_TIM_PWM_Stop+0x10c>
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2201      	movs	r2, #1
 800c2ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800c2b0:	2300      	movs	r3, #0
}
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	3708      	adds	r7, #8
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	bd80      	pop	{r7, pc}
 800c2ba:	bf00      	nop
 800c2bc:	40010000 	.word	0x40010000
 800c2c0:	40010400 	.word	0x40010400
 800c2c4:	40014000 	.word	0x40014000
 800c2c8:	40014400 	.word	0x40014400
 800c2cc:	40014800 	.word	0x40014800

0800c2d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b084      	sub	sp, #16
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	68db      	ldr	r3, [r3, #12]
 800c2de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	691b      	ldr	r3, [r3, #16]
 800c2e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c2e8:	68bb      	ldr	r3, [r7, #8]
 800c2ea:	f003 0302 	and.w	r3, r3, #2
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d020      	beq.n	800c334 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	f003 0302 	and.w	r3, r3, #2
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d01b      	beq.n	800c334 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	f06f 0202 	mvn.w	r2, #2
 800c304:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	2201      	movs	r2, #1
 800c30a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	699b      	ldr	r3, [r3, #24]
 800c312:	f003 0303 	and.w	r3, r3, #3
 800c316:	2b00      	cmp	r3, #0
 800c318:	d003      	beq.n	800c322 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c31a:	6878      	ldr	r0, [r7, #4]
 800c31c:	f000 faf6 	bl	800c90c <HAL_TIM_IC_CaptureCallback>
 800c320:	e005      	b.n	800c32e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c322:	6878      	ldr	r0, [r7, #4]
 800c324:	f000 fae8 	bl	800c8f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c328:	6878      	ldr	r0, [r7, #4]
 800c32a:	f000 faf9 	bl	800c920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	2200      	movs	r2, #0
 800c332:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c334:	68bb      	ldr	r3, [r7, #8]
 800c336:	f003 0304 	and.w	r3, r3, #4
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d020      	beq.n	800c380 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	f003 0304 	and.w	r3, r3, #4
 800c344:	2b00      	cmp	r3, #0
 800c346:	d01b      	beq.n	800c380 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f06f 0204 	mvn.w	r2, #4
 800c350:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	2202      	movs	r2, #2
 800c356:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	699b      	ldr	r3, [r3, #24]
 800c35e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c362:	2b00      	cmp	r3, #0
 800c364:	d003      	beq.n	800c36e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	f000 fad0 	bl	800c90c <HAL_TIM_IC_CaptureCallback>
 800c36c:	e005      	b.n	800c37a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c36e:	6878      	ldr	r0, [r7, #4]
 800c370:	f000 fac2 	bl	800c8f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f000 fad3 	bl	800c920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	2200      	movs	r2, #0
 800c37e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c380:	68bb      	ldr	r3, [r7, #8]
 800c382:	f003 0308 	and.w	r3, r3, #8
 800c386:	2b00      	cmp	r3, #0
 800c388:	d020      	beq.n	800c3cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	f003 0308 	and.w	r3, r3, #8
 800c390:	2b00      	cmp	r3, #0
 800c392:	d01b      	beq.n	800c3cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	f06f 0208 	mvn.w	r2, #8
 800c39c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	2204      	movs	r2, #4
 800c3a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	69db      	ldr	r3, [r3, #28]
 800c3aa:	f003 0303 	and.w	r3, r3, #3
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d003      	beq.n	800c3ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c3b2:	6878      	ldr	r0, [r7, #4]
 800c3b4:	f000 faaa 	bl	800c90c <HAL_TIM_IC_CaptureCallback>
 800c3b8:	e005      	b.n	800c3c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c3ba:	6878      	ldr	r0, [r7, #4]
 800c3bc:	f000 fa9c 	bl	800c8f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c3c0:	6878      	ldr	r0, [r7, #4]
 800c3c2:	f000 faad 	bl	800c920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c3cc:	68bb      	ldr	r3, [r7, #8]
 800c3ce:	f003 0310 	and.w	r3, r3, #16
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d020      	beq.n	800c418 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	f003 0310 	and.w	r3, r3, #16
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d01b      	beq.n	800c418 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	f06f 0210 	mvn.w	r2, #16
 800c3e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	2208      	movs	r2, #8
 800c3ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	69db      	ldr	r3, [r3, #28]
 800c3f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d003      	beq.n	800c406 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c3fe:	6878      	ldr	r0, [r7, #4]
 800c400:	f000 fa84 	bl	800c90c <HAL_TIM_IC_CaptureCallback>
 800c404:	e005      	b.n	800c412 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c406:	6878      	ldr	r0, [r7, #4]
 800c408:	f000 fa76 	bl	800c8f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c40c:	6878      	ldr	r0, [r7, #4]
 800c40e:	f000 fa87 	bl	800c920 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	2200      	movs	r2, #0
 800c416:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c418:	68bb      	ldr	r3, [r7, #8]
 800c41a:	f003 0301 	and.w	r3, r3, #1
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d00c      	beq.n	800c43c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	f003 0301 	and.w	r3, r3, #1
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d007      	beq.n	800c43c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	f06f 0201 	mvn.w	r2, #1
 800c434:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	f7f4 fb3e 	bl	8000ab8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c43c:	68bb      	ldr	r3, [r7, #8]
 800c43e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c442:	2b00      	cmp	r3, #0
 800c444:	d104      	bne.n	800c450 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c446:	68bb      	ldr	r3, [r7, #8]
 800c448:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d00c      	beq.n	800c46a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c456:	2b00      	cmp	r3, #0
 800c458:	d007      	beq.n	800c46a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c462:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c464:	6878      	ldr	r0, [r7, #4]
 800c466:	f000 ff61 	bl	800d32c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c46a:	68bb      	ldr	r3, [r7, #8]
 800c46c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c470:	2b00      	cmp	r3, #0
 800c472:	d00c      	beq.n	800c48e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d007      	beq.n	800c48e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c486:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c488:	6878      	ldr	r0, [r7, #4]
 800c48a:	f000 ff59 	bl	800d340 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c48e:	68bb      	ldr	r3, [r7, #8]
 800c490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c494:	2b00      	cmp	r3, #0
 800c496:	d00c      	beq.n	800c4b2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d007      	beq.n	800c4b2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c4aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c4ac:	6878      	ldr	r0, [r7, #4]
 800c4ae:	f000 fa41 	bl	800c934 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c4b2:	68bb      	ldr	r3, [r7, #8]
 800c4b4:	f003 0320 	and.w	r3, r3, #32
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d00c      	beq.n	800c4d6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	f003 0320 	and.w	r3, r3, #32
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d007      	beq.n	800c4d6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	f06f 0220 	mvn.w	r2, #32
 800c4ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c4d0:	6878      	ldr	r0, [r7, #4]
 800c4d2:	f000 ff21 	bl	800d318 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c4d6:	bf00      	nop
 800c4d8:	3710      	adds	r7, #16
 800c4da:	46bd      	mov	sp, r7
 800c4dc:	bd80      	pop	{r7, pc}
	...

0800c4e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b086      	sub	sp, #24
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	60f8      	str	r0, [r7, #12]
 800c4e8:	60b9      	str	r1, [r7, #8]
 800c4ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c4f6:	2b01      	cmp	r3, #1
 800c4f8:	d101      	bne.n	800c4fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c4fa:	2302      	movs	r3, #2
 800c4fc:	e0ff      	b.n	800c6fe <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	2201      	movs	r2, #1
 800c502:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	2b14      	cmp	r3, #20
 800c50a:	f200 80f0 	bhi.w	800c6ee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c50e:	a201      	add	r2, pc, #4	@ (adr r2, 800c514 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c514:	0800c569 	.word	0x0800c569
 800c518:	0800c6ef 	.word	0x0800c6ef
 800c51c:	0800c6ef 	.word	0x0800c6ef
 800c520:	0800c6ef 	.word	0x0800c6ef
 800c524:	0800c5a9 	.word	0x0800c5a9
 800c528:	0800c6ef 	.word	0x0800c6ef
 800c52c:	0800c6ef 	.word	0x0800c6ef
 800c530:	0800c6ef 	.word	0x0800c6ef
 800c534:	0800c5eb 	.word	0x0800c5eb
 800c538:	0800c6ef 	.word	0x0800c6ef
 800c53c:	0800c6ef 	.word	0x0800c6ef
 800c540:	0800c6ef 	.word	0x0800c6ef
 800c544:	0800c62b 	.word	0x0800c62b
 800c548:	0800c6ef 	.word	0x0800c6ef
 800c54c:	0800c6ef 	.word	0x0800c6ef
 800c550:	0800c6ef 	.word	0x0800c6ef
 800c554:	0800c66d 	.word	0x0800c66d
 800c558:	0800c6ef 	.word	0x0800c6ef
 800c55c:	0800c6ef 	.word	0x0800c6ef
 800c560:	0800c6ef 	.word	0x0800c6ef
 800c564:	0800c6ad 	.word	0x0800c6ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	68b9      	ldr	r1, [r7, #8]
 800c56e:	4618      	mov	r0, r3
 800c570:	f000 fa9c 	bl	800caac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	699a      	ldr	r2, [r3, #24]
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	f042 0208 	orr.w	r2, r2, #8
 800c582:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	699a      	ldr	r2, [r3, #24]
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	f022 0204 	bic.w	r2, r2, #4
 800c592:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	6999      	ldr	r1, [r3, #24]
 800c59a:	68bb      	ldr	r3, [r7, #8]
 800c59c:	691a      	ldr	r2, [r3, #16]
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	430a      	orrs	r2, r1
 800c5a4:	619a      	str	r2, [r3, #24]
      break;
 800c5a6:	e0a5      	b.n	800c6f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	68b9      	ldr	r1, [r7, #8]
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	f000 fb0c 	bl	800cbcc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	699a      	ldr	r2, [r3, #24]
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c5c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	699a      	ldr	r2, [r3, #24]
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c5d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	6999      	ldr	r1, [r3, #24]
 800c5da:	68bb      	ldr	r3, [r7, #8]
 800c5dc:	691b      	ldr	r3, [r3, #16]
 800c5de:	021a      	lsls	r2, r3, #8
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	430a      	orrs	r2, r1
 800c5e6:	619a      	str	r2, [r3, #24]
      break;
 800c5e8:	e084      	b.n	800c6f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	68b9      	ldr	r1, [r7, #8]
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	f000 fb75 	bl	800cce0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	69da      	ldr	r2, [r3, #28]
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f042 0208 	orr.w	r2, r2, #8
 800c604:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	69da      	ldr	r2, [r3, #28]
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	f022 0204 	bic.w	r2, r2, #4
 800c614:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	69d9      	ldr	r1, [r3, #28]
 800c61c:	68bb      	ldr	r3, [r7, #8]
 800c61e:	691a      	ldr	r2, [r3, #16]
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	430a      	orrs	r2, r1
 800c626:	61da      	str	r2, [r3, #28]
      break;
 800c628:	e064      	b.n	800c6f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	68b9      	ldr	r1, [r7, #8]
 800c630:	4618      	mov	r0, r3
 800c632:	f000 fbdd 	bl	800cdf0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	69da      	ldr	r2, [r3, #28]
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c644:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	69da      	ldr	r2, [r3, #28]
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c654:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	69d9      	ldr	r1, [r3, #28]
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	691b      	ldr	r3, [r3, #16]
 800c660:	021a      	lsls	r2, r3, #8
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	430a      	orrs	r2, r1
 800c668:	61da      	str	r2, [r3, #28]
      break;
 800c66a:	e043      	b.n	800c6f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	68b9      	ldr	r1, [r7, #8]
 800c672:	4618      	mov	r0, r3
 800c674:	f000 fc26 	bl	800cec4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	f042 0208 	orr.w	r2, r2, #8
 800c686:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	f022 0204 	bic.w	r2, r2, #4
 800c696:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c69e:	68bb      	ldr	r3, [r7, #8]
 800c6a0:	691a      	ldr	r2, [r3, #16]
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	430a      	orrs	r2, r1
 800c6a8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c6aa:	e023      	b.n	800c6f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	68b9      	ldr	r1, [r7, #8]
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	f000 fc6a 	bl	800cf8c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c6c6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c6d6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c6de:	68bb      	ldr	r3, [r7, #8]
 800c6e0:	691b      	ldr	r3, [r3, #16]
 800c6e2:	021a      	lsls	r2, r3, #8
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	430a      	orrs	r2, r1
 800c6ea:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c6ec:	e002      	b.n	800c6f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c6ee:	2301      	movs	r3, #1
 800c6f0:	75fb      	strb	r3, [r7, #23]
      break;
 800c6f2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c6fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6fe:	4618      	mov	r0, r3
 800c700:	3718      	adds	r7, #24
 800c702:	46bd      	mov	sp, r7
 800c704:	bd80      	pop	{r7, pc}
 800c706:	bf00      	nop

0800c708 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b084      	sub	sp, #16
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
 800c710:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c712:	2300      	movs	r3, #0
 800c714:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c71c:	2b01      	cmp	r3, #1
 800c71e:	d101      	bne.n	800c724 <HAL_TIM_ConfigClockSource+0x1c>
 800c720:	2302      	movs	r3, #2
 800c722:	e0dc      	b.n	800c8de <HAL_TIM_ConfigClockSource+0x1d6>
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	2201      	movs	r2, #1
 800c728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	2202      	movs	r2, #2
 800c730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	689b      	ldr	r3, [r3, #8]
 800c73a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c73c:	68ba      	ldr	r2, [r7, #8]
 800c73e:	4b6a      	ldr	r3, [pc, #424]	@ (800c8e8 <HAL_TIM_ConfigClockSource+0x1e0>)
 800c740:	4013      	ands	r3, r2
 800c742:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c744:	68bb      	ldr	r3, [r7, #8]
 800c746:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c74a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	68ba      	ldr	r2, [r7, #8]
 800c752:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c754:	683b      	ldr	r3, [r7, #0]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	4a64      	ldr	r2, [pc, #400]	@ (800c8ec <HAL_TIM_ConfigClockSource+0x1e4>)
 800c75a:	4293      	cmp	r3, r2
 800c75c:	f000 80a9 	beq.w	800c8b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c760:	4a62      	ldr	r2, [pc, #392]	@ (800c8ec <HAL_TIM_ConfigClockSource+0x1e4>)
 800c762:	4293      	cmp	r3, r2
 800c764:	f200 80ae 	bhi.w	800c8c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c768:	4a61      	ldr	r2, [pc, #388]	@ (800c8f0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800c76a:	4293      	cmp	r3, r2
 800c76c:	f000 80a1 	beq.w	800c8b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c770:	4a5f      	ldr	r2, [pc, #380]	@ (800c8f0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800c772:	4293      	cmp	r3, r2
 800c774:	f200 80a6 	bhi.w	800c8c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c778:	4a5e      	ldr	r2, [pc, #376]	@ (800c8f4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c77a:	4293      	cmp	r3, r2
 800c77c:	f000 8099 	beq.w	800c8b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c780:	4a5c      	ldr	r2, [pc, #368]	@ (800c8f4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c782:	4293      	cmp	r3, r2
 800c784:	f200 809e 	bhi.w	800c8c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c788:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c78c:	f000 8091 	beq.w	800c8b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c790:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c794:	f200 8096 	bhi.w	800c8c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c798:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c79c:	f000 8089 	beq.w	800c8b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c7a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c7a4:	f200 808e 	bhi.w	800c8c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c7ac:	d03e      	beq.n	800c82c <HAL_TIM_ConfigClockSource+0x124>
 800c7ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c7b2:	f200 8087 	bhi.w	800c8c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c7ba:	f000 8086 	beq.w	800c8ca <HAL_TIM_ConfigClockSource+0x1c2>
 800c7be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c7c2:	d87f      	bhi.n	800c8c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7c4:	2b70      	cmp	r3, #112	@ 0x70
 800c7c6:	d01a      	beq.n	800c7fe <HAL_TIM_ConfigClockSource+0xf6>
 800c7c8:	2b70      	cmp	r3, #112	@ 0x70
 800c7ca:	d87b      	bhi.n	800c8c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7cc:	2b60      	cmp	r3, #96	@ 0x60
 800c7ce:	d050      	beq.n	800c872 <HAL_TIM_ConfigClockSource+0x16a>
 800c7d0:	2b60      	cmp	r3, #96	@ 0x60
 800c7d2:	d877      	bhi.n	800c8c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7d4:	2b50      	cmp	r3, #80	@ 0x50
 800c7d6:	d03c      	beq.n	800c852 <HAL_TIM_ConfigClockSource+0x14a>
 800c7d8:	2b50      	cmp	r3, #80	@ 0x50
 800c7da:	d873      	bhi.n	800c8c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7dc:	2b40      	cmp	r3, #64	@ 0x40
 800c7de:	d058      	beq.n	800c892 <HAL_TIM_ConfigClockSource+0x18a>
 800c7e0:	2b40      	cmp	r3, #64	@ 0x40
 800c7e2:	d86f      	bhi.n	800c8c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7e4:	2b30      	cmp	r3, #48	@ 0x30
 800c7e6:	d064      	beq.n	800c8b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c7e8:	2b30      	cmp	r3, #48	@ 0x30
 800c7ea:	d86b      	bhi.n	800c8c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7ec:	2b20      	cmp	r3, #32
 800c7ee:	d060      	beq.n	800c8b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c7f0:	2b20      	cmp	r3, #32
 800c7f2:	d867      	bhi.n	800c8c4 <HAL_TIM_ConfigClockSource+0x1bc>
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d05c      	beq.n	800c8b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c7f8:	2b10      	cmp	r3, #16
 800c7fa:	d05a      	beq.n	800c8b2 <HAL_TIM_ConfigClockSource+0x1aa>
 800c7fc:	e062      	b.n	800c8c4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c806:	683b      	ldr	r3, [r7, #0]
 800c808:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c80e:	f000 fca1 	bl	800d154 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	689b      	ldr	r3, [r3, #8]
 800c818:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c81a:	68bb      	ldr	r3, [r7, #8]
 800c81c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c820:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	68ba      	ldr	r2, [r7, #8]
 800c828:	609a      	str	r2, [r3, #8]
      break;
 800c82a:	e04f      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c834:	683b      	ldr	r3, [r7, #0]
 800c836:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c838:	683b      	ldr	r3, [r7, #0]
 800c83a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c83c:	f000 fc8a 	bl	800d154 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	689a      	ldr	r2, [r3, #8]
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c84e:	609a      	str	r2, [r3, #8]
      break;
 800c850:	e03c      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c85e:	461a      	mov	r2, r3
 800c860:	f000 fbfa 	bl	800d058 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	2150      	movs	r1, #80	@ 0x50
 800c86a:	4618      	mov	r0, r3
 800c86c:	f000 fc54 	bl	800d118 <TIM_ITRx_SetConfig>
      break;
 800c870:	e02c      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c876:	683b      	ldr	r3, [r7, #0]
 800c878:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c87e:	461a      	mov	r2, r3
 800c880:	f000 fc19 	bl	800d0b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	2160      	movs	r1, #96	@ 0x60
 800c88a:	4618      	mov	r0, r3
 800c88c:	f000 fc44 	bl	800d118 <TIM_ITRx_SetConfig>
      break;
 800c890:	e01c      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c89a:	683b      	ldr	r3, [r7, #0]
 800c89c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c89e:	461a      	mov	r2, r3
 800c8a0:	f000 fbda 	bl	800d058 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	2140      	movs	r1, #64	@ 0x40
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	f000 fc34 	bl	800d118 <TIM_ITRx_SetConfig>
      break;
 800c8b0:	e00c      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	681a      	ldr	r2, [r3, #0]
 800c8b6:	683b      	ldr	r3, [r7, #0]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	4619      	mov	r1, r3
 800c8bc:	4610      	mov	r0, r2
 800c8be:	f000 fc2b 	bl	800d118 <TIM_ITRx_SetConfig>
      break;
 800c8c2:	e003      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800c8c4:	2301      	movs	r3, #1
 800c8c6:	73fb      	strb	r3, [r7, #15]
      break;
 800c8c8:	e000      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800c8ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	2201      	movs	r2, #1
 800c8d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c8dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8de:	4618      	mov	r0, r3
 800c8e0:	3710      	adds	r7, #16
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	bd80      	pop	{r7, pc}
 800c8e6:	bf00      	nop
 800c8e8:	ffceff88 	.word	0xffceff88
 800c8ec:	00100040 	.word	0x00100040
 800c8f0:	00100030 	.word	0x00100030
 800c8f4:	00100020 	.word	0x00100020

0800c8f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c8f8:	b480      	push	{r7}
 800c8fa:	b083      	sub	sp, #12
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c900:	bf00      	nop
 800c902:	370c      	adds	r7, #12
 800c904:	46bd      	mov	sp, r7
 800c906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90a:	4770      	bx	lr

0800c90c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c90c:	b480      	push	{r7}
 800c90e:	b083      	sub	sp, #12
 800c910:	af00      	add	r7, sp, #0
 800c912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c914:	bf00      	nop
 800c916:	370c      	adds	r7, #12
 800c918:	46bd      	mov	sp, r7
 800c91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91e:	4770      	bx	lr

0800c920 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c920:	b480      	push	{r7}
 800c922:	b083      	sub	sp, #12
 800c924:	af00      	add	r7, sp, #0
 800c926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c928:	bf00      	nop
 800c92a:	370c      	adds	r7, #12
 800c92c:	46bd      	mov	sp, r7
 800c92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c932:	4770      	bx	lr

0800c934 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c934:	b480      	push	{r7}
 800c936:	b083      	sub	sp, #12
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c93c:	bf00      	nop
 800c93e:	370c      	adds	r7, #12
 800c940:	46bd      	mov	sp, r7
 800c942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c946:	4770      	bx	lr

0800c948 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c948:	b480      	push	{r7}
 800c94a:	b085      	sub	sp, #20
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
 800c950:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	4a4a      	ldr	r2, [pc, #296]	@ (800ca84 <TIM_Base_SetConfig+0x13c>)
 800c95c:	4293      	cmp	r3, r2
 800c95e:	d013      	beq.n	800c988 <TIM_Base_SetConfig+0x40>
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c966:	d00f      	beq.n	800c988 <TIM_Base_SetConfig+0x40>
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	4a47      	ldr	r2, [pc, #284]	@ (800ca88 <TIM_Base_SetConfig+0x140>)
 800c96c:	4293      	cmp	r3, r2
 800c96e:	d00b      	beq.n	800c988 <TIM_Base_SetConfig+0x40>
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	4a46      	ldr	r2, [pc, #280]	@ (800ca8c <TIM_Base_SetConfig+0x144>)
 800c974:	4293      	cmp	r3, r2
 800c976:	d007      	beq.n	800c988 <TIM_Base_SetConfig+0x40>
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	4a45      	ldr	r2, [pc, #276]	@ (800ca90 <TIM_Base_SetConfig+0x148>)
 800c97c:	4293      	cmp	r3, r2
 800c97e:	d003      	beq.n	800c988 <TIM_Base_SetConfig+0x40>
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	4a44      	ldr	r2, [pc, #272]	@ (800ca94 <TIM_Base_SetConfig+0x14c>)
 800c984:	4293      	cmp	r3, r2
 800c986:	d108      	bne.n	800c99a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c98e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c990:	683b      	ldr	r3, [r7, #0]
 800c992:	685b      	ldr	r3, [r3, #4]
 800c994:	68fa      	ldr	r2, [r7, #12]
 800c996:	4313      	orrs	r3, r2
 800c998:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	4a39      	ldr	r2, [pc, #228]	@ (800ca84 <TIM_Base_SetConfig+0x13c>)
 800c99e:	4293      	cmp	r3, r2
 800c9a0:	d027      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c9a8:	d023      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	4a36      	ldr	r2, [pc, #216]	@ (800ca88 <TIM_Base_SetConfig+0x140>)
 800c9ae:	4293      	cmp	r3, r2
 800c9b0:	d01f      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	4a35      	ldr	r2, [pc, #212]	@ (800ca8c <TIM_Base_SetConfig+0x144>)
 800c9b6:	4293      	cmp	r3, r2
 800c9b8:	d01b      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	4a34      	ldr	r2, [pc, #208]	@ (800ca90 <TIM_Base_SetConfig+0x148>)
 800c9be:	4293      	cmp	r3, r2
 800c9c0:	d017      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	4a33      	ldr	r2, [pc, #204]	@ (800ca94 <TIM_Base_SetConfig+0x14c>)
 800c9c6:	4293      	cmp	r3, r2
 800c9c8:	d013      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	4a32      	ldr	r2, [pc, #200]	@ (800ca98 <TIM_Base_SetConfig+0x150>)
 800c9ce:	4293      	cmp	r3, r2
 800c9d0:	d00f      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	4a31      	ldr	r2, [pc, #196]	@ (800ca9c <TIM_Base_SetConfig+0x154>)
 800c9d6:	4293      	cmp	r3, r2
 800c9d8:	d00b      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	4a30      	ldr	r2, [pc, #192]	@ (800caa0 <TIM_Base_SetConfig+0x158>)
 800c9de:	4293      	cmp	r3, r2
 800c9e0:	d007      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	4a2f      	ldr	r2, [pc, #188]	@ (800caa4 <TIM_Base_SetConfig+0x15c>)
 800c9e6:	4293      	cmp	r3, r2
 800c9e8:	d003      	beq.n	800c9f2 <TIM_Base_SetConfig+0xaa>
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	4a2e      	ldr	r2, [pc, #184]	@ (800caa8 <TIM_Base_SetConfig+0x160>)
 800c9ee:	4293      	cmp	r3, r2
 800c9f0:	d108      	bne.n	800ca04 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c9f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c9fa:	683b      	ldr	r3, [r7, #0]
 800c9fc:	68db      	ldr	r3, [r3, #12]
 800c9fe:	68fa      	ldr	r2, [r7, #12]
 800ca00:	4313      	orrs	r3, r2
 800ca02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	695b      	ldr	r3, [r3, #20]
 800ca0e:	4313      	orrs	r3, r2
 800ca10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	68fa      	ldr	r2, [r7, #12]
 800ca16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	689a      	ldr	r2, [r3, #8]
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ca20:	683b      	ldr	r3, [r7, #0]
 800ca22:	681a      	ldr	r2, [r3, #0]
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	4a16      	ldr	r2, [pc, #88]	@ (800ca84 <TIM_Base_SetConfig+0x13c>)
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	d00f      	beq.n	800ca50 <TIM_Base_SetConfig+0x108>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	4a18      	ldr	r2, [pc, #96]	@ (800ca94 <TIM_Base_SetConfig+0x14c>)
 800ca34:	4293      	cmp	r3, r2
 800ca36:	d00b      	beq.n	800ca50 <TIM_Base_SetConfig+0x108>
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	4a17      	ldr	r2, [pc, #92]	@ (800ca98 <TIM_Base_SetConfig+0x150>)
 800ca3c:	4293      	cmp	r3, r2
 800ca3e:	d007      	beq.n	800ca50 <TIM_Base_SetConfig+0x108>
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	4a16      	ldr	r2, [pc, #88]	@ (800ca9c <TIM_Base_SetConfig+0x154>)
 800ca44:	4293      	cmp	r3, r2
 800ca46:	d003      	beq.n	800ca50 <TIM_Base_SetConfig+0x108>
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	4a15      	ldr	r2, [pc, #84]	@ (800caa0 <TIM_Base_SetConfig+0x158>)
 800ca4c:	4293      	cmp	r3, r2
 800ca4e:	d103      	bne.n	800ca58 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ca50:	683b      	ldr	r3, [r7, #0]
 800ca52:	691a      	ldr	r2, [r3, #16]
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	691b      	ldr	r3, [r3, #16]
 800ca62:	f003 0301 	and.w	r3, r3, #1
 800ca66:	2b01      	cmp	r3, #1
 800ca68:	d105      	bne.n	800ca76 <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	691b      	ldr	r3, [r3, #16]
 800ca6e:	f023 0201 	bic.w	r2, r3, #1
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	611a      	str	r2, [r3, #16]
  }
}
 800ca76:	bf00      	nop
 800ca78:	3714      	adds	r7, #20
 800ca7a:	46bd      	mov	sp, r7
 800ca7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca80:	4770      	bx	lr
 800ca82:	bf00      	nop
 800ca84:	40010000 	.word	0x40010000
 800ca88:	40000400 	.word	0x40000400
 800ca8c:	40000800 	.word	0x40000800
 800ca90:	40000c00 	.word	0x40000c00
 800ca94:	40010400 	.word	0x40010400
 800ca98:	40014000 	.word	0x40014000
 800ca9c:	40014400 	.word	0x40014400
 800caa0:	40014800 	.word	0x40014800
 800caa4:	4000e000 	.word	0x4000e000
 800caa8:	4000e400 	.word	0x4000e400

0800caac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800caac:	b480      	push	{r7}
 800caae:	b087      	sub	sp, #28
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	6078      	str	r0, [r7, #4]
 800cab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	6a1b      	ldr	r3, [r3, #32]
 800caba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	6a1b      	ldr	r3, [r3, #32]
 800cac0:	f023 0201 	bic.w	r2, r3, #1
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	685b      	ldr	r3, [r3, #4]
 800cacc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	699b      	ldr	r3, [r3, #24]
 800cad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cad4:	68fa      	ldr	r2, [r7, #12]
 800cad6:	4b37      	ldr	r3, [pc, #220]	@ (800cbb4 <TIM_OC1_SetConfig+0x108>)
 800cad8:	4013      	ands	r3, r2
 800cada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	f023 0303 	bic.w	r3, r3, #3
 800cae2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	68fa      	ldr	r2, [r7, #12]
 800caea:	4313      	orrs	r3, r2
 800caec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800caee:	697b      	ldr	r3, [r7, #20]
 800caf0:	f023 0302 	bic.w	r3, r3, #2
 800caf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800caf6:	683b      	ldr	r3, [r7, #0]
 800caf8:	689b      	ldr	r3, [r3, #8]
 800cafa:	697a      	ldr	r2, [r7, #20]
 800cafc:	4313      	orrs	r3, r2
 800cafe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	4a2d      	ldr	r2, [pc, #180]	@ (800cbb8 <TIM_OC1_SetConfig+0x10c>)
 800cb04:	4293      	cmp	r3, r2
 800cb06:	d00f      	beq.n	800cb28 <TIM_OC1_SetConfig+0x7c>
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	4a2c      	ldr	r2, [pc, #176]	@ (800cbbc <TIM_OC1_SetConfig+0x110>)
 800cb0c:	4293      	cmp	r3, r2
 800cb0e:	d00b      	beq.n	800cb28 <TIM_OC1_SetConfig+0x7c>
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	4a2b      	ldr	r2, [pc, #172]	@ (800cbc0 <TIM_OC1_SetConfig+0x114>)
 800cb14:	4293      	cmp	r3, r2
 800cb16:	d007      	beq.n	800cb28 <TIM_OC1_SetConfig+0x7c>
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	4a2a      	ldr	r2, [pc, #168]	@ (800cbc4 <TIM_OC1_SetConfig+0x118>)
 800cb1c:	4293      	cmp	r3, r2
 800cb1e:	d003      	beq.n	800cb28 <TIM_OC1_SetConfig+0x7c>
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	4a29      	ldr	r2, [pc, #164]	@ (800cbc8 <TIM_OC1_SetConfig+0x11c>)
 800cb24:	4293      	cmp	r3, r2
 800cb26:	d10c      	bne.n	800cb42 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cb28:	697b      	ldr	r3, [r7, #20]
 800cb2a:	f023 0308 	bic.w	r3, r3, #8
 800cb2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cb30:	683b      	ldr	r3, [r7, #0]
 800cb32:	68db      	ldr	r3, [r3, #12]
 800cb34:	697a      	ldr	r2, [r7, #20]
 800cb36:	4313      	orrs	r3, r2
 800cb38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cb3a:	697b      	ldr	r3, [r7, #20]
 800cb3c:	f023 0304 	bic.w	r3, r3, #4
 800cb40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	4a1c      	ldr	r2, [pc, #112]	@ (800cbb8 <TIM_OC1_SetConfig+0x10c>)
 800cb46:	4293      	cmp	r3, r2
 800cb48:	d00f      	beq.n	800cb6a <TIM_OC1_SetConfig+0xbe>
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	4a1b      	ldr	r2, [pc, #108]	@ (800cbbc <TIM_OC1_SetConfig+0x110>)
 800cb4e:	4293      	cmp	r3, r2
 800cb50:	d00b      	beq.n	800cb6a <TIM_OC1_SetConfig+0xbe>
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	4a1a      	ldr	r2, [pc, #104]	@ (800cbc0 <TIM_OC1_SetConfig+0x114>)
 800cb56:	4293      	cmp	r3, r2
 800cb58:	d007      	beq.n	800cb6a <TIM_OC1_SetConfig+0xbe>
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	4a19      	ldr	r2, [pc, #100]	@ (800cbc4 <TIM_OC1_SetConfig+0x118>)
 800cb5e:	4293      	cmp	r3, r2
 800cb60:	d003      	beq.n	800cb6a <TIM_OC1_SetConfig+0xbe>
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	4a18      	ldr	r2, [pc, #96]	@ (800cbc8 <TIM_OC1_SetConfig+0x11c>)
 800cb66:	4293      	cmp	r3, r2
 800cb68:	d111      	bne.n	800cb8e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cb6a:	693b      	ldr	r3, [r7, #16]
 800cb6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cb70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cb72:	693b      	ldr	r3, [r7, #16]
 800cb74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cb78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	695b      	ldr	r3, [r3, #20]
 800cb7e:	693a      	ldr	r2, [r7, #16]
 800cb80:	4313      	orrs	r3, r2
 800cb82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	699b      	ldr	r3, [r3, #24]
 800cb88:	693a      	ldr	r2, [r7, #16]
 800cb8a:	4313      	orrs	r3, r2
 800cb8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	693a      	ldr	r2, [r7, #16]
 800cb92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	68fa      	ldr	r2, [r7, #12]
 800cb98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cb9a:	683b      	ldr	r3, [r7, #0]
 800cb9c:	685a      	ldr	r2, [r3, #4]
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	697a      	ldr	r2, [r7, #20]
 800cba6:	621a      	str	r2, [r3, #32]
}
 800cba8:	bf00      	nop
 800cbaa:	371c      	adds	r7, #28
 800cbac:	46bd      	mov	sp, r7
 800cbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb2:	4770      	bx	lr
 800cbb4:	fffeff8f 	.word	0xfffeff8f
 800cbb8:	40010000 	.word	0x40010000
 800cbbc:	40010400 	.word	0x40010400
 800cbc0:	40014000 	.word	0x40014000
 800cbc4:	40014400 	.word	0x40014400
 800cbc8:	40014800 	.word	0x40014800

0800cbcc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cbcc:	b480      	push	{r7}
 800cbce:	b087      	sub	sp, #28
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	6078      	str	r0, [r7, #4]
 800cbd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	6a1b      	ldr	r3, [r3, #32]
 800cbda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	6a1b      	ldr	r3, [r3, #32]
 800cbe0:	f023 0210 	bic.w	r2, r3, #16
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	685b      	ldr	r3, [r3, #4]
 800cbec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	699b      	ldr	r3, [r3, #24]
 800cbf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cbf4:	68fa      	ldr	r2, [r7, #12]
 800cbf6:	4b34      	ldr	r3, [pc, #208]	@ (800ccc8 <TIM_OC2_SetConfig+0xfc>)
 800cbf8:	4013      	ands	r3, r2
 800cbfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cc02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cc04:	683b      	ldr	r3, [r7, #0]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	021b      	lsls	r3, r3, #8
 800cc0a:	68fa      	ldr	r2, [r7, #12]
 800cc0c:	4313      	orrs	r3, r2
 800cc0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cc10:	697b      	ldr	r3, [r7, #20]
 800cc12:	f023 0320 	bic.w	r3, r3, #32
 800cc16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	689b      	ldr	r3, [r3, #8]
 800cc1c:	011b      	lsls	r3, r3, #4
 800cc1e:	697a      	ldr	r2, [r7, #20]
 800cc20:	4313      	orrs	r3, r2
 800cc22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	4a29      	ldr	r2, [pc, #164]	@ (800cccc <TIM_OC2_SetConfig+0x100>)
 800cc28:	4293      	cmp	r3, r2
 800cc2a:	d003      	beq.n	800cc34 <TIM_OC2_SetConfig+0x68>
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	4a28      	ldr	r2, [pc, #160]	@ (800ccd0 <TIM_OC2_SetConfig+0x104>)
 800cc30:	4293      	cmp	r3, r2
 800cc32:	d10d      	bne.n	800cc50 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cc34:	697b      	ldr	r3, [r7, #20]
 800cc36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cc3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cc3c:	683b      	ldr	r3, [r7, #0]
 800cc3e:	68db      	ldr	r3, [r3, #12]
 800cc40:	011b      	lsls	r3, r3, #4
 800cc42:	697a      	ldr	r2, [r7, #20]
 800cc44:	4313      	orrs	r3, r2
 800cc46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cc48:	697b      	ldr	r3, [r7, #20]
 800cc4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc4e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	4a1e      	ldr	r2, [pc, #120]	@ (800cccc <TIM_OC2_SetConfig+0x100>)
 800cc54:	4293      	cmp	r3, r2
 800cc56:	d00f      	beq.n	800cc78 <TIM_OC2_SetConfig+0xac>
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	4a1d      	ldr	r2, [pc, #116]	@ (800ccd0 <TIM_OC2_SetConfig+0x104>)
 800cc5c:	4293      	cmp	r3, r2
 800cc5e:	d00b      	beq.n	800cc78 <TIM_OC2_SetConfig+0xac>
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	4a1c      	ldr	r2, [pc, #112]	@ (800ccd4 <TIM_OC2_SetConfig+0x108>)
 800cc64:	4293      	cmp	r3, r2
 800cc66:	d007      	beq.n	800cc78 <TIM_OC2_SetConfig+0xac>
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	4a1b      	ldr	r2, [pc, #108]	@ (800ccd8 <TIM_OC2_SetConfig+0x10c>)
 800cc6c:	4293      	cmp	r3, r2
 800cc6e:	d003      	beq.n	800cc78 <TIM_OC2_SetConfig+0xac>
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	4a1a      	ldr	r2, [pc, #104]	@ (800ccdc <TIM_OC2_SetConfig+0x110>)
 800cc74:	4293      	cmp	r3, r2
 800cc76:	d113      	bne.n	800cca0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cc78:	693b      	ldr	r3, [r7, #16]
 800cc7a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cc7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cc80:	693b      	ldr	r3, [r7, #16]
 800cc82:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cc86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	695b      	ldr	r3, [r3, #20]
 800cc8c:	009b      	lsls	r3, r3, #2
 800cc8e:	693a      	ldr	r2, [r7, #16]
 800cc90:	4313      	orrs	r3, r2
 800cc92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cc94:	683b      	ldr	r3, [r7, #0]
 800cc96:	699b      	ldr	r3, [r3, #24]
 800cc98:	009b      	lsls	r3, r3, #2
 800cc9a:	693a      	ldr	r2, [r7, #16]
 800cc9c:	4313      	orrs	r3, r2
 800cc9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	693a      	ldr	r2, [r7, #16]
 800cca4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	68fa      	ldr	r2, [r7, #12]
 800ccaa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ccac:	683b      	ldr	r3, [r7, #0]
 800ccae:	685a      	ldr	r2, [r3, #4]
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	697a      	ldr	r2, [r7, #20]
 800ccb8:	621a      	str	r2, [r3, #32]
}
 800ccba:	bf00      	nop
 800ccbc:	371c      	adds	r7, #28
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc4:	4770      	bx	lr
 800ccc6:	bf00      	nop
 800ccc8:	feff8fff 	.word	0xfeff8fff
 800cccc:	40010000 	.word	0x40010000
 800ccd0:	40010400 	.word	0x40010400
 800ccd4:	40014000 	.word	0x40014000
 800ccd8:	40014400 	.word	0x40014400
 800ccdc:	40014800 	.word	0x40014800

0800cce0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cce0:	b480      	push	{r7}
 800cce2:	b087      	sub	sp, #28
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	6078      	str	r0, [r7, #4]
 800cce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	6a1b      	ldr	r3, [r3, #32]
 800ccee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	6a1b      	ldr	r3, [r3, #32]
 800ccf4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	685b      	ldr	r3, [r3, #4]
 800cd00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	69db      	ldr	r3, [r3, #28]
 800cd06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cd08:	68fa      	ldr	r2, [r7, #12]
 800cd0a:	4b33      	ldr	r3, [pc, #204]	@ (800cdd8 <TIM_OC3_SetConfig+0xf8>)
 800cd0c:	4013      	ands	r3, r2
 800cd0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	f023 0303 	bic.w	r3, r3, #3
 800cd16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cd18:	683b      	ldr	r3, [r7, #0]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	68fa      	ldr	r2, [r7, #12]
 800cd1e:	4313      	orrs	r3, r2
 800cd20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cd22:	697b      	ldr	r3, [r7, #20]
 800cd24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cd28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cd2a:	683b      	ldr	r3, [r7, #0]
 800cd2c:	689b      	ldr	r3, [r3, #8]
 800cd2e:	021b      	lsls	r3, r3, #8
 800cd30:	697a      	ldr	r2, [r7, #20]
 800cd32:	4313      	orrs	r3, r2
 800cd34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	4a28      	ldr	r2, [pc, #160]	@ (800cddc <TIM_OC3_SetConfig+0xfc>)
 800cd3a:	4293      	cmp	r3, r2
 800cd3c:	d003      	beq.n	800cd46 <TIM_OC3_SetConfig+0x66>
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	4a27      	ldr	r2, [pc, #156]	@ (800cde0 <TIM_OC3_SetConfig+0x100>)
 800cd42:	4293      	cmp	r3, r2
 800cd44:	d10d      	bne.n	800cd62 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cd46:	697b      	ldr	r3, [r7, #20]
 800cd48:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cd4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	68db      	ldr	r3, [r3, #12]
 800cd52:	021b      	lsls	r3, r3, #8
 800cd54:	697a      	ldr	r2, [r7, #20]
 800cd56:	4313      	orrs	r3, r2
 800cd58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cd5a:	697b      	ldr	r3, [r7, #20]
 800cd5c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cd60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	4a1d      	ldr	r2, [pc, #116]	@ (800cddc <TIM_OC3_SetConfig+0xfc>)
 800cd66:	4293      	cmp	r3, r2
 800cd68:	d00f      	beq.n	800cd8a <TIM_OC3_SetConfig+0xaa>
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	4a1c      	ldr	r2, [pc, #112]	@ (800cde0 <TIM_OC3_SetConfig+0x100>)
 800cd6e:	4293      	cmp	r3, r2
 800cd70:	d00b      	beq.n	800cd8a <TIM_OC3_SetConfig+0xaa>
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	4a1b      	ldr	r2, [pc, #108]	@ (800cde4 <TIM_OC3_SetConfig+0x104>)
 800cd76:	4293      	cmp	r3, r2
 800cd78:	d007      	beq.n	800cd8a <TIM_OC3_SetConfig+0xaa>
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	4a1a      	ldr	r2, [pc, #104]	@ (800cde8 <TIM_OC3_SetConfig+0x108>)
 800cd7e:	4293      	cmp	r3, r2
 800cd80:	d003      	beq.n	800cd8a <TIM_OC3_SetConfig+0xaa>
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	4a19      	ldr	r2, [pc, #100]	@ (800cdec <TIM_OC3_SetConfig+0x10c>)
 800cd86:	4293      	cmp	r3, r2
 800cd88:	d113      	bne.n	800cdb2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cd8a:	693b      	ldr	r3, [r7, #16]
 800cd8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cd90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cd92:	693b      	ldr	r3, [r7, #16]
 800cd94:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cd98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cd9a:	683b      	ldr	r3, [r7, #0]
 800cd9c:	695b      	ldr	r3, [r3, #20]
 800cd9e:	011b      	lsls	r3, r3, #4
 800cda0:	693a      	ldr	r2, [r7, #16]
 800cda2:	4313      	orrs	r3, r2
 800cda4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cda6:	683b      	ldr	r3, [r7, #0]
 800cda8:	699b      	ldr	r3, [r3, #24]
 800cdaa:	011b      	lsls	r3, r3, #4
 800cdac:	693a      	ldr	r2, [r7, #16]
 800cdae:	4313      	orrs	r3, r2
 800cdb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	693a      	ldr	r2, [r7, #16]
 800cdb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	68fa      	ldr	r2, [r7, #12]
 800cdbc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	685a      	ldr	r2, [r3, #4]
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	697a      	ldr	r2, [r7, #20]
 800cdca:	621a      	str	r2, [r3, #32]
}
 800cdcc:	bf00      	nop
 800cdce:	371c      	adds	r7, #28
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd6:	4770      	bx	lr
 800cdd8:	fffeff8f 	.word	0xfffeff8f
 800cddc:	40010000 	.word	0x40010000
 800cde0:	40010400 	.word	0x40010400
 800cde4:	40014000 	.word	0x40014000
 800cde8:	40014400 	.word	0x40014400
 800cdec:	40014800 	.word	0x40014800

0800cdf0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cdf0:	b480      	push	{r7}
 800cdf2:	b087      	sub	sp, #28
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
 800cdf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	6a1b      	ldr	r3, [r3, #32]
 800cdfe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	6a1b      	ldr	r3, [r3, #32]
 800ce04:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	685b      	ldr	r3, [r3, #4]
 800ce10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	69db      	ldr	r3, [r3, #28]
 800ce16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ce18:	68fa      	ldr	r2, [r7, #12]
 800ce1a:	4b24      	ldr	r3, [pc, #144]	@ (800ceac <TIM_OC4_SetConfig+0xbc>)
 800ce1c:	4013      	ands	r3, r2
 800ce1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ce26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	021b      	lsls	r3, r3, #8
 800ce2e:	68fa      	ldr	r2, [r7, #12]
 800ce30:	4313      	orrs	r3, r2
 800ce32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ce34:	693b      	ldr	r3, [r7, #16]
 800ce36:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ce3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	689b      	ldr	r3, [r3, #8]
 800ce40:	031b      	lsls	r3, r3, #12
 800ce42:	693a      	ldr	r2, [r7, #16]
 800ce44:	4313      	orrs	r3, r2
 800ce46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	4a19      	ldr	r2, [pc, #100]	@ (800ceb0 <TIM_OC4_SetConfig+0xc0>)
 800ce4c:	4293      	cmp	r3, r2
 800ce4e:	d00f      	beq.n	800ce70 <TIM_OC4_SetConfig+0x80>
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	4a18      	ldr	r2, [pc, #96]	@ (800ceb4 <TIM_OC4_SetConfig+0xc4>)
 800ce54:	4293      	cmp	r3, r2
 800ce56:	d00b      	beq.n	800ce70 <TIM_OC4_SetConfig+0x80>
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	4a17      	ldr	r2, [pc, #92]	@ (800ceb8 <TIM_OC4_SetConfig+0xc8>)
 800ce5c:	4293      	cmp	r3, r2
 800ce5e:	d007      	beq.n	800ce70 <TIM_OC4_SetConfig+0x80>
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	4a16      	ldr	r2, [pc, #88]	@ (800cebc <TIM_OC4_SetConfig+0xcc>)
 800ce64:	4293      	cmp	r3, r2
 800ce66:	d003      	beq.n	800ce70 <TIM_OC4_SetConfig+0x80>
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	4a15      	ldr	r2, [pc, #84]	@ (800cec0 <TIM_OC4_SetConfig+0xd0>)
 800ce6c:	4293      	cmp	r3, r2
 800ce6e:	d109      	bne.n	800ce84 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ce70:	697b      	ldr	r3, [r7, #20]
 800ce72:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ce76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ce78:	683b      	ldr	r3, [r7, #0]
 800ce7a:	695b      	ldr	r3, [r3, #20]
 800ce7c:	019b      	lsls	r3, r3, #6
 800ce7e:	697a      	ldr	r2, [r7, #20]
 800ce80:	4313      	orrs	r3, r2
 800ce82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	697a      	ldr	r2, [r7, #20]
 800ce88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	68fa      	ldr	r2, [r7, #12]
 800ce8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ce90:	683b      	ldr	r3, [r7, #0]
 800ce92:	685a      	ldr	r2, [r3, #4]
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	693a      	ldr	r2, [r7, #16]
 800ce9c:	621a      	str	r2, [r3, #32]
}
 800ce9e:	bf00      	nop
 800cea0:	371c      	adds	r7, #28
 800cea2:	46bd      	mov	sp, r7
 800cea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea8:	4770      	bx	lr
 800ceaa:	bf00      	nop
 800ceac:	feff8fff 	.word	0xfeff8fff
 800ceb0:	40010000 	.word	0x40010000
 800ceb4:	40010400 	.word	0x40010400
 800ceb8:	40014000 	.word	0x40014000
 800cebc:	40014400 	.word	0x40014400
 800cec0:	40014800 	.word	0x40014800

0800cec4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cec4:	b480      	push	{r7}
 800cec6:	b087      	sub	sp, #28
 800cec8:	af00      	add	r7, sp, #0
 800ceca:	6078      	str	r0, [r7, #4]
 800cecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	6a1b      	ldr	r3, [r3, #32]
 800ced2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	6a1b      	ldr	r3, [r3, #32]
 800ced8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	685b      	ldr	r3, [r3, #4]
 800cee4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ceea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ceec:	68fa      	ldr	r2, [r7, #12]
 800ceee:	4b21      	ldr	r3, [pc, #132]	@ (800cf74 <TIM_OC5_SetConfig+0xb0>)
 800cef0:	4013      	ands	r3, r2
 800cef2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	68fa      	ldr	r2, [r7, #12]
 800cefa:	4313      	orrs	r3, r2
 800cefc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800cefe:	693b      	ldr	r3, [r7, #16]
 800cf00:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800cf04:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	689b      	ldr	r3, [r3, #8]
 800cf0a:	041b      	lsls	r3, r3, #16
 800cf0c:	693a      	ldr	r2, [r7, #16]
 800cf0e:	4313      	orrs	r3, r2
 800cf10:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	4a18      	ldr	r2, [pc, #96]	@ (800cf78 <TIM_OC5_SetConfig+0xb4>)
 800cf16:	4293      	cmp	r3, r2
 800cf18:	d00f      	beq.n	800cf3a <TIM_OC5_SetConfig+0x76>
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	4a17      	ldr	r2, [pc, #92]	@ (800cf7c <TIM_OC5_SetConfig+0xb8>)
 800cf1e:	4293      	cmp	r3, r2
 800cf20:	d00b      	beq.n	800cf3a <TIM_OC5_SetConfig+0x76>
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	4a16      	ldr	r2, [pc, #88]	@ (800cf80 <TIM_OC5_SetConfig+0xbc>)
 800cf26:	4293      	cmp	r3, r2
 800cf28:	d007      	beq.n	800cf3a <TIM_OC5_SetConfig+0x76>
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	4a15      	ldr	r2, [pc, #84]	@ (800cf84 <TIM_OC5_SetConfig+0xc0>)
 800cf2e:	4293      	cmp	r3, r2
 800cf30:	d003      	beq.n	800cf3a <TIM_OC5_SetConfig+0x76>
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	4a14      	ldr	r2, [pc, #80]	@ (800cf88 <TIM_OC5_SetConfig+0xc4>)
 800cf36:	4293      	cmp	r3, r2
 800cf38:	d109      	bne.n	800cf4e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800cf3a:	697b      	ldr	r3, [r7, #20]
 800cf3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cf40:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	695b      	ldr	r3, [r3, #20]
 800cf46:	021b      	lsls	r3, r3, #8
 800cf48:	697a      	ldr	r2, [r7, #20]
 800cf4a:	4313      	orrs	r3, r2
 800cf4c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	697a      	ldr	r2, [r7, #20]
 800cf52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	68fa      	ldr	r2, [r7, #12]
 800cf58:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cf5a:	683b      	ldr	r3, [r7, #0]
 800cf5c:	685a      	ldr	r2, [r3, #4]
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	693a      	ldr	r2, [r7, #16]
 800cf66:	621a      	str	r2, [r3, #32]
}
 800cf68:	bf00      	nop
 800cf6a:	371c      	adds	r7, #28
 800cf6c:	46bd      	mov	sp, r7
 800cf6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf72:	4770      	bx	lr
 800cf74:	fffeff8f 	.word	0xfffeff8f
 800cf78:	40010000 	.word	0x40010000
 800cf7c:	40010400 	.word	0x40010400
 800cf80:	40014000 	.word	0x40014000
 800cf84:	40014400 	.word	0x40014400
 800cf88:	40014800 	.word	0x40014800

0800cf8c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cf8c:	b480      	push	{r7}
 800cf8e:	b087      	sub	sp, #28
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
 800cf94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	6a1b      	ldr	r3, [r3, #32]
 800cf9a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	6a1b      	ldr	r3, [r3, #32]
 800cfa0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	685b      	ldr	r3, [r3, #4]
 800cfac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cfb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cfb4:	68fa      	ldr	r2, [r7, #12]
 800cfb6:	4b22      	ldr	r3, [pc, #136]	@ (800d040 <TIM_OC6_SetConfig+0xb4>)
 800cfb8:	4013      	ands	r3, r2
 800cfba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cfbc:	683b      	ldr	r3, [r7, #0]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	021b      	lsls	r3, r3, #8
 800cfc2:	68fa      	ldr	r2, [r7, #12]
 800cfc4:	4313      	orrs	r3, r2
 800cfc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cfc8:	693b      	ldr	r3, [r7, #16]
 800cfca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cfce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	689b      	ldr	r3, [r3, #8]
 800cfd4:	051b      	lsls	r3, r3, #20
 800cfd6:	693a      	ldr	r2, [r7, #16]
 800cfd8:	4313      	orrs	r3, r2
 800cfda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	4a19      	ldr	r2, [pc, #100]	@ (800d044 <TIM_OC6_SetConfig+0xb8>)
 800cfe0:	4293      	cmp	r3, r2
 800cfe2:	d00f      	beq.n	800d004 <TIM_OC6_SetConfig+0x78>
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	4a18      	ldr	r2, [pc, #96]	@ (800d048 <TIM_OC6_SetConfig+0xbc>)
 800cfe8:	4293      	cmp	r3, r2
 800cfea:	d00b      	beq.n	800d004 <TIM_OC6_SetConfig+0x78>
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	4a17      	ldr	r2, [pc, #92]	@ (800d04c <TIM_OC6_SetConfig+0xc0>)
 800cff0:	4293      	cmp	r3, r2
 800cff2:	d007      	beq.n	800d004 <TIM_OC6_SetConfig+0x78>
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	4a16      	ldr	r2, [pc, #88]	@ (800d050 <TIM_OC6_SetConfig+0xc4>)
 800cff8:	4293      	cmp	r3, r2
 800cffa:	d003      	beq.n	800d004 <TIM_OC6_SetConfig+0x78>
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	4a15      	ldr	r2, [pc, #84]	@ (800d054 <TIM_OC6_SetConfig+0xc8>)
 800d000:	4293      	cmp	r3, r2
 800d002:	d109      	bne.n	800d018 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d004:	697b      	ldr	r3, [r7, #20]
 800d006:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d00a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d00c:	683b      	ldr	r3, [r7, #0]
 800d00e:	695b      	ldr	r3, [r3, #20]
 800d010:	029b      	lsls	r3, r3, #10
 800d012:	697a      	ldr	r2, [r7, #20]
 800d014:	4313      	orrs	r3, r2
 800d016:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	697a      	ldr	r2, [r7, #20]
 800d01c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	68fa      	ldr	r2, [r7, #12]
 800d022:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d024:	683b      	ldr	r3, [r7, #0]
 800d026:	685a      	ldr	r2, [r3, #4]
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	693a      	ldr	r2, [r7, #16]
 800d030:	621a      	str	r2, [r3, #32]
}
 800d032:	bf00      	nop
 800d034:	371c      	adds	r7, #28
 800d036:	46bd      	mov	sp, r7
 800d038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d03c:	4770      	bx	lr
 800d03e:	bf00      	nop
 800d040:	feff8fff 	.word	0xfeff8fff
 800d044:	40010000 	.word	0x40010000
 800d048:	40010400 	.word	0x40010400
 800d04c:	40014000 	.word	0x40014000
 800d050:	40014400 	.word	0x40014400
 800d054:	40014800 	.word	0x40014800

0800d058 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d058:	b480      	push	{r7}
 800d05a:	b087      	sub	sp, #28
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	60f8      	str	r0, [r7, #12]
 800d060:	60b9      	str	r1, [r7, #8]
 800d062:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	6a1b      	ldr	r3, [r3, #32]
 800d068:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	6a1b      	ldr	r3, [r3, #32]
 800d06e:	f023 0201 	bic.w	r2, r3, #1
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	699b      	ldr	r3, [r3, #24]
 800d07a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d07c:	693b      	ldr	r3, [r7, #16]
 800d07e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d082:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	011b      	lsls	r3, r3, #4
 800d088:	693a      	ldr	r2, [r7, #16]
 800d08a:	4313      	orrs	r3, r2
 800d08c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d08e:	697b      	ldr	r3, [r7, #20]
 800d090:	f023 030a 	bic.w	r3, r3, #10
 800d094:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d096:	697a      	ldr	r2, [r7, #20]
 800d098:	68bb      	ldr	r3, [r7, #8]
 800d09a:	4313      	orrs	r3, r2
 800d09c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	693a      	ldr	r2, [r7, #16]
 800d0a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	697a      	ldr	r2, [r7, #20]
 800d0a8:	621a      	str	r2, [r3, #32]
}
 800d0aa:	bf00      	nop
 800d0ac:	371c      	adds	r7, #28
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b4:	4770      	bx	lr

0800d0b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d0b6:	b480      	push	{r7}
 800d0b8:	b087      	sub	sp, #28
 800d0ba:	af00      	add	r7, sp, #0
 800d0bc:	60f8      	str	r0, [r7, #12]
 800d0be:	60b9      	str	r1, [r7, #8]
 800d0c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	6a1b      	ldr	r3, [r3, #32]
 800d0c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	6a1b      	ldr	r3, [r3, #32]
 800d0cc:	f023 0210 	bic.w	r2, r3, #16
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	699b      	ldr	r3, [r3, #24]
 800d0d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d0da:	693b      	ldr	r3, [r7, #16]
 800d0dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d0e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	031b      	lsls	r3, r3, #12
 800d0e6:	693a      	ldr	r2, [r7, #16]
 800d0e8:	4313      	orrs	r3, r2
 800d0ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d0ec:	697b      	ldr	r3, [r7, #20]
 800d0ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d0f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d0f4:	68bb      	ldr	r3, [r7, #8]
 800d0f6:	011b      	lsls	r3, r3, #4
 800d0f8:	697a      	ldr	r2, [r7, #20]
 800d0fa:	4313      	orrs	r3, r2
 800d0fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	693a      	ldr	r2, [r7, #16]
 800d102:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	697a      	ldr	r2, [r7, #20]
 800d108:	621a      	str	r2, [r3, #32]
}
 800d10a:	bf00      	nop
 800d10c:	371c      	adds	r7, #28
 800d10e:	46bd      	mov	sp, r7
 800d110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d114:	4770      	bx	lr
	...

0800d118 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d118:	b480      	push	{r7}
 800d11a:	b085      	sub	sp, #20
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	6078      	str	r0, [r7, #4]
 800d120:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	689b      	ldr	r3, [r3, #8]
 800d126:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d128:	68fa      	ldr	r2, [r7, #12]
 800d12a:	4b09      	ldr	r3, [pc, #36]	@ (800d150 <TIM_ITRx_SetConfig+0x38>)
 800d12c:	4013      	ands	r3, r2
 800d12e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d130:	683a      	ldr	r2, [r7, #0]
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	4313      	orrs	r3, r2
 800d136:	f043 0307 	orr.w	r3, r3, #7
 800d13a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	68fa      	ldr	r2, [r7, #12]
 800d140:	609a      	str	r2, [r3, #8]
}
 800d142:	bf00      	nop
 800d144:	3714      	adds	r7, #20
 800d146:	46bd      	mov	sp, r7
 800d148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d14c:	4770      	bx	lr
 800d14e:	bf00      	nop
 800d150:	ffcfff8f 	.word	0xffcfff8f

0800d154 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d154:	b480      	push	{r7}
 800d156:	b087      	sub	sp, #28
 800d158:	af00      	add	r7, sp, #0
 800d15a:	60f8      	str	r0, [r7, #12]
 800d15c:	60b9      	str	r1, [r7, #8]
 800d15e:	607a      	str	r2, [r7, #4]
 800d160:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	689b      	ldr	r3, [r3, #8]
 800d166:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d168:	697b      	ldr	r3, [r7, #20]
 800d16a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d16e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d170:	683b      	ldr	r3, [r7, #0]
 800d172:	021a      	lsls	r2, r3, #8
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	431a      	orrs	r2, r3
 800d178:	68bb      	ldr	r3, [r7, #8]
 800d17a:	4313      	orrs	r3, r2
 800d17c:	697a      	ldr	r2, [r7, #20]
 800d17e:	4313      	orrs	r3, r2
 800d180:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	697a      	ldr	r2, [r7, #20]
 800d186:	609a      	str	r2, [r3, #8]
}
 800d188:	bf00      	nop
 800d18a:	371c      	adds	r7, #28
 800d18c:	46bd      	mov	sp, r7
 800d18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d192:	4770      	bx	lr

0800d194 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d194:	b480      	push	{r7}
 800d196:	b087      	sub	sp, #28
 800d198:	af00      	add	r7, sp, #0
 800d19a:	60f8      	str	r0, [r7, #12]
 800d19c:	60b9      	str	r1, [r7, #8]
 800d19e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d1a0:	68bb      	ldr	r3, [r7, #8]
 800d1a2:	f003 031f 	and.w	r3, r3, #31
 800d1a6:	2201      	movs	r2, #1
 800d1a8:	fa02 f303 	lsl.w	r3, r2, r3
 800d1ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	6a1a      	ldr	r2, [r3, #32]
 800d1b2:	697b      	ldr	r3, [r7, #20]
 800d1b4:	43db      	mvns	r3, r3
 800d1b6:	401a      	ands	r2, r3
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	6a1a      	ldr	r2, [r3, #32]
 800d1c0:	68bb      	ldr	r3, [r7, #8]
 800d1c2:	f003 031f 	and.w	r3, r3, #31
 800d1c6:	6879      	ldr	r1, [r7, #4]
 800d1c8:	fa01 f303 	lsl.w	r3, r1, r3
 800d1cc:	431a      	orrs	r2, r3
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	621a      	str	r2, [r3, #32]
}
 800d1d2:	bf00      	nop
 800d1d4:	371c      	adds	r7, #28
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1dc:	4770      	bx	lr
	...

0800d1e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d1e0:	b480      	push	{r7}
 800d1e2:	b085      	sub	sp, #20
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]
 800d1e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d1f0:	2b01      	cmp	r3, #1
 800d1f2:	d101      	bne.n	800d1f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d1f4:	2302      	movs	r3, #2
 800d1f6:	e077      	b.n	800d2e8 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	2201      	movs	r2, #1
 800d1fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	2202      	movs	r2, #2
 800d204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	685b      	ldr	r3, [r3, #4]
 800d20e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	689b      	ldr	r3, [r3, #8]
 800d216:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	4a35      	ldr	r2, [pc, #212]	@ (800d2f4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d21e:	4293      	cmp	r3, r2
 800d220:	d004      	beq.n	800d22c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	4a34      	ldr	r2, [pc, #208]	@ (800d2f8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d228:	4293      	cmp	r3, r2
 800d22a:	d108      	bne.n	800d23e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d232:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d234:	683b      	ldr	r3, [r7, #0]
 800d236:	685b      	ldr	r3, [r3, #4]
 800d238:	68fa      	ldr	r2, [r7, #12]
 800d23a:	4313      	orrs	r3, r2
 800d23c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d244:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d246:	683b      	ldr	r3, [r7, #0]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	68fa      	ldr	r2, [r7, #12]
 800d24c:	4313      	orrs	r3, r2
 800d24e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	68fa      	ldr	r2, [r7, #12]
 800d256:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	4a25      	ldr	r2, [pc, #148]	@ (800d2f4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d25e:	4293      	cmp	r3, r2
 800d260:	d02c      	beq.n	800d2bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d26a:	d027      	beq.n	800d2bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	4a22      	ldr	r2, [pc, #136]	@ (800d2fc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800d272:	4293      	cmp	r3, r2
 800d274:	d022      	beq.n	800d2bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	4a21      	ldr	r2, [pc, #132]	@ (800d300 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800d27c:	4293      	cmp	r3, r2
 800d27e:	d01d      	beq.n	800d2bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	4a1f      	ldr	r2, [pc, #124]	@ (800d304 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800d286:	4293      	cmp	r3, r2
 800d288:	d018      	beq.n	800d2bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	4a1a      	ldr	r2, [pc, #104]	@ (800d2f8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d290:	4293      	cmp	r3, r2
 800d292:	d013      	beq.n	800d2bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	4a1b      	ldr	r2, [pc, #108]	@ (800d308 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800d29a:	4293      	cmp	r3, r2
 800d29c:	d00e      	beq.n	800d2bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	4a1a      	ldr	r2, [pc, #104]	@ (800d30c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800d2a4:	4293      	cmp	r3, r2
 800d2a6:	d009      	beq.n	800d2bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	4a18      	ldr	r2, [pc, #96]	@ (800d310 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800d2ae:	4293      	cmp	r3, r2
 800d2b0:	d004      	beq.n	800d2bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	4a17      	ldr	r2, [pc, #92]	@ (800d314 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800d2b8:	4293      	cmp	r3, r2
 800d2ba:	d10c      	bne.n	800d2d6 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d2bc:	68bb      	ldr	r3, [r7, #8]
 800d2be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d2c2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d2c4:	683b      	ldr	r3, [r7, #0]
 800d2c6:	689b      	ldr	r3, [r3, #8]
 800d2c8:	68ba      	ldr	r2, [r7, #8]
 800d2ca:	4313      	orrs	r3, r2
 800d2cc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	68ba      	ldr	r2, [r7, #8]
 800d2d4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	2201      	movs	r2, #1
 800d2da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d2e6:	2300      	movs	r3, #0
}
 800d2e8:	4618      	mov	r0, r3
 800d2ea:	3714      	adds	r7, #20
 800d2ec:	46bd      	mov	sp, r7
 800d2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f2:	4770      	bx	lr
 800d2f4:	40010000 	.word	0x40010000
 800d2f8:	40010400 	.word	0x40010400
 800d2fc:	40000400 	.word	0x40000400
 800d300:	40000800 	.word	0x40000800
 800d304:	40000c00 	.word	0x40000c00
 800d308:	40001800 	.word	0x40001800
 800d30c:	40014000 	.word	0x40014000
 800d310:	4000e000 	.word	0x4000e000
 800d314:	4000e400 	.word	0x4000e400

0800d318 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d318:	b480      	push	{r7}
 800d31a:	b083      	sub	sp, #12
 800d31c:	af00      	add	r7, sp, #0
 800d31e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d320:	bf00      	nop
 800d322:	370c      	adds	r7, #12
 800d324:	46bd      	mov	sp, r7
 800d326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32a:	4770      	bx	lr

0800d32c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d32c:	b480      	push	{r7}
 800d32e:	b083      	sub	sp, #12
 800d330:	af00      	add	r7, sp, #0
 800d332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d334:	bf00      	nop
 800d336:	370c      	adds	r7, #12
 800d338:	46bd      	mov	sp, r7
 800d33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33e:	4770      	bx	lr

0800d340 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d340:	b480      	push	{r7}
 800d342:	b083      	sub	sp, #12
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d348:	bf00      	nop
 800d34a:	370c      	adds	r7, #12
 800d34c:	46bd      	mov	sp, r7
 800d34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d352:	4770      	bx	lr

0800d354 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d354:	b580      	push	{r7, lr}
 800d356:	b082      	sub	sp, #8
 800d358:	af00      	add	r7, sp, #0
 800d35a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d101      	bne.n	800d366 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d362:	2301      	movs	r3, #1
 800d364:	e042      	b.n	800d3ec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d106      	bne.n	800d37e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	2200      	movs	r2, #0
 800d374:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d378:	6878      	ldr	r0, [r7, #4]
 800d37a:	f7f4 fddf 	bl	8001f3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	2224      	movs	r2, #36	@ 0x24
 800d382:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	681a      	ldr	r2, [r3, #0]
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	f022 0201 	bic.w	r2, r2, #1
 800d394:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d002      	beq.n	800d3a4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d39e:	6878      	ldr	r0, [r7, #4]
 800d3a0:	f000 fe94 	bl	800e0cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d3a4:	6878      	ldr	r0, [r7, #4]
 800d3a6:	f000 f825 	bl	800d3f4 <UART_SetConfig>
 800d3aa:	4603      	mov	r3, r0
 800d3ac:	2b01      	cmp	r3, #1
 800d3ae:	d101      	bne.n	800d3b4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d3b0:	2301      	movs	r3, #1
 800d3b2:	e01b      	b.n	800d3ec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	685a      	ldr	r2, [r3, #4]
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d3c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	689a      	ldr	r2, [r3, #8]
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d3d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	681a      	ldr	r2, [r3, #0]
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	f042 0201 	orr.w	r2, r2, #1
 800d3e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d3e4:	6878      	ldr	r0, [r7, #4]
 800d3e6:	f000 ff13 	bl	800e210 <UART_CheckIdleState>
 800d3ea:	4603      	mov	r3, r0
}
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	3708      	adds	r7, #8
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	bd80      	pop	{r7, pc}

0800d3f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d3f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d3f8:	b092      	sub	sp, #72	@ 0x48
 800d3fa:	af00      	add	r7, sp, #0
 800d3fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d3fe:	2300      	movs	r3, #0
 800d400:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d404:	697b      	ldr	r3, [r7, #20]
 800d406:	689a      	ldr	r2, [r3, #8]
 800d408:	697b      	ldr	r3, [r7, #20]
 800d40a:	691b      	ldr	r3, [r3, #16]
 800d40c:	431a      	orrs	r2, r3
 800d40e:	697b      	ldr	r3, [r7, #20]
 800d410:	695b      	ldr	r3, [r3, #20]
 800d412:	431a      	orrs	r2, r3
 800d414:	697b      	ldr	r3, [r7, #20]
 800d416:	69db      	ldr	r3, [r3, #28]
 800d418:	4313      	orrs	r3, r2
 800d41a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d41c:	697b      	ldr	r3, [r7, #20]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	681a      	ldr	r2, [r3, #0]
 800d422:	4bbe      	ldr	r3, [pc, #760]	@ (800d71c <UART_SetConfig+0x328>)
 800d424:	4013      	ands	r3, r2
 800d426:	697a      	ldr	r2, [r7, #20]
 800d428:	6812      	ldr	r2, [r2, #0]
 800d42a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d42c:	430b      	orrs	r3, r1
 800d42e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d430:	697b      	ldr	r3, [r7, #20]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	685b      	ldr	r3, [r3, #4]
 800d436:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d43a:	697b      	ldr	r3, [r7, #20]
 800d43c:	68da      	ldr	r2, [r3, #12]
 800d43e:	697b      	ldr	r3, [r7, #20]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	430a      	orrs	r2, r1
 800d444:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d446:	697b      	ldr	r3, [r7, #20]
 800d448:	699b      	ldr	r3, [r3, #24]
 800d44a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d44c:	697b      	ldr	r3, [r7, #20]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	4ab3      	ldr	r2, [pc, #716]	@ (800d720 <UART_SetConfig+0x32c>)
 800d452:	4293      	cmp	r3, r2
 800d454:	d004      	beq.n	800d460 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d456:	697b      	ldr	r3, [r7, #20]
 800d458:	6a1b      	ldr	r3, [r3, #32]
 800d45a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d45c:	4313      	orrs	r3, r2
 800d45e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d460:	697b      	ldr	r3, [r7, #20]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	689a      	ldr	r2, [r3, #8]
 800d466:	4baf      	ldr	r3, [pc, #700]	@ (800d724 <UART_SetConfig+0x330>)
 800d468:	4013      	ands	r3, r2
 800d46a:	697a      	ldr	r2, [r7, #20]
 800d46c:	6812      	ldr	r2, [r2, #0]
 800d46e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d470:	430b      	orrs	r3, r1
 800d472:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d474:	697b      	ldr	r3, [r7, #20]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d47a:	f023 010f 	bic.w	r1, r3, #15
 800d47e:	697b      	ldr	r3, [r7, #20]
 800d480:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d482:	697b      	ldr	r3, [r7, #20]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	430a      	orrs	r2, r1
 800d488:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d48a:	697b      	ldr	r3, [r7, #20]
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	4aa6      	ldr	r2, [pc, #664]	@ (800d728 <UART_SetConfig+0x334>)
 800d490:	4293      	cmp	r3, r2
 800d492:	d177      	bne.n	800d584 <UART_SetConfig+0x190>
 800d494:	4ba5      	ldr	r3, [pc, #660]	@ (800d72c <UART_SetConfig+0x338>)
 800d496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d498:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d49c:	2b28      	cmp	r3, #40	@ 0x28
 800d49e:	d86d      	bhi.n	800d57c <UART_SetConfig+0x188>
 800d4a0:	a201      	add	r2, pc, #4	@ (adr r2, 800d4a8 <UART_SetConfig+0xb4>)
 800d4a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4a6:	bf00      	nop
 800d4a8:	0800d54d 	.word	0x0800d54d
 800d4ac:	0800d57d 	.word	0x0800d57d
 800d4b0:	0800d57d 	.word	0x0800d57d
 800d4b4:	0800d57d 	.word	0x0800d57d
 800d4b8:	0800d57d 	.word	0x0800d57d
 800d4bc:	0800d57d 	.word	0x0800d57d
 800d4c0:	0800d57d 	.word	0x0800d57d
 800d4c4:	0800d57d 	.word	0x0800d57d
 800d4c8:	0800d555 	.word	0x0800d555
 800d4cc:	0800d57d 	.word	0x0800d57d
 800d4d0:	0800d57d 	.word	0x0800d57d
 800d4d4:	0800d57d 	.word	0x0800d57d
 800d4d8:	0800d57d 	.word	0x0800d57d
 800d4dc:	0800d57d 	.word	0x0800d57d
 800d4e0:	0800d57d 	.word	0x0800d57d
 800d4e4:	0800d57d 	.word	0x0800d57d
 800d4e8:	0800d55d 	.word	0x0800d55d
 800d4ec:	0800d57d 	.word	0x0800d57d
 800d4f0:	0800d57d 	.word	0x0800d57d
 800d4f4:	0800d57d 	.word	0x0800d57d
 800d4f8:	0800d57d 	.word	0x0800d57d
 800d4fc:	0800d57d 	.word	0x0800d57d
 800d500:	0800d57d 	.word	0x0800d57d
 800d504:	0800d57d 	.word	0x0800d57d
 800d508:	0800d565 	.word	0x0800d565
 800d50c:	0800d57d 	.word	0x0800d57d
 800d510:	0800d57d 	.word	0x0800d57d
 800d514:	0800d57d 	.word	0x0800d57d
 800d518:	0800d57d 	.word	0x0800d57d
 800d51c:	0800d57d 	.word	0x0800d57d
 800d520:	0800d57d 	.word	0x0800d57d
 800d524:	0800d57d 	.word	0x0800d57d
 800d528:	0800d56d 	.word	0x0800d56d
 800d52c:	0800d57d 	.word	0x0800d57d
 800d530:	0800d57d 	.word	0x0800d57d
 800d534:	0800d57d 	.word	0x0800d57d
 800d538:	0800d57d 	.word	0x0800d57d
 800d53c:	0800d57d 	.word	0x0800d57d
 800d540:	0800d57d 	.word	0x0800d57d
 800d544:	0800d57d 	.word	0x0800d57d
 800d548:	0800d575 	.word	0x0800d575
 800d54c:	2301      	movs	r3, #1
 800d54e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d552:	e326      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d554:	2304      	movs	r3, #4
 800d556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d55a:	e322      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d55c:	2308      	movs	r3, #8
 800d55e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d562:	e31e      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d564:	2310      	movs	r3, #16
 800d566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d56a:	e31a      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d56c:	2320      	movs	r3, #32
 800d56e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d572:	e316      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d574:	2340      	movs	r3, #64	@ 0x40
 800d576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d57a:	e312      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d57c:	2380      	movs	r3, #128	@ 0x80
 800d57e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d582:	e30e      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d584:	697b      	ldr	r3, [r7, #20]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	4a69      	ldr	r2, [pc, #420]	@ (800d730 <UART_SetConfig+0x33c>)
 800d58a:	4293      	cmp	r3, r2
 800d58c:	d130      	bne.n	800d5f0 <UART_SetConfig+0x1fc>
 800d58e:	4b67      	ldr	r3, [pc, #412]	@ (800d72c <UART_SetConfig+0x338>)
 800d590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d592:	f003 0307 	and.w	r3, r3, #7
 800d596:	2b05      	cmp	r3, #5
 800d598:	d826      	bhi.n	800d5e8 <UART_SetConfig+0x1f4>
 800d59a:	a201      	add	r2, pc, #4	@ (adr r2, 800d5a0 <UART_SetConfig+0x1ac>)
 800d59c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5a0:	0800d5b9 	.word	0x0800d5b9
 800d5a4:	0800d5c1 	.word	0x0800d5c1
 800d5a8:	0800d5c9 	.word	0x0800d5c9
 800d5ac:	0800d5d1 	.word	0x0800d5d1
 800d5b0:	0800d5d9 	.word	0x0800d5d9
 800d5b4:	0800d5e1 	.word	0x0800d5e1
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5be:	e2f0      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d5c0:	2304      	movs	r3, #4
 800d5c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5c6:	e2ec      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d5c8:	2308      	movs	r3, #8
 800d5ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5ce:	e2e8      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d5d0:	2310      	movs	r3, #16
 800d5d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5d6:	e2e4      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d5d8:	2320      	movs	r3, #32
 800d5da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5de:	e2e0      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d5e0:	2340      	movs	r3, #64	@ 0x40
 800d5e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5e6:	e2dc      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d5e8:	2380      	movs	r3, #128	@ 0x80
 800d5ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5ee:	e2d8      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d5f0:	697b      	ldr	r3, [r7, #20]
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	4a4f      	ldr	r2, [pc, #316]	@ (800d734 <UART_SetConfig+0x340>)
 800d5f6:	4293      	cmp	r3, r2
 800d5f8:	d130      	bne.n	800d65c <UART_SetConfig+0x268>
 800d5fa:	4b4c      	ldr	r3, [pc, #304]	@ (800d72c <UART_SetConfig+0x338>)
 800d5fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d5fe:	f003 0307 	and.w	r3, r3, #7
 800d602:	2b05      	cmp	r3, #5
 800d604:	d826      	bhi.n	800d654 <UART_SetConfig+0x260>
 800d606:	a201      	add	r2, pc, #4	@ (adr r2, 800d60c <UART_SetConfig+0x218>)
 800d608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d60c:	0800d625 	.word	0x0800d625
 800d610:	0800d62d 	.word	0x0800d62d
 800d614:	0800d635 	.word	0x0800d635
 800d618:	0800d63d 	.word	0x0800d63d
 800d61c:	0800d645 	.word	0x0800d645
 800d620:	0800d64d 	.word	0x0800d64d
 800d624:	2300      	movs	r3, #0
 800d626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d62a:	e2ba      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d62c:	2304      	movs	r3, #4
 800d62e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d632:	e2b6      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d634:	2308      	movs	r3, #8
 800d636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d63a:	e2b2      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d63c:	2310      	movs	r3, #16
 800d63e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d642:	e2ae      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d644:	2320      	movs	r3, #32
 800d646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d64a:	e2aa      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d64c:	2340      	movs	r3, #64	@ 0x40
 800d64e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d652:	e2a6      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d654:	2380      	movs	r3, #128	@ 0x80
 800d656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d65a:	e2a2      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d65c:	697b      	ldr	r3, [r7, #20]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	4a35      	ldr	r2, [pc, #212]	@ (800d738 <UART_SetConfig+0x344>)
 800d662:	4293      	cmp	r3, r2
 800d664:	d130      	bne.n	800d6c8 <UART_SetConfig+0x2d4>
 800d666:	4b31      	ldr	r3, [pc, #196]	@ (800d72c <UART_SetConfig+0x338>)
 800d668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d66a:	f003 0307 	and.w	r3, r3, #7
 800d66e:	2b05      	cmp	r3, #5
 800d670:	d826      	bhi.n	800d6c0 <UART_SetConfig+0x2cc>
 800d672:	a201      	add	r2, pc, #4	@ (adr r2, 800d678 <UART_SetConfig+0x284>)
 800d674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d678:	0800d691 	.word	0x0800d691
 800d67c:	0800d699 	.word	0x0800d699
 800d680:	0800d6a1 	.word	0x0800d6a1
 800d684:	0800d6a9 	.word	0x0800d6a9
 800d688:	0800d6b1 	.word	0x0800d6b1
 800d68c:	0800d6b9 	.word	0x0800d6b9
 800d690:	2300      	movs	r3, #0
 800d692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d696:	e284      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d698:	2304      	movs	r3, #4
 800d69a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d69e:	e280      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d6a0:	2308      	movs	r3, #8
 800d6a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d6a6:	e27c      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d6a8:	2310      	movs	r3, #16
 800d6aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d6ae:	e278      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d6b0:	2320      	movs	r3, #32
 800d6b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d6b6:	e274      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d6b8:	2340      	movs	r3, #64	@ 0x40
 800d6ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d6be:	e270      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d6c0:	2380      	movs	r3, #128	@ 0x80
 800d6c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d6c6:	e26c      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d6c8:	697b      	ldr	r3, [r7, #20]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	4a1b      	ldr	r2, [pc, #108]	@ (800d73c <UART_SetConfig+0x348>)
 800d6ce:	4293      	cmp	r3, r2
 800d6d0:	d142      	bne.n	800d758 <UART_SetConfig+0x364>
 800d6d2:	4b16      	ldr	r3, [pc, #88]	@ (800d72c <UART_SetConfig+0x338>)
 800d6d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d6d6:	f003 0307 	and.w	r3, r3, #7
 800d6da:	2b05      	cmp	r3, #5
 800d6dc:	d838      	bhi.n	800d750 <UART_SetConfig+0x35c>
 800d6de:	a201      	add	r2, pc, #4	@ (adr r2, 800d6e4 <UART_SetConfig+0x2f0>)
 800d6e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6e4:	0800d6fd 	.word	0x0800d6fd
 800d6e8:	0800d705 	.word	0x0800d705
 800d6ec:	0800d70d 	.word	0x0800d70d
 800d6f0:	0800d715 	.word	0x0800d715
 800d6f4:	0800d741 	.word	0x0800d741
 800d6f8:	0800d749 	.word	0x0800d749
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d702:	e24e      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d704:	2304      	movs	r3, #4
 800d706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d70a:	e24a      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d70c:	2308      	movs	r3, #8
 800d70e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d712:	e246      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d714:	2310      	movs	r3, #16
 800d716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d71a:	e242      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d71c:	cfff69f3 	.word	0xcfff69f3
 800d720:	58000c00 	.word	0x58000c00
 800d724:	11fff4ff 	.word	0x11fff4ff
 800d728:	40011000 	.word	0x40011000
 800d72c:	58024400 	.word	0x58024400
 800d730:	40004400 	.word	0x40004400
 800d734:	40004800 	.word	0x40004800
 800d738:	40004c00 	.word	0x40004c00
 800d73c:	40005000 	.word	0x40005000
 800d740:	2320      	movs	r3, #32
 800d742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d746:	e22c      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d748:	2340      	movs	r3, #64	@ 0x40
 800d74a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d74e:	e228      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d750:	2380      	movs	r3, #128	@ 0x80
 800d752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d756:	e224      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d758:	697b      	ldr	r3, [r7, #20]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	4ab1      	ldr	r2, [pc, #708]	@ (800da24 <UART_SetConfig+0x630>)
 800d75e:	4293      	cmp	r3, r2
 800d760:	d176      	bne.n	800d850 <UART_SetConfig+0x45c>
 800d762:	4bb1      	ldr	r3, [pc, #708]	@ (800da28 <UART_SetConfig+0x634>)
 800d764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d766:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d76a:	2b28      	cmp	r3, #40	@ 0x28
 800d76c:	d86c      	bhi.n	800d848 <UART_SetConfig+0x454>
 800d76e:	a201      	add	r2, pc, #4	@ (adr r2, 800d774 <UART_SetConfig+0x380>)
 800d770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d774:	0800d819 	.word	0x0800d819
 800d778:	0800d849 	.word	0x0800d849
 800d77c:	0800d849 	.word	0x0800d849
 800d780:	0800d849 	.word	0x0800d849
 800d784:	0800d849 	.word	0x0800d849
 800d788:	0800d849 	.word	0x0800d849
 800d78c:	0800d849 	.word	0x0800d849
 800d790:	0800d849 	.word	0x0800d849
 800d794:	0800d821 	.word	0x0800d821
 800d798:	0800d849 	.word	0x0800d849
 800d79c:	0800d849 	.word	0x0800d849
 800d7a0:	0800d849 	.word	0x0800d849
 800d7a4:	0800d849 	.word	0x0800d849
 800d7a8:	0800d849 	.word	0x0800d849
 800d7ac:	0800d849 	.word	0x0800d849
 800d7b0:	0800d849 	.word	0x0800d849
 800d7b4:	0800d829 	.word	0x0800d829
 800d7b8:	0800d849 	.word	0x0800d849
 800d7bc:	0800d849 	.word	0x0800d849
 800d7c0:	0800d849 	.word	0x0800d849
 800d7c4:	0800d849 	.word	0x0800d849
 800d7c8:	0800d849 	.word	0x0800d849
 800d7cc:	0800d849 	.word	0x0800d849
 800d7d0:	0800d849 	.word	0x0800d849
 800d7d4:	0800d831 	.word	0x0800d831
 800d7d8:	0800d849 	.word	0x0800d849
 800d7dc:	0800d849 	.word	0x0800d849
 800d7e0:	0800d849 	.word	0x0800d849
 800d7e4:	0800d849 	.word	0x0800d849
 800d7e8:	0800d849 	.word	0x0800d849
 800d7ec:	0800d849 	.word	0x0800d849
 800d7f0:	0800d849 	.word	0x0800d849
 800d7f4:	0800d839 	.word	0x0800d839
 800d7f8:	0800d849 	.word	0x0800d849
 800d7fc:	0800d849 	.word	0x0800d849
 800d800:	0800d849 	.word	0x0800d849
 800d804:	0800d849 	.word	0x0800d849
 800d808:	0800d849 	.word	0x0800d849
 800d80c:	0800d849 	.word	0x0800d849
 800d810:	0800d849 	.word	0x0800d849
 800d814:	0800d841 	.word	0x0800d841
 800d818:	2301      	movs	r3, #1
 800d81a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d81e:	e1c0      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d820:	2304      	movs	r3, #4
 800d822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d826:	e1bc      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d828:	2308      	movs	r3, #8
 800d82a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d82e:	e1b8      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d830:	2310      	movs	r3, #16
 800d832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d836:	e1b4      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d838:	2320      	movs	r3, #32
 800d83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d83e:	e1b0      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d840:	2340      	movs	r3, #64	@ 0x40
 800d842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d846:	e1ac      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d848:	2380      	movs	r3, #128	@ 0x80
 800d84a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d84e:	e1a8      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d850:	697b      	ldr	r3, [r7, #20]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	4a75      	ldr	r2, [pc, #468]	@ (800da2c <UART_SetConfig+0x638>)
 800d856:	4293      	cmp	r3, r2
 800d858:	d130      	bne.n	800d8bc <UART_SetConfig+0x4c8>
 800d85a:	4b73      	ldr	r3, [pc, #460]	@ (800da28 <UART_SetConfig+0x634>)
 800d85c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d85e:	f003 0307 	and.w	r3, r3, #7
 800d862:	2b05      	cmp	r3, #5
 800d864:	d826      	bhi.n	800d8b4 <UART_SetConfig+0x4c0>
 800d866:	a201      	add	r2, pc, #4	@ (adr r2, 800d86c <UART_SetConfig+0x478>)
 800d868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d86c:	0800d885 	.word	0x0800d885
 800d870:	0800d88d 	.word	0x0800d88d
 800d874:	0800d895 	.word	0x0800d895
 800d878:	0800d89d 	.word	0x0800d89d
 800d87c:	0800d8a5 	.word	0x0800d8a5
 800d880:	0800d8ad 	.word	0x0800d8ad
 800d884:	2300      	movs	r3, #0
 800d886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d88a:	e18a      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d88c:	2304      	movs	r3, #4
 800d88e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d892:	e186      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d894:	2308      	movs	r3, #8
 800d896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d89a:	e182      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d89c:	2310      	movs	r3, #16
 800d89e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8a2:	e17e      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d8a4:	2320      	movs	r3, #32
 800d8a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8aa:	e17a      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d8ac:	2340      	movs	r3, #64	@ 0x40
 800d8ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8b2:	e176      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d8b4:	2380      	movs	r3, #128	@ 0x80
 800d8b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8ba:	e172      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d8bc:	697b      	ldr	r3, [r7, #20]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	4a5b      	ldr	r2, [pc, #364]	@ (800da30 <UART_SetConfig+0x63c>)
 800d8c2:	4293      	cmp	r3, r2
 800d8c4:	d130      	bne.n	800d928 <UART_SetConfig+0x534>
 800d8c6:	4b58      	ldr	r3, [pc, #352]	@ (800da28 <UART_SetConfig+0x634>)
 800d8c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d8ca:	f003 0307 	and.w	r3, r3, #7
 800d8ce:	2b05      	cmp	r3, #5
 800d8d0:	d826      	bhi.n	800d920 <UART_SetConfig+0x52c>
 800d8d2:	a201      	add	r2, pc, #4	@ (adr r2, 800d8d8 <UART_SetConfig+0x4e4>)
 800d8d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8d8:	0800d8f1 	.word	0x0800d8f1
 800d8dc:	0800d8f9 	.word	0x0800d8f9
 800d8e0:	0800d901 	.word	0x0800d901
 800d8e4:	0800d909 	.word	0x0800d909
 800d8e8:	0800d911 	.word	0x0800d911
 800d8ec:	0800d919 	.word	0x0800d919
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8f6:	e154      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d8f8:	2304      	movs	r3, #4
 800d8fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8fe:	e150      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d900:	2308      	movs	r3, #8
 800d902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d906:	e14c      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d908:	2310      	movs	r3, #16
 800d90a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d90e:	e148      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d910:	2320      	movs	r3, #32
 800d912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d916:	e144      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d918:	2340      	movs	r3, #64	@ 0x40
 800d91a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d91e:	e140      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d920:	2380      	movs	r3, #128	@ 0x80
 800d922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d926:	e13c      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d928:	697b      	ldr	r3, [r7, #20]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	4a41      	ldr	r2, [pc, #260]	@ (800da34 <UART_SetConfig+0x640>)
 800d92e:	4293      	cmp	r3, r2
 800d930:	f040 8082 	bne.w	800da38 <UART_SetConfig+0x644>
 800d934:	4b3c      	ldr	r3, [pc, #240]	@ (800da28 <UART_SetConfig+0x634>)
 800d936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d938:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d93c:	2b28      	cmp	r3, #40	@ 0x28
 800d93e:	d86d      	bhi.n	800da1c <UART_SetConfig+0x628>
 800d940:	a201      	add	r2, pc, #4	@ (adr r2, 800d948 <UART_SetConfig+0x554>)
 800d942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d946:	bf00      	nop
 800d948:	0800d9ed 	.word	0x0800d9ed
 800d94c:	0800da1d 	.word	0x0800da1d
 800d950:	0800da1d 	.word	0x0800da1d
 800d954:	0800da1d 	.word	0x0800da1d
 800d958:	0800da1d 	.word	0x0800da1d
 800d95c:	0800da1d 	.word	0x0800da1d
 800d960:	0800da1d 	.word	0x0800da1d
 800d964:	0800da1d 	.word	0x0800da1d
 800d968:	0800d9f5 	.word	0x0800d9f5
 800d96c:	0800da1d 	.word	0x0800da1d
 800d970:	0800da1d 	.word	0x0800da1d
 800d974:	0800da1d 	.word	0x0800da1d
 800d978:	0800da1d 	.word	0x0800da1d
 800d97c:	0800da1d 	.word	0x0800da1d
 800d980:	0800da1d 	.word	0x0800da1d
 800d984:	0800da1d 	.word	0x0800da1d
 800d988:	0800d9fd 	.word	0x0800d9fd
 800d98c:	0800da1d 	.word	0x0800da1d
 800d990:	0800da1d 	.word	0x0800da1d
 800d994:	0800da1d 	.word	0x0800da1d
 800d998:	0800da1d 	.word	0x0800da1d
 800d99c:	0800da1d 	.word	0x0800da1d
 800d9a0:	0800da1d 	.word	0x0800da1d
 800d9a4:	0800da1d 	.word	0x0800da1d
 800d9a8:	0800da05 	.word	0x0800da05
 800d9ac:	0800da1d 	.word	0x0800da1d
 800d9b0:	0800da1d 	.word	0x0800da1d
 800d9b4:	0800da1d 	.word	0x0800da1d
 800d9b8:	0800da1d 	.word	0x0800da1d
 800d9bc:	0800da1d 	.word	0x0800da1d
 800d9c0:	0800da1d 	.word	0x0800da1d
 800d9c4:	0800da1d 	.word	0x0800da1d
 800d9c8:	0800da0d 	.word	0x0800da0d
 800d9cc:	0800da1d 	.word	0x0800da1d
 800d9d0:	0800da1d 	.word	0x0800da1d
 800d9d4:	0800da1d 	.word	0x0800da1d
 800d9d8:	0800da1d 	.word	0x0800da1d
 800d9dc:	0800da1d 	.word	0x0800da1d
 800d9e0:	0800da1d 	.word	0x0800da1d
 800d9e4:	0800da1d 	.word	0x0800da1d
 800d9e8:	0800da15 	.word	0x0800da15
 800d9ec:	2301      	movs	r3, #1
 800d9ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d9f2:	e0d6      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d9f4:	2304      	movs	r3, #4
 800d9f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d9fa:	e0d2      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800d9fc:	2308      	movs	r3, #8
 800d9fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800da02:	e0ce      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800da04:	2310      	movs	r3, #16
 800da06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800da0a:	e0ca      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800da0c:	2320      	movs	r3, #32
 800da0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800da12:	e0c6      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800da14:	2340      	movs	r3, #64	@ 0x40
 800da16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800da1a:	e0c2      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800da1c:	2380      	movs	r3, #128	@ 0x80
 800da1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800da22:	e0be      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800da24:	40011400 	.word	0x40011400
 800da28:	58024400 	.word	0x58024400
 800da2c:	40007800 	.word	0x40007800
 800da30:	40007c00 	.word	0x40007c00
 800da34:	40011800 	.word	0x40011800
 800da38:	697b      	ldr	r3, [r7, #20]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	4aad      	ldr	r2, [pc, #692]	@ (800dcf4 <UART_SetConfig+0x900>)
 800da3e:	4293      	cmp	r3, r2
 800da40:	d176      	bne.n	800db30 <UART_SetConfig+0x73c>
 800da42:	4bad      	ldr	r3, [pc, #692]	@ (800dcf8 <UART_SetConfig+0x904>)
 800da44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800da46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800da4a:	2b28      	cmp	r3, #40	@ 0x28
 800da4c:	d86c      	bhi.n	800db28 <UART_SetConfig+0x734>
 800da4e:	a201      	add	r2, pc, #4	@ (adr r2, 800da54 <UART_SetConfig+0x660>)
 800da50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da54:	0800daf9 	.word	0x0800daf9
 800da58:	0800db29 	.word	0x0800db29
 800da5c:	0800db29 	.word	0x0800db29
 800da60:	0800db29 	.word	0x0800db29
 800da64:	0800db29 	.word	0x0800db29
 800da68:	0800db29 	.word	0x0800db29
 800da6c:	0800db29 	.word	0x0800db29
 800da70:	0800db29 	.word	0x0800db29
 800da74:	0800db01 	.word	0x0800db01
 800da78:	0800db29 	.word	0x0800db29
 800da7c:	0800db29 	.word	0x0800db29
 800da80:	0800db29 	.word	0x0800db29
 800da84:	0800db29 	.word	0x0800db29
 800da88:	0800db29 	.word	0x0800db29
 800da8c:	0800db29 	.word	0x0800db29
 800da90:	0800db29 	.word	0x0800db29
 800da94:	0800db09 	.word	0x0800db09
 800da98:	0800db29 	.word	0x0800db29
 800da9c:	0800db29 	.word	0x0800db29
 800daa0:	0800db29 	.word	0x0800db29
 800daa4:	0800db29 	.word	0x0800db29
 800daa8:	0800db29 	.word	0x0800db29
 800daac:	0800db29 	.word	0x0800db29
 800dab0:	0800db29 	.word	0x0800db29
 800dab4:	0800db11 	.word	0x0800db11
 800dab8:	0800db29 	.word	0x0800db29
 800dabc:	0800db29 	.word	0x0800db29
 800dac0:	0800db29 	.word	0x0800db29
 800dac4:	0800db29 	.word	0x0800db29
 800dac8:	0800db29 	.word	0x0800db29
 800dacc:	0800db29 	.word	0x0800db29
 800dad0:	0800db29 	.word	0x0800db29
 800dad4:	0800db19 	.word	0x0800db19
 800dad8:	0800db29 	.word	0x0800db29
 800dadc:	0800db29 	.word	0x0800db29
 800dae0:	0800db29 	.word	0x0800db29
 800dae4:	0800db29 	.word	0x0800db29
 800dae8:	0800db29 	.word	0x0800db29
 800daec:	0800db29 	.word	0x0800db29
 800daf0:	0800db29 	.word	0x0800db29
 800daf4:	0800db21 	.word	0x0800db21
 800daf8:	2301      	movs	r3, #1
 800dafa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800dafe:	e050      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800db00:	2304      	movs	r3, #4
 800db02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800db06:	e04c      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800db08:	2308      	movs	r3, #8
 800db0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800db0e:	e048      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800db10:	2310      	movs	r3, #16
 800db12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800db16:	e044      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800db18:	2320      	movs	r3, #32
 800db1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800db1e:	e040      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800db20:	2340      	movs	r3, #64	@ 0x40
 800db22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800db26:	e03c      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800db28:	2380      	movs	r3, #128	@ 0x80
 800db2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800db2e:	e038      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800db30:	697b      	ldr	r3, [r7, #20]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	4a71      	ldr	r2, [pc, #452]	@ (800dcfc <UART_SetConfig+0x908>)
 800db36:	4293      	cmp	r3, r2
 800db38:	d130      	bne.n	800db9c <UART_SetConfig+0x7a8>
 800db3a:	4b6f      	ldr	r3, [pc, #444]	@ (800dcf8 <UART_SetConfig+0x904>)
 800db3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db3e:	f003 0307 	and.w	r3, r3, #7
 800db42:	2b05      	cmp	r3, #5
 800db44:	d826      	bhi.n	800db94 <UART_SetConfig+0x7a0>
 800db46:	a201      	add	r2, pc, #4	@ (adr r2, 800db4c <UART_SetConfig+0x758>)
 800db48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db4c:	0800db65 	.word	0x0800db65
 800db50:	0800db6d 	.word	0x0800db6d
 800db54:	0800db75 	.word	0x0800db75
 800db58:	0800db7d 	.word	0x0800db7d
 800db5c:	0800db85 	.word	0x0800db85
 800db60:	0800db8d 	.word	0x0800db8d
 800db64:	2302      	movs	r3, #2
 800db66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800db6a:	e01a      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800db6c:	2304      	movs	r3, #4
 800db6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800db72:	e016      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800db74:	2308      	movs	r3, #8
 800db76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800db7a:	e012      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800db7c:	2310      	movs	r3, #16
 800db7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800db82:	e00e      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800db84:	2320      	movs	r3, #32
 800db86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800db8a:	e00a      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800db8c:	2340      	movs	r3, #64	@ 0x40
 800db8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800db92:	e006      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800db94:	2380      	movs	r3, #128	@ 0x80
 800db96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800db9a:	e002      	b.n	800dba2 <UART_SetConfig+0x7ae>
 800db9c:	2380      	movs	r3, #128	@ 0x80
 800db9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800dba2:	697b      	ldr	r3, [r7, #20]
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	4a55      	ldr	r2, [pc, #340]	@ (800dcfc <UART_SetConfig+0x908>)
 800dba8:	4293      	cmp	r3, r2
 800dbaa:	f040 80f8 	bne.w	800dd9e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800dbae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800dbb2:	2b20      	cmp	r3, #32
 800dbb4:	dc46      	bgt.n	800dc44 <UART_SetConfig+0x850>
 800dbb6:	2b02      	cmp	r3, #2
 800dbb8:	db75      	blt.n	800dca6 <UART_SetConfig+0x8b2>
 800dbba:	3b02      	subs	r3, #2
 800dbbc:	2b1e      	cmp	r3, #30
 800dbbe:	d872      	bhi.n	800dca6 <UART_SetConfig+0x8b2>
 800dbc0:	a201      	add	r2, pc, #4	@ (adr r2, 800dbc8 <UART_SetConfig+0x7d4>)
 800dbc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbc6:	bf00      	nop
 800dbc8:	0800dc4b 	.word	0x0800dc4b
 800dbcc:	0800dca7 	.word	0x0800dca7
 800dbd0:	0800dc53 	.word	0x0800dc53
 800dbd4:	0800dca7 	.word	0x0800dca7
 800dbd8:	0800dca7 	.word	0x0800dca7
 800dbdc:	0800dca7 	.word	0x0800dca7
 800dbe0:	0800dc63 	.word	0x0800dc63
 800dbe4:	0800dca7 	.word	0x0800dca7
 800dbe8:	0800dca7 	.word	0x0800dca7
 800dbec:	0800dca7 	.word	0x0800dca7
 800dbf0:	0800dca7 	.word	0x0800dca7
 800dbf4:	0800dca7 	.word	0x0800dca7
 800dbf8:	0800dca7 	.word	0x0800dca7
 800dbfc:	0800dca7 	.word	0x0800dca7
 800dc00:	0800dc73 	.word	0x0800dc73
 800dc04:	0800dca7 	.word	0x0800dca7
 800dc08:	0800dca7 	.word	0x0800dca7
 800dc0c:	0800dca7 	.word	0x0800dca7
 800dc10:	0800dca7 	.word	0x0800dca7
 800dc14:	0800dca7 	.word	0x0800dca7
 800dc18:	0800dca7 	.word	0x0800dca7
 800dc1c:	0800dca7 	.word	0x0800dca7
 800dc20:	0800dca7 	.word	0x0800dca7
 800dc24:	0800dca7 	.word	0x0800dca7
 800dc28:	0800dca7 	.word	0x0800dca7
 800dc2c:	0800dca7 	.word	0x0800dca7
 800dc30:	0800dca7 	.word	0x0800dca7
 800dc34:	0800dca7 	.word	0x0800dca7
 800dc38:	0800dca7 	.word	0x0800dca7
 800dc3c:	0800dca7 	.word	0x0800dca7
 800dc40:	0800dc99 	.word	0x0800dc99
 800dc44:	2b40      	cmp	r3, #64	@ 0x40
 800dc46:	d02a      	beq.n	800dc9e <UART_SetConfig+0x8aa>
 800dc48:	e02d      	b.n	800dca6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800dc4a:	f7fd f99d 	bl	800af88 <HAL_RCCEx_GetD3PCLK1Freq>
 800dc4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dc50:	e02f      	b.n	800dcb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dc52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dc56:	4618      	mov	r0, r3
 800dc58:	f7fd f9ac 	bl	800afb4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800dc5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc60:	e027      	b.n	800dcb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dc62:	f107 0318 	add.w	r3, r7, #24
 800dc66:	4618      	mov	r0, r3
 800dc68:	f7fd faf8 	bl	800b25c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800dc6c:	69fb      	ldr	r3, [r7, #28]
 800dc6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc70:	e01f      	b.n	800dcb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dc72:	4b21      	ldr	r3, [pc, #132]	@ (800dcf8 <UART_SetConfig+0x904>)
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	f003 0320 	and.w	r3, r3, #32
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d009      	beq.n	800dc92 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800dc7e:	4b1e      	ldr	r3, [pc, #120]	@ (800dcf8 <UART_SetConfig+0x904>)
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	08db      	lsrs	r3, r3, #3
 800dc84:	f003 0303 	and.w	r3, r3, #3
 800dc88:	4a1d      	ldr	r2, [pc, #116]	@ (800dd00 <UART_SetConfig+0x90c>)
 800dc8a:	fa22 f303 	lsr.w	r3, r2, r3
 800dc8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800dc90:	e00f      	b.n	800dcb2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800dc92:	4b1b      	ldr	r3, [pc, #108]	@ (800dd00 <UART_SetConfig+0x90c>)
 800dc94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc96:	e00c      	b.n	800dcb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800dc98:	4b1a      	ldr	r3, [pc, #104]	@ (800dd04 <UART_SetConfig+0x910>)
 800dc9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc9c:	e009      	b.n	800dcb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dc9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dca4:	e005      	b.n	800dcb2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800dca6:	2300      	movs	r3, #0
 800dca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800dcaa:	2301      	movs	r3, #1
 800dcac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800dcb0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800dcb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	f000 81ee 	beq.w	800e096 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800dcba:	697b      	ldr	r3, [r7, #20]
 800dcbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcbe:	4a12      	ldr	r2, [pc, #72]	@ (800dd08 <UART_SetConfig+0x914>)
 800dcc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dcc4:	461a      	mov	r2, r3
 800dcc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcc8:	fbb3 f3f2 	udiv	r3, r3, r2
 800dccc:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800dcce:	697b      	ldr	r3, [r7, #20]
 800dcd0:	685a      	ldr	r2, [r3, #4]
 800dcd2:	4613      	mov	r3, r2
 800dcd4:	005b      	lsls	r3, r3, #1
 800dcd6:	4413      	add	r3, r2
 800dcd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dcda:	429a      	cmp	r2, r3
 800dcdc:	d305      	bcc.n	800dcea <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800dcde:	697b      	ldr	r3, [r7, #20]
 800dce0:	685b      	ldr	r3, [r3, #4]
 800dce2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800dce4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dce6:	429a      	cmp	r2, r3
 800dce8:	d910      	bls.n	800dd0c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800dcea:	2301      	movs	r3, #1
 800dcec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800dcf0:	e1d1      	b.n	800e096 <UART_SetConfig+0xca2>
 800dcf2:	bf00      	nop
 800dcf4:	40011c00 	.word	0x40011c00
 800dcf8:	58024400 	.word	0x58024400
 800dcfc:	58000c00 	.word	0x58000c00
 800dd00:	03d09000 	.word	0x03d09000
 800dd04:	003d0900 	.word	0x003d0900
 800dd08:	08016934 	.word	0x08016934
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dd0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dd0e:	2200      	movs	r2, #0
 800dd10:	60bb      	str	r3, [r7, #8]
 800dd12:	60fa      	str	r2, [r7, #12]
 800dd14:	697b      	ldr	r3, [r7, #20]
 800dd16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd18:	4ac0      	ldr	r2, [pc, #768]	@ (800e01c <UART_SetConfig+0xc28>)
 800dd1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dd1e:	b29b      	uxth	r3, r3
 800dd20:	2200      	movs	r2, #0
 800dd22:	603b      	str	r3, [r7, #0]
 800dd24:	607a      	str	r2, [r7, #4]
 800dd26:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd2a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800dd2e:	f7f2 fd13 	bl	8000758 <__aeabi_uldivmod>
 800dd32:	4602      	mov	r2, r0
 800dd34:	460b      	mov	r3, r1
 800dd36:	4610      	mov	r0, r2
 800dd38:	4619      	mov	r1, r3
 800dd3a:	f04f 0200 	mov.w	r2, #0
 800dd3e:	f04f 0300 	mov.w	r3, #0
 800dd42:	020b      	lsls	r3, r1, #8
 800dd44:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800dd48:	0202      	lsls	r2, r0, #8
 800dd4a:	6979      	ldr	r1, [r7, #20]
 800dd4c:	6849      	ldr	r1, [r1, #4]
 800dd4e:	0849      	lsrs	r1, r1, #1
 800dd50:	2000      	movs	r0, #0
 800dd52:	460c      	mov	r4, r1
 800dd54:	4605      	mov	r5, r0
 800dd56:	eb12 0804 	adds.w	r8, r2, r4
 800dd5a:	eb43 0905 	adc.w	r9, r3, r5
 800dd5e:	697b      	ldr	r3, [r7, #20]
 800dd60:	685b      	ldr	r3, [r3, #4]
 800dd62:	2200      	movs	r2, #0
 800dd64:	469a      	mov	sl, r3
 800dd66:	4693      	mov	fp, r2
 800dd68:	4652      	mov	r2, sl
 800dd6a:	465b      	mov	r3, fp
 800dd6c:	4640      	mov	r0, r8
 800dd6e:	4649      	mov	r1, r9
 800dd70:	f7f2 fcf2 	bl	8000758 <__aeabi_uldivmod>
 800dd74:	4602      	mov	r2, r0
 800dd76:	460b      	mov	r3, r1
 800dd78:	4613      	mov	r3, r2
 800dd7a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800dd7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800dd82:	d308      	bcc.n	800dd96 <UART_SetConfig+0x9a2>
 800dd84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dd8a:	d204      	bcs.n	800dd96 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800dd8c:	697b      	ldr	r3, [r7, #20]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dd92:	60da      	str	r2, [r3, #12]
 800dd94:	e17f      	b.n	800e096 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800dd96:	2301      	movs	r3, #1
 800dd98:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800dd9c:	e17b      	b.n	800e096 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dd9e:	697b      	ldr	r3, [r7, #20]
 800dda0:	69db      	ldr	r3, [r3, #28]
 800dda2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dda6:	f040 80bd 	bne.w	800df24 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800ddaa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ddae:	2b20      	cmp	r3, #32
 800ddb0:	dc48      	bgt.n	800de44 <UART_SetConfig+0xa50>
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	db7b      	blt.n	800deae <UART_SetConfig+0xaba>
 800ddb6:	2b20      	cmp	r3, #32
 800ddb8:	d879      	bhi.n	800deae <UART_SetConfig+0xaba>
 800ddba:	a201      	add	r2, pc, #4	@ (adr r2, 800ddc0 <UART_SetConfig+0x9cc>)
 800ddbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddc0:	0800de4b 	.word	0x0800de4b
 800ddc4:	0800de53 	.word	0x0800de53
 800ddc8:	0800deaf 	.word	0x0800deaf
 800ddcc:	0800deaf 	.word	0x0800deaf
 800ddd0:	0800de5b 	.word	0x0800de5b
 800ddd4:	0800deaf 	.word	0x0800deaf
 800ddd8:	0800deaf 	.word	0x0800deaf
 800dddc:	0800deaf 	.word	0x0800deaf
 800dde0:	0800de6b 	.word	0x0800de6b
 800dde4:	0800deaf 	.word	0x0800deaf
 800dde8:	0800deaf 	.word	0x0800deaf
 800ddec:	0800deaf 	.word	0x0800deaf
 800ddf0:	0800deaf 	.word	0x0800deaf
 800ddf4:	0800deaf 	.word	0x0800deaf
 800ddf8:	0800deaf 	.word	0x0800deaf
 800ddfc:	0800deaf 	.word	0x0800deaf
 800de00:	0800de7b 	.word	0x0800de7b
 800de04:	0800deaf 	.word	0x0800deaf
 800de08:	0800deaf 	.word	0x0800deaf
 800de0c:	0800deaf 	.word	0x0800deaf
 800de10:	0800deaf 	.word	0x0800deaf
 800de14:	0800deaf 	.word	0x0800deaf
 800de18:	0800deaf 	.word	0x0800deaf
 800de1c:	0800deaf 	.word	0x0800deaf
 800de20:	0800deaf 	.word	0x0800deaf
 800de24:	0800deaf 	.word	0x0800deaf
 800de28:	0800deaf 	.word	0x0800deaf
 800de2c:	0800deaf 	.word	0x0800deaf
 800de30:	0800deaf 	.word	0x0800deaf
 800de34:	0800deaf 	.word	0x0800deaf
 800de38:	0800deaf 	.word	0x0800deaf
 800de3c:	0800deaf 	.word	0x0800deaf
 800de40:	0800dea1 	.word	0x0800dea1
 800de44:	2b40      	cmp	r3, #64	@ 0x40
 800de46:	d02e      	beq.n	800dea6 <UART_SetConfig+0xab2>
 800de48:	e031      	b.n	800deae <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800de4a:	f7fb f9ff 	bl	800924c <HAL_RCC_GetPCLK1Freq>
 800de4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800de50:	e033      	b.n	800deba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800de52:	f7fb fa11 	bl	8009278 <HAL_RCC_GetPCLK2Freq>
 800de56:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800de58:	e02f      	b.n	800deba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800de5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800de5e:	4618      	mov	r0, r3
 800de60:	f7fd f8a8 	bl	800afb4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800de64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de68:	e027      	b.n	800deba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800de6a:	f107 0318 	add.w	r3, r7, #24
 800de6e:	4618      	mov	r0, r3
 800de70:	f7fd f9f4 	bl	800b25c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800de74:	69fb      	ldr	r3, [r7, #28]
 800de76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de78:	e01f      	b.n	800deba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800de7a:	4b69      	ldr	r3, [pc, #420]	@ (800e020 <UART_SetConfig+0xc2c>)
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	f003 0320 	and.w	r3, r3, #32
 800de82:	2b00      	cmp	r3, #0
 800de84:	d009      	beq.n	800de9a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800de86:	4b66      	ldr	r3, [pc, #408]	@ (800e020 <UART_SetConfig+0xc2c>)
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	08db      	lsrs	r3, r3, #3
 800de8c:	f003 0303 	and.w	r3, r3, #3
 800de90:	4a64      	ldr	r2, [pc, #400]	@ (800e024 <UART_SetConfig+0xc30>)
 800de92:	fa22 f303 	lsr.w	r3, r2, r3
 800de96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800de98:	e00f      	b.n	800deba <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800de9a:	4b62      	ldr	r3, [pc, #392]	@ (800e024 <UART_SetConfig+0xc30>)
 800de9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de9e:	e00c      	b.n	800deba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800dea0:	4b61      	ldr	r3, [pc, #388]	@ (800e028 <UART_SetConfig+0xc34>)
 800dea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dea4:	e009      	b.n	800deba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dea6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800deaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800deac:	e005      	b.n	800deba <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800deae:	2300      	movs	r3, #0
 800deb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800deb2:	2301      	movs	r3, #1
 800deb4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800deb8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800deba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800debc:	2b00      	cmp	r3, #0
 800debe:	f000 80ea 	beq.w	800e096 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dec2:	697b      	ldr	r3, [r7, #20]
 800dec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dec6:	4a55      	ldr	r2, [pc, #340]	@ (800e01c <UART_SetConfig+0xc28>)
 800dec8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800decc:	461a      	mov	r2, r3
 800dece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ded0:	fbb3 f3f2 	udiv	r3, r3, r2
 800ded4:	005a      	lsls	r2, r3, #1
 800ded6:	697b      	ldr	r3, [r7, #20]
 800ded8:	685b      	ldr	r3, [r3, #4]
 800deda:	085b      	lsrs	r3, r3, #1
 800dedc:	441a      	add	r2, r3
 800dede:	697b      	ldr	r3, [r7, #20]
 800dee0:	685b      	ldr	r3, [r3, #4]
 800dee2:	fbb2 f3f3 	udiv	r3, r2, r3
 800dee6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800deea:	2b0f      	cmp	r3, #15
 800deec:	d916      	bls.n	800df1c <UART_SetConfig+0xb28>
 800deee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800def0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800def4:	d212      	bcs.n	800df1c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800def6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800def8:	b29b      	uxth	r3, r3
 800defa:	f023 030f 	bic.w	r3, r3, #15
 800defe:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800df00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df02:	085b      	lsrs	r3, r3, #1
 800df04:	b29b      	uxth	r3, r3
 800df06:	f003 0307 	and.w	r3, r3, #7
 800df0a:	b29a      	uxth	r2, r3
 800df0c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800df0e:	4313      	orrs	r3, r2
 800df10:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800df12:	697b      	ldr	r3, [r7, #20]
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800df18:	60da      	str	r2, [r3, #12]
 800df1a:	e0bc      	b.n	800e096 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800df1c:	2301      	movs	r3, #1
 800df1e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800df22:	e0b8      	b.n	800e096 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800df24:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800df28:	2b20      	cmp	r3, #32
 800df2a:	dc4b      	bgt.n	800dfc4 <UART_SetConfig+0xbd0>
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	f2c0 8087 	blt.w	800e040 <UART_SetConfig+0xc4c>
 800df32:	2b20      	cmp	r3, #32
 800df34:	f200 8084 	bhi.w	800e040 <UART_SetConfig+0xc4c>
 800df38:	a201      	add	r2, pc, #4	@ (adr r2, 800df40 <UART_SetConfig+0xb4c>)
 800df3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df3e:	bf00      	nop
 800df40:	0800dfcb 	.word	0x0800dfcb
 800df44:	0800dfd3 	.word	0x0800dfd3
 800df48:	0800e041 	.word	0x0800e041
 800df4c:	0800e041 	.word	0x0800e041
 800df50:	0800dfdb 	.word	0x0800dfdb
 800df54:	0800e041 	.word	0x0800e041
 800df58:	0800e041 	.word	0x0800e041
 800df5c:	0800e041 	.word	0x0800e041
 800df60:	0800dfeb 	.word	0x0800dfeb
 800df64:	0800e041 	.word	0x0800e041
 800df68:	0800e041 	.word	0x0800e041
 800df6c:	0800e041 	.word	0x0800e041
 800df70:	0800e041 	.word	0x0800e041
 800df74:	0800e041 	.word	0x0800e041
 800df78:	0800e041 	.word	0x0800e041
 800df7c:	0800e041 	.word	0x0800e041
 800df80:	0800dffb 	.word	0x0800dffb
 800df84:	0800e041 	.word	0x0800e041
 800df88:	0800e041 	.word	0x0800e041
 800df8c:	0800e041 	.word	0x0800e041
 800df90:	0800e041 	.word	0x0800e041
 800df94:	0800e041 	.word	0x0800e041
 800df98:	0800e041 	.word	0x0800e041
 800df9c:	0800e041 	.word	0x0800e041
 800dfa0:	0800e041 	.word	0x0800e041
 800dfa4:	0800e041 	.word	0x0800e041
 800dfa8:	0800e041 	.word	0x0800e041
 800dfac:	0800e041 	.word	0x0800e041
 800dfb0:	0800e041 	.word	0x0800e041
 800dfb4:	0800e041 	.word	0x0800e041
 800dfb8:	0800e041 	.word	0x0800e041
 800dfbc:	0800e041 	.word	0x0800e041
 800dfc0:	0800e033 	.word	0x0800e033
 800dfc4:	2b40      	cmp	r3, #64	@ 0x40
 800dfc6:	d037      	beq.n	800e038 <UART_SetConfig+0xc44>
 800dfc8:	e03a      	b.n	800e040 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dfca:	f7fb f93f 	bl	800924c <HAL_RCC_GetPCLK1Freq>
 800dfce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dfd0:	e03c      	b.n	800e04c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dfd2:	f7fb f951 	bl	8009278 <HAL_RCC_GetPCLK2Freq>
 800dfd6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dfd8:	e038      	b.n	800e04c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dfda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dfde:	4618      	mov	r0, r3
 800dfe0:	f7fc ffe8 	bl	800afb4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800dfe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dfe8:	e030      	b.n	800e04c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dfea:	f107 0318 	add.w	r3, r7, #24
 800dfee:	4618      	mov	r0, r3
 800dff0:	f7fd f934 	bl	800b25c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800dff4:	69fb      	ldr	r3, [r7, #28]
 800dff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dff8:	e028      	b.n	800e04c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dffa:	4b09      	ldr	r3, [pc, #36]	@ (800e020 <UART_SetConfig+0xc2c>)
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	f003 0320 	and.w	r3, r3, #32
 800e002:	2b00      	cmp	r3, #0
 800e004:	d012      	beq.n	800e02c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e006:	4b06      	ldr	r3, [pc, #24]	@ (800e020 <UART_SetConfig+0xc2c>)
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	08db      	lsrs	r3, r3, #3
 800e00c:	f003 0303 	and.w	r3, r3, #3
 800e010:	4a04      	ldr	r2, [pc, #16]	@ (800e024 <UART_SetConfig+0xc30>)
 800e012:	fa22 f303 	lsr.w	r3, r2, r3
 800e016:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e018:	e018      	b.n	800e04c <UART_SetConfig+0xc58>
 800e01a:	bf00      	nop
 800e01c:	08016934 	.word	0x08016934
 800e020:	58024400 	.word	0x58024400
 800e024:	03d09000 	.word	0x03d09000
 800e028:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800e02c:	4b24      	ldr	r3, [pc, #144]	@ (800e0c0 <UART_SetConfig+0xccc>)
 800e02e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e030:	e00c      	b.n	800e04c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e032:	4b24      	ldr	r3, [pc, #144]	@ (800e0c4 <UART_SetConfig+0xcd0>)
 800e034:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e036:	e009      	b.n	800e04c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e038:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e03c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e03e:	e005      	b.n	800e04c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800e040:	2300      	movs	r3, #0
 800e042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800e044:	2301      	movs	r3, #1
 800e046:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800e04a:	bf00      	nop
    }

    if (pclk != 0U)
 800e04c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d021      	beq.n	800e096 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e052:	697b      	ldr	r3, [r7, #20]
 800e054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e056:	4a1c      	ldr	r2, [pc, #112]	@ (800e0c8 <UART_SetConfig+0xcd4>)
 800e058:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e05c:	461a      	mov	r2, r3
 800e05e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e060:	fbb3 f2f2 	udiv	r2, r3, r2
 800e064:	697b      	ldr	r3, [r7, #20]
 800e066:	685b      	ldr	r3, [r3, #4]
 800e068:	085b      	lsrs	r3, r3, #1
 800e06a:	441a      	add	r2, r3
 800e06c:	697b      	ldr	r3, [r7, #20]
 800e06e:	685b      	ldr	r3, [r3, #4]
 800e070:	fbb2 f3f3 	udiv	r3, r2, r3
 800e074:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e078:	2b0f      	cmp	r3, #15
 800e07a:	d909      	bls.n	800e090 <UART_SetConfig+0xc9c>
 800e07c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e07e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e082:	d205      	bcs.n	800e090 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e086:	b29a      	uxth	r2, r3
 800e088:	697b      	ldr	r3, [r7, #20]
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	60da      	str	r2, [r3, #12]
 800e08e:	e002      	b.n	800e096 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800e090:	2301      	movs	r3, #1
 800e092:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e096:	697b      	ldr	r3, [r7, #20]
 800e098:	2201      	movs	r2, #1
 800e09a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800e09e:	697b      	ldr	r3, [r7, #20]
 800e0a0:	2201      	movs	r2, #1
 800e0a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e0a6:	697b      	ldr	r3, [r7, #20]
 800e0a8:	2200      	movs	r2, #0
 800e0aa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800e0ac:	697b      	ldr	r3, [r7, #20]
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800e0b2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800e0b6:	4618      	mov	r0, r3
 800e0b8:	3748      	adds	r7, #72	@ 0x48
 800e0ba:	46bd      	mov	sp, r7
 800e0bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e0c0:	03d09000 	.word	0x03d09000
 800e0c4:	003d0900 	.word	0x003d0900
 800e0c8:	08016934 	.word	0x08016934

0800e0cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e0cc:	b480      	push	{r7}
 800e0ce:	b083      	sub	sp, #12
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0d8:	f003 0308 	and.w	r3, r3, #8
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d00a      	beq.n	800e0f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	685b      	ldr	r3, [r3, #4]
 800e0e6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	430a      	orrs	r2, r1
 800e0f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0fa:	f003 0301 	and.w	r3, r3, #1
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d00a      	beq.n	800e118 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	685b      	ldr	r3, [r3, #4]
 800e108:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	430a      	orrs	r2, r1
 800e116:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e11c:	f003 0302 	and.w	r3, r3, #2
 800e120:	2b00      	cmp	r3, #0
 800e122:	d00a      	beq.n	800e13a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	685b      	ldr	r3, [r3, #4]
 800e12a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	430a      	orrs	r2, r1
 800e138:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e13e:	f003 0304 	and.w	r3, r3, #4
 800e142:	2b00      	cmp	r3, #0
 800e144:	d00a      	beq.n	800e15c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	685b      	ldr	r3, [r3, #4]
 800e14c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	430a      	orrs	r2, r1
 800e15a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e160:	f003 0310 	and.w	r3, r3, #16
 800e164:	2b00      	cmp	r3, #0
 800e166:	d00a      	beq.n	800e17e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	689b      	ldr	r3, [r3, #8]
 800e16e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	430a      	orrs	r2, r1
 800e17c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e182:	f003 0320 	and.w	r3, r3, #32
 800e186:	2b00      	cmp	r3, #0
 800e188:	d00a      	beq.n	800e1a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	689b      	ldr	r3, [r3, #8]
 800e190:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	430a      	orrs	r2, r1
 800e19e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d01a      	beq.n	800e1e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	685b      	ldr	r3, [r3, #4]
 800e1b2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	430a      	orrs	r2, r1
 800e1c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e1c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e1ca:	d10a      	bne.n	800e1e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	685b      	ldr	r3, [r3, #4]
 800e1d2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	430a      	orrs	r2, r1
 800e1e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d00a      	beq.n	800e204 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	685b      	ldr	r3, [r3, #4]
 800e1f4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	430a      	orrs	r2, r1
 800e202:	605a      	str	r2, [r3, #4]
  }
}
 800e204:	bf00      	nop
 800e206:	370c      	adds	r7, #12
 800e208:	46bd      	mov	sp, r7
 800e20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e20e:	4770      	bx	lr

0800e210 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e210:	b580      	push	{r7, lr}
 800e212:	b098      	sub	sp, #96	@ 0x60
 800e214:	af02      	add	r7, sp, #8
 800e216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	2200      	movs	r2, #0
 800e21c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e220:	f7f4 ffae 	bl	8003180 <HAL_GetTick>
 800e224:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	f003 0308 	and.w	r3, r3, #8
 800e230:	2b08      	cmp	r3, #8
 800e232:	d12f      	bne.n	800e294 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e234:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e238:	9300      	str	r3, [sp, #0]
 800e23a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e23c:	2200      	movs	r2, #0
 800e23e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e242:	6878      	ldr	r0, [r7, #4]
 800e244:	f000 f88e 	bl	800e364 <UART_WaitOnFlagUntilTimeout>
 800e248:	4603      	mov	r3, r0
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d022      	beq.n	800e294 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e256:	e853 3f00 	ldrex	r3, [r3]
 800e25a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e25c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e25e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e262:	653b      	str	r3, [r7, #80]	@ 0x50
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	461a      	mov	r2, r3
 800e26a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e26c:	647b      	str	r3, [r7, #68]	@ 0x44
 800e26e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e270:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e272:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e274:	e841 2300 	strex	r3, r2, [r1]
 800e278:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e27a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d1e6      	bne.n	800e24e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	2220      	movs	r2, #32
 800e284:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	2200      	movs	r2, #0
 800e28c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e290:	2303      	movs	r3, #3
 800e292:	e063      	b.n	800e35c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	f003 0304 	and.w	r3, r3, #4
 800e29e:	2b04      	cmp	r3, #4
 800e2a0:	d149      	bne.n	800e336 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e2a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e2a6:	9300      	str	r3, [sp, #0]
 800e2a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e2aa:	2200      	movs	r2, #0
 800e2ac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e2b0:	6878      	ldr	r0, [r7, #4]
 800e2b2:	f000 f857 	bl	800e364 <UART_WaitOnFlagUntilTimeout>
 800e2b6:	4603      	mov	r3, r0
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d03c      	beq.n	800e336 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2c4:	e853 3f00 	ldrex	r3, [r3]
 800e2c8:	623b      	str	r3, [r7, #32]
   return(result);
 800e2ca:	6a3b      	ldr	r3, [r7, #32]
 800e2cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e2d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	461a      	mov	r2, r3
 800e2d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2da:	633b      	str	r3, [r7, #48]	@ 0x30
 800e2dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e2e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e2e2:	e841 2300 	strex	r3, r2, [r1]
 800e2e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e2e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d1e6      	bne.n	800e2bc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	3308      	adds	r3, #8
 800e2f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2f6:	693b      	ldr	r3, [r7, #16]
 800e2f8:	e853 3f00 	ldrex	r3, [r3]
 800e2fc:	60fb      	str	r3, [r7, #12]
   return(result);
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	f023 0301 	bic.w	r3, r3, #1
 800e304:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	3308      	adds	r3, #8
 800e30c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e30e:	61fa      	str	r2, [r7, #28]
 800e310:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e312:	69b9      	ldr	r1, [r7, #24]
 800e314:	69fa      	ldr	r2, [r7, #28]
 800e316:	e841 2300 	strex	r3, r2, [r1]
 800e31a:	617b      	str	r3, [r7, #20]
   return(result);
 800e31c:	697b      	ldr	r3, [r7, #20]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d1e5      	bne.n	800e2ee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	2220      	movs	r2, #32
 800e326:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	2200      	movs	r2, #0
 800e32e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e332:	2303      	movs	r3, #3
 800e334:	e012      	b.n	800e35c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	2220      	movs	r2, #32
 800e33a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	2220      	movs	r2, #32
 800e342:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	2200      	movs	r2, #0
 800e34a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	2200      	movs	r2, #0
 800e350:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	2200      	movs	r2, #0
 800e356:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e35a:	2300      	movs	r3, #0
}
 800e35c:	4618      	mov	r0, r3
 800e35e:	3758      	adds	r7, #88	@ 0x58
 800e360:	46bd      	mov	sp, r7
 800e362:	bd80      	pop	{r7, pc}

0800e364 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b084      	sub	sp, #16
 800e368:	af00      	add	r7, sp, #0
 800e36a:	60f8      	str	r0, [r7, #12]
 800e36c:	60b9      	str	r1, [r7, #8]
 800e36e:	603b      	str	r3, [r7, #0]
 800e370:	4613      	mov	r3, r2
 800e372:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e374:	e04f      	b.n	800e416 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e376:	69bb      	ldr	r3, [r7, #24]
 800e378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e37c:	d04b      	beq.n	800e416 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e37e:	f7f4 feff 	bl	8003180 <HAL_GetTick>
 800e382:	4602      	mov	r2, r0
 800e384:	683b      	ldr	r3, [r7, #0]
 800e386:	1ad3      	subs	r3, r2, r3
 800e388:	69ba      	ldr	r2, [r7, #24]
 800e38a:	429a      	cmp	r2, r3
 800e38c:	d302      	bcc.n	800e394 <UART_WaitOnFlagUntilTimeout+0x30>
 800e38e:	69bb      	ldr	r3, [r7, #24]
 800e390:	2b00      	cmp	r3, #0
 800e392:	d101      	bne.n	800e398 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e394:	2303      	movs	r3, #3
 800e396:	e04e      	b.n	800e436 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e398:	68fb      	ldr	r3, [r7, #12]
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	f003 0304 	and.w	r3, r3, #4
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d037      	beq.n	800e416 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e3a6:	68bb      	ldr	r3, [r7, #8]
 800e3a8:	2b80      	cmp	r3, #128	@ 0x80
 800e3aa:	d034      	beq.n	800e416 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e3ac:	68bb      	ldr	r3, [r7, #8]
 800e3ae:	2b40      	cmp	r3, #64	@ 0x40
 800e3b0:	d031      	beq.n	800e416 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	69db      	ldr	r3, [r3, #28]
 800e3b8:	f003 0308 	and.w	r3, r3, #8
 800e3bc:	2b08      	cmp	r3, #8
 800e3be:	d110      	bne.n	800e3e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	2208      	movs	r2, #8
 800e3c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e3c8:	68f8      	ldr	r0, [r7, #12]
 800e3ca:	f000 f839 	bl	800e440 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	2208      	movs	r2, #8
 800e3d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	2200      	movs	r2, #0
 800e3da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e3de:	2301      	movs	r3, #1
 800e3e0:	e029      	b.n	800e436 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	69db      	ldr	r3, [r3, #28]
 800e3e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e3ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e3f0:	d111      	bne.n	800e416 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e3f2:	68fb      	ldr	r3, [r7, #12]
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e3fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e3fc:	68f8      	ldr	r0, [r7, #12]
 800e3fe:	f000 f81f 	bl	800e440 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	2220      	movs	r2, #32
 800e406:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	2200      	movs	r2, #0
 800e40e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e412:	2303      	movs	r3, #3
 800e414:	e00f      	b.n	800e436 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	69da      	ldr	r2, [r3, #28]
 800e41c:	68bb      	ldr	r3, [r7, #8]
 800e41e:	4013      	ands	r3, r2
 800e420:	68ba      	ldr	r2, [r7, #8]
 800e422:	429a      	cmp	r2, r3
 800e424:	bf0c      	ite	eq
 800e426:	2301      	moveq	r3, #1
 800e428:	2300      	movne	r3, #0
 800e42a:	b2db      	uxtb	r3, r3
 800e42c:	461a      	mov	r2, r3
 800e42e:	79fb      	ldrb	r3, [r7, #7]
 800e430:	429a      	cmp	r2, r3
 800e432:	d0a0      	beq.n	800e376 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e434:	2300      	movs	r3, #0
}
 800e436:	4618      	mov	r0, r3
 800e438:	3710      	adds	r7, #16
 800e43a:	46bd      	mov	sp, r7
 800e43c:	bd80      	pop	{r7, pc}
	...

0800e440 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e440:	b480      	push	{r7}
 800e442:	b095      	sub	sp, #84	@ 0x54
 800e444:	af00      	add	r7, sp, #0
 800e446:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e44e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e450:	e853 3f00 	ldrex	r3, [r3]
 800e454:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e458:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e45c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	461a      	mov	r2, r3
 800e464:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e466:	643b      	str	r3, [r7, #64]	@ 0x40
 800e468:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e46a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e46c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e46e:	e841 2300 	strex	r3, r2, [r1]
 800e472:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e476:	2b00      	cmp	r3, #0
 800e478:	d1e6      	bne.n	800e448 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	3308      	adds	r3, #8
 800e480:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e482:	6a3b      	ldr	r3, [r7, #32]
 800e484:	e853 3f00 	ldrex	r3, [r3]
 800e488:	61fb      	str	r3, [r7, #28]
   return(result);
 800e48a:	69fa      	ldr	r2, [r7, #28]
 800e48c:	4b1e      	ldr	r3, [pc, #120]	@ (800e508 <UART_EndRxTransfer+0xc8>)
 800e48e:	4013      	ands	r3, r2
 800e490:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	3308      	adds	r3, #8
 800e498:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e49a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e49c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e49e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e4a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e4a2:	e841 2300 	strex	r3, r2, [r1]
 800e4a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e4a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d1e5      	bne.n	800e47a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e4b2:	2b01      	cmp	r3, #1
 800e4b4:	d118      	bne.n	800e4e8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	e853 3f00 	ldrex	r3, [r3]
 800e4c2:	60bb      	str	r3, [r7, #8]
   return(result);
 800e4c4:	68bb      	ldr	r3, [r7, #8]
 800e4c6:	f023 0310 	bic.w	r3, r3, #16
 800e4ca:	647b      	str	r3, [r7, #68]	@ 0x44
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	461a      	mov	r2, r3
 800e4d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e4d4:	61bb      	str	r3, [r7, #24]
 800e4d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4d8:	6979      	ldr	r1, [r7, #20]
 800e4da:	69ba      	ldr	r2, [r7, #24]
 800e4dc:	e841 2300 	strex	r3, r2, [r1]
 800e4e0:	613b      	str	r3, [r7, #16]
   return(result);
 800e4e2:	693b      	ldr	r3, [r7, #16]
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d1e6      	bne.n	800e4b6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	2220      	movs	r2, #32
 800e4ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	2200      	movs	r2, #0
 800e4fa:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e4fc:	bf00      	nop
 800e4fe:	3754      	adds	r7, #84	@ 0x54
 800e500:	46bd      	mov	sp, r7
 800e502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e506:	4770      	bx	lr
 800e508:	effffffe 	.word	0xeffffffe

0800e50c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e50c:	b480      	push	{r7}
 800e50e:	b085      	sub	sp, #20
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e51a:	2b01      	cmp	r3, #1
 800e51c:	d101      	bne.n	800e522 <HAL_UARTEx_DisableFifoMode+0x16>
 800e51e:	2302      	movs	r3, #2
 800e520:	e027      	b.n	800e572 <HAL_UARTEx_DisableFifoMode+0x66>
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	2201      	movs	r2, #1
 800e526:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	2224      	movs	r2, #36	@ 0x24
 800e52e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	681a      	ldr	r2, [r3, #0]
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	f022 0201 	bic.w	r2, r2, #1
 800e548:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e550:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	2200      	movs	r2, #0
 800e556:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	68fa      	ldr	r2, [r7, #12]
 800e55e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	2220      	movs	r2, #32
 800e564:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	2200      	movs	r2, #0
 800e56c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e570:	2300      	movs	r3, #0
}
 800e572:	4618      	mov	r0, r3
 800e574:	3714      	adds	r7, #20
 800e576:	46bd      	mov	sp, r7
 800e578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e57c:	4770      	bx	lr

0800e57e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e57e:	b580      	push	{r7, lr}
 800e580:	b084      	sub	sp, #16
 800e582:	af00      	add	r7, sp, #0
 800e584:	6078      	str	r0, [r7, #4]
 800e586:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e58e:	2b01      	cmp	r3, #1
 800e590:	d101      	bne.n	800e596 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e592:	2302      	movs	r3, #2
 800e594:	e02d      	b.n	800e5f2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	2201      	movs	r2, #1
 800e59a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	2224      	movs	r2, #36	@ 0x24
 800e5a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	681a      	ldr	r2, [r3, #0]
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	f022 0201 	bic.w	r2, r2, #1
 800e5bc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	689b      	ldr	r3, [r3, #8]
 800e5c4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	683a      	ldr	r2, [r7, #0]
 800e5ce:	430a      	orrs	r2, r1
 800e5d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e5d2:	6878      	ldr	r0, [r7, #4]
 800e5d4:	f000 f850 	bl	800e678 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	68fa      	ldr	r2, [r7, #12]
 800e5de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	2220      	movs	r2, #32
 800e5e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e5f0:	2300      	movs	r3, #0
}
 800e5f2:	4618      	mov	r0, r3
 800e5f4:	3710      	adds	r7, #16
 800e5f6:	46bd      	mov	sp, r7
 800e5f8:	bd80      	pop	{r7, pc}

0800e5fa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e5fa:	b580      	push	{r7, lr}
 800e5fc:	b084      	sub	sp, #16
 800e5fe:	af00      	add	r7, sp, #0
 800e600:	6078      	str	r0, [r7, #4]
 800e602:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e60a:	2b01      	cmp	r3, #1
 800e60c:	d101      	bne.n	800e612 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e60e:	2302      	movs	r3, #2
 800e610:	e02d      	b.n	800e66e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	2201      	movs	r2, #1
 800e616:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	2224      	movs	r2, #36	@ 0x24
 800e61e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	681a      	ldr	r2, [r3, #0]
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	f022 0201 	bic.w	r2, r2, #1
 800e638:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	689b      	ldr	r3, [r3, #8]
 800e640:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	683a      	ldr	r2, [r7, #0]
 800e64a:	430a      	orrs	r2, r1
 800e64c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e64e:	6878      	ldr	r0, [r7, #4]
 800e650:	f000 f812 	bl	800e678 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	68fa      	ldr	r2, [r7, #12]
 800e65a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	2220      	movs	r2, #32
 800e660:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	2200      	movs	r2, #0
 800e668:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e66c:	2300      	movs	r3, #0
}
 800e66e:	4618      	mov	r0, r3
 800e670:	3710      	adds	r7, #16
 800e672:	46bd      	mov	sp, r7
 800e674:	bd80      	pop	{r7, pc}
	...

0800e678 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e678:	b480      	push	{r7}
 800e67a:	b085      	sub	sp, #20
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e684:	2b00      	cmp	r3, #0
 800e686:	d108      	bne.n	800e69a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	2201      	movs	r2, #1
 800e68c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	2201      	movs	r2, #1
 800e694:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e698:	e031      	b.n	800e6fe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e69a:	2310      	movs	r3, #16
 800e69c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e69e:	2310      	movs	r3, #16
 800e6a0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	689b      	ldr	r3, [r3, #8]
 800e6a8:	0e5b      	lsrs	r3, r3, #25
 800e6aa:	b2db      	uxtb	r3, r3
 800e6ac:	f003 0307 	and.w	r3, r3, #7
 800e6b0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	689b      	ldr	r3, [r3, #8]
 800e6b8:	0f5b      	lsrs	r3, r3, #29
 800e6ba:	b2db      	uxtb	r3, r3
 800e6bc:	f003 0307 	and.w	r3, r3, #7
 800e6c0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e6c2:	7bbb      	ldrb	r3, [r7, #14]
 800e6c4:	7b3a      	ldrb	r2, [r7, #12]
 800e6c6:	4911      	ldr	r1, [pc, #68]	@ (800e70c <UARTEx_SetNbDataToProcess+0x94>)
 800e6c8:	5c8a      	ldrb	r2, [r1, r2]
 800e6ca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e6ce:	7b3a      	ldrb	r2, [r7, #12]
 800e6d0:	490f      	ldr	r1, [pc, #60]	@ (800e710 <UARTEx_SetNbDataToProcess+0x98>)
 800e6d2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e6d4:	fb93 f3f2 	sdiv	r3, r3, r2
 800e6d8:	b29a      	uxth	r2, r3
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e6e0:	7bfb      	ldrb	r3, [r7, #15]
 800e6e2:	7b7a      	ldrb	r2, [r7, #13]
 800e6e4:	4909      	ldr	r1, [pc, #36]	@ (800e70c <UARTEx_SetNbDataToProcess+0x94>)
 800e6e6:	5c8a      	ldrb	r2, [r1, r2]
 800e6e8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e6ec:	7b7a      	ldrb	r2, [r7, #13]
 800e6ee:	4908      	ldr	r1, [pc, #32]	@ (800e710 <UARTEx_SetNbDataToProcess+0x98>)
 800e6f0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e6f2:	fb93 f3f2 	sdiv	r3, r3, r2
 800e6f6:	b29a      	uxth	r2, r3
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e6fe:	bf00      	nop
 800e700:	3714      	adds	r7, #20
 800e702:	46bd      	mov	sp, r7
 800e704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e708:	4770      	bx	lr
 800e70a:	bf00      	nop
 800e70c:	0801694c 	.word	0x0801694c
 800e710:	08016954 	.word	0x08016954

0800e714 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e714:	b084      	sub	sp, #16
 800e716:	b580      	push	{r7, lr}
 800e718:	b084      	sub	sp, #16
 800e71a:	af00      	add	r7, sp, #0
 800e71c:	6078      	str	r0, [r7, #4]
 800e71e:	f107 001c 	add.w	r0, r7, #28
 800e722:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e726:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800e72a:	2b01      	cmp	r3, #1
 800e72c:	d121      	bne.n	800e772 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e732:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	68da      	ldr	r2, [r3, #12]
 800e73e:	4b2c      	ldr	r3, [pc, #176]	@ (800e7f0 <USB_CoreInit+0xdc>)
 800e740:	4013      	ands	r3, r2
 800e742:	687a      	ldr	r2, [r7, #4]
 800e744:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	68db      	ldr	r3, [r3, #12]
 800e74a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800e752:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e756:	2b01      	cmp	r3, #1
 800e758:	d105      	bne.n	800e766 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	68db      	ldr	r3, [r3, #12]
 800e75e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e766:	6878      	ldr	r0, [r7, #4]
 800e768:	f001 faf6 	bl	800fd58 <USB_CoreReset>
 800e76c:	4603      	mov	r3, r0
 800e76e:	73fb      	strb	r3, [r7, #15]
 800e770:	e01b      	b.n	800e7aa <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	68db      	ldr	r3, [r3, #12]
 800e776:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e77e:	6878      	ldr	r0, [r7, #4]
 800e780:	f001 faea 	bl	800fd58 <USB_CoreReset>
 800e784:	4603      	mov	r3, r0
 800e786:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800e788:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d106      	bne.n	800e79e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e794:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	639a      	str	r2, [r3, #56]	@ 0x38
 800e79c:	e005      	b.n	800e7aa <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800e7aa:	7fbb      	ldrb	r3, [r7, #30]
 800e7ac:	2b01      	cmp	r3, #1
 800e7ae:	d116      	bne.n	800e7de <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e7b4:	b29a      	uxth	r2, r3
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e7be:	4b0d      	ldr	r3, [pc, #52]	@ (800e7f4 <USB_CoreInit+0xe0>)
 800e7c0:	4313      	orrs	r3, r2
 800e7c2:	687a      	ldr	r2, [r7, #4]
 800e7c4:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	689b      	ldr	r3, [r3, #8]
 800e7ca:	f043 0206 	orr.w	r2, r3, #6
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	689b      	ldr	r3, [r3, #8]
 800e7d6:	f043 0220 	orr.w	r2, r3, #32
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800e7de:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7e0:	4618      	mov	r0, r3
 800e7e2:	3710      	adds	r7, #16
 800e7e4:	46bd      	mov	sp, r7
 800e7e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e7ea:	b004      	add	sp, #16
 800e7ec:	4770      	bx	lr
 800e7ee:	bf00      	nop
 800e7f0:	ffbdffbf 	.word	0xffbdffbf
 800e7f4:	03ee0000 	.word	0x03ee0000

0800e7f8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800e7f8:	b480      	push	{r7}
 800e7fa:	b087      	sub	sp, #28
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	60f8      	str	r0, [r7, #12]
 800e800:	60b9      	str	r1, [r7, #8]
 800e802:	4613      	mov	r3, r2
 800e804:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800e806:	79fb      	ldrb	r3, [r7, #7]
 800e808:	2b02      	cmp	r3, #2
 800e80a:	d165      	bne.n	800e8d8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800e80c:	68bb      	ldr	r3, [r7, #8]
 800e80e:	4a41      	ldr	r2, [pc, #260]	@ (800e914 <USB_SetTurnaroundTime+0x11c>)
 800e810:	4293      	cmp	r3, r2
 800e812:	d906      	bls.n	800e822 <USB_SetTurnaroundTime+0x2a>
 800e814:	68bb      	ldr	r3, [r7, #8]
 800e816:	4a40      	ldr	r2, [pc, #256]	@ (800e918 <USB_SetTurnaroundTime+0x120>)
 800e818:	4293      	cmp	r3, r2
 800e81a:	d202      	bcs.n	800e822 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800e81c:	230f      	movs	r3, #15
 800e81e:	617b      	str	r3, [r7, #20]
 800e820:	e062      	b.n	800e8e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800e822:	68bb      	ldr	r3, [r7, #8]
 800e824:	4a3c      	ldr	r2, [pc, #240]	@ (800e918 <USB_SetTurnaroundTime+0x120>)
 800e826:	4293      	cmp	r3, r2
 800e828:	d306      	bcc.n	800e838 <USB_SetTurnaroundTime+0x40>
 800e82a:	68bb      	ldr	r3, [r7, #8]
 800e82c:	4a3b      	ldr	r2, [pc, #236]	@ (800e91c <USB_SetTurnaroundTime+0x124>)
 800e82e:	4293      	cmp	r3, r2
 800e830:	d202      	bcs.n	800e838 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800e832:	230e      	movs	r3, #14
 800e834:	617b      	str	r3, [r7, #20]
 800e836:	e057      	b.n	800e8e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800e838:	68bb      	ldr	r3, [r7, #8]
 800e83a:	4a38      	ldr	r2, [pc, #224]	@ (800e91c <USB_SetTurnaroundTime+0x124>)
 800e83c:	4293      	cmp	r3, r2
 800e83e:	d306      	bcc.n	800e84e <USB_SetTurnaroundTime+0x56>
 800e840:	68bb      	ldr	r3, [r7, #8]
 800e842:	4a37      	ldr	r2, [pc, #220]	@ (800e920 <USB_SetTurnaroundTime+0x128>)
 800e844:	4293      	cmp	r3, r2
 800e846:	d202      	bcs.n	800e84e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800e848:	230d      	movs	r3, #13
 800e84a:	617b      	str	r3, [r7, #20]
 800e84c:	e04c      	b.n	800e8e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800e84e:	68bb      	ldr	r3, [r7, #8]
 800e850:	4a33      	ldr	r2, [pc, #204]	@ (800e920 <USB_SetTurnaroundTime+0x128>)
 800e852:	4293      	cmp	r3, r2
 800e854:	d306      	bcc.n	800e864 <USB_SetTurnaroundTime+0x6c>
 800e856:	68bb      	ldr	r3, [r7, #8]
 800e858:	4a32      	ldr	r2, [pc, #200]	@ (800e924 <USB_SetTurnaroundTime+0x12c>)
 800e85a:	4293      	cmp	r3, r2
 800e85c:	d802      	bhi.n	800e864 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800e85e:	230c      	movs	r3, #12
 800e860:	617b      	str	r3, [r7, #20]
 800e862:	e041      	b.n	800e8e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800e864:	68bb      	ldr	r3, [r7, #8]
 800e866:	4a2f      	ldr	r2, [pc, #188]	@ (800e924 <USB_SetTurnaroundTime+0x12c>)
 800e868:	4293      	cmp	r3, r2
 800e86a:	d906      	bls.n	800e87a <USB_SetTurnaroundTime+0x82>
 800e86c:	68bb      	ldr	r3, [r7, #8]
 800e86e:	4a2e      	ldr	r2, [pc, #184]	@ (800e928 <USB_SetTurnaroundTime+0x130>)
 800e870:	4293      	cmp	r3, r2
 800e872:	d802      	bhi.n	800e87a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800e874:	230b      	movs	r3, #11
 800e876:	617b      	str	r3, [r7, #20]
 800e878:	e036      	b.n	800e8e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800e87a:	68bb      	ldr	r3, [r7, #8]
 800e87c:	4a2a      	ldr	r2, [pc, #168]	@ (800e928 <USB_SetTurnaroundTime+0x130>)
 800e87e:	4293      	cmp	r3, r2
 800e880:	d906      	bls.n	800e890 <USB_SetTurnaroundTime+0x98>
 800e882:	68bb      	ldr	r3, [r7, #8]
 800e884:	4a29      	ldr	r2, [pc, #164]	@ (800e92c <USB_SetTurnaroundTime+0x134>)
 800e886:	4293      	cmp	r3, r2
 800e888:	d802      	bhi.n	800e890 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800e88a:	230a      	movs	r3, #10
 800e88c:	617b      	str	r3, [r7, #20]
 800e88e:	e02b      	b.n	800e8e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800e890:	68bb      	ldr	r3, [r7, #8]
 800e892:	4a26      	ldr	r2, [pc, #152]	@ (800e92c <USB_SetTurnaroundTime+0x134>)
 800e894:	4293      	cmp	r3, r2
 800e896:	d906      	bls.n	800e8a6 <USB_SetTurnaroundTime+0xae>
 800e898:	68bb      	ldr	r3, [r7, #8]
 800e89a:	4a25      	ldr	r2, [pc, #148]	@ (800e930 <USB_SetTurnaroundTime+0x138>)
 800e89c:	4293      	cmp	r3, r2
 800e89e:	d202      	bcs.n	800e8a6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800e8a0:	2309      	movs	r3, #9
 800e8a2:	617b      	str	r3, [r7, #20]
 800e8a4:	e020      	b.n	800e8e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800e8a6:	68bb      	ldr	r3, [r7, #8]
 800e8a8:	4a21      	ldr	r2, [pc, #132]	@ (800e930 <USB_SetTurnaroundTime+0x138>)
 800e8aa:	4293      	cmp	r3, r2
 800e8ac:	d306      	bcc.n	800e8bc <USB_SetTurnaroundTime+0xc4>
 800e8ae:	68bb      	ldr	r3, [r7, #8]
 800e8b0:	4a20      	ldr	r2, [pc, #128]	@ (800e934 <USB_SetTurnaroundTime+0x13c>)
 800e8b2:	4293      	cmp	r3, r2
 800e8b4:	d802      	bhi.n	800e8bc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800e8b6:	2308      	movs	r3, #8
 800e8b8:	617b      	str	r3, [r7, #20]
 800e8ba:	e015      	b.n	800e8e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800e8bc:	68bb      	ldr	r3, [r7, #8]
 800e8be:	4a1d      	ldr	r2, [pc, #116]	@ (800e934 <USB_SetTurnaroundTime+0x13c>)
 800e8c0:	4293      	cmp	r3, r2
 800e8c2:	d906      	bls.n	800e8d2 <USB_SetTurnaroundTime+0xda>
 800e8c4:	68bb      	ldr	r3, [r7, #8]
 800e8c6:	4a1c      	ldr	r2, [pc, #112]	@ (800e938 <USB_SetTurnaroundTime+0x140>)
 800e8c8:	4293      	cmp	r3, r2
 800e8ca:	d202      	bcs.n	800e8d2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800e8cc:	2307      	movs	r3, #7
 800e8ce:	617b      	str	r3, [r7, #20]
 800e8d0:	e00a      	b.n	800e8e8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800e8d2:	2306      	movs	r3, #6
 800e8d4:	617b      	str	r3, [r7, #20]
 800e8d6:	e007      	b.n	800e8e8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800e8d8:	79fb      	ldrb	r3, [r7, #7]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d102      	bne.n	800e8e4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800e8de:	2309      	movs	r3, #9
 800e8e0:	617b      	str	r3, [r7, #20]
 800e8e2:	e001      	b.n	800e8e8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800e8e4:	2309      	movs	r3, #9
 800e8e6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	68db      	ldr	r3, [r3, #12]
 800e8ec:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	68da      	ldr	r2, [r3, #12]
 800e8f8:	697b      	ldr	r3, [r7, #20]
 800e8fa:	029b      	lsls	r3, r3, #10
 800e8fc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800e900:	431a      	orrs	r2, r3
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800e906:	2300      	movs	r3, #0
}
 800e908:	4618      	mov	r0, r3
 800e90a:	371c      	adds	r7, #28
 800e90c:	46bd      	mov	sp, r7
 800e90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e912:	4770      	bx	lr
 800e914:	00d8acbf 	.word	0x00d8acbf
 800e918:	00e4e1c0 	.word	0x00e4e1c0
 800e91c:	00f42400 	.word	0x00f42400
 800e920:	01067380 	.word	0x01067380
 800e924:	011a499f 	.word	0x011a499f
 800e928:	01312cff 	.word	0x01312cff
 800e92c:	014ca43f 	.word	0x014ca43f
 800e930:	016e3600 	.word	0x016e3600
 800e934:	01a6ab1f 	.word	0x01a6ab1f
 800e938:	01e84800 	.word	0x01e84800

0800e93c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e93c:	b480      	push	{r7}
 800e93e:	b083      	sub	sp, #12
 800e940:	af00      	add	r7, sp, #0
 800e942:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	689b      	ldr	r3, [r3, #8]
 800e948:	f043 0201 	orr.w	r2, r3, #1
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e950:	2300      	movs	r3, #0
}
 800e952:	4618      	mov	r0, r3
 800e954:	370c      	adds	r7, #12
 800e956:	46bd      	mov	sp, r7
 800e958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e95c:	4770      	bx	lr

0800e95e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e95e:	b480      	push	{r7}
 800e960:	b083      	sub	sp, #12
 800e962:	af00      	add	r7, sp, #0
 800e964:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	689b      	ldr	r3, [r3, #8]
 800e96a:	f023 0201 	bic.w	r2, r3, #1
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e972:	2300      	movs	r3, #0
}
 800e974:	4618      	mov	r0, r3
 800e976:	370c      	adds	r7, #12
 800e978:	46bd      	mov	sp, r7
 800e97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97e:	4770      	bx	lr

0800e980 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800e980:	b580      	push	{r7, lr}
 800e982:	b084      	sub	sp, #16
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
 800e988:	460b      	mov	r3, r1
 800e98a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800e98c:	2300      	movs	r3, #0
 800e98e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	68db      	ldr	r3, [r3, #12]
 800e994:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e99c:	78fb      	ldrb	r3, [r7, #3]
 800e99e:	2b01      	cmp	r3, #1
 800e9a0:	d115      	bne.n	800e9ce <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	68db      	ldr	r3, [r3, #12]
 800e9a6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e9ae:	200a      	movs	r0, #10
 800e9b0:	f7f4 fbf2 	bl	8003198 <HAL_Delay>
      ms += 10U;
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	330a      	adds	r3, #10
 800e9b8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e9ba:	6878      	ldr	r0, [r7, #4]
 800e9bc:	f001 f93b 	bl	800fc36 <USB_GetMode>
 800e9c0:	4603      	mov	r3, r0
 800e9c2:	2b01      	cmp	r3, #1
 800e9c4:	d01e      	beq.n	800ea04 <USB_SetCurrentMode+0x84>
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	2bc7      	cmp	r3, #199	@ 0xc7
 800e9ca:	d9f0      	bls.n	800e9ae <USB_SetCurrentMode+0x2e>
 800e9cc:	e01a      	b.n	800ea04 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800e9ce:	78fb      	ldrb	r3, [r7, #3]
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d115      	bne.n	800ea00 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	68db      	ldr	r3, [r3, #12]
 800e9d8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e9e0:	200a      	movs	r0, #10
 800e9e2:	f7f4 fbd9 	bl	8003198 <HAL_Delay>
      ms += 10U;
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	330a      	adds	r3, #10
 800e9ea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e9ec:	6878      	ldr	r0, [r7, #4]
 800e9ee:	f001 f922 	bl	800fc36 <USB_GetMode>
 800e9f2:	4603      	mov	r3, r0
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d005      	beq.n	800ea04 <USB_SetCurrentMode+0x84>
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	2bc7      	cmp	r3, #199	@ 0xc7
 800e9fc:	d9f0      	bls.n	800e9e0 <USB_SetCurrentMode+0x60>
 800e9fe:	e001      	b.n	800ea04 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ea00:	2301      	movs	r3, #1
 800ea02:	e005      	b.n	800ea10 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	2bc8      	cmp	r3, #200	@ 0xc8
 800ea08:	d101      	bne.n	800ea0e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800ea0a:	2301      	movs	r3, #1
 800ea0c:	e000      	b.n	800ea10 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ea0e:	2300      	movs	r3, #0
}
 800ea10:	4618      	mov	r0, r3
 800ea12:	3710      	adds	r7, #16
 800ea14:	46bd      	mov	sp, r7
 800ea16:	bd80      	pop	{r7, pc}

0800ea18 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ea18:	b084      	sub	sp, #16
 800ea1a:	b580      	push	{r7, lr}
 800ea1c:	b086      	sub	sp, #24
 800ea1e:	af00      	add	r7, sp, #0
 800ea20:	6078      	str	r0, [r7, #4]
 800ea22:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800ea26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ea32:	2300      	movs	r3, #0
 800ea34:	613b      	str	r3, [r7, #16]
 800ea36:	e009      	b.n	800ea4c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ea38:	687a      	ldr	r2, [r7, #4]
 800ea3a:	693b      	ldr	r3, [r7, #16]
 800ea3c:	3340      	adds	r3, #64	@ 0x40
 800ea3e:	009b      	lsls	r3, r3, #2
 800ea40:	4413      	add	r3, r2
 800ea42:	2200      	movs	r2, #0
 800ea44:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ea46:	693b      	ldr	r3, [r7, #16]
 800ea48:	3301      	adds	r3, #1
 800ea4a:	613b      	str	r3, [r7, #16]
 800ea4c:	693b      	ldr	r3, [r7, #16]
 800ea4e:	2b0e      	cmp	r3, #14
 800ea50:	d9f2      	bls.n	800ea38 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ea52:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d11c      	bne.n	800ea94 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ea60:	685b      	ldr	r3, [r3, #4]
 800ea62:	68fa      	ldr	r2, [r7, #12]
 800ea64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ea68:	f043 0302 	orr.w	r3, r3, #2
 800ea6c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea72:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	601a      	str	r2, [r3, #0]
 800ea92:	e005      	b.n	800eaa0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea98:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800eaa6:	461a      	mov	r2, r3
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800eaac:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800eab0:	2b01      	cmp	r3, #1
 800eab2:	d10d      	bne.n	800ead0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800eab4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	d104      	bne.n	800eac6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800eabc:	2100      	movs	r1, #0
 800eabe:	6878      	ldr	r0, [r7, #4]
 800eac0:	f000 f968 	bl	800ed94 <USB_SetDevSpeed>
 800eac4:	e008      	b.n	800ead8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800eac6:	2101      	movs	r1, #1
 800eac8:	6878      	ldr	r0, [r7, #4]
 800eaca:	f000 f963 	bl	800ed94 <USB_SetDevSpeed>
 800eace:	e003      	b.n	800ead8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ead0:	2103      	movs	r1, #3
 800ead2:	6878      	ldr	r0, [r7, #4]
 800ead4:	f000 f95e 	bl	800ed94 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ead8:	2110      	movs	r1, #16
 800eada:	6878      	ldr	r0, [r7, #4]
 800eadc:	f000 f8fa 	bl	800ecd4 <USB_FlushTxFifo>
 800eae0:	4603      	mov	r3, r0
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d001      	beq.n	800eaea <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800eae6:	2301      	movs	r3, #1
 800eae8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800eaea:	6878      	ldr	r0, [r7, #4]
 800eaec:	f000 f924 	bl	800ed38 <USB_FlushRxFifo>
 800eaf0:	4603      	mov	r3, r0
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d001      	beq.n	800eafa <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800eaf6:	2301      	movs	r3, #1
 800eaf8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eb00:	461a      	mov	r2, r3
 800eb02:	2300      	movs	r3, #0
 800eb04:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eb0c:	461a      	mov	r2, r3
 800eb0e:	2300      	movs	r3, #0
 800eb10:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800eb12:	68fb      	ldr	r3, [r7, #12]
 800eb14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eb18:	461a      	mov	r2, r3
 800eb1a:	2300      	movs	r3, #0
 800eb1c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800eb1e:	2300      	movs	r3, #0
 800eb20:	613b      	str	r3, [r7, #16]
 800eb22:	e043      	b.n	800ebac <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800eb24:	693b      	ldr	r3, [r7, #16]
 800eb26:	015a      	lsls	r2, r3, #5
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	4413      	add	r3, r2
 800eb2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800eb36:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eb3a:	d118      	bne.n	800eb6e <USB_DevInit+0x156>
    {
      if (i == 0U)
 800eb3c:	693b      	ldr	r3, [r7, #16]
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d10a      	bne.n	800eb58 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800eb42:	693b      	ldr	r3, [r7, #16]
 800eb44:	015a      	lsls	r2, r3, #5
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	4413      	add	r3, r2
 800eb4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb4e:	461a      	mov	r2, r3
 800eb50:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800eb54:	6013      	str	r3, [r2, #0]
 800eb56:	e013      	b.n	800eb80 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800eb58:	693b      	ldr	r3, [r7, #16]
 800eb5a:	015a      	lsls	r2, r3, #5
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	4413      	add	r3, r2
 800eb60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb64:	461a      	mov	r2, r3
 800eb66:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800eb6a:	6013      	str	r3, [r2, #0]
 800eb6c:	e008      	b.n	800eb80 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800eb6e:	693b      	ldr	r3, [r7, #16]
 800eb70:	015a      	lsls	r2, r3, #5
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	4413      	add	r3, r2
 800eb76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb7a:	461a      	mov	r2, r3
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800eb80:	693b      	ldr	r3, [r7, #16]
 800eb82:	015a      	lsls	r2, r3, #5
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	4413      	add	r3, r2
 800eb88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb8c:	461a      	mov	r2, r3
 800eb8e:	2300      	movs	r3, #0
 800eb90:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800eb92:	693b      	ldr	r3, [r7, #16]
 800eb94:	015a      	lsls	r2, r3, #5
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	4413      	add	r3, r2
 800eb9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eb9e:	461a      	mov	r2, r3
 800eba0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800eba4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800eba6:	693b      	ldr	r3, [r7, #16]
 800eba8:	3301      	adds	r3, #1
 800ebaa:	613b      	str	r3, [r7, #16]
 800ebac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ebb0:	461a      	mov	r2, r3
 800ebb2:	693b      	ldr	r3, [r7, #16]
 800ebb4:	4293      	cmp	r3, r2
 800ebb6:	d3b5      	bcc.n	800eb24 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ebb8:	2300      	movs	r3, #0
 800ebba:	613b      	str	r3, [r7, #16]
 800ebbc:	e043      	b.n	800ec46 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ebbe:	693b      	ldr	r3, [r7, #16]
 800ebc0:	015a      	lsls	r2, r3, #5
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	4413      	add	r3, r2
 800ebc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ebd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ebd4:	d118      	bne.n	800ec08 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800ebd6:	693b      	ldr	r3, [r7, #16]
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d10a      	bne.n	800ebf2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ebdc:	693b      	ldr	r3, [r7, #16]
 800ebde:	015a      	lsls	r2, r3, #5
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	4413      	add	r3, r2
 800ebe4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ebe8:	461a      	mov	r2, r3
 800ebea:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ebee:	6013      	str	r3, [r2, #0]
 800ebf0:	e013      	b.n	800ec1a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ebf2:	693b      	ldr	r3, [r7, #16]
 800ebf4:	015a      	lsls	r2, r3, #5
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	4413      	add	r3, r2
 800ebfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ebfe:	461a      	mov	r2, r3
 800ec00:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ec04:	6013      	str	r3, [r2, #0]
 800ec06:	e008      	b.n	800ec1a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ec08:	693b      	ldr	r3, [r7, #16]
 800ec0a:	015a      	lsls	r2, r3, #5
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	4413      	add	r3, r2
 800ec10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec14:	461a      	mov	r2, r3
 800ec16:	2300      	movs	r3, #0
 800ec18:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ec1a:	693b      	ldr	r3, [r7, #16]
 800ec1c:	015a      	lsls	r2, r3, #5
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	4413      	add	r3, r2
 800ec22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec26:	461a      	mov	r2, r3
 800ec28:	2300      	movs	r3, #0
 800ec2a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ec2c:	693b      	ldr	r3, [r7, #16]
 800ec2e:	015a      	lsls	r2, r3, #5
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	4413      	add	r3, r2
 800ec34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ec38:	461a      	mov	r2, r3
 800ec3a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ec3e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ec40:	693b      	ldr	r3, [r7, #16]
 800ec42:	3301      	adds	r3, #1
 800ec44:	613b      	str	r3, [r7, #16]
 800ec46:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ec4a:	461a      	mov	r2, r3
 800ec4c:	693b      	ldr	r3, [r7, #16]
 800ec4e:	4293      	cmp	r3, r2
 800ec50:	d3b5      	bcc.n	800ebbe <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ec58:	691b      	ldr	r3, [r3, #16]
 800ec5a:	68fa      	ldr	r2, [r7, #12]
 800ec5c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ec60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ec64:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	2200      	movs	r2, #0
 800ec6a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800ec72:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ec74:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d105      	bne.n	800ec88 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	699b      	ldr	r3, [r3, #24]
 800ec80:	f043 0210 	orr.w	r2, r3, #16
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	699a      	ldr	r2, [r3, #24]
 800ec8c:	4b0f      	ldr	r3, [pc, #60]	@ (800eccc <USB_DevInit+0x2b4>)
 800ec8e:	4313      	orrs	r3, r2
 800ec90:	687a      	ldr	r2, [r7, #4]
 800ec92:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ec94:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d005      	beq.n	800eca8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	699b      	ldr	r3, [r3, #24]
 800eca0:	f043 0208 	orr.w	r2, r3, #8
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800eca8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ecac:	2b01      	cmp	r3, #1
 800ecae:	d105      	bne.n	800ecbc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	699a      	ldr	r2, [r3, #24]
 800ecb4:	4b06      	ldr	r3, [pc, #24]	@ (800ecd0 <USB_DevInit+0x2b8>)
 800ecb6:	4313      	orrs	r3, r2
 800ecb8:	687a      	ldr	r2, [r7, #4]
 800ecba:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ecbc:	7dfb      	ldrb	r3, [r7, #23]
}
 800ecbe:	4618      	mov	r0, r3
 800ecc0:	3718      	adds	r7, #24
 800ecc2:	46bd      	mov	sp, r7
 800ecc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ecc8:	b004      	add	sp, #16
 800ecca:	4770      	bx	lr
 800eccc:	803c3800 	.word	0x803c3800
 800ecd0:	40000004 	.word	0x40000004

0800ecd4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ecd4:	b480      	push	{r7}
 800ecd6:	b085      	sub	sp, #20
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	6078      	str	r0, [r7, #4]
 800ecdc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ecde:	2300      	movs	r3, #0
 800ece0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	3301      	adds	r3, #1
 800ece6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ecee:	d901      	bls.n	800ecf4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800ecf0:	2303      	movs	r3, #3
 800ecf2:	e01b      	b.n	800ed2c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	691b      	ldr	r3, [r3, #16]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	daf2      	bge.n	800ece2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800ecfc:	2300      	movs	r3, #0
 800ecfe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ed00:	683b      	ldr	r3, [r7, #0]
 800ed02:	019b      	lsls	r3, r3, #6
 800ed04:	f043 0220 	orr.w	r2, r3, #32
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	3301      	adds	r3, #1
 800ed10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ed18:	d901      	bls.n	800ed1e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800ed1a:	2303      	movs	r3, #3
 800ed1c:	e006      	b.n	800ed2c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	691b      	ldr	r3, [r3, #16]
 800ed22:	f003 0320 	and.w	r3, r3, #32
 800ed26:	2b20      	cmp	r3, #32
 800ed28:	d0f0      	beq.n	800ed0c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800ed2a:	2300      	movs	r3, #0
}
 800ed2c:	4618      	mov	r0, r3
 800ed2e:	3714      	adds	r7, #20
 800ed30:	46bd      	mov	sp, r7
 800ed32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed36:	4770      	bx	lr

0800ed38 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ed38:	b480      	push	{r7}
 800ed3a:	b085      	sub	sp, #20
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ed40:	2300      	movs	r3, #0
 800ed42:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	3301      	adds	r3, #1
 800ed48:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ed50:	d901      	bls.n	800ed56 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ed52:	2303      	movs	r3, #3
 800ed54:	e018      	b.n	800ed88 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	691b      	ldr	r3, [r3, #16]
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	daf2      	bge.n	800ed44 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800ed5e:	2300      	movs	r3, #0
 800ed60:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	2210      	movs	r2, #16
 800ed66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	3301      	adds	r3, #1
 800ed6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ed74:	d901      	bls.n	800ed7a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800ed76:	2303      	movs	r3, #3
 800ed78:	e006      	b.n	800ed88 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	691b      	ldr	r3, [r3, #16]
 800ed7e:	f003 0310 	and.w	r3, r3, #16
 800ed82:	2b10      	cmp	r3, #16
 800ed84:	d0f0      	beq.n	800ed68 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800ed86:	2300      	movs	r3, #0
}
 800ed88:	4618      	mov	r0, r3
 800ed8a:	3714      	adds	r7, #20
 800ed8c:	46bd      	mov	sp, r7
 800ed8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed92:	4770      	bx	lr

0800ed94 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ed94:	b480      	push	{r7}
 800ed96:	b085      	sub	sp, #20
 800ed98:	af00      	add	r7, sp, #0
 800ed9a:	6078      	str	r0, [r7, #4]
 800ed9c:	460b      	mov	r3, r1
 800ed9e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800edaa:	681a      	ldr	r2, [r3, #0]
 800edac:	78fb      	ldrb	r3, [r7, #3]
 800edae:	68f9      	ldr	r1, [r7, #12]
 800edb0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800edb4:	4313      	orrs	r3, r2
 800edb6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800edb8:	2300      	movs	r3, #0
}
 800edba:	4618      	mov	r0, r3
 800edbc:	3714      	adds	r7, #20
 800edbe:	46bd      	mov	sp, r7
 800edc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc4:	4770      	bx	lr

0800edc6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800edc6:	b480      	push	{r7}
 800edc8:	b087      	sub	sp, #28
 800edca:	af00      	add	r7, sp, #0
 800edcc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800edd2:	693b      	ldr	r3, [r7, #16]
 800edd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800edd8:	689b      	ldr	r3, [r3, #8]
 800edda:	f003 0306 	and.w	r3, r3, #6
 800edde:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d102      	bne.n	800edec <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ede6:	2300      	movs	r3, #0
 800ede8:	75fb      	strb	r3, [r7, #23]
 800edea:	e00a      	b.n	800ee02 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	2b02      	cmp	r3, #2
 800edf0:	d002      	beq.n	800edf8 <USB_GetDevSpeed+0x32>
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	2b06      	cmp	r3, #6
 800edf6:	d102      	bne.n	800edfe <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800edf8:	2302      	movs	r3, #2
 800edfa:	75fb      	strb	r3, [r7, #23]
 800edfc:	e001      	b.n	800ee02 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800edfe:	230f      	movs	r3, #15
 800ee00:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ee02:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee04:	4618      	mov	r0, r3
 800ee06:	371c      	adds	r7, #28
 800ee08:	46bd      	mov	sp, r7
 800ee0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee0e:	4770      	bx	lr

0800ee10 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ee10:	b480      	push	{r7}
 800ee12:	b085      	sub	sp, #20
 800ee14:	af00      	add	r7, sp, #0
 800ee16:	6078      	str	r0, [r7, #4]
 800ee18:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	781b      	ldrb	r3, [r3, #0]
 800ee22:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ee24:	683b      	ldr	r3, [r7, #0]
 800ee26:	785b      	ldrb	r3, [r3, #1]
 800ee28:	2b01      	cmp	r3, #1
 800ee2a:	d139      	bne.n	800eea0 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ee32:	69da      	ldr	r2, [r3, #28]
 800ee34:	683b      	ldr	r3, [r7, #0]
 800ee36:	781b      	ldrb	r3, [r3, #0]
 800ee38:	f003 030f 	and.w	r3, r3, #15
 800ee3c:	2101      	movs	r1, #1
 800ee3e:	fa01 f303 	lsl.w	r3, r1, r3
 800ee42:	b29b      	uxth	r3, r3
 800ee44:	68f9      	ldr	r1, [r7, #12]
 800ee46:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ee4a:	4313      	orrs	r3, r2
 800ee4c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ee4e:	68bb      	ldr	r3, [r7, #8]
 800ee50:	015a      	lsls	r2, r3, #5
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	4413      	add	r3, r2
 800ee56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d153      	bne.n	800ef0c <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ee64:	68bb      	ldr	r3, [r7, #8]
 800ee66:	015a      	lsls	r2, r3, #5
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	4413      	add	r3, r2
 800ee6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee70:	681a      	ldr	r2, [r3, #0]
 800ee72:	683b      	ldr	r3, [r7, #0]
 800ee74:	689b      	ldr	r3, [r3, #8]
 800ee76:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	791b      	ldrb	r3, [r3, #4]
 800ee7e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ee80:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ee82:	68bb      	ldr	r3, [r7, #8]
 800ee84:	059b      	lsls	r3, r3, #22
 800ee86:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ee88:	431a      	orrs	r2, r3
 800ee8a:	68bb      	ldr	r3, [r7, #8]
 800ee8c:	0159      	lsls	r1, r3, #5
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	440b      	add	r3, r1
 800ee92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee96:	4619      	mov	r1, r3
 800ee98:	4b20      	ldr	r3, [pc, #128]	@ (800ef1c <USB_ActivateEndpoint+0x10c>)
 800ee9a:	4313      	orrs	r3, r2
 800ee9c:	600b      	str	r3, [r1, #0]
 800ee9e:	e035      	b.n	800ef0c <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eea6:	69da      	ldr	r2, [r3, #28]
 800eea8:	683b      	ldr	r3, [r7, #0]
 800eeaa:	781b      	ldrb	r3, [r3, #0]
 800eeac:	f003 030f 	and.w	r3, r3, #15
 800eeb0:	2101      	movs	r1, #1
 800eeb2:	fa01 f303 	lsl.w	r3, r1, r3
 800eeb6:	041b      	lsls	r3, r3, #16
 800eeb8:	68f9      	ldr	r1, [r7, #12]
 800eeba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800eebe:	4313      	orrs	r3, r2
 800eec0:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800eec2:	68bb      	ldr	r3, [r7, #8]
 800eec4:	015a      	lsls	r2, r3, #5
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	4413      	add	r3, r2
 800eeca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d119      	bne.n	800ef0c <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800eed8:	68bb      	ldr	r3, [r7, #8]
 800eeda:	015a      	lsls	r2, r3, #5
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	4413      	add	r3, r2
 800eee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eee4:	681a      	ldr	r2, [r3, #0]
 800eee6:	683b      	ldr	r3, [r7, #0]
 800eee8:	689b      	ldr	r3, [r3, #8]
 800eeea:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800eeee:	683b      	ldr	r3, [r7, #0]
 800eef0:	791b      	ldrb	r3, [r3, #4]
 800eef2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800eef4:	430b      	orrs	r3, r1
 800eef6:	431a      	orrs	r2, r3
 800eef8:	68bb      	ldr	r3, [r7, #8]
 800eefa:	0159      	lsls	r1, r3, #5
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	440b      	add	r3, r1
 800ef00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef04:	4619      	mov	r1, r3
 800ef06:	4b05      	ldr	r3, [pc, #20]	@ (800ef1c <USB_ActivateEndpoint+0x10c>)
 800ef08:	4313      	orrs	r3, r2
 800ef0a:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800ef0c:	2300      	movs	r3, #0
}
 800ef0e:	4618      	mov	r0, r3
 800ef10:	3714      	adds	r7, #20
 800ef12:	46bd      	mov	sp, r7
 800ef14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef18:	4770      	bx	lr
 800ef1a:	bf00      	nop
 800ef1c:	10008000 	.word	0x10008000

0800ef20 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ef20:	b480      	push	{r7}
 800ef22:	b085      	sub	sp, #20
 800ef24:	af00      	add	r7, sp, #0
 800ef26:	6078      	str	r0, [r7, #4]
 800ef28:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ef2e:	683b      	ldr	r3, [r7, #0]
 800ef30:	781b      	ldrb	r3, [r3, #0]
 800ef32:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800ef34:	683b      	ldr	r3, [r7, #0]
 800ef36:	785b      	ldrb	r3, [r3, #1]
 800ef38:	2b01      	cmp	r3, #1
 800ef3a:	d161      	bne.n	800f000 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ef3c:	68bb      	ldr	r3, [r7, #8]
 800ef3e:	015a      	lsls	r2, r3, #5
 800ef40:	68fb      	ldr	r3, [r7, #12]
 800ef42:	4413      	add	r3, r2
 800ef44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ef4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ef52:	d11f      	bne.n	800ef94 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800ef54:	68bb      	ldr	r3, [r7, #8]
 800ef56:	015a      	lsls	r2, r3, #5
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	4413      	add	r3, r2
 800ef5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	68ba      	ldr	r2, [r7, #8]
 800ef64:	0151      	lsls	r1, r2, #5
 800ef66:	68fa      	ldr	r2, [r7, #12]
 800ef68:	440a      	add	r2, r1
 800ef6a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ef6e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ef72:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800ef74:	68bb      	ldr	r3, [r7, #8]
 800ef76:	015a      	lsls	r2, r3, #5
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	4413      	add	r3, r2
 800ef7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	68ba      	ldr	r2, [r7, #8]
 800ef84:	0151      	lsls	r1, r2, #5
 800ef86:	68fa      	ldr	r2, [r7, #12]
 800ef88:	440a      	add	r2, r1
 800ef8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ef8e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ef92:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ef9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ef9c:	683b      	ldr	r3, [r7, #0]
 800ef9e:	781b      	ldrb	r3, [r3, #0]
 800efa0:	f003 030f 	and.w	r3, r3, #15
 800efa4:	2101      	movs	r1, #1
 800efa6:	fa01 f303 	lsl.w	r3, r1, r3
 800efaa:	b29b      	uxth	r3, r3
 800efac:	43db      	mvns	r3, r3
 800efae:	68f9      	ldr	r1, [r7, #12]
 800efb0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800efb4:	4013      	ands	r3, r2
 800efb6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800efbe:	69da      	ldr	r2, [r3, #28]
 800efc0:	683b      	ldr	r3, [r7, #0]
 800efc2:	781b      	ldrb	r3, [r3, #0]
 800efc4:	f003 030f 	and.w	r3, r3, #15
 800efc8:	2101      	movs	r1, #1
 800efca:	fa01 f303 	lsl.w	r3, r1, r3
 800efce:	b29b      	uxth	r3, r3
 800efd0:	43db      	mvns	r3, r3
 800efd2:	68f9      	ldr	r1, [r7, #12]
 800efd4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800efd8:	4013      	ands	r3, r2
 800efda:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800efdc:	68bb      	ldr	r3, [r7, #8]
 800efde:	015a      	lsls	r2, r3, #5
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	4413      	add	r3, r2
 800efe4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800efe8:	681a      	ldr	r2, [r3, #0]
 800efea:	68bb      	ldr	r3, [r7, #8]
 800efec:	0159      	lsls	r1, r3, #5
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	440b      	add	r3, r1
 800eff2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eff6:	4619      	mov	r1, r3
 800eff8:	4b35      	ldr	r3, [pc, #212]	@ (800f0d0 <USB_DeactivateEndpoint+0x1b0>)
 800effa:	4013      	ands	r3, r2
 800effc:	600b      	str	r3, [r1, #0]
 800effe:	e060      	b.n	800f0c2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f000:	68bb      	ldr	r3, [r7, #8]
 800f002:	015a      	lsls	r2, r3, #5
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	4413      	add	r3, r2
 800f008:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f012:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f016:	d11f      	bne.n	800f058 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800f018:	68bb      	ldr	r3, [r7, #8]
 800f01a:	015a      	lsls	r2, r3, #5
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	4413      	add	r3, r2
 800f020:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	68ba      	ldr	r2, [r7, #8]
 800f028:	0151      	lsls	r1, r2, #5
 800f02a:	68fa      	ldr	r2, [r7, #12]
 800f02c:	440a      	add	r2, r1
 800f02e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f032:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f036:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800f038:	68bb      	ldr	r3, [r7, #8]
 800f03a:	015a      	lsls	r2, r3, #5
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	4413      	add	r3, r2
 800f040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	68ba      	ldr	r2, [r7, #8]
 800f048:	0151      	lsls	r1, r2, #5
 800f04a:	68fa      	ldr	r2, [r7, #12]
 800f04c:	440a      	add	r2, r1
 800f04e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f052:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f056:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f05e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f060:	683b      	ldr	r3, [r7, #0]
 800f062:	781b      	ldrb	r3, [r3, #0]
 800f064:	f003 030f 	and.w	r3, r3, #15
 800f068:	2101      	movs	r1, #1
 800f06a:	fa01 f303 	lsl.w	r3, r1, r3
 800f06e:	041b      	lsls	r3, r3, #16
 800f070:	43db      	mvns	r3, r3
 800f072:	68f9      	ldr	r1, [r7, #12]
 800f074:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f078:	4013      	ands	r3, r2
 800f07a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f082:	69da      	ldr	r2, [r3, #28]
 800f084:	683b      	ldr	r3, [r7, #0]
 800f086:	781b      	ldrb	r3, [r3, #0]
 800f088:	f003 030f 	and.w	r3, r3, #15
 800f08c:	2101      	movs	r1, #1
 800f08e:	fa01 f303 	lsl.w	r3, r1, r3
 800f092:	041b      	lsls	r3, r3, #16
 800f094:	43db      	mvns	r3, r3
 800f096:	68f9      	ldr	r1, [r7, #12]
 800f098:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f09c:	4013      	ands	r3, r2
 800f09e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800f0a0:	68bb      	ldr	r3, [r7, #8]
 800f0a2:	015a      	lsls	r2, r3, #5
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	4413      	add	r3, r2
 800f0a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f0ac:	681a      	ldr	r2, [r3, #0]
 800f0ae:	68bb      	ldr	r3, [r7, #8]
 800f0b0:	0159      	lsls	r1, r3, #5
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	440b      	add	r3, r1
 800f0b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f0ba:	4619      	mov	r1, r3
 800f0bc:	4b05      	ldr	r3, [pc, #20]	@ (800f0d4 <USB_DeactivateEndpoint+0x1b4>)
 800f0be:	4013      	ands	r3, r2
 800f0c0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800f0c2:	2300      	movs	r3, #0
}
 800f0c4:	4618      	mov	r0, r3
 800f0c6:	3714      	adds	r7, #20
 800f0c8:	46bd      	mov	sp, r7
 800f0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ce:	4770      	bx	lr
 800f0d0:	ec337800 	.word	0xec337800
 800f0d4:	eff37800 	.word	0xeff37800

0800f0d8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800f0d8:	b580      	push	{r7, lr}
 800f0da:	b08a      	sub	sp, #40	@ 0x28
 800f0dc:	af02      	add	r7, sp, #8
 800f0de:	60f8      	str	r0, [r7, #12]
 800f0e0:	60b9      	str	r1, [r7, #8]
 800f0e2:	4613      	mov	r3, r2
 800f0e4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800f0ea:	68bb      	ldr	r3, [r7, #8]
 800f0ec:	781b      	ldrb	r3, [r3, #0]
 800f0ee:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f0f0:	68bb      	ldr	r3, [r7, #8]
 800f0f2:	785b      	ldrb	r3, [r3, #1]
 800f0f4:	2b01      	cmp	r3, #1
 800f0f6:	f040 8181 	bne.w	800f3fc <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800f0fa:	68bb      	ldr	r3, [r7, #8]
 800f0fc:	691b      	ldr	r3, [r3, #16]
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d132      	bne.n	800f168 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f102:	69bb      	ldr	r3, [r7, #24]
 800f104:	015a      	lsls	r2, r3, #5
 800f106:	69fb      	ldr	r3, [r7, #28]
 800f108:	4413      	add	r3, r2
 800f10a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f10e:	691a      	ldr	r2, [r3, #16]
 800f110:	69bb      	ldr	r3, [r7, #24]
 800f112:	0159      	lsls	r1, r3, #5
 800f114:	69fb      	ldr	r3, [r7, #28]
 800f116:	440b      	add	r3, r1
 800f118:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f11c:	4619      	mov	r1, r3
 800f11e:	4ba5      	ldr	r3, [pc, #660]	@ (800f3b4 <USB_EPStartXfer+0x2dc>)
 800f120:	4013      	ands	r3, r2
 800f122:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f124:	69bb      	ldr	r3, [r7, #24]
 800f126:	015a      	lsls	r2, r3, #5
 800f128:	69fb      	ldr	r3, [r7, #28]
 800f12a:	4413      	add	r3, r2
 800f12c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f130:	691b      	ldr	r3, [r3, #16]
 800f132:	69ba      	ldr	r2, [r7, #24]
 800f134:	0151      	lsls	r1, r2, #5
 800f136:	69fa      	ldr	r2, [r7, #28]
 800f138:	440a      	add	r2, r1
 800f13a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f13e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f142:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f144:	69bb      	ldr	r3, [r7, #24]
 800f146:	015a      	lsls	r2, r3, #5
 800f148:	69fb      	ldr	r3, [r7, #28]
 800f14a:	4413      	add	r3, r2
 800f14c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f150:	691a      	ldr	r2, [r3, #16]
 800f152:	69bb      	ldr	r3, [r7, #24]
 800f154:	0159      	lsls	r1, r3, #5
 800f156:	69fb      	ldr	r3, [r7, #28]
 800f158:	440b      	add	r3, r1
 800f15a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f15e:	4619      	mov	r1, r3
 800f160:	4b95      	ldr	r3, [pc, #596]	@ (800f3b8 <USB_EPStartXfer+0x2e0>)
 800f162:	4013      	ands	r3, r2
 800f164:	610b      	str	r3, [r1, #16]
 800f166:	e092      	b.n	800f28e <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f168:	69bb      	ldr	r3, [r7, #24]
 800f16a:	015a      	lsls	r2, r3, #5
 800f16c:	69fb      	ldr	r3, [r7, #28]
 800f16e:	4413      	add	r3, r2
 800f170:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f174:	691a      	ldr	r2, [r3, #16]
 800f176:	69bb      	ldr	r3, [r7, #24]
 800f178:	0159      	lsls	r1, r3, #5
 800f17a:	69fb      	ldr	r3, [r7, #28]
 800f17c:	440b      	add	r3, r1
 800f17e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f182:	4619      	mov	r1, r3
 800f184:	4b8c      	ldr	r3, [pc, #560]	@ (800f3b8 <USB_EPStartXfer+0x2e0>)
 800f186:	4013      	ands	r3, r2
 800f188:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f18a:	69bb      	ldr	r3, [r7, #24]
 800f18c:	015a      	lsls	r2, r3, #5
 800f18e:	69fb      	ldr	r3, [r7, #28]
 800f190:	4413      	add	r3, r2
 800f192:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f196:	691a      	ldr	r2, [r3, #16]
 800f198:	69bb      	ldr	r3, [r7, #24]
 800f19a:	0159      	lsls	r1, r3, #5
 800f19c:	69fb      	ldr	r3, [r7, #28]
 800f19e:	440b      	add	r3, r1
 800f1a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f1a4:	4619      	mov	r1, r3
 800f1a6:	4b83      	ldr	r3, [pc, #524]	@ (800f3b4 <USB_EPStartXfer+0x2dc>)
 800f1a8:	4013      	ands	r3, r2
 800f1aa:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800f1ac:	69bb      	ldr	r3, [r7, #24]
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d11a      	bne.n	800f1e8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800f1b2:	68bb      	ldr	r3, [r7, #8]
 800f1b4:	691a      	ldr	r2, [r3, #16]
 800f1b6:	68bb      	ldr	r3, [r7, #8]
 800f1b8:	689b      	ldr	r3, [r3, #8]
 800f1ba:	429a      	cmp	r2, r3
 800f1bc:	d903      	bls.n	800f1c6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800f1be:	68bb      	ldr	r3, [r7, #8]
 800f1c0:	689a      	ldr	r2, [r3, #8]
 800f1c2:	68bb      	ldr	r3, [r7, #8]
 800f1c4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f1c6:	69bb      	ldr	r3, [r7, #24]
 800f1c8:	015a      	lsls	r2, r3, #5
 800f1ca:	69fb      	ldr	r3, [r7, #28]
 800f1cc:	4413      	add	r3, r2
 800f1ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f1d2:	691b      	ldr	r3, [r3, #16]
 800f1d4:	69ba      	ldr	r2, [r7, #24]
 800f1d6:	0151      	lsls	r1, r2, #5
 800f1d8:	69fa      	ldr	r2, [r7, #28]
 800f1da:	440a      	add	r2, r1
 800f1dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f1e0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f1e4:	6113      	str	r3, [r2, #16]
 800f1e6:	e01b      	b.n	800f220 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800f1e8:	69bb      	ldr	r3, [r7, #24]
 800f1ea:	015a      	lsls	r2, r3, #5
 800f1ec:	69fb      	ldr	r3, [r7, #28]
 800f1ee:	4413      	add	r3, r2
 800f1f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f1f4:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f1f6:	68bb      	ldr	r3, [r7, #8]
 800f1f8:	6919      	ldr	r1, [r3, #16]
 800f1fa:	68bb      	ldr	r3, [r7, #8]
 800f1fc:	689b      	ldr	r3, [r3, #8]
 800f1fe:	440b      	add	r3, r1
 800f200:	1e59      	subs	r1, r3, #1
 800f202:	68bb      	ldr	r3, [r7, #8]
 800f204:	689b      	ldr	r3, [r3, #8]
 800f206:	fbb1 f3f3 	udiv	r3, r1, r3
 800f20a:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800f20c:	4b6b      	ldr	r3, [pc, #428]	@ (800f3bc <USB_EPStartXfer+0x2e4>)
 800f20e:	400b      	ands	r3, r1
 800f210:	69b9      	ldr	r1, [r7, #24]
 800f212:	0148      	lsls	r0, r1, #5
 800f214:	69f9      	ldr	r1, [r7, #28]
 800f216:	4401      	add	r1, r0
 800f218:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800f21c:	4313      	orrs	r3, r2
 800f21e:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f220:	69bb      	ldr	r3, [r7, #24]
 800f222:	015a      	lsls	r2, r3, #5
 800f224:	69fb      	ldr	r3, [r7, #28]
 800f226:	4413      	add	r3, r2
 800f228:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f22c:	691a      	ldr	r2, [r3, #16]
 800f22e:	68bb      	ldr	r3, [r7, #8]
 800f230:	691b      	ldr	r3, [r3, #16]
 800f232:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f236:	69b9      	ldr	r1, [r7, #24]
 800f238:	0148      	lsls	r0, r1, #5
 800f23a:	69f9      	ldr	r1, [r7, #28]
 800f23c:	4401      	add	r1, r0
 800f23e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800f242:	4313      	orrs	r3, r2
 800f244:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800f246:	68bb      	ldr	r3, [r7, #8]
 800f248:	791b      	ldrb	r3, [r3, #4]
 800f24a:	2b01      	cmp	r3, #1
 800f24c:	d11f      	bne.n	800f28e <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f24e:	69bb      	ldr	r3, [r7, #24]
 800f250:	015a      	lsls	r2, r3, #5
 800f252:	69fb      	ldr	r3, [r7, #28]
 800f254:	4413      	add	r3, r2
 800f256:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f25a:	691b      	ldr	r3, [r3, #16]
 800f25c:	69ba      	ldr	r2, [r7, #24]
 800f25e:	0151      	lsls	r1, r2, #5
 800f260:	69fa      	ldr	r2, [r7, #28]
 800f262:	440a      	add	r2, r1
 800f264:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f268:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800f26c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800f26e:	69bb      	ldr	r3, [r7, #24]
 800f270:	015a      	lsls	r2, r3, #5
 800f272:	69fb      	ldr	r3, [r7, #28]
 800f274:	4413      	add	r3, r2
 800f276:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f27a:	691b      	ldr	r3, [r3, #16]
 800f27c:	69ba      	ldr	r2, [r7, #24]
 800f27e:	0151      	lsls	r1, r2, #5
 800f280:	69fa      	ldr	r2, [r7, #28]
 800f282:	440a      	add	r2, r1
 800f284:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f288:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f28c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800f28e:	79fb      	ldrb	r3, [r7, #7]
 800f290:	2b01      	cmp	r3, #1
 800f292:	d14b      	bne.n	800f32c <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800f294:	68bb      	ldr	r3, [r7, #8]
 800f296:	69db      	ldr	r3, [r3, #28]
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d009      	beq.n	800f2b0 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f29c:	69bb      	ldr	r3, [r7, #24]
 800f29e:	015a      	lsls	r2, r3, #5
 800f2a0:	69fb      	ldr	r3, [r7, #28]
 800f2a2:	4413      	add	r3, r2
 800f2a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f2a8:	461a      	mov	r2, r3
 800f2aa:	68bb      	ldr	r3, [r7, #8]
 800f2ac:	69db      	ldr	r3, [r3, #28]
 800f2ae:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800f2b0:	68bb      	ldr	r3, [r7, #8]
 800f2b2:	791b      	ldrb	r3, [r3, #4]
 800f2b4:	2b01      	cmp	r3, #1
 800f2b6:	d128      	bne.n	800f30a <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f2b8:	69fb      	ldr	r3, [r7, #28]
 800f2ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f2be:	689b      	ldr	r3, [r3, #8]
 800f2c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d110      	bne.n	800f2ea <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f2c8:	69bb      	ldr	r3, [r7, #24]
 800f2ca:	015a      	lsls	r2, r3, #5
 800f2cc:	69fb      	ldr	r3, [r7, #28]
 800f2ce:	4413      	add	r3, r2
 800f2d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	69ba      	ldr	r2, [r7, #24]
 800f2d8:	0151      	lsls	r1, r2, #5
 800f2da:	69fa      	ldr	r2, [r7, #28]
 800f2dc:	440a      	add	r2, r1
 800f2de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f2e2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f2e6:	6013      	str	r3, [r2, #0]
 800f2e8:	e00f      	b.n	800f30a <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f2ea:	69bb      	ldr	r3, [r7, #24]
 800f2ec:	015a      	lsls	r2, r3, #5
 800f2ee:	69fb      	ldr	r3, [r7, #28]
 800f2f0:	4413      	add	r3, r2
 800f2f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	69ba      	ldr	r2, [r7, #24]
 800f2fa:	0151      	lsls	r1, r2, #5
 800f2fc:	69fa      	ldr	r2, [r7, #28]
 800f2fe:	440a      	add	r2, r1
 800f300:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f304:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f308:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f30a:	69bb      	ldr	r3, [r7, #24]
 800f30c:	015a      	lsls	r2, r3, #5
 800f30e:	69fb      	ldr	r3, [r7, #28]
 800f310:	4413      	add	r3, r2
 800f312:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	69ba      	ldr	r2, [r7, #24]
 800f31a:	0151      	lsls	r1, r2, #5
 800f31c:	69fa      	ldr	r2, [r7, #28]
 800f31e:	440a      	add	r2, r1
 800f320:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f324:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800f328:	6013      	str	r3, [r2, #0]
 800f32a:	e16a      	b.n	800f602 <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f32c:	69bb      	ldr	r3, [r7, #24]
 800f32e:	015a      	lsls	r2, r3, #5
 800f330:	69fb      	ldr	r3, [r7, #28]
 800f332:	4413      	add	r3, r2
 800f334:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	69ba      	ldr	r2, [r7, #24]
 800f33c:	0151      	lsls	r1, r2, #5
 800f33e:	69fa      	ldr	r2, [r7, #28]
 800f340:	440a      	add	r2, r1
 800f342:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f346:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800f34a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f34c:	68bb      	ldr	r3, [r7, #8]
 800f34e:	791b      	ldrb	r3, [r3, #4]
 800f350:	2b01      	cmp	r3, #1
 800f352:	d015      	beq.n	800f380 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800f354:	68bb      	ldr	r3, [r7, #8]
 800f356:	691b      	ldr	r3, [r3, #16]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	f000 8152 	beq.w	800f602 <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f35e:	69fb      	ldr	r3, [r7, #28]
 800f360:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f364:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f366:	68bb      	ldr	r3, [r7, #8]
 800f368:	781b      	ldrb	r3, [r3, #0]
 800f36a:	f003 030f 	and.w	r3, r3, #15
 800f36e:	2101      	movs	r1, #1
 800f370:	fa01 f303 	lsl.w	r3, r1, r3
 800f374:	69f9      	ldr	r1, [r7, #28]
 800f376:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f37a:	4313      	orrs	r3, r2
 800f37c:	634b      	str	r3, [r1, #52]	@ 0x34
 800f37e:	e140      	b.n	800f602 <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f380:	69fb      	ldr	r3, [r7, #28]
 800f382:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f386:	689b      	ldr	r3, [r3, #8]
 800f388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d117      	bne.n	800f3c0 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f390:	69bb      	ldr	r3, [r7, #24]
 800f392:	015a      	lsls	r2, r3, #5
 800f394:	69fb      	ldr	r3, [r7, #28]
 800f396:	4413      	add	r3, r2
 800f398:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	69ba      	ldr	r2, [r7, #24]
 800f3a0:	0151      	lsls	r1, r2, #5
 800f3a2:	69fa      	ldr	r2, [r7, #28]
 800f3a4:	440a      	add	r2, r1
 800f3a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f3aa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f3ae:	6013      	str	r3, [r2, #0]
 800f3b0:	e016      	b.n	800f3e0 <USB_EPStartXfer+0x308>
 800f3b2:	bf00      	nop
 800f3b4:	e007ffff 	.word	0xe007ffff
 800f3b8:	fff80000 	.word	0xfff80000
 800f3bc:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f3c0:	69bb      	ldr	r3, [r7, #24]
 800f3c2:	015a      	lsls	r2, r3, #5
 800f3c4:	69fb      	ldr	r3, [r7, #28]
 800f3c6:	4413      	add	r3, r2
 800f3c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	69ba      	ldr	r2, [r7, #24]
 800f3d0:	0151      	lsls	r1, r2, #5
 800f3d2:	69fa      	ldr	r2, [r7, #28]
 800f3d4:	440a      	add	r2, r1
 800f3d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f3da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f3de:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800f3e0:	68bb      	ldr	r3, [r7, #8]
 800f3e2:	68d9      	ldr	r1, [r3, #12]
 800f3e4:	68bb      	ldr	r3, [r7, #8]
 800f3e6:	781a      	ldrb	r2, [r3, #0]
 800f3e8:	68bb      	ldr	r3, [r7, #8]
 800f3ea:	691b      	ldr	r3, [r3, #16]
 800f3ec:	b298      	uxth	r0, r3
 800f3ee:	79fb      	ldrb	r3, [r7, #7]
 800f3f0:	9300      	str	r3, [sp, #0]
 800f3f2:	4603      	mov	r3, r0
 800f3f4:	68f8      	ldr	r0, [r7, #12]
 800f3f6:	f000 f9b9 	bl	800f76c <USB_WritePacket>
 800f3fa:	e102      	b.n	800f602 <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f3fc:	69bb      	ldr	r3, [r7, #24]
 800f3fe:	015a      	lsls	r2, r3, #5
 800f400:	69fb      	ldr	r3, [r7, #28]
 800f402:	4413      	add	r3, r2
 800f404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f408:	691a      	ldr	r2, [r3, #16]
 800f40a:	69bb      	ldr	r3, [r7, #24]
 800f40c:	0159      	lsls	r1, r3, #5
 800f40e:	69fb      	ldr	r3, [r7, #28]
 800f410:	440b      	add	r3, r1
 800f412:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f416:	4619      	mov	r1, r3
 800f418:	4b7c      	ldr	r3, [pc, #496]	@ (800f60c <USB_EPStartXfer+0x534>)
 800f41a:	4013      	ands	r3, r2
 800f41c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f41e:	69bb      	ldr	r3, [r7, #24]
 800f420:	015a      	lsls	r2, r3, #5
 800f422:	69fb      	ldr	r3, [r7, #28]
 800f424:	4413      	add	r3, r2
 800f426:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f42a:	691a      	ldr	r2, [r3, #16]
 800f42c:	69bb      	ldr	r3, [r7, #24]
 800f42e:	0159      	lsls	r1, r3, #5
 800f430:	69fb      	ldr	r3, [r7, #28]
 800f432:	440b      	add	r3, r1
 800f434:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f438:	4619      	mov	r1, r3
 800f43a:	4b75      	ldr	r3, [pc, #468]	@ (800f610 <USB_EPStartXfer+0x538>)
 800f43c:	4013      	ands	r3, r2
 800f43e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800f440:	69bb      	ldr	r3, [r7, #24]
 800f442:	2b00      	cmp	r3, #0
 800f444:	d12f      	bne.n	800f4a6 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 800f446:	68bb      	ldr	r3, [r7, #8]
 800f448:	691b      	ldr	r3, [r3, #16]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d003      	beq.n	800f456 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800f44e:	68bb      	ldr	r3, [r7, #8]
 800f450:	689a      	ldr	r2, [r3, #8]
 800f452:	68bb      	ldr	r3, [r7, #8]
 800f454:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800f456:	68bb      	ldr	r3, [r7, #8]
 800f458:	689a      	ldr	r2, [r3, #8]
 800f45a:	68bb      	ldr	r3, [r7, #8]
 800f45c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800f45e:	69bb      	ldr	r3, [r7, #24]
 800f460:	015a      	lsls	r2, r3, #5
 800f462:	69fb      	ldr	r3, [r7, #28]
 800f464:	4413      	add	r3, r2
 800f466:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f46a:	691a      	ldr	r2, [r3, #16]
 800f46c:	68bb      	ldr	r3, [r7, #8]
 800f46e:	6a1b      	ldr	r3, [r3, #32]
 800f470:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f474:	69b9      	ldr	r1, [r7, #24]
 800f476:	0148      	lsls	r0, r1, #5
 800f478:	69f9      	ldr	r1, [r7, #28]
 800f47a:	4401      	add	r1, r0
 800f47c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f480:	4313      	orrs	r3, r2
 800f482:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f484:	69bb      	ldr	r3, [r7, #24]
 800f486:	015a      	lsls	r2, r3, #5
 800f488:	69fb      	ldr	r3, [r7, #28]
 800f48a:	4413      	add	r3, r2
 800f48c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f490:	691b      	ldr	r3, [r3, #16]
 800f492:	69ba      	ldr	r2, [r7, #24]
 800f494:	0151      	lsls	r1, r2, #5
 800f496:	69fa      	ldr	r2, [r7, #28]
 800f498:	440a      	add	r2, r1
 800f49a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f49e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f4a2:	6113      	str	r3, [r2, #16]
 800f4a4:	e05f      	b.n	800f566 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800f4a6:	68bb      	ldr	r3, [r7, #8]
 800f4a8:	691b      	ldr	r3, [r3, #16]
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d123      	bne.n	800f4f6 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f4ae:	69bb      	ldr	r3, [r7, #24]
 800f4b0:	015a      	lsls	r2, r3, #5
 800f4b2:	69fb      	ldr	r3, [r7, #28]
 800f4b4:	4413      	add	r3, r2
 800f4b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f4ba:	691a      	ldr	r2, [r3, #16]
 800f4bc:	68bb      	ldr	r3, [r7, #8]
 800f4be:	689b      	ldr	r3, [r3, #8]
 800f4c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f4c4:	69b9      	ldr	r1, [r7, #24]
 800f4c6:	0148      	lsls	r0, r1, #5
 800f4c8:	69f9      	ldr	r1, [r7, #28]
 800f4ca:	4401      	add	r1, r0
 800f4cc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f4d0:	4313      	orrs	r3, r2
 800f4d2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f4d4:	69bb      	ldr	r3, [r7, #24]
 800f4d6:	015a      	lsls	r2, r3, #5
 800f4d8:	69fb      	ldr	r3, [r7, #28]
 800f4da:	4413      	add	r3, r2
 800f4dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f4e0:	691b      	ldr	r3, [r3, #16]
 800f4e2:	69ba      	ldr	r2, [r7, #24]
 800f4e4:	0151      	lsls	r1, r2, #5
 800f4e6:	69fa      	ldr	r2, [r7, #28]
 800f4e8:	440a      	add	r2, r1
 800f4ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f4ee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f4f2:	6113      	str	r3, [r2, #16]
 800f4f4:	e037      	b.n	800f566 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f4f6:	68bb      	ldr	r3, [r7, #8]
 800f4f8:	691a      	ldr	r2, [r3, #16]
 800f4fa:	68bb      	ldr	r3, [r7, #8]
 800f4fc:	689b      	ldr	r3, [r3, #8]
 800f4fe:	4413      	add	r3, r2
 800f500:	1e5a      	subs	r2, r3, #1
 800f502:	68bb      	ldr	r3, [r7, #8]
 800f504:	689b      	ldr	r3, [r3, #8]
 800f506:	fbb2 f3f3 	udiv	r3, r2, r3
 800f50a:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800f50c:	68bb      	ldr	r3, [r7, #8]
 800f50e:	689b      	ldr	r3, [r3, #8]
 800f510:	8afa      	ldrh	r2, [r7, #22]
 800f512:	fb03 f202 	mul.w	r2, r3, r2
 800f516:	68bb      	ldr	r3, [r7, #8]
 800f518:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f51a:	69bb      	ldr	r3, [r7, #24]
 800f51c:	015a      	lsls	r2, r3, #5
 800f51e:	69fb      	ldr	r3, [r7, #28]
 800f520:	4413      	add	r3, r2
 800f522:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f526:	691a      	ldr	r2, [r3, #16]
 800f528:	8afb      	ldrh	r3, [r7, #22]
 800f52a:	04d9      	lsls	r1, r3, #19
 800f52c:	4b39      	ldr	r3, [pc, #228]	@ (800f614 <USB_EPStartXfer+0x53c>)
 800f52e:	400b      	ands	r3, r1
 800f530:	69b9      	ldr	r1, [r7, #24]
 800f532:	0148      	lsls	r0, r1, #5
 800f534:	69f9      	ldr	r1, [r7, #28]
 800f536:	4401      	add	r1, r0
 800f538:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f53c:	4313      	orrs	r3, r2
 800f53e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800f540:	69bb      	ldr	r3, [r7, #24]
 800f542:	015a      	lsls	r2, r3, #5
 800f544:	69fb      	ldr	r3, [r7, #28]
 800f546:	4413      	add	r3, r2
 800f548:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f54c:	691a      	ldr	r2, [r3, #16]
 800f54e:	68bb      	ldr	r3, [r7, #8]
 800f550:	6a1b      	ldr	r3, [r3, #32]
 800f552:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f556:	69b9      	ldr	r1, [r7, #24]
 800f558:	0148      	lsls	r0, r1, #5
 800f55a:	69f9      	ldr	r1, [r7, #28]
 800f55c:	4401      	add	r1, r0
 800f55e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f562:	4313      	orrs	r3, r2
 800f564:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800f566:	79fb      	ldrb	r3, [r7, #7]
 800f568:	2b01      	cmp	r3, #1
 800f56a:	d10d      	bne.n	800f588 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800f56c:	68bb      	ldr	r3, [r7, #8]
 800f56e:	68db      	ldr	r3, [r3, #12]
 800f570:	2b00      	cmp	r3, #0
 800f572:	d009      	beq.n	800f588 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f574:	68bb      	ldr	r3, [r7, #8]
 800f576:	68d9      	ldr	r1, [r3, #12]
 800f578:	69bb      	ldr	r3, [r7, #24]
 800f57a:	015a      	lsls	r2, r3, #5
 800f57c:	69fb      	ldr	r3, [r7, #28]
 800f57e:	4413      	add	r3, r2
 800f580:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f584:	460a      	mov	r2, r1
 800f586:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800f588:	68bb      	ldr	r3, [r7, #8]
 800f58a:	791b      	ldrb	r3, [r3, #4]
 800f58c:	2b01      	cmp	r3, #1
 800f58e:	d128      	bne.n	800f5e2 <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f590:	69fb      	ldr	r3, [r7, #28]
 800f592:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f596:	689b      	ldr	r3, [r3, #8]
 800f598:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d110      	bne.n	800f5c2 <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f5a0:	69bb      	ldr	r3, [r7, #24]
 800f5a2:	015a      	lsls	r2, r3, #5
 800f5a4:	69fb      	ldr	r3, [r7, #28]
 800f5a6:	4413      	add	r3, r2
 800f5a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	69ba      	ldr	r2, [r7, #24]
 800f5b0:	0151      	lsls	r1, r2, #5
 800f5b2:	69fa      	ldr	r2, [r7, #28]
 800f5b4:	440a      	add	r2, r1
 800f5b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f5ba:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f5be:	6013      	str	r3, [r2, #0]
 800f5c0:	e00f      	b.n	800f5e2 <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f5c2:	69bb      	ldr	r3, [r7, #24]
 800f5c4:	015a      	lsls	r2, r3, #5
 800f5c6:	69fb      	ldr	r3, [r7, #28]
 800f5c8:	4413      	add	r3, r2
 800f5ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f5ce:	681b      	ldr	r3, [r3, #0]
 800f5d0:	69ba      	ldr	r2, [r7, #24]
 800f5d2:	0151      	lsls	r1, r2, #5
 800f5d4:	69fa      	ldr	r2, [r7, #28]
 800f5d6:	440a      	add	r2, r1
 800f5d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f5dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f5e0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f5e2:	69bb      	ldr	r3, [r7, #24]
 800f5e4:	015a      	lsls	r2, r3, #5
 800f5e6:	69fb      	ldr	r3, [r7, #28]
 800f5e8:	4413      	add	r3, r2
 800f5ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f5ee:	681b      	ldr	r3, [r3, #0]
 800f5f0:	69ba      	ldr	r2, [r7, #24]
 800f5f2:	0151      	lsls	r1, r2, #5
 800f5f4:	69fa      	ldr	r2, [r7, #28]
 800f5f6:	440a      	add	r2, r1
 800f5f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f5fc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800f600:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f602:	2300      	movs	r3, #0
}
 800f604:	4618      	mov	r0, r3
 800f606:	3720      	adds	r7, #32
 800f608:	46bd      	mov	sp, r7
 800f60a:	bd80      	pop	{r7, pc}
 800f60c:	fff80000 	.word	0xfff80000
 800f610:	e007ffff 	.word	0xe007ffff
 800f614:	1ff80000 	.word	0x1ff80000

0800f618 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f618:	b480      	push	{r7}
 800f61a:	b087      	sub	sp, #28
 800f61c:	af00      	add	r7, sp, #0
 800f61e:	6078      	str	r0, [r7, #4]
 800f620:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f622:	2300      	movs	r3, #0
 800f624:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800f626:	2300      	movs	r3, #0
 800f628:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f62e:	683b      	ldr	r3, [r7, #0]
 800f630:	785b      	ldrb	r3, [r3, #1]
 800f632:	2b01      	cmp	r3, #1
 800f634:	d14a      	bne.n	800f6cc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f636:	683b      	ldr	r3, [r7, #0]
 800f638:	781b      	ldrb	r3, [r3, #0]
 800f63a:	015a      	lsls	r2, r3, #5
 800f63c:	693b      	ldr	r3, [r7, #16]
 800f63e:	4413      	add	r3, r2
 800f640:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f64a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f64e:	f040 8086 	bne.w	800f75e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800f652:	683b      	ldr	r3, [r7, #0]
 800f654:	781b      	ldrb	r3, [r3, #0]
 800f656:	015a      	lsls	r2, r3, #5
 800f658:	693b      	ldr	r3, [r7, #16]
 800f65a:	4413      	add	r3, r2
 800f65c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	683a      	ldr	r2, [r7, #0]
 800f664:	7812      	ldrb	r2, [r2, #0]
 800f666:	0151      	lsls	r1, r2, #5
 800f668:	693a      	ldr	r2, [r7, #16]
 800f66a:	440a      	add	r2, r1
 800f66c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f670:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f674:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800f676:	683b      	ldr	r3, [r7, #0]
 800f678:	781b      	ldrb	r3, [r3, #0]
 800f67a:	015a      	lsls	r2, r3, #5
 800f67c:	693b      	ldr	r3, [r7, #16]
 800f67e:	4413      	add	r3, r2
 800f680:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	683a      	ldr	r2, [r7, #0]
 800f688:	7812      	ldrb	r2, [r2, #0]
 800f68a:	0151      	lsls	r1, r2, #5
 800f68c:	693a      	ldr	r2, [r7, #16]
 800f68e:	440a      	add	r2, r1
 800f690:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f694:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f698:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	3301      	adds	r3, #1
 800f69e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800f6a6:	4293      	cmp	r3, r2
 800f6a8:	d902      	bls.n	800f6b0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800f6aa:	2301      	movs	r3, #1
 800f6ac:	75fb      	strb	r3, [r7, #23]
          break;
 800f6ae:	e056      	b.n	800f75e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800f6b0:	683b      	ldr	r3, [r7, #0]
 800f6b2:	781b      	ldrb	r3, [r3, #0]
 800f6b4:	015a      	lsls	r2, r3, #5
 800f6b6:	693b      	ldr	r3, [r7, #16]
 800f6b8:	4413      	add	r3, r2
 800f6ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f6c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f6c8:	d0e7      	beq.n	800f69a <USB_EPStopXfer+0x82>
 800f6ca:	e048      	b.n	800f75e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f6cc:	683b      	ldr	r3, [r7, #0]
 800f6ce:	781b      	ldrb	r3, [r3, #0]
 800f6d0:	015a      	lsls	r2, r3, #5
 800f6d2:	693b      	ldr	r3, [r7, #16]
 800f6d4:	4413      	add	r3, r2
 800f6d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f6e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f6e4:	d13b      	bne.n	800f75e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800f6e6:	683b      	ldr	r3, [r7, #0]
 800f6e8:	781b      	ldrb	r3, [r3, #0]
 800f6ea:	015a      	lsls	r2, r3, #5
 800f6ec:	693b      	ldr	r3, [r7, #16]
 800f6ee:	4413      	add	r3, r2
 800f6f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	683a      	ldr	r2, [r7, #0]
 800f6f8:	7812      	ldrb	r2, [r2, #0]
 800f6fa:	0151      	lsls	r1, r2, #5
 800f6fc:	693a      	ldr	r2, [r7, #16]
 800f6fe:	440a      	add	r2, r1
 800f700:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f704:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f708:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800f70a:	683b      	ldr	r3, [r7, #0]
 800f70c:	781b      	ldrb	r3, [r3, #0]
 800f70e:	015a      	lsls	r2, r3, #5
 800f710:	693b      	ldr	r3, [r7, #16]
 800f712:	4413      	add	r3, r2
 800f714:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	683a      	ldr	r2, [r7, #0]
 800f71c:	7812      	ldrb	r2, [r2, #0]
 800f71e:	0151      	lsls	r1, r2, #5
 800f720:	693a      	ldr	r2, [r7, #16]
 800f722:	440a      	add	r2, r1
 800f724:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f728:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f72c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	3301      	adds	r3, #1
 800f732:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	f242 7210 	movw	r2, #10000	@ 0x2710
 800f73a:	4293      	cmp	r3, r2
 800f73c:	d902      	bls.n	800f744 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800f73e:	2301      	movs	r3, #1
 800f740:	75fb      	strb	r3, [r7, #23]
          break;
 800f742:	e00c      	b.n	800f75e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800f744:	683b      	ldr	r3, [r7, #0]
 800f746:	781b      	ldrb	r3, [r3, #0]
 800f748:	015a      	lsls	r2, r3, #5
 800f74a:	693b      	ldr	r3, [r7, #16]
 800f74c:	4413      	add	r3, r2
 800f74e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f758:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f75c:	d0e7      	beq.n	800f72e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800f75e:	7dfb      	ldrb	r3, [r7, #23]
}
 800f760:	4618      	mov	r0, r3
 800f762:	371c      	adds	r7, #28
 800f764:	46bd      	mov	sp, r7
 800f766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76a:	4770      	bx	lr

0800f76c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800f76c:	b480      	push	{r7}
 800f76e:	b089      	sub	sp, #36	@ 0x24
 800f770:	af00      	add	r7, sp, #0
 800f772:	60f8      	str	r0, [r7, #12]
 800f774:	60b9      	str	r1, [r7, #8]
 800f776:	4611      	mov	r1, r2
 800f778:	461a      	mov	r2, r3
 800f77a:	460b      	mov	r3, r1
 800f77c:	71fb      	strb	r3, [r7, #7]
 800f77e:	4613      	mov	r3, r2
 800f780:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800f786:	68bb      	ldr	r3, [r7, #8]
 800f788:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800f78a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d123      	bne.n	800f7da <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800f792:	88bb      	ldrh	r3, [r7, #4]
 800f794:	3303      	adds	r3, #3
 800f796:	089b      	lsrs	r3, r3, #2
 800f798:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800f79a:	2300      	movs	r3, #0
 800f79c:	61bb      	str	r3, [r7, #24]
 800f79e:	e018      	b.n	800f7d2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f7a0:	79fb      	ldrb	r3, [r7, #7]
 800f7a2:	031a      	lsls	r2, r3, #12
 800f7a4:	697b      	ldr	r3, [r7, #20]
 800f7a6:	4413      	add	r3, r2
 800f7a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f7ac:	461a      	mov	r2, r3
 800f7ae:	69fb      	ldr	r3, [r7, #28]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800f7b4:	69fb      	ldr	r3, [r7, #28]
 800f7b6:	3301      	adds	r3, #1
 800f7b8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f7ba:	69fb      	ldr	r3, [r7, #28]
 800f7bc:	3301      	adds	r3, #1
 800f7be:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f7c0:	69fb      	ldr	r3, [r7, #28]
 800f7c2:	3301      	adds	r3, #1
 800f7c4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f7c6:	69fb      	ldr	r3, [r7, #28]
 800f7c8:	3301      	adds	r3, #1
 800f7ca:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800f7cc:	69bb      	ldr	r3, [r7, #24]
 800f7ce:	3301      	adds	r3, #1
 800f7d0:	61bb      	str	r3, [r7, #24]
 800f7d2:	69ba      	ldr	r2, [r7, #24]
 800f7d4:	693b      	ldr	r3, [r7, #16]
 800f7d6:	429a      	cmp	r2, r3
 800f7d8:	d3e2      	bcc.n	800f7a0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800f7da:	2300      	movs	r3, #0
}
 800f7dc:	4618      	mov	r0, r3
 800f7de:	3724      	adds	r7, #36	@ 0x24
 800f7e0:	46bd      	mov	sp, r7
 800f7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e6:	4770      	bx	lr

0800f7e8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800f7e8:	b480      	push	{r7}
 800f7ea:	b08b      	sub	sp, #44	@ 0x2c
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	60f8      	str	r0, [r7, #12]
 800f7f0:	60b9      	str	r1, [r7, #8]
 800f7f2:	4613      	mov	r3, r2
 800f7f4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800f7fa:	68bb      	ldr	r3, [r7, #8]
 800f7fc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800f7fe:	88fb      	ldrh	r3, [r7, #6]
 800f800:	089b      	lsrs	r3, r3, #2
 800f802:	b29b      	uxth	r3, r3
 800f804:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800f806:	88fb      	ldrh	r3, [r7, #6]
 800f808:	f003 0303 	and.w	r3, r3, #3
 800f80c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800f80e:	2300      	movs	r3, #0
 800f810:	623b      	str	r3, [r7, #32]
 800f812:	e014      	b.n	800f83e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800f814:	69bb      	ldr	r3, [r7, #24]
 800f816:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f81a:	681a      	ldr	r2, [r3, #0]
 800f81c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f81e:	601a      	str	r2, [r3, #0]
    pDest++;
 800f820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f822:	3301      	adds	r3, #1
 800f824:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f828:	3301      	adds	r3, #1
 800f82a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f82c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f82e:	3301      	adds	r3, #1
 800f830:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f834:	3301      	adds	r3, #1
 800f836:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800f838:	6a3b      	ldr	r3, [r7, #32]
 800f83a:	3301      	adds	r3, #1
 800f83c:	623b      	str	r3, [r7, #32]
 800f83e:	6a3a      	ldr	r2, [r7, #32]
 800f840:	697b      	ldr	r3, [r7, #20]
 800f842:	429a      	cmp	r2, r3
 800f844:	d3e6      	bcc.n	800f814 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800f846:	8bfb      	ldrh	r3, [r7, #30]
 800f848:	2b00      	cmp	r3, #0
 800f84a:	d01e      	beq.n	800f88a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800f84c:	2300      	movs	r3, #0
 800f84e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800f850:	69bb      	ldr	r3, [r7, #24]
 800f852:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f856:	461a      	mov	r2, r3
 800f858:	f107 0310 	add.w	r3, r7, #16
 800f85c:	6812      	ldr	r2, [r2, #0]
 800f85e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800f860:	693a      	ldr	r2, [r7, #16]
 800f862:	6a3b      	ldr	r3, [r7, #32]
 800f864:	b2db      	uxtb	r3, r3
 800f866:	00db      	lsls	r3, r3, #3
 800f868:	fa22 f303 	lsr.w	r3, r2, r3
 800f86c:	b2da      	uxtb	r2, r3
 800f86e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f870:	701a      	strb	r2, [r3, #0]
      i++;
 800f872:	6a3b      	ldr	r3, [r7, #32]
 800f874:	3301      	adds	r3, #1
 800f876:	623b      	str	r3, [r7, #32]
      pDest++;
 800f878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f87a:	3301      	adds	r3, #1
 800f87c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800f87e:	8bfb      	ldrh	r3, [r7, #30]
 800f880:	3b01      	subs	r3, #1
 800f882:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800f884:	8bfb      	ldrh	r3, [r7, #30]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d1ea      	bne.n	800f860 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800f88a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f88c:	4618      	mov	r0, r3
 800f88e:	372c      	adds	r7, #44	@ 0x2c
 800f890:	46bd      	mov	sp, r7
 800f892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f896:	4770      	bx	lr

0800f898 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800f898:	b480      	push	{r7}
 800f89a:	b085      	sub	sp, #20
 800f89c:	af00      	add	r7, sp, #0
 800f89e:	6078      	str	r0, [r7, #4]
 800f8a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f8a6:	683b      	ldr	r3, [r7, #0]
 800f8a8:	781b      	ldrb	r3, [r3, #0]
 800f8aa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f8ac:	683b      	ldr	r3, [r7, #0]
 800f8ae:	785b      	ldrb	r3, [r3, #1]
 800f8b0:	2b01      	cmp	r3, #1
 800f8b2:	d12c      	bne.n	800f90e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f8b4:	68bb      	ldr	r3, [r7, #8]
 800f8b6:	015a      	lsls	r2, r3, #5
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	4413      	add	r3, r2
 800f8bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	db12      	blt.n	800f8ec <USB_EPSetStall+0x54>
 800f8c6:	68bb      	ldr	r3, [r7, #8]
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d00f      	beq.n	800f8ec <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800f8cc:	68bb      	ldr	r3, [r7, #8]
 800f8ce:	015a      	lsls	r2, r3, #5
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	4413      	add	r3, r2
 800f8d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	68ba      	ldr	r2, [r7, #8]
 800f8dc:	0151      	lsls	r1, r2, #5
 800f8de:	68fa      	ldr	r2, [r7, #12]
 800f8e0:	440a      	add	r2, r1
 800f8e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f8e6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f8ea:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f8ec:	68bb      	ldr	r3, [r7, #8]
 800f8ee:	015a      	lsls	r2, r3, #5
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	4413      	add	r3, r2
 800f8f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	68ba      	ldr	r2, [r7, #8]
 800f8fc:	0151      	lsls	r1, r2, #5
 800f8fe:	68fa      	ldr	r2, [r7, #12]
 800f900:	440a      	add	r2, r1
 800f902:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f906:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f90a:	6013      	str	r3, [r2, #0]
 800f90c:	e02b      	b.n	800f966 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f90e:	68bb      	ldr	r3, [r7, #8]
 800f910:	015a      	lsls	r2, r3, #5
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	4413      	add	r3, r2
 800f916:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	db12      	blt.n	800f946 <USB_EPSetStall+0xae>
 800f920:	68bb      	ldr	r3, [r7, #8]
 800f922:	2b00      	cmp	r3, #0
 800f924:	d00f      	beq.n	800f946 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800f926:	68bb      	ldr	r3, [r7, #8]
 800f928:	015a      	lsls	r2, r3, #5
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	4413      	add	r3, r2
 800f92e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	68ba      	ldr	r2, [r7, #8]
 800f936:	0151      	lsls	r1, r2, #5
 800f938:	68fa      	ldr	r2, [r7, #12]
 800f93a:	440a      	add	r2, r1
 800f93c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f940:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f944:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800f946:	68bb      	ldr	r3, [r7, #8]
 800f948:	015a      	lsls	r2, r3, #5
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	4413      	add	r3, r2
 800f94e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f952:	681b      	ldr	r3, [r3, #0]
 800f954:	68ba      	ldr	r2, [r7, #8]
 800f956:	0151      	lsls	r1, r2, #5
 800f958:	68fa      	ldr	r2, [r7, #12]
 800f95a:	440a      	add	r2, r1
 800f95c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f960:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f964:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f966:	2300      	movs	r3, #0
}
 800f968:	4618      	mov	r0, r3
 800f96a:	3714      	adds	r7, #20
 800f96c:	46bd      	mov	sp, r7
 800f96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f972:	4770      	bx	lr

0800f974 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800f974:	b480      	push	{r7}
 800f976:	b085      	sub	sp, #20
 800f978:	af00      	add	r7, sp, #0
 800f97a:	6078      	str	r0, [r7, #4]
 800f97c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f982:	683b      	ldr	r3, [r7, #0]
 800f984:	781b      	ldrb	r3, [r3, #0]
 800f986:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f988:	683b      	ldr	r3, [r7, #0]
 800f98a:	785b      	ldrb	r3, [r3, #1]
 800f98c:	2b01      	cmp	r3, #1
 800f98e:	d128      	bne.n	800f9e2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800f990:	68bb      	ldr	r3, [r7, #8]
 800f992:	015a      	lsls	r2, r3, #5
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	4413      	add	r3, r2
 800f998:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	68ba      	ldr	r2, [r7, #8]
 800f9a0:	0151      	lsls	r1, r2, #5
 800f9a2:	68fa      	ldr	r2, [r7, #12]
 800f9a4:	440a      	add	r2, r1
 800f9a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f9aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f9ae:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f9b0:	683b      	ldr	r3, [r7, #0]
 800f9b2:	791b      	ldrb	r3, [r3, #4]
 800f9b4:	2b03      	cmp	r3, #3
 800f9b6:	d003      	beq.n	800f9c0 <USB_EPClearStall+0x4c>
 800f9b8:	683b      	ldr	r3, [r7, #0]
 800f9ba:	791b      	ldrb	r3, [r3, #4]
 800f9bc:	2b02      	cmp	r3, #2
 800f9be:	d138      	bne.n	800fa32 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f9c0:	68bb      	ldr	r3, [r7, #8]
 800f9c2:	015a      	lsls	r2, r3, #5
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	4413      	add	r3, r2
 800f9c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	68ba      	ldr	r2, [r7, #8]
 800f9d0:	0151      	lsls	r1, r2, #5
 800f9d2:	68fa      	ldr	r2, [r7, #12]
 800f9d4:	440a      	add	r2, r1
 800f9d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f9da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f9de:	6013      	str	r3, [r2, #0]
 800f9e0:	e027      	b.n	800fa32 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f9e2:	68bb      	ldr	r3, [r7, #8]
 800f9e4:	015a      	lsls	r2, r3, #5
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	4413      	add	r3, r2
 800f9ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	68ba      	ldr	r2, [r7, #8]
 800f9f2:	0151      	lsls	r1, r2, #5
 800f9f4:	68fa      	ldr	r2, [r7, #12]
 800f9f6:	440a      	add	r2, r1
 800f9f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f9fc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800fa00:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800fa02:	683b      	ldr	r3, [r7, #0]
 800fa04:	791b      	ldrb	r3, [r3, #4]
 800fa06:	2b03      	cmp	r3, #3
 800fa08:	d003      	beq.n	800fa12 <USB_EPClearStall+0x9e>
 800fa0a:	683b      	ldr	r3, [r7, #0]
 800fa0c:	791b      	ldrb	r3, [r3, #4]
 800fa0e:	2b02      	cmp	r3, #2
 800fa10:	d10f      	bne.n	800fa32 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800fa12:	68bb      	ldr	r3, [r7, #8]
 800fa14:	015a      	lsls	r2, r3, #5
 800fa16:	68fb      	ldr	r3, [r7, #12]
 800fa18:	4413      	add	r3, r2
 800fa1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	68ba      	ldr	r2, [r7, #8]
 800fa22:	0151      	lsls	r1, r2, #5
 800fa24:	68fa      	ldr	r2, [r7, #12]
 800fa26:	440a      	add	r2, r1
 800fa28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fa2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800fa30:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800fa32:	2300      	movs	r3, #0
}
 800fa34:	4618      	mov	r0, r3
 800fa36:	3714      	adds	r7, #20
 800fa38:	46bd      	mov	sp, r7
 800fa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa3e:	4770      	bx	lr

0800fa40 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800fa40:	b480      	push	{r7}
 800fa42:	b085      	sub	sp, #20
 800fa44:	af00      	add	r7, sp, #0
 800fa46:	6078      	str	r0, [r7, #4]
 800fa48:	460b      	mov	r3, r1
 800fa4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	68fa      	ldr	r2, [r7, #12]
 800fa5a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800fa5e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800fa62:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fa6a:	681a      	ldr	r2, [r3, #0]
 800fa6c:	78fb      	ldrb	r3, [r7, #3]
 800fa6e:	011b      	lsls	r3, r3, #4
 800fa70:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800fa74:	68f9      	ldr	r1, [r7, #12]
 800fa76:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800fa7a:	4313      	orrs	r3, r2
 800fa7c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800fa7e:	2300      	movs	r3, #0
}
 800fa80:	4618      	mov	r0, r3
 800fa82:	3714      	adds	r7, #20
 800fa84:	46bd      	mov	sp, r7
 800fa86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa8a:	4770      	bx	lr

0800fa8c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800fa8c:	b480      	push	{r7}
 800fa8e:	b085      	sub	sp, #20
 800fa90:	af00      	add	r7, sp, #0
 800fa92:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	68fa      	ldr	r2, [r7, #12]
 800faa2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800faa6:	f023 0303 	bic.w	r3, r3, #3
 800faaa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800faac:	68fb      	ldr	r3, [r7, #12]
 800faae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fab2:	685b      	ldr	r3, [r3, #4]
 800fab4:	68fa      	ldr	r2, [r7, #12]
 800fab6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800faba:	f023 0302 	bic.w	r3, r3, #2
 800fabe:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fac0:	2300      	movs	r3, #0
}
 800fac2:	4618      	mov	r0, r3
 800fac4:	3714      	adds	r7, #20
 800fac6:	46bd      	mov	sp, r7
 800fac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800facc:	4770      	bx	lr

0800face <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800face:	b480      	push	{r7}
 800fad0:	b085      	sub	sp, #20
 800fad2:	af00      	add	r7, sp, #0
 800fad4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	68fa      	ldr	r2, [r7, #12]
 800fae4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800fae8:	f023 0303 	bic.w	r3, r3, #3
 800faec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800faf4:	685b      	ldr	r3, [r3, #4]
 800faf6:	68fa      	ldr	r2, [r7, #12]
 800faf8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800fafc:	f043 0302 	orr.w	r3, r3, #2
 800fb00:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fb02:	2300      	movs	r3, #0
}
 800fb04:	4618      	mov	r0, r3
 800fb06:	3714      	adds	r7, #20
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb0e:	4770      	bx	lr

0800fb10 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800fb10:	b480      	push	{r7}
 800fb12:	b085      	sub	sp, #20
 800fb14:	af00      	add	r7, sp, #0
 800fb16:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	695b      	ldr	r3, [r3, #20]
 800fb1c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	699b      	ldr	r3, [r3, #24]
 800fb22:	68fa      	ldr	r2, [r7, #12]
 800fb24:	4013      	ands	r3, r2
 800fb26:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800fb28:	68fb      	ldr	r3, [r7, #12]
}
 800fb2a:	4618      	mov	r0, r3
 800fb2c:	3714      	adds	r7, #20
 800fb2e:	46bd      	mov	sp, r7
 800fb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb34:	4770      	bx	lr

0800fb36 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800fb36:	b480      	push	{r7}
 800fb38:	b085      	sub	sp, #20
 800fb3a:	af00      	add	r7, sp, #0
 800fb3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fb48:	699b      	ldr	r3, [r3, #24]
 800fb4a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fb52:	69db      	ldr	r3, [r3, #28]
 800fb54:	68ba      	ldr	r2, [r7, #8]
 800fb56:	4013      	ands	r3, r2
 800fb58:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800fb5a:	68bb      	ldr	r3, [r7, #8]
 800fb5c:	0c1b      	lsrs	r3, r3, #16
}
 800fb5e:	4618      	mov	r0, r3
 800fb60:	3714      	adds	r7, #20
 800fb62:	46bd      	mov	sp, r7
 800fb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb68:	4770      	bx	lr

0800fb6a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800fb6a:	b480      	push	{r7}
 800fb6c:	b085      	sub	sp, #20
 800fb6e:	af00      	add	r7, sp, #0
 800fb70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fb7c:	699b      	ldr	r3, [r3, #24]
 800fb7e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fb86:	69db      	ldr	r3, [r3, #28]
 800fb88:	68ba      	ldr	r2, [r7, #8]
 800fb8a:	4013      	ands	r3, r2
 800fb8c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800fb8e:	68bb      	ldr	r3, [r7, #8]
 800fb90:	b29b      	uxth	r3, r3
}
 800fb92:	4618      	mov	r0, r3
 800fb94:	3714      	adds	r7, #20
 800fb96:	46bd      	mov	sp, r7
 800fb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9c:	4770      	bx	lr

0800fb9e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800fb9e:	b480      	push	{r7}
 800fba0:	b085      	sub	sp, #20
 800fba2:	af00      	add	r7, sp, #0
 800fba4:	6078      	str	r0, [r7, #4]
 800fba6:	460b      	mov	r3, r1
 800fba8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800fbae:	78fb      	ldrb	r3, [r7, #3]
 800fbb0:	015a      	lsls	r2, r3, #5
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	4413      	add	r3, r2
 800fbb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fbba:	689b      	ldr	r3, [r3, #8]
 800fbbc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800fbbe:	68fb      	ldr	r3, [r7, #12]
 800fbc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fbc4:	695b      	ldr	r3, [r3, #20]
 800fbc6:	68ba      	ldr	r2, [r7, #8]
 800fbc8:	4013      	ands	r3, r2
 800fbca:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800fbcc:	68bb      	ldr	r3, [r7, #8]
}
 800fbce:	4618      	mov	r0, r3
 800fbd0:	3714      	adds	r7, #20
 800fbd2:	46bd      	mov	sp, r7
 800fbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd8:	4770      	bx	lr

0800fbda <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800fbda:	b480      	push	{r7}
 800fbdc:	b087      	sub	sp, #28
 800fbde:	af00      	add	r7, sp, #0
 800fbe0:	6078      	str	r0, [r7, #4]
 800fbe2:	460b      	mov	r3, r1
 800fbe4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800fbea:	697b      	ldr	r3, [r7, #20]
 800fbec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fbf0:	691b      	ldr	r3, [r3, #16]
 800fbf2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800fbf4:	697b      	ldr	r3, [r7, #20]
 800fbf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fbfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fbfc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800fbfe:	78fb      	ldrb	r3, [r7, #3]
 800fc00:	f003 030f 	and.w	r3, r3, #15
 800fc04:	68fa      	ldr	r2, [r7, #12]
 800fc06:	fa22 f303 	lsr.w	r3, r2, r3
 800fc0a:	01db      	lsls	r3, r3, #7
 800fc0c:	b2db      	uxtb	r3, r3
 800fc0e:	693a      	ldr	r2, [r7, #16]
 800fc10:	4313      	orrs	r3, r2
 800fc12:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800fc14:	78fb      	ldrb	r3, [r7, #3]
 800fc16:	015a      	lsls	r2, r3, #5
 800fc18:	697b      	ldr	r3, [r7, #20]
 800fc1a:	4413      	add	r3, r2
 800fc1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fc20:	689b      	ldr	r3, [r3, #8]
 800fc22:	693a      	ldr	r2, [r7, #16]
 800fc24:	4013      	ands	r3, r2
 800fc26:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800fc28:	68bb      	ldr	r3, [r7, #8]
}
 800fc2a:	4618      	mov	r0, r3
 800fc2c:	371c      	adds	r7, #28
 800fc2e:	46bd      	mov	sp, r7
 800fc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc34:	4770      	bx	lr

0800fc36 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800fc36:	b480      	push	{r7}
 800fc38:	b083      	sub	sp, #12
 800fc3a:	af00      	add	r7, sp, #0
 800fc3c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	695b      	ldr	r3, [r3, #20]
 800fc42:	f003 0301 	and.w	r3, r3, #1
}
 800fc46:	4618      	mov	r0, r3
 800fc48:	370c      	adds	r7, #12
 800fc4a:	46bd      	mov	sp, r7
 800fc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc50:	4770      	bx	lr
	...

0800fc54 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800fc54:	b480      	push	{r7}
 800fc56:	b085      	sub	sp, #20
 800fc58:	af00      	add	r7, sp, #0
 800fc5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fc66:	681a      	ldr	r2, [r3, #0]
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fc6e:	4619      	mov	r1, r3
 800fc70:	4b09      	ldr	r3, [pc, #36]	@ (800fc98 <USB_ActivateSetup+0x44>)
 800fc72:	4013      	ands	r3, r2
 800fc74:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fc7c:	685b      	ldr	r3, [r3, #4]
 800fc7e:	68fa      	ldr	r2, [r7, #12]
 800fc80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800fc84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fc88:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800fc8a:	2300      	movs	r3, #0
}
 800fc8c:	4618      	mov	r0, r3
 800fc8e:	3714      	adds	r7, #20
 800fc90:	46bd      	mov	sp, r7
 800fc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc96:	4770      	bx	lr
 800fc98:	fffff800 	.word	0xfffff800

0800fc9c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800fc9c:	b480      	push	{r7}
 800fc9e:	b087      	sub	sp, #28
 800fca0:	af00      	add	r7, sp, #0
 800fca2:	60f8      	str	r0, [r7, #12]
 800fca4:	460b      	mov	r3, r1
 800fca6:	607a      	str	r2, [r7, #4]
 800fca8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	333c      	adds	r3, #60	@ 0x3c
 800fcb2:	3304      	adds	r3, #4
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800fcb8:	693b      	ldr	r3, [r7, #16]
 800fcba:	4a26      	ldr	r2, [pc, #152]	@ (800fd54 <USB_EP0_OutStart+0xb8>)
 800fcbc:	4293      	cmp	r3, r2
 800fcbe:	d90a      	bls.n	800fcd6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fcc0:	697b      	ldr	r3, [r7, #20]
 800fcc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fccc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fcd0:	d101      	bne.n	800fcd6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	e037      	b.n	800fd46 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800fcd6:	697b      	ldr	r3, [r7, #20]
 800fcd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fcdc:	461a      	mov	r2, r3
 800fcde:	2300      	movs	r3, #0
 800fce0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800fce2:	697b      	ldr	r3, [r7, #20]
 800fce4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fce8:	691b      	ldr	r3, [r3, #16]
 800fcea:	697a      	ldr	r2, [r7, #20]
 800fcec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fcf0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800fcf4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800fcf6:	697b      	ldr	r3, [r7, #20]
 800fcf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fcfc:	691b      	ldr	r3, [r3, #16]
 800fcfe:	697a      	ldr	r2, [r7, #20]
 800fd00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fd04:	f043 0318 	orr.w	r3, r3, #24
 800fd08:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800fd0a:	697b      	ldr	r3, [r7, #20]
 800fd0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fd10:	691b      	ldr	r3, [r3, #16]
 800fd12:	697a      	ldr	r2, [r7, #20]
 800fd14:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fd18:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800fd1c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800fd1e:	7afb      	ldrb	r3, [r7, #11]
 800fd20:	2b01      	cmp	r3, #1
 800fd22:	d10f      	bne.n	800fd44 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800fd24:	697b      	ldr	r3, [r7, #20]
 800fd26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fd2a:	461a      	mov	r2, r3
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800fd30:	697b      	ldr	r3, [r7, #20]
 800fd32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	697a      	ldr	r2, [r7, #20]
 800fd3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fd3e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800fd42:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800fd44:	2300      	movs	r3, #0
}
 800fd46:	4618      	mov	r0, r3
 800fd48:	371c      	adds	r7, #28
 800fd4a:	46bd      	mov	sp, r7
 800fd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd50:	4770      	bx	lr
 800fd52:	bf00      	nop
 800fd54:	4f54300a 	.word	0x4f54300a

0800fd58 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800fd58:	b480      	push	{r7}
 800fd5a:	b085      	sub	sp, #20
 800fd5c:	af00      	add	r7, sp, #0
 800fd5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800fd60:	2300      	movs	r3, #0
 800fd62:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	3301      	adds	r3, #1
 800fd68:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800fd70:	d901      	bls.n	800fd76 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800fd72:	2303      	movs	r3, #3
 800fd74:	e01b      	b.n	800fdae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	691b      	ldr	r3, [r3, #16]
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	daf2      	bge.n	800fd64 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800fd7e:	2300      	movs	r3, #0
 800fd80:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	691b      	ldr	r3, [r3, #16]
 800fd86:	f043 0201 	orr.w	r2, r3, #1
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	3301      	adds	r3, #1
 800fd92:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800fd9a:	d901      	bls.n	800fda0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800fd9c:	2303      	movs	r3, #3
 800fd9e:	e006      	b.n	800fdae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	691b      	ldr	r3, [r3, #16]
 800fda4:	f003 0301 	and.w	r3, r3, #1
 800fda8:	2b01      	cmp	r3, #1
 800fdaa:	d0f0      	beq.n	800fd8e <USB_CoreReset+0x36>

  return HAL_OK;
 800fdac:	2300      	movs	r3, #0
}
 800fdae:	4618      	mov	r0, r3
 800fdb0:	3714      	adds	r7, #20
 800fdb2:	46bd      	mov	sp, r7
 800fdb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb8:	4770      	bx	lr
	...

0800fdbc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fdbc:	b580      	push	{r7, lr}
 800fdbe:	b084      	sub	sp, #16
 800fdc0:	af00      	add	r7, sp, #0
 800fdc2:	6078      	str	r0, [r7, #4]
 800fdc4:	460b      	mov	r3, r1
 800fdc6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800fdc8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800fdcc:	f002 fcdc 	bl	8012788 <USBD_static_malloc>
 800fdd0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d109      	bne.n	800fdec <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	32b0      	adds	r2, #176	@ 0xb0
 800fde2:	2100      	movs	r1, #0
 800fde4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800fde8:	2302      	movs	r3, #2
 800fdea:	e0d4      	b.n	800ff96 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800fdec:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800fdf0:	2100      	movs	r1, #0
 800fdf2:	68f8      	ldr	r0, [r7, #12]
 800fdf4:	f004 f829 	bl	8013e4a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	32b0      	adds	r2, #176	@ 0xb0
 800fe02:	68f9      	ldr	r1, [r7, #12]
 800fe04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	32b0      	adds	r2, #176	@ 0xb0
 800fe12:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	7c1b      	ldrb	r3, [r3, #16]
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d138      	bne.n	800fe96 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800fe24:	4b5e      	ldr	r3, [pc, #376]	@ (800ffa0 <USBD_CDC_Init+0x1e4>)
 800fe26:	7819      	ldrb	r1, [r3, #0]
 800fe28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fe2c:	2202      	movs	r2, #2
 800fe2e:	6878      	ldr	r0, [r7, #4]
 800fe30:	f002 fb87 	bl	8012542 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800fe34:	4b5a      	ldr	r3, [pc, #360]	@ (800ffa0 <USBD_CDC_Init+0x1e4>)
 800fe36:	781b      	ldrb	r3, [r3, #0]
 800fe38:	f003 020f 	and.w	r2, r3, #15
 800fe3c:	6879      	ldr	r1, [r7, #4]
 800fe3e:	4613      	mov	r3, r2
 800fe40:	009b      	lsls	r3, r3, #2
 800fe42:	4413      	add	r3, r2
 800fe44:	009b      	lsls	r3, r3, #2
 800fe46:	440b      	add	r3, r1
 800fe48:	3324      	adds	r3, #36	@ 0x24
 800fe4a:	2201      	movs	r2, #1
 800fe4c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800fe4e:	4b55      	ldr	r3, [pc, #340]	@ (800ffa4 <USBD_CDC_Init+0x1e8>)
 800fe50:	7819      	ldrb	r1, [r3, #0]
 800fe52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fe56:	2202      	movs	r2, #2
 800fe58:	6878      	ldr	r0, [r7, #4]
 800fe5a:	f002 fb72 	bl	8012542 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800fe5e:	4b51      	ldr	r3, [pc, #324]	@ (800ffa4 <USBD_CDC_Init+0x1e8>)
 800fe60:	781b      	ldrb	r3, [r3, #0]
 800fe62:	f003 020f 	and.w	r2, r3, #15
 800fe66:	6879      	ldr	r1, [r7, #4]
 800fe68:	4613      	mov	r3, r2
 800fe6a:	009b      	lsls	r3, r3, #2
 800fe6c:	4413      	add	r3, r2
 800fe6e:	009b      	lsls	r3, r3, #2
 800fe70:	440b      	add	r3, r1
 800fe72:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fe76:	2201      	movs	r2, #1
 800fe78:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800fe7a:	4b4b      	ldr	r3, [pc, #300]	@ (800ffa8 <USBD_CDC_Init+0x1ec>)
 800fe7c:	781b      	ldrb	r3, [r3, #0]
 800fe7e:	f003 020f 	and.w	r2, r3, #15
 800fe82:	6879      	ldr	r1, [r7, #4]
 800fe84:	4613      	mov	r3, r2
 800fe86:	009b      	lsls	r3, r3, #2
 800fe88:	4413      	add	r3, r2
 800fe8a:	009b      	lsls	r3, r3, #2
 800fe8c:	440b      	add	r3, r1
 800fe8e:	3326      	adds	r3, #38	@ 0x26
 800fe90:	2210      	movs	r2, #16
 800fe92:	801a      	strh	r2, [r3, #0]
 800fe94:	e035      	b.n	800ff02 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800fe96:	4b42      	ldr	r3, [pc, #264]	@ (800ffa0 <USBD_CDC_Init+0x1e4>)
 800fe98:	7819      	ldrb	r1, [r3, #0]
 800fe9a:	2340      	movs	r3, #64	@ 0x40
 800fe9c:	2202      	movs	r2, #2
 800fe9e:	6878      	ldr	r0, [r7, #4]
 800fea0:	f002 fb4f 	bl	8012542 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800fea4:	4b3e      	ldr	r3, [pc, #248]	@ (800ffa0 <USBD_CDC_Init+0x1e4>)
 800fea6:	781b      	ldrb	r3, [r3, #0]
 800fea8:	f003 020f 	and.w	r2, r3, #15
 800feac:	6879      	ldr	r1, [r7, #4]
 800feae:	4613      	mov	r3, r2
 800feb0:	009b      	lsls	r3, r3, #2
 800feb2:	4413      	add	r3, r2
 800feb4:	009b      	lsls	r3, r3, #2
 800feb6:	440b      	add	r3, r1
 800feb8:	3324      	adds	r3, #36	@ 0x24
 800feba:	2201      	movs	r2, #1
 800febc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800febe:	4b39      	ldr	r3, [pc, #228]	@ (800ffa4 <USBD_CDC_Init+0x1e8>)
 800fec0:	7819      	ldrb	r1, [r3, #0]
 800fec2:	2340      	movs	r3, #64	@ 0x40
 800fec4:	2202      	movs	r2, #2
 800fec6:	6878      	ldr	r0, [r7, #4]
 800fec8:	f002 fb3b 	bl	8012542 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800fecc:	4b35      	ldr	r3, [pc, #212]	@ (800ffa4 <USBD_CDC_Init+0x1e8>)
 800fece:	781b      	ldrb	r3, [r3, #0]
 800fed0:	f003 020f 	and.w	r2, r3, #15
 800fed4:	6879      	ldr	r1, [r7, #4]
 800fed6:	4613      	mov	r3, r2
 800fed8:	009b      	lsls	r3, r3, #2
 800feda:	4413      	add	r3, r2
 800fedc:	009b      	lsls	r3, r3, #2
 800fede:	440b      	add	r3, r1
 800fee0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fee4:	2201      	movs	r2, #1
 800fee6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800fee8:	4b2f      	ldr	r3, [pc, #188]	@ (800ffa8 <USBD_CDC_Init+0x1ec>)
 800feea:	781b      	ldrb	r3, [r3, #0]
 800feec:	f003 020f 	and.w	r2, r3, #15
 800fef0:	6879      	ldr	r1, [r7, #4]
 800fef2:	4613      	mov	r3, r2
 800fef4:	009b      	lsls	r3, r3, #2
 800fef6:	4413      	add	r3, r2
 800fef8:	009b      	lsls	r3, r3, #2
 800fefa:	440b      	add	r3, r1
 800fefc:	3326      	adds	r3, #38	@ 0x26
 800fefe:	2210      	movs	r2, #16
 800ff00:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ff02:	4b29      	ldr	r3, [pc, #164]	@ (800ffa8 <USBD_CDC_Init+0x1ec>)
 800ff04:	7819      	ldrb	r1, [r3, #0]
 800ff06:	2308      	movs	r3, #8
 800ff08:	2203      	movs	r2, #3
 800ff0a:	6878      	ldr	r0, [r7, #4]
 800ff0c:	f002 fb19 	bl	8012542 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800ff10:	4b25      	ldr	r3, [pc, #148]	@ (800ffa8 <USBD_CDC_Init+0x1ec>)
 800ff12:	781b      	ldrb	r3, [r3, #0]
 800ff14:	f003 020f 	and.w	r2, r3, #15
 800ff18:	6879      	ldr	r1, [r7, #4]
 800ff1a:	4613      	mov	r3, r2
 800ff1c:	009b      	lsls	r3, r3, #2
 800ff1e:	4413      	add	r3, r2
 800ff20:	009b      	lsls	r3, r3, #2
 800ff22:	440b      	add	r3, r1
 800ff24:	3324      	adds	r3, #36	@ 0x24
 800ff26:	2201      	movs	r2, #1
 800ff28:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	2200      	movs	r2, #0
 800ff2e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ff38:	687a      	ldr	r2, [r7, #4]
 800ff3a:	33b0      	adds	r3, #176	@ 0xb0
 800ff3c:	009b      	lsls	r3, r3, #2
 800ff3e:	4413      	add	r3, r2
 800ff40:	685b      	ldr	r3, [r3, #4]
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	2200      	movs	r2, #0
 800ff4a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	2200      	movs	r2, #0
 800ff52:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800ff56:	68fb      	ldr	r3, [r7, #12]
 800ff58:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d101      	bne.n	800ff64 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800ff60:	2302      	movs	r3, #2
 800ff62:	e018      	b.n	800ff96 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	7c1b      	ldrb	r3, [r3, #16]
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d10a      	bne.n	800ff82 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ff6c:	4b0d      	ldr	r3, [pc, #52]	@ (800ffa4 <USBD_CDC_Init+0x1e8>)
 800ff6e:	7819      	ldrb	r1, [r3, #0]
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ff76:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ff7a:	6878      	ldr	r0, [r7, #4]
 800ff7c:	f002 fbd0 	bl	8012720 <USBD_LL_PrepareReceive>
 800ff80:	e008      	b.n	800ff94 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ff82:	4b08      	ldr	r3, [pc, #32]	@ (800ffa4 <USBD_CDC_Init+0x1e8>)
 800ff84:	7819      	ldrb	r1, [r3, #0]
 800ff86:	68fb      	ldr	r3, [r7, #12]
 800ff88:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ff8c:	2340      	movs	r3, #64	@ 0x40
 800ff8e:	6878      	ldr	r0, [r7, #4]
 800ff90:	f002 fbc6 	bl	8012720 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ff94:	2300      	movs	r3, #0
}
 800ff96:	4618      	mov	r0, r3
 800ff98:	3710      	adds	r7, #16
 800ff9a:	46bd      	mov	sp, r7
 800ff9c:	bd80      	pop	{r7, pc}
 800ff9e:	bf00      	nop
 800ffa0:	24000097 	.word	0x24000097
 800ffa4:	24000098 	.word	0x24000098
 800ffa8:	24000099 	.word	0x24000099

0800ffac <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ffac:	b580      	push	{r7, lr}
 800ffae:	b082      	sub	sp, #8
 800ffb0:	af00      	add	r7, sp, #0
 800ffb2:	6078      	str	r0, [r7, #4]
 800ffb4:	460b      	mov	r3, r1
 800ffb6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800ffb8:	4b3a      	ldr	r3, [pc, #232]	@ (80100a4 <USBD_CDC_DeInit+0xf8>)
 800ffba:	781b      	ldrb	r3, [r3, #0]
 800ffbc:	4619      	mov	r1, r3
 800ffbe:	6878      	ldr	r0, [r7, #4]
 800ffc0:	f002 fae5 	bl	801258e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800ffc4:	4b37      	ldr	r3, [pc, #220]	@ (80100a4 <USBD_CDC_DeInit+0xf8>)
 800ffc6:	781b      	ldrb	r3, [r3, #0]
 800ffc8:	f003 020f 	and.w	r2, r3, #15
 800ffcc:	6879      	ldr	r1, [r7, #4]
 800ffce:	4613      	mov	r3, r2
 800ffd0:	009b      	lsls	r3, r3, #2
 800ffd2:	4413      	add	r3, r2
 800ffd4:	009b      	lsls	r3, r3, #2
 800ffd6:	440b      	add	r3, r1
 800ffd8:	3324      	adds	r3, #36	@ 0x24
 800ffda:	2200      	movs	r2, #0
 800ffdc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800ffde:	4b32      	ldr	r3, [pc, #200]	@ (80100a8 <USBD_CDC_DeInit+0xfc>)
 800ffe0:	781b      	ldrb	r3, [r3, #0]
 800ffe2:	4619      	mov	r1, r3
 800ffe4:	6878      	ldr	r0, [r7, #4]
 800ffe6:	f002 fad2 	bl	801258e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800ffea:	4b2f      	ldr	r3, [pc, #188]	@ (80100a8 <USBD_CDC_DeInit+0xfc>)
 800ffec:	781b      	ldrb	r3, [r3, #0]
 800ffee:	f003 020f 	and.w	r2, r3, #15
 800fff2:	6879      	ldr	r1, [r7, #4]
 800fff4:	4613      	mov	r3, r2
 800fff6:	009b      	lsls	r3, r3, #2
 800fff8:	4413      	add	r3, r2
 800fffa:	009b      	lsls	r3, r3, #2
 800fffc:	440b      	add	r3, r1
 800fffe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010002:	2200      	movs	r2, #0
 8010004:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8010006:	4b29      	ldr	r3, [pc, #164]	@ (80100ac <USBD_CDC_DeInit+0x100>)
 8010008:	781b      	ldrb	r3, [r3, #0]
 801000a:	4619      	mov	r1, r3
 801000c:	6878      	ldr	r0, [r7, #4]
 801000e:	f002 fabe 	bl	801258e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8010012:	4b26      	ldr	r3, [pc, #152]	@ (80100ac <USBD_CDC_DeInit+0x100>)
 8010014:	781b      	ldrb	r3, [r3, #0]
 8010016:	f003 020f 	and.w	r2, r3, #15
 801001a:	6879      	ldr	r1, [r7, #4]
 801001c:	4613      	mov	r3, r2
 801001e:	009b      	lsls	r3, r3, #2
 8010020:	4413      	add	r3, r2
 8010022:	009b      	lsls	r3, r3, #2
 8010024:	440b      	add	r3, r1
 8010026:	3324      	adds	r3, #36	@ 0x24
 8010028:	2200      	movs	r2, #0
 801002a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 801002c:	4b1f      	ldr	r3, [pc, #124]	@ (80100ac <USBD_CDC_DeInit+0x100>)
 801002e:	781b      	ldrb	r3, [r3, #0]
 8010030:	f003 020f 	and.w	r2, r3, #15
 8010034:	6879      	ldr	r1, [r7, #4]
 8010036:	4613      	mov	r3, r2
 8010038:	009b      	lsls	r3, r3, #2
 801003a:	4413      	add	r3, r2
 801003c:	009b      	lsls	r3, r3, #2
 801003e:	440b      	add	r3, r1
 8010040:	3326      	adds	r3, #38	@ 0x26
 8010042:	2200      	movs	r2, #0
 8010044:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	32b0      	adds	r2, #176	@ 0xb0
 8010050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010054:	2b00      	cmp	r3, #0
 8010056:	d01f      	beq.n	8010098 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801005e:	687a      	ldr	r2, [r7, #4]
 8010060:	33b0      	adds	r3, #176	@ 0xb0
 8010062:	009b      	lsls	r3, r3, #2
 8010064:	4413      	add	r3, r2
 8010066:	685b      	ldr	r3, [r3, #4]
 8010068:	685b      	ldr	r3, [r3, #4]
 801006a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	32b0      	adds	r2, #176	@ 0xb0
 8010076:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801007a:	4618      	mov	r0, r3
 801007c:	f002 fb92 	bl	80127a4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	32b0      	adds	r2, #176	@ 0xb0
 801008a:	2100      	movs	r1, #0
 801008c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	2200      	movs	r2, #0
 8010094:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8010098:	2300      	movs	r3, #0
}
 801009a:	4618      	mov	r0, r3
 801009c:	3708      	adds	r7, #8
 801009e:	46bd      	mov	sp, r7
 80100a0:	bd80      	pop	{r7, pc}
 80100a2:	bf00      	nop
 80100a4:	24000097 	.word	0x24000097
 80100a8:	24000098 	.word	0x24000098
 80100ac:	24000099 	.word	0x24000099

080100b0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80100b0:	b580      	push	{r7, lr}
 80100b2:	b086      	sub	sp, #24
 80100b4:	af00      	add	r7, sp, #0
 80100b6:	6078      	str	r0, [r7, #4]
 80100b8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	32b0      	adds	r2, #176	@ 0xb0
 80100c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80100c8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80100ca:	2300      	movs	r3, #0
 80100cc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80100ce:	2300      	movs	r3, #0
 80100d0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80100d2:	2300      	movs	r3, #0
 80100d4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80100d6:	693b      	ldr	r3, [r7, #16]
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d101      	bne.n	80100e0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80100dc:	2303      	movs	r3, #3
 80100de:	e0bf      	b.n	8010260 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80100e0:	683b      	ldr	r3, [r7, #0]
 80100e2:	781b      	ldrb	r3, [r3, #0]
 80100e4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d050      	beq.n	801018e <USBD_CDC_Setup+0xde>
 80100ec:	2b20      	cmp	r3, #32
 80100ee:	f040 80af 	bne.w	8010250 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80100f2:	683b      	ldr	r3, [r7, #0]
 80100f4:	88db      	ldrh	r3, [r3, #6]
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d03a      	beq.n	8010170 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80100fa:	683b      	ldr	r3, [r7, #0]
 80100fc:	781b      	ldrb	r3, [r3, #0]
 80100fe:	b25b      	sxtb	r3, r3
 8010100:	2b00      	cmp	r3, #0
 8010102:	da1b      	bge.n	801013c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801010a:	687a      	ldr	r2, [r7, #4]
 801010c:	33b0      	adds	r3, #176	@ 0xb0
 801010e:	009b      	lsls	r3, r3, #2
 8010110:	4413      	add	r3, r2
 8010112:	685b      	ldr	r3, [r3, #4]
 8010114:	689b      	ldr	r3, [r3, #8]
 8010116:	683a      	ldr	r2, [r7, #0]
 8010118:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 801011a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801011c:	683a      	ldr	r2, [r7, #0]
 801011e:	88d2      	ldrh	r2, [r2, #6]
 8010120:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8010122:	683b      	ldr	r3, [r7, #0]
 8010124:	88db      	ldrh	r3, [r3, #6]
 8010126:	2b07      	cmp	r3, #7
 8010128:	bf28      	it	cs
 801012a:	2307      	movcs	r3, #7
 801012c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801012e:	693b      	ldr	r3, [r7, #16]
 8010130:	89fa      	ldrh	r2, [r7, #14]
 8010132:	4619      	mov	r1, r3
 8010134:	6878      	ldr	r0, [r7, #4]
 8010136:	f001 fdbd 	bl	8011cb4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 801013a:	e090      	b.n	801025e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 801013c:	683b      	ldr	r3, [r7, #0]
 801013e:	785a      	ldrb	r2, [r3, #1]
 8010140:	693b      	ldr	r3, [r7, #16]
 8010142:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8010146:	683b      	ldr	r3, [r7, #0]
 8010148:	88db      	ldrh	r3, [r3, #6]
 801014a:	2b3f      	cmp	r3, #63	@ 0x3f
 801014c:	d803      	bhi.n	8010156 <USBD_CDC_Setup+0xa6>
 801014e:	683b      	ldr	r3, [r7, #0]
 8010150:	88db      	ldrh	r3, [r3, #6]
 8010152:	b2da      	uxtb	r2, r3
 8010154:	e000      	b.n	8010158 <USBD_CDC_Setup+0xa8>
 8010156:	2240      	movs	r2, #64	@ 0x40
 8010158:	693b      	ldr	r3, [r7, #16]
 801015a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801015e:	6939      	ldr	r1, [r7, #16]
 8010160:	693b      	ldr	r3, [r7, #16]
 8010162:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8010166:	461a      	mov	r2, r3
 8010168:	6878      	ldr	r0, [r7, #4]
 801016a:	f001 fdcf 	bl	8011d0c <USBD_CtlPrepareRx>
      break;
 801016e:	e076      	b.n	801025e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010176:	687a      	ldr	r2, [r7, #4]
 8010178:	33b0      	adds	r3, #176	@ 0xb0
 801017a:	009b      	lsls	r3, r3, #2
 801017c:	4413      	add	r3, r2
 801017e:	685b      	ldr	r3, [r3, #4]
 8010180:	689b      	ldr	r3, [r3, #8]
 8010182:	683a      	ldr	r2, [r7, #0]
 8010184:	7850      	ldrb	r0, [r2, #1]
 8010186:	2200      	movs	r2, #0
 8010188:	6839      	ldr	r1, [r7, #0]
 801018a:	4798      	blx	r3
      break;
 801018c:	e067      	b.n	801025e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801018e:	683b      	ldr	r3, [r7, #0]
 8010190:	785b      	ldrb	r3, [r3, #1]
 8010192:	2b0b      	cmp	r3, #11
 8010194:	d851      	bhi.n	801023a <USBD_CDC_Setup+0x18a>
 8010196:	a201      	add	r2, pc, #4	@ (adr r2, 801019c <USBD_CDC_Setup+0xec>)
 8010198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801019c:	080101cd 	.word	0x080101cd
 80101a0:	08010249 	.word	0x08010249
 80101a4:	0801023b 	.word	0x0801023b
 80101a8:	0801023b 	.word	0x0801023b
 80101ac:	0801023b 	.word	0x0801023b
 80101b0:	0801023b 	.word	0x0801023b
 80101b4:	0801023b 	.word	0x0801023b
 80101b8:	0801023b 	.word	0x0801023b
 80101bc:	0801023b 	.word	0x0801023b
 80101c0:	0801023b 	.word	0x0801023b
 80101c4:	080101f7 	.word	0x080101f7
 80101c8:	08010221 	.word	0x08010221
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80101d2:	b2db      	uxtb	r3, r3
 80101d4:	2b03      	cmp	r3, #3
 80101d6:	d107      	bne.n	80101e8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80101d8:	f107 030a 	add.w	r3, r7, #10
 80101dc:	2202      	movs	r2, #2
 80101de:	4619      	mov	r1, r3
 80101e0:	6878      	ldr	r0, [r7, #4]
 80101e2:	f001 fd67 	bl	8011cb4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80101e6:	e032      	b.n	801024e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80101e8:	6839      	ldr	r1, [r7, #0]
 80101ea:	6878      	ldr	r0, [r7, #4]
 80101ec:	f001 fce5 	bl	8011bba <USBD_CtlError>
            ret = USBD_FAIL;
 80101f0:	2303      	movs	r3, #3
 80101f2:	75fb      	strb	r3, [r7, #23]
          break;
 80101f4:	e02b      	b.n	801024e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80101fc:	b2db      	uxtb	r3, r3
 80101fe:	2b03      	cmp	r3, #3
 8010200:	d107      	bne.n	8010212 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8010202:	f107 030d 	add.w	r3, r7, #13
 8010206:	2201      	movs	r2, #1
 8010208:	4619      	mov	r1, r3
 801020a:	6878      	ldr	r0, [r7, #4]
 801020c:	f001 fd52 	bl	8011cb4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010210:	e01d      	b.n	801024e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8010212:	6839      	ldr	r1, [r7, #0]
 8010214:	6878      	ldr	r0, [r7, #4]
 8010216:	f001 fcd0 	bl	8011bba <USBD_CtlError>
            ret = USBD_FAIL;
 801021a:	2303      	movs	r3, #3
 801021c:	75fb      	strb	r3, [r7, #23]
          break;
 801021e:	e016      	b.n	801024e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010226:	b2db      	uxtb	r3, r3
 8010228:	2b03      	cmp	r3, #3
 801022a:	d00f      	beq.n	801024c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 801022c:	6839      	ldr	r1, [r7, #0]
 801022e:	6878      	ldr	r0, [r7, #4]
 8010230:	f001 fcc3 	bl	8011bba <USBD_CtlError>
            ret = USBD_FAIL;
 8010234:	2303      	movs	r3, #3
 8010236:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8010238:	e008      	b.n	801024c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801023a:	6839      	ldr	r1, [r7, #0]
 801023c:	6878      	ldr	r0, [r7, #4]
 801023e:	f001 fcbc 	bl	8011bba <USBD_CtlError>
          ret = USBD_FAIL;
 8010242:	2303      	movs	r3, #3
 8010244:	75fb      	strb	r3, [r7, #23]
          break;
 8010246:	e002      	b.n	801024e <USBD_CDC_Setup+0x19e>
          break;
 8010248:	bf00      	nop
 801024a:	e008      	b.n	801025e <USBD_CDC_Setup+0x1ae>
          break;
 801024c:	bf00      	nop
      }
      break;
 801024e:	e006      	b.n	801025e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8010250:	6839      	ldr	r1, [r7, #0]
 8010252:	6878      	ldr	r0, [r7, #4]
 8010254:	f001 fcb1 	bl	8011bba <USBD_CtlError>
      ret = USBD_FAIL;
 8010258:	2303      	movs	r3, #3
 801025a:	75fb      	strb	r3, [r7, #23]
      break;
 801025c:	bf00      	nop
  }

  return (uint8_t)ret;
 801025e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010260:	4618      	mov	r0, r3
 8010262:	3718      	adds	r7, #24
 8010264:	46bd      	mov	sp, r7
 8010266:	bd80      	pop	{r7, pc}

08010268 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010268:	b580      	push	{r7, lr}
 801026a:	b084      	sub	sp, #16
 801026c:	af00      	add	r7, sp, #0
 801026e:	6078      	str	r0, [r7, #4]
 8010270:	460b      	mov	r3, r1
 8010272:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801027a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	32b0      	adds	r2, #176	@ 0xb0
 8010286:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801028a:	2b00      	cmp	r3, #0
 801028c:	d101      	bne.n	8010292 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801028e:	2303      	movs	r3, #3
 8010290:	e065      	b.n	801035e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	32b0      	adds	r2, #176	@ 0xb0
 801029c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80102a0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80102a2:	78fb      	ldrb	r3, [r7, #3]
 80102a4:	f003 020f 	and.w	r2, r3, #15
 80102a8:	6879      	ldr	r1, [r7, #4]
 80102aa:	4613      	mov	r3, r2
 80102ac:	009b      	lsls	r3, r3, #2
 80102ae:	4413      	add	r3, r2
 80102b0:	009b      	lsls	r3, r3, #2
 80102b2:	440b      	add	r3, r1
 80102b4:	3318      	adds	r3, #24
 80102b6:	681b      	ldr	r3, [r3, #0]
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d02f      	beq.n	801031c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80102bc:	78fb      	ldrb	r3, [r7, #3]
 80102be:	f003 020f 	and.w	r2, r3, #15
 80102c2:	6879      	ldr	r1, [r7, #4]
 80102c4:	4613      	mov	r3, r2
 80102c6:	009b      	lsls	r3, r3, #2
 80102c8:	4413      	add	r3, r2
 80102ca:	009b      	lsls	r3, r3, #2
 80102cc:	440b      	add	r3, r1
 80102ce:	3318      	adds	r3, #24
 80102d0:	681a      	ldr	r2, [r3, #0]
 80102d2:	78fb      	ldrb	r3, [r7, #3]
 80102d4:	f003 010f 	and.w	r1, r3, #15
 80102d8:	68f8      	ldr	r0, [r7, #12]
 80102da:	460b      	mov	r3, r1
 80102dc:	00db      	lsls	r3, r3, #3
 80102de:	440b      	add	r3, r1
 80102e0:	009b      	lsls	r3, r3, #2
 80102e2:	4403      	add	r3, r0
 80102e4:	331c      	adds	r3, #28
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	fbb2 f1f3 	udiv	r1, r2, r3
 80102ec:	fb01 f303 	mul.w	r3, r1, r3
 80102f0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d112      	bne.n	801031c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80102f6:	78fb      	ldrb	r3, [r7, #3]
 80102f8:	f003 020f 	and.w	r2, r3, #15
 80102fc:	6879      	ldr	r1, [r7, #4]
 80102fe:	4613      	mov	r3, r2
 8010300:	009b      	lsls	r3, r3, #2
 8010302:	4413      	add	r3, r2
 8010304:	009b      	lsls	r3, r3, #2
 8010306:	440b      	add	r3, r1
 8010308:	3318      	adds	r3, #24
 801030a:	2200      	movs	r2, #0
 801030c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801030e:	78f9      	ldrb	r1, [r7, #3]
 8010310:	2300      	movs	r3, #0
 8010312:	2200      	movs	r2, #0
 8010314:	6878      	ldr	r0, [r7, #4]
 8010316:	f002 f9e2 	bl	80126de <USBD_LL_Transmit>
 801031a:	e01f      	b.n	801035c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 801031c:	68bb      	ldr	r3, [r7, #8]
 801031e:	2200      	movs	r2, #0
 8010320:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801032a:	687a      	ldr	r2, [r7, #4]
 801032c:	33b0      	adds	r3, #176	@ 0xb0
 801032e:	009b      	lsls	r3, r3, #2
 8010330:	4413      	add	r3, r2
 8010332:	685b      	ldr	r3, [r3, #4]
 8010334:	691b      	ldr	r3, [r3, #16]
 8010336:	2b00      	cmp	r3, #0
 8010338:	d010      	beq.n	801035c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010340:	687a      	ldr	r2, [r7, #4]
 8010342:	33b0      	adds	r3, #176	@ 0xb0
 8010344:	009b      	lsls	r3, r3, #2
 8010346:	4413      	add	r3, r2
 8010348:	685b      	ldr	r3, [r3, #4]
 801034a:	691b      	ldr	r3, [r3, #16]
 801034c:	68ba      	ldr	r2, [r7, #8]
 801034e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8010352:	68ba      	ldr	r2, [r7, #8]
 8010354:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8010358:	78fa      	ldrb	r2, [r7, #3]
 801035a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 801035c:	2300      	movs	r3, #0
}
 801035e:	4618      	mov	r0, r3
 8010360:	3710      	adds	r7, #16
 8010362:	46bd      	mov	sp, r7
 8010364:	bd80      	pop	{r7, pc}

08010366 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010366:	b580      	push	{r7, lr}
 8010368:	b084      	sub	sp, #16
 801036a:	af00      	add	r7, sp, #0
 801036c:	6078      	str	r0, [r7, #4]
 801036e:	460b      	mov	r3, r1
 8010370:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	32b0      	adds	r2, #176	@ 0xb0
 801037c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010380:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	32b0      	adds	r2, #176	@ 0xb0
 801038c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010390:	2b00      	cmp	r3, #0
 8010392:	d101      	bne.n	8010398 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8010394:	2303      	movs	r3, #3
 8010396:	e01a      	b.n	80103ce <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8010398:	78fb      	ldrb	r3, [r7, #3]
 801039a:	4619      	mov	r1, r3
 801039c:	6878      	ldr	r0, [r7, #4]
 801039e:	f002 f9e0 	bl	8012762 <USBD_LL_GetRxDataSize>
 80103a2:	4602      	mov	r2, r0
 80103a4:	68fb      	ldr	r3, [r7, #12]
 80103a6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80103b0:	687a      	ldr	r2, [r7, #4]
 80103b2:	33b0      	adds	r3, #176	@ 0xb0
 80103b4:	009b      	lsls	r3, r3, #2
 80103b6:	4413      	add	r3, r2
 80103b8:	685b      	ldr	r3, [r3, #4]
 80103ba:	68db      	ldr	r3, [r3, #12]
 80103bc:	68fa      	ldr	r2, [r7, #12]
 80103be:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80103c2:	68fa      	ldr	r2, [r7, #12]
 80103c4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80103c8:	4611      	mov	r1, r2
 80103ca:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80103cc:	2300      	movs	r3, #0
}
 80103ce:	4618      	mov	r0, r3
 80103d0:	3710      	adds	r7, #16
 80103d2:	46bd      	mov	sp, r7
 80103d4:	bd80      	pop	{r7, pc}

080103d6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80103d6:	b580      	push	{r7, lr}
 80103d8:	b084      	sub	sp, #16
 80103da:	af00      	add	r7, sp, #0
 80103dc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	32b0      	adds	r2, #176	@ 0xb0
 80103e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80103ec:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80103ee:	68fb      	ldr	r3, [r7, #12]
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d101      	bne.n	80103f8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80103f4:	2303      	movs	r3, #3
 80103f6:	e024      	b.n	8010442 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80103fe:	687a      	ldr	r2, [r7, #4]
 8010400:	33b0      	adds	r3, #176	@ 0xb0
 8010402:	009b      	lsls	r3, r3, #2
 8010404:	4413      	add	r3, r2
 8010406:	685b      	ldr	r3, [r3, #4]
 8010408:	2b00      	cmp	r3, #0
 801040a:	d019      	beq.n	8010440 <USBD_CDC_EP0_RxReady+0x6a>
 801040c:	68fb      	ldr	r3, [r7, #12]
 801040e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8010412:	2bff      	cmp	r3, #255	@ 0xff
 8010414:	d014      	beq.n	8010440 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801041c:	687a      	ldr	r2, [r7, #4]
 801041e:	33b0      	adds	r3, #176	@ 0xb0
 8010420:	009b      	lsls	r3, r3, #2
 8010422:	4413      	add	r3, r2
 8010424:	685b      	ldr	r3, [r3, #4]
 8010426:	689b      	ldr	r3, [r3, #8]
 8010428:	68fa      	ldr	r2, [r7, #12]
 801042a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 801042e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8010430:	68fa      	ldr	r2, [r7, #12]
 8010432:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8010436:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8010438:	68fb      	ldr	r3, [r7, #12]
 801043a:	22ff      	movs	r2, #255	@ 0xff
 801043c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8010440:	2300      	movs	r3, #0
}
 8010442:	4618      	mov	r0, r3
 8010444:	3710      	adds	r7, #16
 8010446:	46bd      	mov	sp, r7
 8010448:	bd80      	pop	{r7, pc}
	...

0801044c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801044c:	b580      	push	{r7, lr}
 801044e:	b086      	sub	sp, #24
 8010450:	af00      	add	r7, sp, #0
 8010452:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8010454:	2182      	movs	r1, #130	@ 0x82
 8010456:	4818      	ldr	r0, [pc, #96]	@ (80104b8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8010458:	f000 fd4f 	bl	8010efa <USBD_GetEpDesc>
 801045c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801045e:	2101      	movs	r1, #1
 8010460:	4815      	ldr	r0, [pc, #84]	@ (80104b8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8010462:	f000 fd4a 	bl	8010efa <USBD_GetEpDesc>
 8010466:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8010468:	2181      	movs	r1, #129	@ 0x81
 801046a:	4813      	ldr	r0, [pc, #76]	@ (80104b8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801046c:	f000 fd45 	bl	8010efa <USBD_GetEpDesc>
 8010470:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8010472:	697b      	ldr	r3, [r7, #20]
 8010474:	2b00      	cmp	r3, #0
 8010476:	d002      	beq.n	801047e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8010478:	697b      	ldr	r3, [r7, #20]
 801047a:	2210      	movs	r2, #16
 801047c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801047e:	693b      	ldr	r3, [r7, #16]
 8010480:	2b00      	cmp	r3, #0
 8010482:	d006      	beq.n	8010492 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010484:	693b      	ldr	r3, [r7, #16]
 8010486:	2200      	movs	r2, #0
 8010488:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801048c:	711a      	strb	r2, [r3, #4]
 801048e:	2200      	movs	r2, #0
 8010490:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8010492:	68fb      	ldr	r3, [r7, #12]
 8010494:	2b00      	cmp	r3, #0
 8010496:	d006      	beq.n	80104a6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010498:	68fb      	ldr	r3, [r7, #12]
 801049a:	2200      	movs	r2, #0
 801049c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80104a0:	711a      	strb	r2, [r3, #4]
 80104a2:	2200      	movs	r2, #0
 80104a4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	2243      	movs	r2, #67	@ 0x43
 80104aa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80104ac:	4b02      	ldr	r3, [pc, #8]	@ (80104b8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80104ae:	4618      	mov	r0, r3
 80104b0:	3718      	adds	r7, #24
 80104b2:	46bd      	mov	sp, r7
 80104b4:	bd80      	pop	{r7, pc}
 80104b6:	bf00      	nop
 80104b8:	24000054 	.word	0x24000054

080104bc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80104bc:	b580      	push	{r7, lr}
 80104be:	b086      	sub	sp, #24
 80104c0:	af00      	add	r7, sp, #0
 80104c2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80104c4:	2182      	movs	r1, #130	@ 0x82
 80104c6:	4818      	ldr	r0, [pc, #96]	@ (8010528 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80104c8:	f000 fd17 	bl	8010efa <USBD_GetEpDesc>
 80104cc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80104ce:	2101      	movs	r1, #1
 80104d0:	4815      	ldr	r0, [pc, #84]	@ (8010528 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80104d2:	f000 fd12 	bl	8010efa <USBD_GetEpDesc>
 80104d6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80104d8:	2181      	movs	r1, #129	@ 0x81
 80104da:	4813      	ldr	r0, [pc, #76]	@ (8010528 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80104dc:	f000 fd0d 	bl	8010efa <USBD_GetEpDesc>
 80104e0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80104e2:	697b      	ldr	r3, [r7, #20]
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d002      	beq.n	80104ee <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80104e8:	697b      	ldr	r3, [r7, #20]
 80104ea:	2210      	movs	r2, #16
 80104ec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80104ee:	693b      	ldr	r3, [r7, #16]
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d006      	beq.n	8010502 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80104f4:	693b      	ldr	r3, [r7, #16]
 80104f6:	2200      	movs	r2, #0
 80104f8:	711a      	strb	r2, [r3, #4]
 80104fa:	2200      	movs	r2, #0
 80104fc:	f042 0202 	orr.w	r2, r2, #2
 8010500:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8010502:	68fb      	ldr	r3, [r7, #12]
 8010504:	2b00      	cmp	r3, #0
 8010506:	d006      	beq.n	8010516 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	2200      	movs	r2, #0
 801050c:	711a      	strb	r2, [r3, #4]
 801050e:	2200      	movs	r2, #0
 8010510:	f042 0202 	orr.w	r2, r2, #2
 8010514:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	2243      	movs	r2, #67	@ 0x43
 801051a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801051c:	4b02      	ldr	r3, [pc, #8]	@ (8010528 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 801051e:	4618      	mov	r0, r3
 8010520:	3718      	adds	r7, #24
 8010522:	46bd      	mov	sp, r7
 8010524:	bd80      	pop	{r7, pc}
 8010526:	bf00      	nop
 8010528:	24000054 	.word	0x24000054

0801052c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801052c:	b580      	push	{r7, lr}
 801052e:	b086      	sub	sp, #24
 8010530:	af00      	add	r7, sp, #0
 8010532:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8010534:	2182      	movs	r1, #130	@ 0x82
 8010536:	4818      	ldr	r0, [pc, #96]	@ (8010598 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8010538:	f000 fcdf 	bl	8010efa <USBD_GetEpDesc>
 801053c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801053e:	2101      	movs	r1, #1
 8010540:	4815      	ldr	r0, [pc, #84]	@ (8010598 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8010542:	f000 fcda 	bl	8010efa <USBD_GetEpDesc>
 8010546:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8010548:	2181      	movs	r1, #129	@ 0x81
 801054a:	4813      	ldr	r0, [pc, #76]	@ (8010598 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801054c:	f000 fcd5 	bl	8010efa <USBD_GetEpDesc>
 8010550:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8010552:	697b      	ldr	r3, [r7, #20]
 8010554:	2b00      	cmp	r3, #0
 8010556:	d002      	beq.n	801055e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8010558:	697b      	ldr	r3, [r7, #20]
 801055a:	2210      	movs	r2, #16
 801055c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801055e:	693b      	ldr	r3, [r7, #16]
 8010560:	2b00      	cmp	r3, #0
 8010562:	d006      	beq.n	8010572 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010564:	693b      	ldr	r3, [r7, #16]
 8010566:	2200      	movs	r2, #0
 8010568:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801056c:	711a      	strb	r2, [r3, #4]
 801056e:	2200      	movs	r2, #0
 8010570:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8010572:	68fb      	ldr	r3, [r7, #12]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d006      	beq.n	8010586 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	2200      	movs	r2, #0
 801057c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010580:	711a      	strb	r2, [r3, #4]
 8010582:	2200      	movs	r2, #0
 8010584:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	2243      	movs	r2, #67	@ 0x43
 801058a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801058c:	4b02      	ldr	r3, [pc, #8]	@ (8010598 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 801058e:	4618      	mov	r0, r3
 8010590:	3718      	adds	r7, #24
 8010592:	46bd      	mov	sp, r7
 8010594:	bd80      	pop	{r7, pc}
 8010596:	bf00      	nop
 8010598:	24000054 	.word	0x24000054

0801059c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801059c:	b480      	push	{r7}
 801059e:	b083      	sub	sp, #12
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	220a      	movs	r2, #10
 80105a8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80105aa:	4b03      	ldr	r3, [pc, #12]	@ (80105b8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80105ac:	4618      	mov	r0, r3
 80105ae:	370c      	adds	r7, #12
 80105b0:	46bd      	mov	sp, r7
 80105b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b6:	4770      	bx	lr
 80105b8:	24000010 	.word	0x24000010

080105bc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80105bc:	b480      	push	{r7}
 80105be:	b083      	sub	sp, #12
 80105c0:	af00      	add	r7, sp, #0
 80105c2:	6078      	str	r0, [r7, #4]
 80105c4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80105c6:	683b      	ldr	r3, [r7, #0]
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	d101      	bne.n	80105d0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80105cc:	2303      	movs	r3, #3
 80105ce:	e009      	b.n	80105e4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80105d6:	687a      	ldr	r2, [r7, #4]
 80105d8:	33b0      	adds	r3, #176	@ 0xb0
 80105da:	009b      	lsls	r3, r3, #2
 80105dc:	4413      	add	r3, r2
 80105de:	683a      	ldr	r2, [r7, #0]
 80105e0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80105e2:	2300      	movs	r3, #0
}
 80105e4:	4618      	mov	r0, r3
 80105e6:	370c      	adds	r7, #12
 80105e8:	46bd      	mov	sp, r7
 80105ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105ee:	4770      	bx	lr

080105f0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80105f0:	b480      	push	{r7}
 80105f2:	b087      	sub	sp, #28
 80105f4:	af00      	add	r7, sp, #0
 80105f6:	60f8      	str	r0, [r7, #12]
 80105f8:	60b9      	str	r1, [r7, #8]
 80105fa:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	32b0      	adds	r2, #176	@ 0xb0
 8010606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801060a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801060c:	697b      	ldr	r3, [r7, #20]
 801060e:	2b00      	cmp	r3, #0
 8010610:	d101      	bne.n	8010616 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8010612:	2303      	movs	r3, #3
 8010614:	e008      	b.n	8010628 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8010616:	697b      	ldr	r3, [r7, #20]
 8010618:	68ba      	ldr	r2, [r7, #8]
 801061a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801061e:	697b      	ldr	r3, [r7, #20]
 8010620:	687a      	ldr	r2, [r7, #4]
 8010622:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8010626:	2300      	movs	r3, #0
}
 8010628:	4618      	mov	r0, r3
 801062a:	371c      	adds	r7, #28
 801062c:	46bd      	mov	sp, r7
 801062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010632:	4770      	bx	lr

08010634 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8010634:	b480      	push	{r7}
 8010636:	b085      	sub	sp, #20
 8010638:	af00      	add	r7, sp, #0
 801063a:	6078      	str	r0, [r7, #4]
 801063c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	32b0      	adds	r2, #176	@ 0xb0
 8010648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801064c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801064e:	68fb      	ldr	r3, [r7, #12]
 8010650:	2b00      	cmp	r3, #0
 8010652:	d101      	bne.n	8010658 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8010654:	2303      	movs	r3, #3
 8010656:	e004      	b.n	8010662 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	683a      	ldr	r2, [r7, #0]
 801065c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8010660:	2300      	movs	r3, #0
}
 8010662:	4618      	mov	r0, r3
 8010664:	3714      	adds	r7, #20
 8010666:	46bd      	mov	sp, r7
 8010668:	f85d 7b04 	ldr.w	r7, [sp], #4
 801066c:	4770      	bx	lr
	...

08010670 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8010670:	b580      	push	{r7, lr}
 8010672:	b084      	sub	sp, #16
 8010674:	af00      	add	r7, sp, #0
 8010676:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	32b0      	adds	r2, #176	@ 0xb0
 8010682:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010686:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8010688:	2301      	movs	r3, #1
 801068a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801068c:	68bb      	ldr	r3, [r7, #8]
 801068e:	2b00      	cmp	r3, #0
 8010690:	d101      	bne.n	8010696 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8010692:	2303      	movs	r3, #3
 8010694:	e025      	b.n	80106e2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8010696:	68bb      	ldr	r3, [r7, #8]
 8010698:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801069c:	2b00      	cmp	r3, #0
 801069e:	d11f      	bne.n	80106e0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80106a0:	68bb      	ldr	r3, [r7, #8]
 80106a2:	2201      	movs	r2, #1
 80106a4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80106a8:	4b10      	ldr	r3, [pc, #64]	@ (80106ec <USBD_CDC_TransmitPacket+0x7c>)
 80106aa:	781b      	ldrb	r3, [r3, #0]
 80106ac:	f003 020f 	and.w	r2, r3, #15
 80106b0:	68bb      	ldr	r3, [r7, #8]
 80106b2:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80106b6:	6878      	ldr	r0, [r7, #4]
 80106b8:	4613      	mov	r3, r2
 80106ba:	009b      	lsls	r3, r3, #2
 80106bc:	4413      	add	r3, r2
 80106be:	009b      	lsls	r3, r3, #2
 80106c0:	4403      	add	r3, r0
 80106c2:	3318      	adds	r3, #24
 80106c4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80106c6:	4b09      	ldr	r3, [pc, #36]	@ (80106ec <USBD_CDC_TransmitPacket+0x7c>)
 80106c8:	7819      	ldrb	r1, [r3, #0]
 80106ca:	68bb      	ldr	r3, [r7, #8]
 80106cc:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80106d0:	68bb      	ldr	r3, [r7, #8]
 80106d2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80106d6:	6878      	ldr	r0, [r7, #4]
 80106d8:	f002 f801 	bl	80126de <USBD_LL_Transmit>

    ret = USBD_OK;
 80106dc:	2300      	movs	r3, #0
 80106de:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80106e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80106e2:	4618      	mov	r0, r3
 80106e4:	3710      	adds	r7, #16
 80106e6:	46bd      	mov	sp, r7
 80106e8:	bd80      	pop	{r7, pc}
 80106ea:	bf00      	nop
 80106ec:	24000097 	.word	0x24000097

080106f0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80106f0:	b580      	push	{r7, lr}
 80106f2:	b084      	sub	sp, #16
 80106f4:	af00      	add	r7, sp, #0
 80106f6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	32b0      	adds	r2, #176	@ 0xb0
 8010702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010706:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	32b0      	adds	r2, #176	@ 0xb0
 8010712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d101      	bne.n	801071e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 801071a:	2303      	movs	r3, #3
 801071c:	e018      	b.n	8010750 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	7c1b      	ldrb	r3, [r3, #16]
 8010722:	2b00      	cmp	r3, #0
 8010724:	d10a      	bne.n	801073c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8010726:	4b0c      	ldr	r3, [pc, #48]	@ (8010758 <USBD_CDC_ReceivePacket+0x68>)
 8010728:	7819      	ldrb	r1, [r3, #0]
 801072a:	68fb      	ldr	r3, [r7, #12]
 801072c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8010730:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010734:	6878      	ldr	r0, [r7, #4]
 8010736:	f001 fff3 	bl	8012720 <USBD_LL_PrepareReceive>
 801073a:	e008      	b.n	801074e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801073c:	4b06      	ldr	r3, [pc, #24]	@ (8010758 <USBD_CDC_ReceivePacket+0x68>)
 801073e:	7819      	ldrb	r1, [r3, #0]
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8010746:	2340      	movs	r3, #64	@ 0x40
 8010748:	6878      	ldr	r0, [r7, #4]
 801074a:	f001 ffe9 	bl	8012720 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801074e:	2300      	movs	r3, #0
}
 8010750:	4618      	mov	r0, r3
 8010752:	3710      	adds	r7, #16
 8010754:	46bd      	mov	sp, r7
 8010756:	bd80      	pop	{r7, pc}
 8010758:	24000098 	.word	0x24000098

0801075c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801075c:	b580      	push	{r7, lr}
 801075e:	b086      	sub	sp, #24
 8010760:	af00      	add	r7, sp, #0
 8010762:	60f8      	str	r0, [r7, #12]
 8010764:	60b9      	str	r1, [r7, #8]
 8010766:	4613      	mov	r3, r2
 8010768:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	2b00      	cmp	r3, #0
 801076e:	d101      	bne.n	8010774 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8010770:	2303      	movs	r3, #3
 8010772:	e01f      	b.n	80107b4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8010774:	68fb      	ldr	r3, [r7, #12]
 8010776:	2200      	movs	r2, #0
 8010778:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	2200      	movs	r2, #0
 8010780:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8010784:	68fb      	ldr	r3, [r7, #12]
 8010786:	2200      	movs	r2, #0
 8010788:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801078c:	68bb      	ldr	r3, [r7, #8]
 801078e:	2b00      	cmp	r3, #0
 8010790:	d003      	beq.n	801079a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	68ba      	ldr	r2, [r7, #8]
 8010796:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801079a:	68fb      	ldr	r3, [r7, #12]
 801079c:	2201      	movs	r2, #1
 801079e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	79fa      	ldrb	r2, [r7, #7]
 80107a6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80107a8:	68f8      	ldr	r0, [r7, #12]
 80107aa:	f001 fe5d 	bl	8012468 <USBD_LL_Init>
 80107ae:	4603      	mov	r3, r0
 80107b0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80107b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80107b4:	4618      	mov	r0, r3
 80107b6:	3718      	adds	r7, #24
 80107b8:	46bd      	mov	sp, r7
 80107ba:	bd80      	pop	{r7, pc}

080107bc <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80107bc:	b580      	push	{r7, lr}
 80107be:	b084      	sub	sp, #16
 80107c0:	af00      	add	r7, sp, #0
 80107c2:	6078      	str	r0, [r7, #4]
 80107c4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80107c6:	2300      	movs	r3, #0
 80107c8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80107ca:	683b      	ldr	r3, [r7, #0]
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d101      	bne.n	80107d4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80107d0:	2303      	movs	r3, #3
 80107d2:	e025      	b.n	8010820 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	683a      	ldr	r2, [r7, #0]
 80107d8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	32ae      	adds	r2, #174	@ 0xae
 80107e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80107ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d00f      	beq.n	8010810 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	32ae      	adds	r2, #174	@ 0xae
 80107fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80107fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010800:	f107 020e 	add.w	r2, r7, #14
 8010804:	4610      	mov	r0, r2
 8010806:	4798      	blx	r3
 8010808:	4602      	mov	r2, r0
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010816:	1c5a      	adds	r2, r3, #1
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801081e:	2300      	movs	r3, #0
}
 8010820:	4618      	mov	r0, r3
 8010822:	3710      	adds	r7, #16
 8010824:	46bd      	mov	sp, r7
 8010826:	bd80      	pop	{r7, pc}

08010828 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b082      	sub	sp, #8
 801082c:	af00      	add	r7, sp, #0
 801082e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8010830:	6878      	ldr	r0, [r7, #4]
 8010832:	f001 fe6b 	bl	801250c <USBD_LL_Start>
 8010836:	4603      	mov	r3, r0
}
 8010838:	4618      	mov	r0, r3
 801083a:	3708      	adds	r7, #8
 801083c:	46bd      	mov	sp, r7
 801083e:	bd80      	pop	{r7, pc}

08010840 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8010840:	b480      	push	{r7}
 8010842:	b083      	sub	sp, #12
 8010844:	af00      	add	r7, sp, #0
 8010846:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8010848:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801084a:	4618      	mov	r0, r3
 801084c:	370c      	adds	r7, #12
 801084e:	46bd      	mov	sp, r7
 8010850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010854:	4770      	bx	lr

08010856 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010856:	b580      	push	{r7, lr}
 8010858:	b084      	sub	sp, #16
 801085a:	af00      	add	r7, sp, #0
 801085c:	6078      	str	r0, [r7, #4]
 801085e:	460b      	mov	r3, r1
 8010860:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8010862:	2300      	movs	r3, #0
 8010864:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801086c:	2b00      	cmp	r3, #0
 801086e:	d009      	beq.n	8010884 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	78fa      	ldrb	r2, [r7, #3]
 801087a:	4611      	mov	r1, r2
 801087c:	6878      	ldr	r0, [r7, #4]
 801087e:	4798      	blx	r3
 8010880:	4603      	mov	r3, r0
 8010882:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010884:	7bfb      	ldrb	r3, [r7, #15]
}
 8010886:	4618      	mov	r0, r3
 8010888:	3710      	adds	r7, #16
 801088a:	46bd      	mov	sp, r7
 801088c:	bd80      	pop	{r7, pc}

0801088e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801088e:	b580      	push	{r7, lr}
 8010890:	b084      	sub	sp, #16
 8010892:	af00      	add	r7, sp, #0
 8010894:	6078      	str	r0, [r7, #4]
 8010896:	460b      	mov	r3, r1
 8010898:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801089a:	2300      	movs	r3, #0
 801089c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108a4:	685b      	ldr	r3, [r3, #4]
 80108a6:	78fa      	ldrb	r2, [r7, #3]
 80108a8:	4611      	mov	r1, r2
 80108aa:	6878      	ldr	r0, [r7, #4]
 80108ac:	4798      	blx	r3
 80108ae:	4603      	mov	r3, r0
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d001      	beq.n	80108b8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80108b4:	2303      	movs	r3, #3
 80108b6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80108b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80108ba:	4618      	mov	r0, r3
 80108bc:	3710      	adds	r7, #16
 80108be:	46bd      	mov	sp, r7
 80108c0:	bd80      	pop	{r7, pc}

080108c2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80108c2:	b580      	push	{r7, lr}
 80108c4:	b084      	sub	sp, #16
 80108c6:	af00      	add	r7, sp, #0
 80108c8:	6078      	str	r0, [r7, #4]
 80108ca:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80108d2:	6839      	ldr	r1, [r7, #0]
 80108d4:	4618      	mov	r0, r3
 80108d6:	f001 f936 	bl	8011b46 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	2201      	movs	r2, #1
 80108de:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80108e8:	461a      	mov	r2, r3
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80108f6:	f003 031f 	and.w	r3, r3, #31
 80108fa:	2b02      	cmp	r3, #2
 80108fc:	d01a      	beq.n	8010934 <USBD_LL_SetupStage+0x72>
 80108fe:	2b02      	cmp	r3, #2
 8010900:	d822      	bhi.n	8010948 <USBD_LL_SetupStage+0x86>
 8010902:	2b00      	cmp	r3, #0
 8010904:	d002      	beq.n	801090c <USBD_LL_SetupStage+0x4a>
 8010906:	2b01      	cmp	r3, #1
 8010908:	d00a      	beq.n	8010920 <USBD_LL_SetupStage+0x5e>
 801090a:	e01d      	b.n	8010948 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010912:	4619      	mov	r1, r3
 8010914:	6878      	ldr	r0, [r7, #4]
 8010916:	f000 fb63 	bl	8010fe0 <USBD_StdDevReq>
 801091a:	4603      	mov	r3, r0
 801091c:	73fb      	strb	r3, [r7, #15]
      break;
 801091e:	e020      	b.n	8010962 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010926:	4619      	mov	r1, r3
 8010928:	6878      	ldr	r0, [r7, #4]
 801092a:	f000 fbcb 	bl	80110c4 <USBD_StdItfReq>
 801092e:	4603      	mov	r3, r0
 8010930:	73fb      	strb	r3, [r7, #15]
      break;
 8010932:	e016      	b.n	8010962 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801093a:	4619      	mov	r1, r3
 801093c:	6878      	ldr	r0, [r7, #4]
 801093e:	f000 fc2d 	bl	801119c <USBD_StdEPReq>
 8010942:	4603      	mov	r3, r0
 8010944:	73fb      	strb	r3, [r7, #15]
      break;
 8010946:	e00c      	b.n	8010962 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801094e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010952:	b2db      	uxtb	r3, r3
 8010954:	4619      	mov	r1, r3
 8010956:	6878      	ldr	r0, [r7, #4]
 8010958:	f001 fe38 	bl	80125cc <USBD_LL_StallEP>
 801095c:	4603      	mov	r3, r0
 801095e:	73fb      	strb	r3, [r7, #15]
      break;
 8010960:	bf00      	nop
  }

  return ret;
 8010962:	7bfb      	ldrb	r3, [r7, #15]
}
 8010964:	4618      	mov	r0, r3
 8010966:	3710      	adds	r7, #16
 8010968:	46bd      	mov	sp, r7
 801096a:	bd80      	pop	{r7, pc}

0801096c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801096c:	b580      	push	{r7, lr}
 801096e:	b086      	sub	sp, #24
 8010970:	af00      	add	r7, sp, #0
 8010972:	60f8      	str	r0, [r7, #12]
 8010974:	460b      	mov	r3, r1
 8010976:	607a      	str	r2, [r7, #4]
 8010978:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 801097a:	2300      	movs	r3, #0
 801097c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 801097e:	7afb      	ldrb	r3, [r7, #11]
 8010980:	2b00      	cmp	r3, #0
 8010982:	d16e      	bne.n	8010a62 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 801098a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801098c:	68fb      	ldr	r3, [r7, #12]
 801098e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010992:	2b03      	cmp	r3, #3
 8010994:	f040 8098 	bne.w	8010ac8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8010998:	693b      	ldr	r3, [r7, #16]
 801099a:	689a      	ldr	r2, [r3, #8]
 801099c:	693b      	ldr	r3, [r7, #16]
 801099e:	68db      	ldr	r3, [r3, #12]
 80109a0:	429a      	cmp	r2, r3
 80109a2:	d913      	bls.n	80109cc <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80109a4:	693b      	ldr	r3, [r7, #16]
 80109a6:	689a      	ldr	r2, [r3, #8]
 80109a8:	693b      	ldr	r3, [r7, #16]
 80109aa:	68db      	ldr	r3, [r3, #12]
 80109ac:	1ad2      	subs	r2, r2, r3
 80109ae:	693b      	ldr	r3, [r7, #16]
 80109b0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80109b2:	693b      	ldr	r3, [r7, #16]
 80109b4:	68da      	ldr	r2, [r3, #12]
 80109b6:	693b      	ldr	r3, [r7, #16]
 80109b8:	689b      	ldr	r3, [r3, #8]
 80109ba:	4293      	cmp	r3, r2
 80109bc:	bf28      	it	cs
 80109be:	4613      	movcs	r3, r2
 80109c0:	461a      	mov	r2, r3
 80109c2:	6879      	ldr	r1, [r7, #4]
 80109c4:	68f8      	ldr	r0, [r7, #12]
 80109c6:	f001 f9be 	bl	8011d46 <USBD_CtlContinueRx>
 80109ca:	e07d      	b.n	8010ac8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80109d2:	f003 031f 	and.w	r3, r3, #31
 80109d6:	2b02      	cmp	r3, #2
 80109d8:	d014      	beq.n	8010a04 <USBD_LL_DataOutStage+0x98>
 80109da:	2b02      	cmp	r3, #2
 80109dc:	d81d      	bhi.n	8010a1a <USBD_LL_DataOutStage+0xae>
 80109de:	2b00      	cmp	r3, #0
 80109e0:	d002      	beq.n	80109e8 <USBD_LL_DataOutStage+0x7c>
 80109e2:	2b01      	cmp	r3, #1
 80109e4:	d003      	beq.n	80109ee <USBD_LL_DataOutStage+0x82>
 80109e6:	e018      	b.n	8010a1a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80109e8:	2300      	movs	r3, #0
 80109ea:	75bb      	strb	r3, [r7, #22]
            break;
 80109ec:	e018      	b.n	8010a20 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80109f4:	b2db      	uxtb	r3, r3
 80109f6:	4619      	mov	r1, r3
 80109f8:	68f8      	ldr	r0, [r7, #12]
 80109fa:	f000 fa64 	bl	8010ec6 <USBD_CoreFindIF>
 80109fe:	4603      	mov	r3, r0
 8010a00:	75bb      	strb	r3, [r7, #22]
            break;
 8010a02:	e00d      	b.n	8010a20 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8010a04:	68fb      	ldr	r3, [r7, #12]
 8010a06:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010a0a:	b2db      	uxtb	r3, r3
 8010a0c:	4619      	mov	r1, r3
 8010a0e:	68f8      	ldr	r0, [r7, #12]
 8010a10:	f000 fa66 	bl	8010ee0 <USBD_CoreFindEP>
 8010a14:	4603      	mov	r3, r0
 8010a16:	75bb      	strb	r3, [r7, #22]
            break;
 8010a18:	e002      	b.n	8010a20 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	75bb      	strb	r3, [r7, #22]
            break;
 8010a1e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8010a20:	7dbb      	ldrb	r3, [r7, #22]
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d119      	bne.n	8010a5a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010a26:	68fb      	ldr	r3, [r7, #12]
 8010a28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010a2c:	b2db      	uxtb	r3, r3
 8010a2e:	2b03      	cmp	r3, #3
 8010a30:	d113      	bne.n	8010a5a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8010a32:	7dba      	ldrb	r2, [r7, #22]
 8010a34:	68fb      	ldr	r3, [r7, #12]
 8010a36:	32ae      	adds	r2, #174	@ 0xae
 8010a38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a3c:	691b      	ldr	r3, [r3, #16]
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d00b      	beq.n	8010a5a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8010a42:	7dba      	ldrb	r2, [r7, #22]
 8010a44:	68fb      	ldr	r3, [r7, #12]
 8010a46:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8010a4a:	7dba      	ldrb	r2, [r7, #22]
 8010a4c:	68fb      	ldr	r3, [r7, #12]
 8010a4e:	32ae      	adds	r2, #174	@ 0xae
 8010a50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a54:	691b      	ldr	r3, [r3, #16]
 8010a56:	68f8      	ldr	r0, [r7, #12]
 8010a58:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8010a5a:	68f8      	ldr	r0, [r7, #12]
 8010a5c:	f001 f984 	bl	8011d68 <USBD_CtlSendStatus>
 8010a60:	e032      	b.n	8010ac8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8010a62:	7afb      	ldrb	r3, [r7, #11]
 8010a64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010a68:	b2db      	uxtb	r3, r3
 8010a6a:	4619      	mov	r1, r3
 8010a6c:	68f8      	ldr	r0, [r7, #12]
 8010a6e:	f000 fa37 	bl	8010ee0 <USBD_CoreFindEP>
 8010a72:	4603      	mov	r3, r0
 8010a74:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010a76:	7dbb      	ldrb	r3, [r7, #22]
 8010a78:	2bff      	cmp	r3, #255	@ 0xff
 8010a7a:	d025      	beq.n	8010ac8 <USBD_LL_DataOutStage+0x15c>
 8010a7c:	7dbb      	ldrb	r3, [r7, #22]
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d122      	bne.n	8010ac8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010a82:	68fb      	ldr	r3, [r7, #12]
 8010a84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010a88:	b2db      	uxtb	r3, r3
 8010a8a:	2b03      	cmp	r3, #3
 8010a8c:	d117      	bne.n	8010abe <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8010a8e:	7dba      	ldrb	r2, [r7, #22]
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	32ae      	adds	r2, #174	@ 0xae
 8010a94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a98:	699b      	ldr	r3, [r3, #24]
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d00f      	beq.n	8010abe <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8010a9e:	7dba      	ldrb	r2, [r7, #22]
 8010aa0:	68fb      	ldr	r3, [r7, #12]
 8010aa2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8010aa6:	7dba      	ldrb	r2, [r7, #22]
 8010aa8:	68fb      	ldr	r3, [r7, #12]
 8010aaa:	32ae      	adds	r2, #174	@ 0xae
 8010aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ab0:	699b      	ldr	r3, [r3, #24]
 8010ab2:	7afa      	ldrb	r2, [r7, #11]
 8010ab4:	4611      	mov	r1, r2
 8010ab6:	68f8      	ldr	r0, [r7, #12]
 8010ab8:	4798      	blx	r3
 8010aba:	4603      	mov	r3, r0
 8010abc:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8010abe:	7dfb      	ldrb	r3, [r7, #23]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d001      	beq.n	8010ac8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8010ac4:	7dfb      	ldrb	r3, [r7, #23]
 8010ac6:	e000      	b.n	8010aca <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8010ac8:	2300      	movs	r3, #0
}
 8010aca:	4618      	mov	r0, r3
 8010acc:	3718      	adds	r7, #24
 8010ace:	46bd      	mov	sp, r7
 8010ad0:	bd80      	pop	{r7, pc}

08010ad2 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8010ad2:	b580      	push	{r7, lr}
 8010ad4:	b086      	sub	sp, #24
 8010ad6:	af00      	add	r7, sp, #0
 8010ad8:	60f8      	str	r0, [r7, #12]
 8010ada:	460b      	mov	r3, r1
 8010adc:	607a      	str	r2, [r7, #4]
 8010ade:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8010ae0:	7afb      	ldrb	r3, [r7, #11]
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d16f      	bne.n	8010bc6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8010ae6:	68fb      	ldr	r3, [r7, #12]
 8010ae8:	3314      	adds	r3, #20
 8010aea:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010af2:	2b02      	cmp	r3, #2
 8010af4:	d15a      	bne.n	8010bac <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8010af6:	693b      	ldr	r3, [r7, #16]
 8010af8:	689a      	ldr	r2, [r3, #8]
 8010afa:	693b      	ldr	r3, [r7, #16]
 8010afc:	68db      	ldr	r3, [r3, #12]
 8010afe:	429a      	cmp	r2, r3
 8010b00:	d914      	bls.n	8010b2c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010b02:	693b      	ldr	r3, [r7, #16]
 8010b04:	689a      	ldr	r2, [r3, #8]
 8010b06:	693b      	ldr	r3, [r7, #16]
 8010b08:	68db      	ldr	r3, [r3, #12]
 8010b0a:	1ad2      	subs	r2, r2, r3
 8010b0c:	693b      	ldr	r3, [r7, #16]
 8010b0e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010b10:	693b      	ldr	r3, [r7, #16]
 8010b12:	689b      	ldr	r3, [r3, #8]
 8010b14:	461a      	mov	r2, r3
 8010b16:	6879      	ldr	r1, [r7, #4]
 8010b18:	68f8      	ldr	r0, [r7, #12]
 8010b1a:	f001 f8e6 	bl	8011cea <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010b1e:	2300      	movs	r3, #0
 8010b20:	2200      	movs	r2, #0
 8010b22:	2100      	movs	r1, #0
 8010b24:	68f8      	ldr	r0, [r7, #12]
 8010b26:	f001 fdfb 	bl	8012720 <USBD_LL_PrepareReceive>
 8010b2a:	e03f      	b.n	8010bac <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010b2c:	693b      	ldr	r3, [r7, #16]
 8010b2e:	68da      	ldr	r2, [r3, #12]
 8010b30:	693b      	ldr	r3, [r7, #16]
 8010b32:	689b      	ldr	r3, [r3, #8]
 8010b34:	429a      	cmp	r2, r3
 8010b36:	d11c      	bne.n	8010b72 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8010b38:	693b      	ldr	r3, [r7, #16]
 8010b3a:	685a      	ldr	r2, [r3, #4]
 8010b3c:	693b      	ldr	r3, [r7, #16]
 8010b3e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8010b40:	429a      	cmp	r2, r3
 8010b42:	d316      	bcc.n	8010b72 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8010b44:	693b      	ldr	r3, [r7, #16]
 8010b46:	685a      	ldr	r2, [r3, #4]
 8010b48:	68fb      	ldr	r3, [r7, #12]
 8010b4a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010b4e:	429a      	cmp	r2, r3
 8010b50:	d20f      	bcs.n	8010b72 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8010b52:	2200      	movs	r2, #0
 8010b54:	2100      	movs	r1, #0
 8010b56:	68f8      	ldr	r0, [r7, #12]
 8010b58:	f001 f8c7 	bl	8011cea <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	2200      	movs	r2, #0
 8010b60:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010b64:	2300      	movs	r3, #0
 8010b66:	2200      	movs	r2, #0
 8010b68:	2100      	movs	r1, #0
 8010b6a:	68f8      	ldr	r0, [r7, #12]
 8010b6c:	f001 fdd8 	bl	8012720 <USBD_LL_PrepareReceive>
 8010b70:	e01c      	b.n	8010bac <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010b78:	b2db      	uxtb	r3, r3
 8010b7a:	2b03      	cmp	r3, #3
 8010b7c:	d10f      	bne.n	8010b9e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010b84:	68db      	ldr	r3, [r3, #12]
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	d009      	beq.n	8010b9e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8010b8a:	68fb      	ldr	r3, [r7, #12]
 8010b8c:	2200      	movs	r2, #0
 8010b8e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010b98:	68db      	ldr	r3, [r3, #12]
 8010b9a:	68f8      	ldr	r0, [r7, #12]
 8010b9c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010b9e:	2180      	movs	r1, #128	@ 0x80
 8010ba0:	68f8      	ldr	r0, [r7, #12]
 8010ba2:	f001 fd13 	bl	80125cc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8010ba6:	68f8      	ldr	r0, [r7, #12]
 8010ba8:	f001 f8f1 	bl	8011d8e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d03a      	beq.n	8010c2c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8010bb6:	68f8      	ldr	r0, [r7, #12]
 8010bb8:	f7ff fe42 	bl	8010840 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	2200      	movs	r2, #0
 8010bc0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8010bc4:	e032      	b.n	8010c2c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8010bc6:	7afb      	ldrb	r3, [r7, #11]
 8010bc8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010bcc:	b2db      	uxtb	r3, r3
 8010bce:	4619      	mov	r1, r3
 8010bd0:	68f8      	ldr	r0, [r7, #12]
 8010bd2:	f000 f985 	bl	8010ee0 <USBD_CoreFindEP>
 8010bd6:	4603      	mov	r3, r0
 8010bd8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010bda:	7dfb      	ldrb	r3, [r7, #23]
 8010bdc:	2bff      	cmp	r3, #255	@ 0xff
 8010bde:	d025      	beq.n	8010c2c <USBD_LL_DataInStage+0x15a>
 8010be0:	7dfb      	ldrb	r3, [r7, #23]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d122      	bne.n	8010c2c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010bec:	b2db      	uxtb	r3, r3
 8010bee:	2b03      	cmp	r3, #3
 8010bf0:	d11c      	bne.n	8010c2c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8010bf2:	7dfa      	ldrb	r2, [r7, #23]
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	32ae      	adds	r2, #174	@ 0xae
 8010bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010bfc:	695b      	ldr	r3, [r3, #20]
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d014      	beq.n	8010c2c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8010c02:	7dfa      	ldrb	r2, [r7, #23]
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8010c0a:	7dfa      	ldrb	r2, [r7, #23]
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	32ae      	adds	r2, #174	@ 0xae
 8010c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c14:	695b      	ldr	r3, [r3, #20]
 8010c16:	7afa      	ldrb	r2, [r7, #11]
 8010c18:	4611      	mov	r1, r2
 8010c1a:	68f8      	ldr	r0, [r7, #12]
 8010c1c:	4798      	blx	r3
 8010c1e:	4603      	mov	r3, r0
 8010c20:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8010c22:	7dbb      	ldrb	r3, [r7, #22]
 8010c24:	2b00      	cmp	r3, #0
 8010c26:	d001      	beq.n	8010c2c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8010c28:	7dbb      	ldrb	r3, [r7, #22]
 8010c2a:	e000      	b.n	8010c2e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8010c2c:	2300      	movs	r3, #0
}
 8010c2e:	4618      	mov	r0, r3
 8010c30:	3718      	adds	r7, #24
 8010c32:	46bd      	mov	sp, r7
 8010c34:	bd80      	pop	{r7, pc}

08010c36 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8010c36:	b580      	push	{r7, lr}
 8010c38:	b084      	sub	sp, #16
 8010c3a:	af00      	add	r7, sp, #0
 8010c3c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8010c3e:	2300      	movs	r3, #0
 8010c40:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	2201      	movs	r2, #1
 8010c46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	2200      	movs	r2, #0
 8010c4e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	2200      	movs	r2, #0
 8010c56:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	2200      	movs	r2, #0
 8010c5c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	2200      	movs	r2, #0
 8010c64:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d014      	beq.n	8010c9c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010c78:	685b      	ldr	r3, [r3, #4]
 8010c7a:	2b00      	cmp	r3, #0
 8010c7c:	d00e      	beq.n	8010c9c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010c84:	685b      	ldr	r3, [r3, #4]
 8010c86:	687a      	ldr	r2, [r7, #4]
 8010c88:	6852      	ldr	r2, [r2, #4]
 8010c8a:	b2d2      	uxtb	r2, r2
 8010c8c:	4611      	mov	r1, r2
 8010c8e:	6878      	ldr	r0, [r7, #4]
 8010c90:	4798      	blx	r3
 8010c92:	4603      	mov	r3, r0
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d001      	beq.n	8010c9c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8010c98:	2303      	movs	r3, #3
 8010c9a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010c9c:	2340      	movs	r3, #64	@ 0x40
 8010c9e:	2200      	movs	r2, #0
 8010ca0:	2100      	movs	r1, #0
 8010ca2:	6878      	ldr	r0, [r7, #4]
 8010ca4:	f001 fc4d 	bl	8012542 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	2201      	movs	r2, #1
 8010cac:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	2240      	movs	r2, #64	@ 0x40
 8010cb4:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010cb8:	2340      	movs	r3, #64	@ 0x40
 8010cba:	2200      	movs	r2, #0
 8010cbc:	2180      	movs	r1, #128	@ 0x80
 8010cbe:	6878      	ldr	r0, [r7, #4]
 8010cc0:	f001 fc3f 	bl	8012542 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	2201      	movs	r2, #1
 8010cc8:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	2240      	movs	r2, #64	@ 0x40
 8010cce:	621a      	str	r2, [r3, #32]

  return ret;
 8010cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8010cd2:	4618      	mov	r0, r3
 8010cd4:	3710      	adds	r7, #16
 8010cd6:	46bd      	mov	sp, r7
 8010cd8:	bd80      	pop	{r7, pc}

08010cda <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010cda:	b480      	push	{r7}
 8010cdc:	b083      	sub	sp, #12
 8010cde:	af00      	add	r7, sp, #0
 8010ce0:	6078      	str	r0, [r7, #4]
 8010ce2:	460b      	mov	r3, r1
 8010ce4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	78fa      	ldrb	r2, [r7, #3]
 8010cea:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8010cec:	2300      	movs	r3, #0
}
 8010cee:	4618      	mov	r0, r3
 8010cf0:	370c      	adds	r7, #12
 8010cf2:	46bd      	mov	sp, r7
 8010cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cf8:	4770      	bx	lr

08010cfa <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8010cfa:	b480      	push	{r7}
 8010cfc:	b083      	sub	sp, #12
 8010cfe:	af00      	add	r7, sp, #0
 8010d00:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d08:	b2db      	uxtb	r3, r3
 8010d0a:	2b04      	cmp	r3, #4
 8010d0c:	d006      	beq.n	8010d1c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d14:	b2da      	uxtb	r2, r3
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	2204      	movs	r2, #4
 8010d20:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8010d24:	2300      	movs	r3, #0
}
 8010d26:	4618      	mov	r0, r3
 8010d28:	370c      	adds	r7, #12
 8010d2a:	46bd      	mov	sp, r7
 8010d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d30:	4770      	bx	lr

08010d32 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8010d32:	b480      	push	{r7}
 8010d34:	b083      	sub	sp, #12
 8010d36:	af00      	add	r7, sp, #0
 8010d38:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d40:	b2db      	uxtb	r3, r3
 8010d42:	2b04      	cmp	r3, #4
 8010d44:	d106      	bne.n	8010d54 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8010d4c:	b2da      	uxtb	r2, r3
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8010d54:	2300      	movs	r3, #0
}
 8010d56:	4618      	mov	r0, r3
 8010d58:	370c      	adds	r7, #12
 8010d5a:	46bd      	mov	sp, r7
 8010d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d60:	4770      	bx	lr

08010d62 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8010d62:	b580      	push	{r7, lr}
 8010d64:	b082      	sub	sp, #8
 8010d66:	af00      	add	r7, sp, #0
 8010d68:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d70:	b2db      	uxtb	r3, r3
 8010d72:	2b03      	cmp	r3, #3
 8010d74:	d110      	bne.n	8010d98 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d00b      	beq.n	8010d98 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010d86:	69db      	ldr	r3, [r3, #28]
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	d005      	beq.n	8010d98 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010d92:	69db      	ldr	r3, [r3, #28]
 8010d94:	6878      	ldr	r0, [r7, #4]
 8010d96:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8010d98:	2300      	movs	r3, #0
}
 8010d9a:	4618      	mov	r0, r3
 8010d9c:	3708      	adds	r7, #8
 8010d9e:	46bd      	mov	sp, r7
 8010da0:	bd80      	pop	{r7, pc}

08010da2 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8010da2:	b580      	push	{r7, lr}
 8010da4:	b082      	sub	sp, #8
 8010da6:	af00      	add	r7, sp, #0
 8010da8:	6078      	str	r0, [r7, #4]
 8010daa:	460b      	mov	r3, r1
 8010dac:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	32ae      	adds	r2, #174	@ 0xae
 8010db8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d101      	bne.n	8010dc4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8010dc0:	2303      	movs	r3, #3
 8010dc2:	e01c      	b.n	8010dfe <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010dca:	b2db      	uxtb	r3, r3
 8010dcc:	2b03      	cmp	r3, #3
 8010dce:	d115      	bne.n	8010dfc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	32ae      	adds	r2, #174	@ 0xae
 8010dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010dde:	6a1b      	ldr	r3, [r3, #32]
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d00b      	beq.n	8010dfc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	32ae      	adds	r2, #174	@ 0xae
 8010dee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010df2:	6a1b      	ldr	r3, [r3, #32]
 8010df4:	78fa      	ldrb	r2, [r7, #3]
 8010df6:	4611      	mov	r1, r2
 8010df8:	6878      	ldr	r0, [r7, #4]
 8010dfa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010dfc:	2300      	movs	r3, #0
}
 8010dfe:	4618      	mov	r0, r3
 8010e00:	3708      	adds	r7, #8
 8010e02:	46bd      	mov	sp, r7
 8010e04:	bd80      	pop	{r7, pc}

08010e06 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8010e06:	b580      	push	{r7, lr}
 8010e08:	b082      	sub	sp, #8
 8010e0a:	af00      	add	r7, sp, #0
 8010e0c:	6078      	str	r0, [r7, #4]
 8010e0e:	460b      	mov	r3, r1
 8010e10:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	32ae      	adds	r2, #174	@ 0xae
 8010e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d101      	bne.n	8010e28 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8010e24:	2303      	movs	r3, #3
 8010e26:	e01c      	b.n	8010e62 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010e2e:	b2db      	uxtb	r3, r3
 8010e30:	2b03      	cmp	r3, #3
 8010e32:	d115      	bne.n	8010e60 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	32ae      	adds	r2, #174	@ 0xae
 8010e3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d00b      	beq.n	8010e60 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	32ae      	adds	r2, #174	@ 0xae
 8010e52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e58:	78fa      	ldrb	r2, [r7, #3]
 8010e5a:	4611      	mov	r1, r2
 8010e5c:	6878      	ldr	r0, [r7, #4]
 8010e5e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010e60:	2300      	movs	r3, #0
}
 8010e62:	4618      	mov	r0, r3
 8010e64:	3708      	adds	r7, #8
 8010e66:	46bd      	mov	sp, r7
 8010e68:	bd80      	pop	{r7, pc}

08010e6a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8010e6a:	b480      	push	{r7}
 8010e6c:	b083      	sub	sp, #12
 8010e6e:	af00      	add	r7, sp, #0
 8010e70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8010e72:	2300      	movs	r3, #0
}
 8010e74:	4618      	mov	r0, r3
 8010e76:	370c      	adds	r7, #12
 8010e78:	46bd      	mov	sp, r7
 8010e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e7e:	4770      	bx	lr

08010e80 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8010e80:	b580      	push	{r7, lr}
 8010e82:	b084      	sub	sp, #16
 8010e84:	af00      	add	r7, sp, #0
 8010e86:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8010e88:	2300      	movs	r3, #0
 8010e8a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	2201      	movs	r2, #1
 8010e90:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d00e      	beq.n	8010ebc <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010ea4:	685b      	ldr	r3, [r3, #4]
 8010ea6:	687a      	ldr	r2, [r7, #4]
 8010ea8:	6852      	ldr	r2, [r2, #4]
 8010eaa:	b2d2      	uxtb	r2, r2
 8010eac:	4611      	mov	r1, r2
 8010eae:	6878      	ldr	r0, [r7, #4]
 8010eb0:	4798      	blx	r3
 8010eb2:	4603      	mov	r3, r0
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d001      	beq.n	8010ebc <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8010eb8:	2303      	movs	r3, #3
 8010eba:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ebe:	4618      	mov	r0, r3
 8010ec0:	3710      	adds	r7, #16
 8010ec2:	46bd      	mov	sp, r7
 8010ec4:	bd80      	pop	{r7, pc}

08010ec6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010ec6:	b480      	push	{r7}
 8010ec8:	b083      	sub	sp, #12
 8010eca:	af00      	add	r7, sp, #0
 8010ecc:	6078      	str	r0, [r7, #4]
 8010ece:	460b      	mov	r3, r1
 8010ed0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010ed2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010ed4:	4618      	mov	r0, r3
 8010ed6:	370c      	adds	r7, #12
 8010ed8:	46bd      	mov	sp, r7
 8010eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ede:	4770      	bx	lr

08010ee0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010ee0:	b480      	push	{r7}
 8010ee2:	b083      	sub	sp, #12
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	6078      	str	r0, [r7, #4]
 8010ee8:	460b      	mov	r3, r1
 8010eea:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010eec:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010eee:	4618      	mov	r0, r3
 8010ef0:	370c      	adds	r7, #12
 8010ef2:	46bd      	mov	sp, r7
 8010ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ef8:	4770      	bx	lr

08010efa <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8010efa:	b580      	push	{r7, lr}
 8010efc:	b086      	sub	sp, #24
 8010efe:	af00      	add	r7, sp, #0
 8010f00:	6078      	str	r0, [r7, #4]
 8010f02:	460b      	mov	r3, r1
 8010f04:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8010f0e:	2300      	movs	r3, #0
 8010f10:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8010f12:	68fb      	ldr	r3, [r7, #12]
 8010f14:	885b      	ldrh	r3, [r3, #2]
 8010f16:	b29b      	uxth	r3, r3
 8010f18:	68fa      	ldr	r2, [r7, #12]
 8010f1a:	7812      	ldrb	r2, [r2, #0]
 8010f1c:	4293      	cmp	r3, r2
 8010f1e:	d91f      	bls.n	8010f60 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8010f20:	68fb      	ldr	r3, [r7, #12]
 8010f22:	781b      	ldrb	r3, [r3, #0]
 8010f24:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8010f26:	e013      	b.n	8010f50 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8010f28:	f107 030a 	add.w	r3, r7, #10
 8010f2c:	4619      	mov	r1, r3
 8010f2e:	6978      	ldr	r0, [r7, #20]
 8010f30:	f000 f81b 	bl	8010f6a <USBD_GetNextDesc>
 8010f34:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010f36:	697b      	ldr	r3, [r7, #20]
 8010f38:	785b      	ldrb	r3, [r3, #1]
 8010f3a:	2b05      	cmp	r3, #5
 8010f3c:	d108      	bne.n	8010f50 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8010f3e:	697b      	ldr	r3, [r7, #20]
 8010f40:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8010f42:	693b      	ldr	r3, [r7, #16]
 8010f44:	789b      	ldrb	r3, [r3, #2]
 8010f46:	78fa      	ldrb	r2, [r7, #3]
 8010f48:	429a      	cmp	r2, r3
 8010f4a:	d008      	beq.n	8010f5e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8010f4c:	2300      	movs	r3, #0
 8010f4e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	885b      	ldrh	r3, [r3, #2]
 8010f54:	b29a      	uxth	r2, r3
 8010f56:	897b      	ldrh	r3, [r7, #10]
 8010f58:	429a      	cmp	r2, r3
 8010f5a:	d8e5      	bhi.n	8010f28 <USBD_GetEpDesc+0x2e>
 8010f5c:	e000      	b.n	8010f60 <USBD_GetEpDesc+0x66>
          break;
 8010f5e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8010f60:	693b      	ldr	r3, [r7, #16]
}
 8010f62:	4618      	mov	r0, r3
 8010f64:	3718      	adds	r7, #24
 8010f66:	46bd      	mov	sp, r7
 8010f68:	bd80      	pop	{r7, pc}

08010f6a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8010f6a:	b480      	push	{r7}
 8010f6c:	b085      	sub	sp, #20
 8010f6e:	af00      	add	r7, sp, #0
 8010f70:	6078      	str	r0, [r7, #4]
 8010f72:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8010f78:	683b      	ldr	r3, [r7, #0]
 8010f7a:	881b      	ldrh	r3, [r3, #0]
 8010f7c:	68fa      	ldr	r2, [r7, #12]
 8010f7e:	7812      	ldrb	r2, [r2, #0]
 8010f80:	4413      	add	r3, r2
 8010f82:	b29a      	uxth	r2, r3
 8010f84:	683b      	ldr	r3, [r7, #0]
 8010f86:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8010f88:	68fb      	ldr	r3, [r7, #12]
 8010f8a:	781b      	ldrb	r3, [r3, #0]
 8010f8c:	461a      	mov	r2, r3
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	4413      	add	r3, r2
 8010f92:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8010f94:	68fb      	ldr	r3, [r7, #12]
}
 8010f96:	4618      	mov	r0, r3
 8010f98:	3714      	adds	r7, #20
 8010f9a:	46bd      	mov	sp, r7
 8010f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa0:	4770      	bx	lr

08010fa2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8010fa2:	b480      	push	{r7}
 8010fa4:	b087      	sub	sp, #28
 8010fa6:	af00      	add	r7, sp, #0
 8010fa8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010fae:	697b      	ldr	r3, [r7, #20]
 8010fb0:	781b      	ldrb	r3, [r3, #0]
 8010fb2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8010fb4:	697b      	ldr	r3, [r7, #20]
 8010fb6:	3301      	adds	r3, #1
 8010fb8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8010fba:	697b      	ldr	r3, [r7, #20]
 8010fbc:	781b      	ldrb	r3, [r3, #0]
 8010fbe:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010fc0:	8a3b      	ldrh	r3, [r7, #16]
 8010fc2:	021b      	lsls	r3, r3, #8
 8010fc4:	b21a      	sxth	r2, r3
 8010fc6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010fca:	4313      	orrs	r3, r2
 8010fcc:	b21b      	sxth	r3, r3
 8010fce:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8010fd0:	89fb      	ldrh	r3, [r7, #14]
}
 8010fd2:	4618      	mov	r0, r3
 8010fd4:	371c      	adds	r7, #28
 8010fd6:	46bd      	mov	sp, r7
 8010fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fdc:	4770      	bx	lr
	...

08010fe0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010fe0:	b580      	push	{r7, lr}
 8010fe2:	b084      	sub	sp, #16
 8010fe4:	af00      	add	r7, sp, #0
 8010fe6:	6078      	str	r0, [r7, #4]
 8010fe8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010fea:	2300      	movs	r3, #0
 8010fec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010fee:	683b      	ldr	r3, [r7, #0]
 8010ff0:	781b      	ldrb	r3, [r3, #0]
 8010ff2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010ff6:	2b40      	cmp	r3, #64	@ 0x40
 8010ff8:	d005      	beq.n	8011006 <USBD_StdDevReq+0x26>
 8010ffa:	2b40      	cmp	r3, #64	@ 0x40
 8010ffc:	d857      	bhi.n	80110ae <USBD_StdDevReq+0xce>
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d00f      	beq.n	8011022 <USBD_StdDevReq+0x42>
 8011002:	2b20      	cmp	r3, #32
 8011004:	d153      	bne.n	80110ae <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	32ae      	adds	r2, #174	@ 0xae
 8011010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011014:	689b      	ldr	r3, [r3, #8]
 8011016:	6839      	ldr	r1, [r7, #0]
 8011018:	6878      	ldr	r0, [r7, #4]
 801101a:	4798      	blx	r3
 801101c:	4603      	mov	r3, r0
 801101e:	73fb      	strb	r3, [r7, #15]
      break;
 8011020:	e04a      	b.n	80110b8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011022:	683b      	ldr	r3, [r7, #0]
 8011024:	785b      	ldrb	r3, [r3, #1]
 8011026:	2b09      	cmp	r3, #9
 8011028:	d83b      	bhi.n	80110a2 <USBD_StdDevReq+0xc2>
 801102a:	a201      	add	r2, pc, #4	@ (adr r2, 8011030 <USBD_StdDevReq+0x50>)
 801102c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011030:	08011085 	.word	0x08011085
 8011034:	08011099 	.word	0x08011099
 8011038:	080110a3 	.word	0x080110a3
 801103c:	0801108f 	.word	0x0801108f
 8011040:	080110a3 	.word	0x080110a3
 8011044:	08011063 	.word	0x08011063
 8011048:	08011059 	.word	0x08011059
 801104c:	080110a3 	.word	0x080110a3
 8011050:	0801107b 	.word	0x0801107b
 8011054:	0801106d 	.word	0x0801106d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8011058:	6839      	ldr	r1, [r7, #0]
 801105a:	6878      	ldr	r0, [r7, #4]
 801105c:	f000 fa3c 	bl	80114d8 <USBD_GetDescriptor>
          break;
 8011060:	e024      	b.n	80110ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8011062:	6839      	ldr	r1, [r7, #0]
 8011064:	6878      	ldr	r0, [r7, #4]
 8011066:	f000 fbcb 	bl	8011800 <USBD_SetAddress>
          break;
 801106a:	e01f      	b.n	80110ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801106c:	6839      	ldr	r1, [r7, #0]
 801106e:	6878      	ldr	r0, [r7, #4]
 8011070:	f000 fc0a 	bl	8011888 <USBD_SetConfig>
 8011074:	4603      	mov	r3, r0
 8011076:	73fb      	strb	r3, [r7, #15]
          break;
 8011078:	e018      	b.n	80110ac <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801107a:	6839      	ldr	r1, [r7, #0]
 801107c:	6878      	ldr	r0, [r7, #4]
 801107e:	f000 fcad 	bl	80119dc <USBD_GetConfig>
          break;
 8011082:	e013      	b.n	80110ac <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8011084:	6839      	ldr	r1, [r7, #0]
 8011086:	6878      	ldr	r0, [r7, #4]
 8011088:	f000 fcde 	bl	8011a48 <USBD_GetStatus>
          break;
 801108c:	e00e      	b.n	80110ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801108e:	6839      	ldr	r1, [r7, #0]
 8011090:	6878      	ldr	r0, [r7, #4]
 8011092:	f000 fd0d 	bl	8011ab0 <USBD_SetFeature>
          break;
 8011096:	e009      	b.n	80110ac <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8011098:	6839      	ldr	r1, [r7, #0]
 801109a:	6878      	ldr	r0, [r7, #4]
 801109c:	f000 fd31 	bl	8011b02 <USBD_ClrFeature>
          break;
 80110a0:	e004      	b.n	80110ac <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80110a2:	6839      	ldr	r1, [r7, #0]
 80110a4:	6878      	ldr	r0, [r7, #4]
 80110a6:	f000 fd88 	bl	8011bba <USBD_CtlError>
          break;
 80110aa:	bf00      	nop
      }
      break;
 80110ac:	e004      	b.n	80110b8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80110ae:	6839      	ldr	r1, [r7, #0]
 80110b0:	6878      	ldr	r0, [r7, #4]
 80110b2:	f000 fd82 	bl	8011bba <USBD_CtlError>
      break;
 80110b6:	bf00      	nop
  }

  return ret;
 80110b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80110ba:	4618      	mov	r0, r3
 80110bc:	3710      	adds	r7, #16
 80110be:	46bd      	mov	sp, r7
 80110c0:	bd80      	pop	{r7, pc}
 80110c2:	bf00      	nop

080110c4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80110c4:	b580      	push	{r7, lr}
 80110c6:	b084      	sub	sp, #16
 80110c8:	af00      	add	r7, sp, #0
 80110ca:	6078      	str	r0, [r7, #4]
 80110cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80110ce:	2300      	movs	r3, #0
 80110d0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80110d2:	683b      	ldr	r3, [r7, #0]
 80110d4:	781b      	ldrb	r3, [r3, #0]
 80110d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80110da:	2b40      	cmp	r3, #64	@ 0x40
 80110dc:	d005      	beq.n	80110ea <USBD_StdItfReq+0x26>
 80110de:	2b40      	cmp	r3, #64	@ 0x40
 80110e0:	d852      	bhi.n	8011188 <USBD_StdItfReq+0xc4>
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d001      	beq.n	80110ea <USBD_StdItfReq+0x26>
 80110e6:	2b20      	cmp	r3, #32
 80110e8:	d14e      	bne.n	8011188 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80110f0:	b2db      	uxtb	r3, r3
 80110f2:	3b01      	subs	r3, #1
 80110f4:	2b02      	cmp	r3, #2
 80110f6:	d840      	bhi.n	801117a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80110f8:	683b      	ldr	r3, [r7, #0]
 80110fa:	889b      	ldrh	r3, [r3, #4]
 80110fc:	b2db      	uxtb	r3, r3
 80110fe:	2b01      	cmp	r3, #1
 8011100:	d836      	bhi.n	8011170 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8011102:	683b      	ldr	r3, [r7, #0]
 8011104:	889b      	ldrh	r3, [r3, #4]
 8011106:	b2db      	uxtb	r3, r3
 8011108:	4619      	mov	r1, r3
 801110a:	6878      	ldr	r0, [r7, #4]
 801110c:	f7ff fedb 	bl	8010ec6 <USBD_CoreFindIF>
 8011110:	4603      	mov	r3, r0
 8011112:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011114:	7bbb      	ldrb	r3, [r7, #14]
 8011116:	2bff      	cmp	r3, #255	@ 0xff
 8011118:	d01d      	beq.n	8011156 <USBD_StdItfReq+0x92>
 801111a:	7bbb      	ldrb	r3, [r7, #14]
 801111c:	2b00      	cmp	r3, #0
 801111e:	d11a      	bne.n	8011156 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8011120:	7bba      	ldrb	r2, [r7, #14]
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	32ae      	adds	r2, #174	@ 0xae
 8011126:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801112a:	689b      	ldr	r3, [r3, #8]
 801112c:	2b00      	cmp	r3, #0
 801112e:	d00f      	beq.n	8011150 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8011130:	7bba      	ldrb	r2, [r7, #14]
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8011138:	7bba      	ldrb	r2, [r7, #14]
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	32ae      	adds	r2, #174	@ 0xae
 801113e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011142:	689b      	ldr	r3, [r3, #8]
 8011144:	6839      	ldr	r1, [r7, #0]
 8011146:	6878      	ldr	r0, [r7, #4]
 8011148:	4798      	blx	r3
 801114a:	4603      	mov	r3, r0
 801114c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801114e:	e004      	b.n	801115a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8011150:	2303      	movs	r3, #3
 8011152:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8011154:	e001      	b.n	801115a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8011156:	2303      	movs	r3, #3
 8011158:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801115a:	683b      	ldr	r3, [r7, #0]
 801115c:	88db      	ldrh	r3, [r3, #6]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d110      	bne.n	8011184 <USBD_StdItfReq+0xc0>
 8011162:	7bfb      	ldrb	r3, [r7, #15]
 8011164:	2b00      	cmp	r3, #0
 8011166:	d10d      	bne.n	8011184 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8011168:	6878      	ldr	r0, [r7, #4]
 801116a:	f000 fdfd 	bl	8011d68 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801116e:	e009      	b.n	8011184 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8011170:	6839      	ldr	r1, [r7, #0]
 8011172:	6878      	ldr	r0, [r7, #4]
 8011174:	f000 fd21 	bl	8011bba <USBD_CtlError>
          break;
 8011178:	e004      	b.n	8011184 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801117a:	6839      	ldr	r1, [r7, #0]
 801117c:	6878      	ldr	r0, [r7, #4]
 801117e:	f000 fd1c 	bl	8011bba <USBD_CtlError>
          break;
 8011182:	e000      	b.n	8011186 <USBD_StdItfReq+0xc2>
          break;
 8011184:	bf00      	nop
      }
      break;
 8011186:	e004      	b.n	8011192 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8011188:	6839      	ldr	r1, [r7, #0]
 801118a:	6878      	ldr	r0, [r7, #4]
 801118c:	f000 fd15 	bl	8011bba <USBD_CtlError>
      break;
 8011190:	bf00      	nop
  }

  return ret;
 8011192:	7bfb      	ldrb	r3, [r7, #15]
}
 8011194:	4618      	mov	r0, r3
 8011196:	3710      	adds	r7, #16
 8011198:	46bd      	mov	sp, r7
 801119a:	bd80      	pop	{r7, pc}

0801119c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801119c:	b580      	push	{r7, lr}
 801119e:	b084      	sub	sp, #16
 80111a0:	af00      	add	r7, sp, #0
 80111a2:	6078      	str	r0, [r7, #4]
 80111a4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80111a6:	2300      	movs	r3, #0
 80111a8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80111aa:	683b      	ldr	r3, [r7, #0]
 80111ac:	889b      	ldrh	r3, [r3, #4]
 80111ae:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80111b0:	683b      	ldr	r3, [r7, #0]
 80111b2:	781b      	ldrb	r3, [r3, #0]
 80111b4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80111b8:	2b40      	cmp	r3, #64	@ 0x40
 80111ba:	d007      	beq.n	80111cc <USBD_StdEPReq+0x30>
 80111bc:	2b40      	cmp	r3, #64	@ 0x40
 80111be:	f200 817f 	bhi.w	80114c0 <USBD_StdEPReq+0x324>
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d02a      	beq.n	801121c <USBD_StdEPReq+0x80>
 80111c6:	2b20      	cmp	r3, #32
 80111c8:	f040 817a 	bne.w	80114c0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80111cc:	7bbb      	ldrb	r3, [r7, #14]
 80111ce:	4619      	mov	r1, r3
 80111d0:	6878      	ldr	r0, [r7, #4]
 80111d2:	f7ff fe85 	bl	8010ee0 <USBD_CoreFindEP>
 80111d6:	4603      	mov	r3, r0
 80111d8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80111da:	7b7b      	ldrb	r3, [r7, #13]
 80111dc:	2bff      	cmp	r3, #255	@ 0xff
 80111de:	f000 8174 	beq.w	80114ca <USBD_StdEPReq+0x32e>
 80111e2:	7b7b      	ldrb	r3, [r7, #13]
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	f040 8170 	bne.w	80114ca <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80111ea:	7b7a      	ldrb	r2, [r7, #13]
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80111f2:	7b7a      	ldrb	r2, [r7, #13]
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	32ae      	adds	r2, #174	@ 0xae
 80111f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80111fc:	689b      	ldr	r3, [r3, #8]
 80111fe:	2b00      	cmp	r3, #0
 8011200:	f000 8163 	beq.w	80114ca <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8011204:	7b7a      	ldrb	r2, [r7, #13]
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	32ae      	adds	r2, #174	@ 0xae
 801120a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801120e:	689b      	ldr	r3, [r3, #8]
 8011210:	6839      	ldr	r1, [r7, #0]
 8011212:	6878      	ldr	r0, [r7, #4]
 8011214:	4798      	blx	r3
 8011216:	4603      	mov	r3, r0
 8011218:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801121a:	e156      	b.n	80114ca <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801121c:	683b      	ldr	r3, [r7, #0]
 801121e:	785b      	ldrb	r3, [r3, #1]
 8011220:	2b03      	cmp	r3, #3
 8011222:	d008      	beq.n	8011236 <USBD_StdEPReq+0x9a>
 8011224:	2b03      	cmp	r3, #3
 8011226:	f300 8145 	bgt.w	80114b4 <USBD_StdEPReq+0x318>
 801122a:	2b00      	cmp	r3, #0
 801122c:	f000 809b 	beq.w	8011366 <USBD_StdEPReq+0x1ca>
 8011230:	2b01      	cmp	r3, #1
 8011232:	d03c      	beq.n	80112ae <USBD_StdEPReq+0x112>
 8011234:	e13e      	b.n	80114b4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801123c:	b2db      	uxtb	r3, r3
 801123e:	2b02      	cmp	r3, #2
 8011240:	d002      	beq.n	8011248 <USBD_StdEPReq+0xac>
 8011242:	2b03      	cmp	r3, #3
 8011244:	d016      	beq.n	8011274 <USBD_StdEPReq+0xd8>
 8011246:	e02c      	b.n	80112a2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011248:	7bbb      	ldrb	r3, [r7, #14]
 801124a:	2b00      	cmp	r3, #0
 801124c:	d00d      	beq.n	801126a <USBD_StdEPReq+0xce>
 801124e:	7bbb      	ldrb	r3, [r7, #14]
 8011250:	2b80      	cmp	r3, #128	@ 0x80
 8011252:	d00a      	beq.n	801126a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011254:	7bbb      	ldrb	r3, [r7, #14]
 8011256:	4619      	mov	r1, r3
 8011258:	6878      	ldr	r0, [r7, #4]
 801125a:	f001 f9b7 	bl	80125cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801125e:	2180      	movs	r1, #128	@ 0x80
 8011260:	6878      	ldr	r0, [r7, #4]
 8011262:	f001 f9b3 	bl	80125cc <USBD_LL_StallEP>
 8011266:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011268:	e020      	b.n	80112ac <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 801126a:	6839      	ldr	r1, [r7, #0]
 801126c:	6878      	ldr	r0, [r7, #4]
 801126e:	f000 fca4 	bl	8011bba <USBD_CtlError>
              break;
 8011272:	e01b      	b.n	80112ac <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011274:	683b      	ldr	r3, [r7, #0]
 8011276:	885b      	ldrh	r3, [r3, #2]
 8011278:	2b00      	cmp	r3, #0
 801127a:	d10e      	bne.n	801129a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 801127c:	7bbb      	ldrb	r3, [r7, #14]
 801127e:	2b00      	cmp	r3, #0
 8011280:	d00b      	beq.n	801129a <USBD_StdEPReq+0xfe>
 8011282:	7bbb      	ldrb	r3, [r7, #14]
 8011284:	2b80      	cmp	r3, #128	@ 0x80
 8011286:	d008      	beq.n	801129a <USBD_StdEPReq+0xfe>
 8011288:	683b      	ldr	r3, [r7, #0]
 801128a:	88db      	ldrh	r3, [r3, #6]
 801128c:	2b00      	cmp	r3, #0
 801128e:	d104      	bne.n	801129a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8011290:	7bbb      	ldrb	r3, [r7, #14]
 8011292:	4619      	mov	r1, r3
 8011294:	6878      	ldr	r0, [r7, #4]
 8011296:	f001 f999 	bl	80125cc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801129a:	6878      	ldr	r0, [r7, #4]
 801129c:	f000 fd64 	bl	8011d68 <USBD_CtlSendStatus>

              break;
 80112a0:	e004      	b.n	80112ac <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80112a2:	6839      	ldr	r1, [r7, #0]
 80112a4:	6878      	ldr	r0, [r7, #4]
 80112a6:	f000 fc88 	bl	8011bba <USBD_CtlError>
              break;
 80112aa:	bf00      	nop
          }
          break;
 80112ac:	e107      	b.n	80114be <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80112b4:	b2db      	uxtb	r3, r3
 80112b6:	2b02      	cmp	r3, #2
 80112b8:	d002      	beq.n	80112c0 <USBD_StdEPReq+0x124>
 80112ba:	2b03      	cmp	r3, #3
 80112bc:	d016      	beq.n	80112ec <USBD_StdEPReq+0x150>
 80112be:	e04b      	b.n	8011358 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80112c0:	7bbb      	ldrb	r3, [r7, #14]
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d00d      	beq.n	80112e2 <USBD_StdEPReq+0x146>
 80112c6:	7bbb      	ldrb	r3, [r7, #14]
 80112c8:	2b80      	cmp	r3, #128	@ 0x80
 80112ca:	d00a      	beq.n	80112e2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80112cc:	7bbb      	ldrb	r3, [r7, #14]
 80112ce:	4619      	mov	r1, r3
 80112d0:	6878      	ldr	r0, [r7, #4]
 80112d2:	f001 f97b 	bl	80125cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80112d6:	2180      	movs	r1, #128	@ 0x80
 80112d8:	6878      	ldr	r0, [r7, #4]
 80112da:	f001 f977 	bl	80125cc <USBD_LL_StallEP>
 80112de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80112e0:	e040      	b.n	8011364 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80112e2:	6839      	ldr	r1, [r7, #0]
 80112e4:	6878      	ldr	r0, [r7, #4]
 80112e6:	f000 fc68 	bl	8011bba <USBD_CtlError>
              break;
 80112ea:	e03b      	b.n	8011364 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80112ec:	683b      	ldr	r3, [r7, #0]
 80112ee:	885b      	ldrh	r3, [r3, #2]
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d136      	bne.n	8011362 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80112f4:	7bbb      	ldrb	r3, [r7, #14]
 80112f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d004      	beq.n	8011308 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80112fe:	7bbb      	ldrb	r3, [r7, #14]
 8011300:	4619      	mov	r1, r3
 8011302:	6878      	ldr	r0, [r7, #4]
 8011304:	f001 f981 	bl	801260a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8011308:	6878      	ldr	r0, [r7, #4]
 801130a:	f000 fd2d 	bl	8011d68 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801130e:	7bbb      	ldrb	r3, [r7, #14]
 8011310:	4619      	mov	r1, r3
 8011312:	6878      	ldr	r0, [r7, #4]
 8011314:	f7ff fde4 	bl	8010ee0 <USBD_CoreFindEP>
 8011318:	4603      	mov	r3, r0
 801131a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801131c:	7b7b      	ldrb	r3, [r7, #13]
 801131e:	2bff      	cmp	r3, #255	@ 0xff
 8011320:	d01f      	beq.n	8011362 <USBD_StdEPReq+0x1c6>
 8011322:	7b7b      	ldrb	r3, [r7, #13]
 8011324:	2b00      	cmp	r3, #0
 8011326:	d11c      	bne.n	8011362 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8011328:	7b7a      	ldrb	r2, [r7, #13]
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8011330:	7b7a      	ldrb	r2, [r7, #13]
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	32ae      	adds	r2, #174	@ 0xae
 8011336:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801133a:	689b      	ldr	r3, [r3, #8]
 801133c:	2b00      	cmp	r3, #0
 801133e:	d010      	beq.n	8011362 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8011340:	7b7a      	ldrb	r2, [r7, #13]
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	32ae      	adds	r2, #174	@ 0xae
 8011346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801134a:	689b      	ldr	r3, [r3, #8]
 801134c:	6839      	ldr	r1, [r7, #0]
 801134e:	6878      	ldr	r0, [r7, #4]
 8011350:	4798      	blx	r3
 8011352:	4603      	mov	r3, r0
 8011354:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8011356:	e004      	b.n	8011362 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8011358:	6839      	ldr	r1, [r7, #0]
 801135a:	6878      	ldr	r0, [r7, #4]
 801135c:	f000 fc2d 	bl	8011bba <USBD_CtlError>
              break;
 8011360:	e000      	b.n	8011364 <USBD_StdEPReq+0x1c8>
              break;
 8011362:	bf00      	nop
          }
          break;
 8011364:	e0ab      	b.n	80114be <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801136c:	b2db      	uxtb	r3, r3
 801136e:	2b02      	cmp	r3, #2
 8011370:	d002      	beq.n	8011378 <USBD_StdEPReq+0x1dc>
 8011372:	2b03      	cmp	r3, #3
 8011374:	d032      	beq.n	80113dc <USBD_StdEPReq+0x240>
 8011376:	e097      	b.n	80114a8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011378:	7bbb      	ldrb	r3, [r7, #14]
 801137a:	2b00      	cmp	r3, #0
 801137c:	d007      	beq.n	801138e <USBD_StdEPReq+0x1f2>
 801137e:	7bbb      	ldrb	r3, [r7, #14]
 8011380:	2b80      	cmp	r3, #128	@ 0x80
 8011382:	d004      	beq.n	801138e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8011384:	6839      	ldr	r1, [r7, #0]
 8011386:	6878      	ldr	r0, [r7, #4]
 8011388:	f000 fc17 	bl	8011bba <USBD_CtlError>
                break;
 801138c:	e091      	b.n	80114b2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801138e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011392:	2b00      	cmp	r3, #0
 8011394:	da0b      	bge.n	80113ae <USBD_StdEPReq+0x212>
 8011396:	7bbb      	ldrb	r3, [r7, #14]
 8011398:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801139c:	4613      	mov	r3, r2
 801139e:	009b      	lsls	r3, r3, #2
 80113a0:	4413      	add	r3, r2
 80113a2:	009b      	lsls	r3, r3, #2
 80113a4:	3310      	adds	r3, #16
 80113a6:	687a      	ldr	r2, [r7, #4]
 80113a8:	4413      	add	r3, r2
 80113aa:	3304      	adds	r3, #4
 80113ac:	e00b      	b.n	80113c6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80113ae:	7bbb      	ldrb	r3, [r7, #14]
 80113b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80113b4:	4613      	mov	r3, r2
 80113b6:	009b      	lsls	r3, r3, #2
 80113b8:	4413      	add	r3, r2
 80113ba:	009b      	lsls	r3, r3, #2
 80113bc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80113c0:	687a      	ldr	r2, [r7, #4]
 80113c2:	4413      	add	r3, r2
 80113c4:	3304      	adds	r3, #4
 80113c6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80113c8:	68bb      	ldr	r3, [r7, #8]
 80113ca:	2200      	movs	r2, #0
 80113cc:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80113ce:	68bb      	ldr	r3, [r7, #8]
 80113d0:	2202      	movs	r2, #2
 80113d2:	4619      	mov	r1, r3
 80113d4:	6878      	ldr	r0, [r7, #4]
 80113d6:	f000 fc6d 	bl	8011cb4 <USBD_CtlSendData>
              break;
 80113da:	e06a      	b.n	80114b2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80113dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	da11      	bge.n	8011408 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80113e4:	7bbb      	ldrb	r3, [r7, #14]
 80113e6:	f003 020f 	and.w	r2, r3, #15
 80113ea:	6879      	ldr	r1, [r7, #4]
 80113ec:	4613      	mov	r3, r2
 80113ee:	009b      	lsls	r3, r3, #2
 80113f0:	4413      	add	r3, r2
 80113f2:	009b      	lsls	r3, r3, #2
 80113f4:	440b      	add	r3, r1
 80113f6:	3324      	adds	r3, #36	@ 0x24
 80113f8:	881b      	ldrh	r3, [r3, #0]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d117      	bne.n	801142e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80113fe:	6839      	ldr	r1, [r7, #0]
 8011400:	6878      	ldr	r0, [r7, #4]
 8011402:	f000 fbda 	bl	8011bba <USBD_CtlError>
                  break;
 8011406:	e054      	b.n	80114b2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8011408:	7bbb      	ldrb	r3, [r7, #14]
 801140a:	f003 020f 	and.w	r2, r3, #15
 801140e:	6879      	ldr	r1, [r7, #4]
 8011410:	4613      	mov	r3, r2
 8011412:	009b      	lsls	r3, r3, #2
 8011414:	4413      	add	r3, r2
 8011416:	009b      	lsls	r3, r3, #2
 8011418:	440b      	add	r3, r1
 801141a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801141e:	881b      	ldrh	r3, [r3, #0]
 8011420:	2b00      	cmp	r3, #0
 8011422:	d104      	bne.n	801142e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8011424:	6839      	ldr	r1, [r7, #0]
 8011426:	6878      	ldr	r0, [r7, #4]
 8011428:	f000 fbc7 	bl	8011bba <USBD_CtlError>
                  break;
 801142c:	e041      	b.n	80114b2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801142e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011432:	2b00      	cmp	r3, #0
 8011434:	da0b      	bge.n	801144e <USBD_StdEPReq+0x2b2>
 8011436:	7bbb      	ldrb	r3, [r7, #14]
 8011438:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801143c:	4613      	mov	r3, r2
 801143e:	009b      	lsls	r3, r3, #2
 8011440:	4413      	add	r3, r2
 8011442:	009b      	lsls	r3, r3, #2
 8011444:	3310      	adds	r3, #16
 8011446:	687a      	ldr	r2, [r7, #4]
 8011448:	4413      	add	r3, r2
 801144a:	3304      	adds	r3, #4
 801144c:	e00b      	b.n	8011466 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801144e:	7bbb      	ldrb	r3, [r7, #14]
 8011450:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011454:	4613      	mov	r3, r2
 8011456:	009b      	lsls	r3, r3, #2
 8011458:	4413      	add	r3, r2
 801145a:	009b      	lsls	r3, r3, #2
 801145c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8011460:	687a      	ldr	r2, [r7, #4]
 8011462:	4413      	add	r3, r2
 8011464:	3304      	adds	r3, #4
 8011466:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8011468:	7bbb      	ldrb	r3, [r7, #14]
 801146a:	2b00      	cmp	r3, #0
 801146c:	d002      	beq.n	8011474 <USBD_StdEPReq+0x2d8>
 801146e:	7bbb      	ldrb	r3, [r7, #14]
 8011470:	2b80      	cmp	r3, #128	@ 0x80
 8011472:	d103      	bne.n	801147c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8011474:	68bb      	ldr	r3, [r7, #8]
 8011476:	2200      	movs	r2, #0
 8011478:	601a      	str	r2, [r3, #0]
 801147a:	e00e      	b.n	801149a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801147c:	7bbb      	ldrb	r3, [r7, #14]
 801147e:	4619      	mov	r1, r3
 8011480:	6878      	ldr	r0, [r7, #4]
 8011482:	f001 f8e1 	bl	8012648 <USBD_LL_IsStallEP>
 8011486:	4603      	mov	r3, r0
 8011488:	2b00      	cmp	r3, #0
 801148a:	d003      	beq.n	8011494 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 801148c:	68bb      	ldr	r3, [r7, #8]
 801148e:	2201      	movs	r2, #1
 8011490:	601a      	str	r2, [r3, #0]
 8011492:	e002      	b.n	801149a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8011494:	68bb      	ldr	r3, [r7, #8]
 8011496:	2200      	movs	r2, #0
 8011498:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801149a:	68bb      	ldr	r3, [r7, #8]
 801149c:	2202      	movs	r2, #2
 801149e:	4619      	mov	r1, r3
 80114a0:	6878      	ldr	r0, [r7, #4]
 80114a2:	f000 fc07 	bl	8011cb4 <USBD_CtlSendData>
              break;
 80114a6:	e004      	b.n	80114b2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80114a8:	6839      	ldr	r1, [r7, #0]
 80114aa:	6878      	ldr	r0, [r7, #4]
 80114ac:	f000 fb85 	bl	8011bba <USBD_CtlError>
              break;
 80114b0:	bf00      	nop
          }
          break;
 80114b2:	e004      	b.n	80114be <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80114b4:	6839      	ldr	r1, [r7, #0]
 80114b6:	6878      	ldr	r0, [r7, #4]
 80114b8:	f000 fb7f 	bl	8011bba <USBD_CtlError>
          break;
 80114bc:	bf00      	nop
      }
      break;
 80114be:	e005      	b.n	80114cc <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80114c0:	6839      	ldr	r1, [r7, #0]
 80114c2:	6878      	ldr	r0, [r7, #4]
 80114c4:	f000 fb79 	bl	8011bba <USBD_CtlError>
      break;
 80114c8:	e000      	b.n	80114cc <USBD_StdEPReq+0x330>
      break;
 80114ca:	bf00      	nop
  }

  return ret;
 80114cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80114ce:	4618      	mov	r0, r3
 80114d0:	3710      	adds	r7, #16
 80114d2:	46bd      	mov	sp, r7
 80114d4:	bd80      	pop	{r7, pc}
	...

080114d8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80114d8:	b580      	push	{r7, lr}
 80114da:	b084      	sub	sp, #16
 80114dc:	af00      	add	r7, sp, #0
 80114de:	6078      	str	r0, [r7, #4]
 80114e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80114e2:	2300      	movs	r3, #0
 80114e4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80114e6:	2300      	movs	r3, #0
 80114e8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80114ea:	2300      	movs	r3, #0
 80114ec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80114ee:	683b      	ldr	r3, [r7, #0]
 80114f0:	885b      	ldrh	r3, [r3, #2]
 80114f2:	0a1b      	lsrs	r3, r3, #8
 80114f4:	b29b      	uxth	r3, r3
 80114f6:	3b01      	subs	r3, #1
 80114f8:	2b0e      	cmp	r3, #14
 80114fa:	f200 8152 	bhi.w	80117a2 <USBD_GetDescriptor+0x2ca>
 80114fe:	a201      	add	r2, pc, #4	@ (adr r2, 8011504 <USBD_GetDescriptor+0x2c>)
 8011500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011504:	08011575 	.word	0x08011575
 8011508:	0801158d 	.word	0x0801158d
 801150c:	080115cd 	.word	0x080115cd
 8011510:	080117a3 	.word	0x080117a3
 8011514:	080117a3 	.word	0x080117a3
 8011518:	08011743 	.word	0x08011743
 801151c:	0801176f 	.word	0x0801176f
 8011520:	080117a3 	.word	0x080117a3
 8011524:	080117a3 	.word	0x080117a3
 8011528:	080117a3 	.word	0x080117a3
 801152c:	080117a3 	.word	0x080117a3
 8011530:	080117a3 	.word	0x080117a3
 8011534:	080117a3 	.word	0x080117a3
 8011538:	080117a3 	.word	0x080117a3
 801153c:	08011541 	.word	0x08011541
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011546:	69db      	ldr	r3, [r3, #28]
 8011548:	2b00      	cmp	r3, #0
 801154a:	d00b      	beq.n	8011564 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011552:	69db      	ldr	r3, [r3, #28]
 8011554:	687a      	ldr	r2, [r7, #4]
 8011556:	7c12      	ldrb	r2, [r2, #16]
 8011558:	f107 0108 	add.w	r1, r7, #8
 801155c:	4610      	mov	r0, r2
 801155e:	4798      	blx	r3
 8011560:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011562:	e126      	b.n	80117b2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8011564:	6839      	ldr	r1, [r7, #0]
 8011566:	6878      	ldr	r0, [r7, #4]
 8011568:	f000 fb27 	bl	8011bba <USBD_CtlError>
        err++;
 801156c:	7afb      	ldrb	r3, [r7, #11]
 801156e:	3301      	adds	r3, #1
 8011570:	72fb      	strb	r3, [r7, #11]
      break;
 8011572:	e11e      	b.n	80117b2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801157a:	681b      	ldr	r3, [r3, #0]
 801157c:	687a      	ldr	r2, [r7, #4]
 801157e:	7c12      	ldrb	r2, [r2, #16]
 8011580:	f107 0108 	add.w	r1, r7, #8
 8011584:	4610      	mov	r0, r2
 8011586:	4798      	blx	r3
 8011588:	60f8      	str	r0, [r7, #12]
      break;
 801158a:	e112      	b.n	80117b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	7c1b      	ldrb	r3, [r3, #16]
 8011590:	2b00      	cmp	r3, #0
 8011592:	d10d      	bne.n	80115b0 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801159a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801159c:	f107 0208 	add.w	r2, r7, #8
 80115a0:	4610      	mov	r0, r2
 80115a2:	4798      	blx	r3
 80115a4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80115a6:	68fb      	ldr	r3, [r7, #12]
 80115a8:	3301      	adds	r3, #1
 80115aa:	2202      	movs	r2, #2
 80115ac:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80115ae:	e100      	b.n	80117b2 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80115b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80115b8:	f107 0208 	add.w	r2, r7, #8
 80115bc:	4610      	mov	r0, r2
 80115be:	4798      	blx	r3
 80115c0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	3301      	adds	r3, #1
 80115c6:	2202      	movs	r2, #2
 80115c8:	701a      	strb	r2, [r3, #0]
      break;
 80115ca:	e0f2      	b.n	80117b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80115cc:	683b      	ldr	r3, [r7, #0]
 80115ce:	885b      	ldrh	r3, [r3, #2]
 80115d0:	b2db      	uxtb	r3, r3
 80115d2:	2b05      	cmp	r3, #5
 80115d4:	f200 80ac 	bhi.w	8011730 <USBD_GetDescriptor+0x258>
 80115d8:	a201      	add	r2, pc, #4	@ (adr r2, 80115e0 <USBD_GetDescriptor+0x108>)
 80115da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115de:	bf00      	nop
 80115e0:	080115f9 	.word	0x080115f9
 80115e4:	0801162d 	.word	0x0801162d
 80115e8:	08011661 	.word	0x08011661
 80115ec:	08011695 	.word	0x08011695
 80115f0:	080116c9 	.word	0x080116c9
 80115f4:	080116fd 	.word	0x080116fd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80115fe:	685b      	ldr	r3, [r3, #4]
 8011600:	2b00      	cmp	r3, #0
 8011602:	d00b      	beq.n	801161c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801160a:	685b      	ldr	r3, [r3, #4]
 801160c:	687a      	ldr	r2, [r7, #4]
 801160e:	7c12      	ldrb	r2, [r2, #16]
 8011610:	f107 0108 	add.w	r1, r7, #8
 8011614:	4610      	mov	r0, r2
 8011616:	4798      	blx	r3
 8011618:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801161a:	e091      	b.n	8011740 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801161c:	6839      	ldr	r1, [r7, #0]
 801161e:	6878      	ldr	r0, [r7, #4]
 8011620:	f000 facb 	bl	8011bba <USBD_CtlError>
            err++;
 8011624:	7afb      	ldrb	r3, [r7, #11]
 8011626:	3301      	adds	r3, #1
 8011628:	72fb      	strb	r3, [r7, #11]
          break;
 801162a:	e089      	b.n	8011740 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011632:	689b      	ldr	r3, [r3, #8]
 8011634:	2b00      	cmp	r3, #0
 8011636:	d00b      	beq.n	8011650 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801163e:	689b      	ldr	r3, [r3, #8]
 8011640:	687a      	ldr	r2, [r7, #4]
 8011642:	7c12      	ldrb	r2, [r2, #16]
 8011644:	f107 0108 	add.w	r1, r7, #8
 8011648:	4610      	mov	r0, r2
 801164a:	4798      	blx	r3
 801164c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801164e:	e077      	b.n	8011740 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011650:	6839      	ldr	r1, [r7, #0]
 8011652:	6878      	ldr	r0, [r7, #4]
 8011654:	f000 fab1 	bl	8011bba <USBD_CtlError>
            err++;
 8011658:	7afb      	ldrb	r3, [r7, #11]
 801165a:	3301      	adds	r3, #1
 801165c:	72fb      	strb	r3, [r7, #11]
          break;
 801165e:	e06f      	b.n	8011740 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011666:	68db      	ldr	r3, [r3, #12]
 8011668:	2b00      	cmp	r3, #0
 801166a:	d00b      	beq.n	8011684 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011672:	68db      	ldr	r3, [r3, #12]
 8011674:	687a      	ldr	r2, [r7, #4]
 8011676:	7c12      	ldrb	r2, [r2, #16]
 8011678:	f107 0108 	add.w	r1, r7, #8
 801167c:	4610      	mov	r0, r2
 801167e:	4798      	blx	r3
 8011680:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011682:	e05d      	b.n	8011740 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011684:	6839      	ldr	r1, [r7, #0]
 8011686:	6878      	ldr	r0, [r7, #4]
 8011688:	f000 fa97 	bl	8011bba <USBD_CtlError>
            err++;
 801168c:	7afb      	ldrb	r3, [r7, #11]
 801168e:	3301      	adds	r3, #1
 8011690:	72fb      	strb	r3, [r7, #11]
          break;
 8011692:	e055      	b.n	8011740 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801169a:	691b      	ldr	r3, [r3, #16]
 801169c:	2b00      	cmp	r3, #0
 801169e:	d00b      	beq.n	80116b8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80116a6:	691b      	ldr	r3, [r3, #16]
 80116a8:	687a      	ldr	r2, [r7, #4]
 80116aa:	7c12      	ldrb	r2, [r2, #16]
 80116ac:	f107 0108 	add.w	r1, r7, #8
 80116b0:	4610      	mov	r0, r2
 80116b2:	4798      	blx	r3
 80116b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80116b6:	e043      	b.n	8011740 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80116b8:	6839      	ldr	r1, [r7, #0]
 80116ba:	6878      	ldr	r0, [r7, #4]
 80116bc:	f000 fa7d 	bl	8011bba <USBD_CtlError>
            err++;
 80116c0:	7afb      	ldrb	r3, [r7, #11]
 80116c2:	3301      	adds	r3, #1
 80116c4:	72fb      	strb	r3, [r7, #11]
          break;
 80116c6:	e03b      	b.n	8011740 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80116ce:	695b      	ldr	r3, [r3, #20]
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d00b      	beq.n	80116ec <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80116da:	695b      	ldr	r3, [r3, #20]
 80116dc:	687a      	ldr	r2, [r7, #4]
 80116de:	7c12      	ldrb	r2, [r2, #16]
 80116e0:	f107 0108 	add.w	r1, r7, #8
 80116e4:	4610      	mov	r0, r2
 80116e6:	4798      	blx	r3
 80116e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80116ea:	e029      	b.n	8011740 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80116ec:	6839      	ldr	r1, [r7, #0]
 80116ee:	6878      	ldr	r0, [r7, #4]
 80116f0:	f000 fa63 	bl	8011bba <USBD_CtlError>
            err++;
 80116f4:	7afb      	ldrb	r3, [r7, #11]
 80116f6:	3301      	adds	r3, #1
 80116f8:	72fb      	strb	r3, [r7, #11]
          break;
 80116fa:	e021      	b.n	8011740 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011702:	699b      	ldr	r3, [r3, #24]
 8011704:	2b00      	cmp	r3, #0
 8011706:	d00b      	beq.n	8011720 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801170e:	699b      	ldr	r3, [r3, #24]
 8011710:	687a      	ldr	r2, [r7, #4]
 8011712:	7c12      	ldrb	r2, [r2, #16]
 8011714:	f107 0108 	add.w	r1, r7, #8
 8011718:	4610      	mov	r0, r2
 801171a:	4798      	blx	r3
 801171c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801171e:	e00f      	b.n	8011740 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011720:	6839      	ldr	r1, [r7, #0]
 8011722:	6878      	ldr	r0, [r7, #4]
 8011724:	f000 fa49 	bl	8011bba <USBD_CtlError>
            err++;
 8011728:	7afb      	ldrb	r3, [r7, #11]
 801172a:	3301      	adds	r3, #1
 801172c:	72fb      	strb	r3, [r7, #11]
          break;
 801172e:	e007      	b.n	8011740 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8011730:	6839      	ldr	r1, [r7, #0]
 8011732:	6878      	ldr	r0, [r7, #4]
 8011734:	f000 fa41 	bl	8011bba <USBD_CtlError>
          err++;
 8011738:	7afb      	ldrb	r3, [r7, #11]
 801173a:	3301      	adds	r3, #1
 801173c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801173e:	bf00      	nop
      }
      break;
 8011740:	e037      	b.n	80117b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	7c1b      	ldrb	r3, [r3, #16]
 8011746:	2b00      	cmp	r3, #0
 8011748:	d109      	bne.n	801175e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011750:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011752:	f107 0208 	add.w	r2, r7, #8
 8011756:	4610      	mov	r0, r2
 8011758:	4798      	blx	r3
 801175a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801175c:	e029      	b.n	80117b2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801175e:	6839      	ldr	r1, [r7, #0]
 8011760:	6878      	ldr	r0, [r7, #4]
 8011762:	f000 fa2a 	bl	8011bba <USBD_CtlError>
        err++;
 8011766:	7afb      	ldrb	r3, [r7, #11]
 8011768:	3301      	adds	r3, #1
 801176a:	72fb      	strb	r3, [r7, #11]
      break;
 801176c:	e021      	b.n	80117b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	7c1b      	ldrb	r3, [r3, #16]
 8011772:	2b00      	cmp	r3, #0
 8011774:	d10d      	bne.n	8011792 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8011776:	687b      	ldr	r3, [r7, #4]
 8011778:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801177e:	f107 0208 	add.w	r2, r7, #8
 8011782:	4610      	mov	r0, r2
 8011784:	4798      	blx	r3
 8011786:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8011788:	68fb      	ldr	r3, [r7, #12]
 801178a:	3301      	adds	r3, #1
 801178c:	2207      	movs	r2, #7
 801178e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011790:	e00f      	b.n	80117b2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8011792:	6839      	ldr	r1, [r7, #0]
 8011794:	6878      	ldr	r0, [r7, #4]
 8011796:	f000 fa10 	bl	8011bba <USBD_CtlError>
        err++;
 801179a:	7afb      	ldrb	r3, [r7, #11]
 801179c:	3301      	adds	r3, #1
 801179e:	72fb      	strb	r3, [r7, #11]
      break;
 80117a0:	e007      	b.n	80117b2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80117a2:	6839      	ldr	r1, [r7, #0]
 80117a4:	6878      	ldr	r0, [r7, #4]
 80117a6:	f000 fa08 	bl	8011bba <USBD_CtlError>
      err++;
 80117aa:	7afb      	ldrb	r3, [r7, #11]
 80117ac:	3301      	adds	r3, #1
 80117ae:	72fb      	strb	r3, [r7, #11]
      break;
 80117b0:	bf00      	nop
  }

  if (err != 0U)
 80117b2:	7afb      	ldrb	r3, [r7, #11]
 80117b4:	2b00      	cmp	r3, #0
 80117b6:	d11e      	bne.n	80117f6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80117b8:	683b      	ldr	r3, [r7, #0]
 80117ba:	88db      	ldrh	r3, [r3, #6]
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d016      	beq.n	80117ee <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80117c0:	893b      	ldrh	r3, [r7, #8]
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d00e      	beq.n	80117e4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80117c6:	683b      	ldr	r3, [r7, #0]
 80117c8:	88da      	ldrh	r2, [r3, #6]
 80117ca:	893b      	ldrh	r3, [r7, #8]
 80117cc:	4293      	cmp	r3, r2
 80117ce:	bf28      	it	cs
 80117d0:	4613      	movcs	r3, r2
 80117d2:	b29b      	uxth	r3, r3
 80117d4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80117d6:	893b      	ldrh	r3, [r7, #8]
 80117d8:	461a      	mov	r2, r3
 80117da:	68f9      	ldr	r1, [r7, #12]
 80117dc:	6878      	ldr	r0, [r7, #4]
 80117de:	f000 fa69 	bl	8011cb4 <USBD_CtlSendData>
 80117e2:	e009      	b.n	80117f8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80117e4:	6839      	ldr	r1, [r7, #0]
 80117e6:	6878      	ldr	r0, [r7, #4]
 80117e8:	f000 f9e7 	bl	8011bba <USBD_CtlError>
 80117ec:	e004      	b.n	80117f8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80117ee:	6878      	ldr	r0, [r7, #4]
 80117f0:	f000 faba 	bl	8011d68 <USBD_CtlSendStatus>
 80117f4:	e000      	b.n	80117f8 <USBD_GetDescriptor+0x320>
    return;
 80117f6:	bf00      	nop
  }
}
 80117f8:	3710      	adds	r7, #16
 80117fa:	46bd      	mov	sp, r7
 80117fc:	bd80      	pop	{r7, pc}
 80117fe:	bf00      	nop

08011800 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011800:	b580      	push	{r7, lr}
 8011802:	b084      	sub	sp, #16
 8011804:	af00      	add	r7, sp, #0
 8011806:	6078      	str	r0, [r7, #4]
 8011808:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801180a:	683b      	ldr	r3, [r7, #0]
 801180c:	889b      	ldrh	r3, [r3, #4]
 801180e:	2b00      	cmp	r3, #0
 8011810:	d131      	bne.n	8011876 <USBD_SetAddress+0x76>
 8011812:	683b      	ldr	r3, [r7, #0]
 8011814:	88db      	ldrh	r3, [r3, #6]
 8011816:	2b00      	cmp	r3, #0
 8011818:	d12d      	bne.n	8011876 <USBD_SetAddress+0x76>
 801181a:	683b      	ldr	r3, [r7, #0]
 801181c:	885b      	ldrh	r3, [r3, #2]
 801181e:	2b7f      	cmp	r3, #127	@ 0x7f
 8011820:	d829      	bhi.n	8011876 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8011822:	683b      	ldr	r3, [r7, #0]
 8011824:	885b      	ldrh	r3, [r3, #2]
 8011826:	b2db      	uxtb	r3, r3
 8011828:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801182c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011834:	b2db      	uxtb	r3, r3
 8011836:	2b03      	cmp	r3, #3
 8011838:	d104      	bne.n	8011844 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801183a:	6839      	ldr	r1, [r7, #0]
 801183c:	6878      	ldr	r0, [r7, #4]
 801183e:	f000 f9bc 	bl	8011bba <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011842:	e01d      	b.n	8011880 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	7bfa      	ldrb	r2, [r7, #15]
 8011848:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801184c:	7bfb      	ldrb	r3, [r7, #15]
 801184e:	4619      	mov	r1, r3
 8011850:	6878      	ldr	r0, [r7, #4]
 8011852:	f000 ff25 	bl	80126a0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8011856:	6878      	ldr	r0, [r7, #4]
 8011858:	f000 fa86 	bl	8011d68 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801185c:	7bfb      	ldrb	r3, [r7, #15]
 801185e:	2b00      	cmp	r3, #0
 8011860:	d004      	beq.n	801186c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	2202      	movs	r2, #2
 8011866:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801186a:	e009      	b.n	8011880 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	2201      	movs	r2, #1
 8011870:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011874:	e004      	b.n	8011880 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8011876:	6839      	ldr	r1, [r7, #0]
 8011878:	6878      	ldr	r0, [r7, #4]
 801187a:	f000 f99e 	bl	8011bba <USBD_CtlError>
  }
}
 801187e:	bf00      	nop
 8011880:	bf00      	nop
 8011882:	3710      	adds	r7, #16
 8011884:	46bd      	mov	sp, r7
 8011886:	bd80      	pop	{r7, pc}

08011888 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011888:	b580      	push	{r7, lr}
 801188a:	b084      	sub	sp, #16
 801188c:	af00      	add	r7, sp, #0
 801188e:	6078      	str	r0, [r7, #4]
 8011890:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011892:	2300      	movs	r3, #0
 8011894:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8011896:	683b      	ldr	r3, [r7, #0]
 8011898:	885b      	ldrh	r3, [r3, #2]
 801189a:	b2da      	uxtb	r2, r3
 801189c:	4b4e      	ldr	r3, [pc, #312]	@ (80119d8 <USBD_SetConfig+0x150>)
 801189e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80118a0:	4b4d      	ldr	r3, [pc, #308]	@ (80119d8 <USBD_SetConfig+0x150>)
 80118a2:	781b      	ldrb	r3, [r3, #0]
 80118a4:	2b01      	cmp	r3, #1
 80118a6:	d905      	bls.n	80118b4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80118a8:	6839      	ldr	r1, [r7, #0]
 80118aa:	6878      	ldr	r0, [r7, #4]
 80118ac:	f000 f985 	bl	8011bba <USBD_CtlError>
    return USBD_FAIL;
 80118b0:	2303      	movs	r3, #3
 80118b2:	e08c      	b.n	80119ce <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80118ba:	b2db      	uxtb	r3, r3
 80118bc:	2b02      	cmp	r3, #2
 80118be:	d002      	beq.n	80118c6 <USBD_SetConfig+0x3e>
 80118c0:	2b03      	cmp	r3, #3
 80118c2:	d029      	beq.n	8011918 <USBD_SetConfig+0x90>
 80118c4:	e075      	b.n	80119b2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80118c6:	4b44      	ldr	r3, [pc, #272]	@ (80119d8 <USBD_SetConfig+0x150>)
 80118c8:	781b      	ldrb	r3, [r3, #0]
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d020      	beq.n	8011910 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80118ce:	4b42      	ldr	r3, [pc, #264]	@ (80119d8 <USBD_SetConfig+0x150>)
 80118d0:	781b      	ldrb	r3, [r3, #0]
 80118d2:	461a      	mov	r2, r3
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80118d8:	4b3f      	ldr	r3, [pc, #252]	@ (80119d8 <USBD_SetConfig+0x150>)
 80118da:	781b      	ldrb	r3, [r3, #0]
 80118dc:	4619      	mov	r1, r3
 80118de:	6878      	ldr	r0, [r7, #4]
 80118e0:	f7fe ffb9 	bl	8010856 <USBD_SetClassConfig>
 80118e4:	4603      	mov	r3, r0
 80118e6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80118e8:	7bfb      	ldrb	r3, [r7, #15]
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	d008      	beq.n	8011900 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80118ee:	6839      	ldr	r1, [r7, #0]
 80118f0:	6878      	ldr	r0, [r7, #4]
 80118f2:	f000 f962 	bl	8011bba <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	2202      	movs	r2, #2
 80118fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80118fe:	e065      	b.n	80119cc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8011900:	6878      	ldr	r0, [r7, #4]
 8011902:	f000 fa31 	bl	8011d68 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	2203      	movs	r2, #3
 801190a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801190e:	e05d      	b.n	80119cc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011910:	6878      	ldr	r0, [r7, #4]
 8011912:	f000 fa29 	bl	8011d68 <USBD_CtlSendStatus>
      break;
 8011916:	e059      	b.n	80119cc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8011918:	4b2f      	ldr	r3, [pc, #188]	@ (80119d8 <USBD_SetConfig+0x150>)
 801191a:	781b      	ldrb	r3, [r3, #0]
 801191c:	2b00      	cmp	r3, #0
 801191e:	d112      	bne.n	8011946 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	2202      	movs	r2, #2
 8011924:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8011928:	4b2b      	ldr	r3, [pc, #172]	@ (80119d8 <USBD_SetConfig+0x150>)
 801192a:	781b      	ldrb	r3, [r3, #0]
 801192c:	461a      	mov	r2, r3
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011932:	4b29      	ldr	r3, [pc, #164]	@ (80119d8 <USBD_SetConfig+0x150>)
 8011934:	781b      	ldrb	r3, [r3, #0]
 8011936:	4619      	mov	r1, r3
 8011938:	6878      	ldr	r0, [r7, #4]
 801193a:	f7fe ffa8 	bl	801088e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801193e:	6878      	ldr	r0, [r7, #4]
 8011940:	f000 fa12 	bl	8011d68 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011944:	e042      	b.n	80119cc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8011946:	4b24      	ldr	r3, [pc, #144]	@ (80119d8 <USBD_SetConfig+0x150>)
 8011948:	781b      	ldrb	r3, [r3, #0]
 801194a:	461a      	mov	r2, r3
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	685b      	ldr	r3, [r3, #4]
 8011950:	429a      	cmp	r2, r3
 8011952:	d02a      	beq.n	80119aa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	685b      	ldr	r3, [r3, #4]
 8011958:	b2db      	uxtb	r3, r3
 801195a:	4619      	mov	r1, r3
 801195c:	6878      	ldr	r0, [r7, #4]
 801195e:	f7fe ff96 	bl	801088e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8011962:	4b1d      	ldr	r3, [pc, #116]	@ (80119d8 <USBD_SetConfig+0x150>)
 8011964:	781b      	ldrb	r3, [r3, #0]
 8011966:	461a      	mov	r2, r3
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801196c:	4b1a      	ldr	r3, [pc, #104]	@ (80119d8 <USBD_SetConfig+0x150>)
 801196e:	781b      	ldrb	r3, [r3, #0]
 8011970:	4619      	mov	r1, r3
 8011972:	6878      	ldr	r0, [r7, #4]
 8011974:	f7fe ff6f 	bl	8010856 <USBD_SetClassConfig>
 8011978:	4603      	mov	r3, r0
 801197a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801197c:	7bfb      	ldrb	r3, [r7, #15]
 801197e:	2b00      	cmp	r3, #0
 8011980:	d00f      	beq.n	80119a2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8011982:	6839      	ldr	r1, [r7, #0]
 8011984:	6878      	ldr	r0, [r7, #4]
 8011986:	f000 f918 	bl	8011bba <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	685b      	ldr	r3, [r3, #4]
 801198e:	b2db      	uxtb	r3, r3
 8011990:	4619      	mov	r1, r3
 8011992:	6878      	ldr	r0, [r7, #4]
 8011994:	f7fe ff7b 	bl	801088e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	2202      	movs	r2, #2
 801199c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80119a0:	e014      	b.n	80119cc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80119a2:	6878      	ldr	r0, [r7, #4]
 80119a4:	f000 f9e0 	bl	8011d68 <USBD_CtlSendStatus>
      break;
 80119a8:	e010      	b.n	80119cc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80119aa:	6878      	ldr	r0, [r7, #4]
 80119ac:	f000 f9dc 	bl	8011d68 <USBD_CtlSendStatus>
      break;
 80119b0:	e00c      	b.n	80119cc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80119b2:	6839      	ldr	r1, [r7, #0]
 80119b4:	6878      	ldr	r0, [r7, #4]
 80119b6:	f000 f900 	bl	8011bba <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80119ba:	4b07      	ldr	r3, [pc, #28]	@ (80119d8 <USBD_SetConfig+0x150>)
 80119bc:	781b      	ldrb	r3, [r3, #0]
 80119be:	4619      	mov	r1, r3
 80119c0:	6878      	ldr	r0, [r7, #4]
 80119c2:	f7fe ff64 	bl	801088e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80119c6:	2303      	movs	r3, #3
 80119c8:	73fb      	strb	r3, [r7, #15]
      break;
 80119ca:	bf00      	nop
  }

  return ret;
 80119cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80119ce:	4618      	mov	r0, r3
 80119d0:	3710      	adds	r7, #16
 80119d2:	46bd      	mov	sp, r7
 80119d4:	bd80      	pop	{r7, pc}
 80119d6:	bf00      	nop
 80119d8:	24002f40 	.word	0x24002f40

080119dc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80119dc:	b580      	push	{r7, lr}
 80119de:	b082      	sub	sp, #8
 80119e0:	af00      	add	r7, sp, #0
 80119e2:	6078      	str	r0, [r7, #4]
 80119e4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80119e6:	683b      	ldr	r3, [r7, #0]
 80119e8:	88db      	ldrh	r3, [r3, #6]
 80119ea:	2b01      	cmp	r3, #1
 80119ec:	d004      	beq.n	80119f8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80119ee:	6839      	ldr	r1, [r7, #0]
 80119f0:	6878      	ldr	r0, [r7, #4]
 80119f2:	f000 f8e2 	bl	8011bba <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80119f6:	e023      	b.n	8011a40 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80119fe:	b2db      	uxtb	r3, r3
 8011a00:	2b02      	cmp	r3, #2
 8011a02:	dc02      	bgt.n	8011a0a <USBD_GetConfig+0x2e>
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	dc03      	bgt.n	8011a10 <USBD_GetConfig+0x34>
 8011a08:	e015      	b.n	8011a36 <USBD_GetConfig+0x5a>
 8011a0a:	2b03      	cmp	r3, #3
 8011a0c:	d00b      	beq.n	8011a26 <USBD_GetConfig+0x4a>
 8011a0e:	e012      	b.n	8011a36 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	2200      	movs	r2, #0
 8011a14:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	3308      	adds	r3, #8
 8011a1a:	2201      	movs	r2, #1
 8011a1c:	4619      	mov	r1, r3
 8011a1e:	6878      	ldr	r0, [r7, #4]
 8011a20:	f000 f948 	bl	8011cb4 <USBD_CtlSendData>
        break;
 8011a24:	e00c      	b.n	8011a40 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	3304      	adds	r3, #4
 8011a2a:	2201      	movs	r2, #1
 8011a2c:	4619      	mov	r1, r3
 8011a2e:	6878      	ldr	r0, [r7, #4]
 8011a30:	f000 f940 	bl	8011cb4 <USBD_CtlSendData>
        break;
 8011a34:	e004      	b.n	8011a40 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8011a36:	6839      	ldr	r1, [r7, #0]
 8011a38:	6878      	ldr	r0, [r7, #4]
 8011a3a:	f000 f8be 	bl	8011bba <USBD_CtlError>
        break;
 8011a3e:	bf00      	nop
}
 8011a40:	bf00      	nop
 8011a42:	3708      	adds	r7, #8
 8011a44:	46bd      	mov	sp, r7
 8011a46:	bd80      	pop	{r7, pc}

08011a48 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011a48:	b580      	push	{r7, lr}
 8011a4a:	b082      	sub	sp, #8
 8011a4c:	af00      	add	r7, sp, #0
 8011a4e:	6078      	str	r0, [r7, #4]
 8011a50:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011a58:	b2db      	uxtb	r3, r3
 8011a5a:	3b01      	subs	r3, #1
 8011a5c:	2b02      	cmp	r3, #2
 8011a5e:	d81e      	bhi.n	8011a9e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8011a60:	683b      	ldr	r3, [r7, #0]
 8011a62:	88db      	ldrh	r3, [r3, #6]
 8011a64:	2b02      	cmp	r3, #2
 8011a66:	d004      	beq.n	8011a72 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8011a68:	6839      	ldr	r1, [r7, #0]
 8011a6a:	6878      	ldr	r0, [r7, #4]
 8011a6c:	f000 f8a5 	bl	8011bba <USBD_CtlError>
        break;
 8011a70:	e01a      	b.n	8011aa8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	2201      	movs	r2, #1
 8011a76:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d005      	beq.n	8011a8e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	68db      	ldr	r3, [r3, #12]
 8011a86:	f043 0202 	orr.w	r2, r3, #2
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	330c      	adds	r3, #12
 8011a92:	2202      	movs	r2, #2
 8011a94:	4619      	mov	r1, r3
 8011a96:	6878      	ldr	r0, [r7, #4]
 8011a98:	f000 f90c 	bl	8011cb4 <USBD_CtlSendData>
      break;
 8011a9c:	e004      	b.n	8011aa8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8011a9e:	6839      	ldr	r1, [r7, #0]
 8011aa0:	6878      	ldr	r0, [r7, #4]
 8011aa2:	f000 f88a 	bl	8011bba <USBD_CtlError>
      break;
 8011aa6:	bf00      	nop
  }
}
 8011aa8:	bf00      	nop
 8011aaa:	3708      	adds	r7, #8
 8011aac:	46bd      	mov	sp, r7
 8011aae:	bd80      	pop	{r7, pc}

08011ab0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	b082      	sub	sp, #8
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	6078      	str	r0, [r7, #4]
 8011ab8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011aba:	683b      	ldr	r3, [r7, #0]
 8011abc:	885b      	ldrh	r3, [r3, #2]
 8011abe:	2b01      	cmp	r3, #1
 8011ac0:	d107      	bne.n	8011ad2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	2201      	movs	r2, #1
 8011ac6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8011aca:	6878      	ldr	r0, [r7, #4]
 8011acc:	f000 f94c 	bl	8011d68 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8011ad0:	e013      	b.n	8011afa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8011ad2:	683b      	ldr	r3, [r7, #0]
 8011ad4:	885b      	ldrh	r3, [r3, #2]
 8011ad6:	2b02      	cmp	r3, #2
 8011ad8:	d10b      	bne.n	8011af2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8011ada:	683b      	ldr	r3, [r7, #0]
 8011adc:	889b      	ldrh	r3, [r3, #4]
 8011ade:	0a1b      	lsrs	r3, r3, #8
 8011ae0:	b29b      	uxth	r3, r3
 8011ae2:	b2da      	uxtb	r2, r3
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8011aea:	6878      	ldr	r0, [r7, #4]
 8011aec:	f000 f93c 	bl	8011d68 <USBD_CtlSendStatus>
}
 8011af0:	e003      	b.n	8011afa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8011af2:	6839      	ldr	r1, [r7, #0]
 8011af4:	6878      	ldr	r0, [r7, #4]
 8011af6:	f000 f860 	bl	8011bba <USBD_CtlError>
}
 8011afa:	bf00      	nop
 8011afc:	3708      	adds	r7, #8
 8011afe:	46bd      	mov	sp, r7
 8011b00:	bd80      	pop	{r7, pc}

08011b02 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011b02:	b580      	push	{r7, lr}
 8011b04:	b082      	sub	sp, #8
 8011b06:	af00      	add	r7, sp, #0
 8011b08:	6078      	str	r0, [r7, #4]
 8011b0a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011b12:	b2db      	uxtb	r3, r3
 8011b14:	3b01      	subs	r3, #1
 8011b16:	2b02      	cmp	r3, #2
 8011b18:	d80b      	bhi.n	8011b32 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011b1a:	683b      	ldr	r3, [r7, #0]
 8011b1c:	885b      	ldrh	r3, [r3, #2]
 8011b1e:	2b01      	cmp	r3, #1
 8011b20:	d10c      	bne.n	8011b3c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	2200      	movs	r2, #0
 8011b26:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8011b2a:	6878      	ldr	r0, [r7, #4]
 8011b2c:	f000 f91c 	bl	8011d68 <USBD_CtlSendStatus>
      }
      break;
 8011b30:	e004      	b.n	8011b3c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8011b32:	6839      	ldr	r1, [r7, #0]
 8011b34:	6878      	ldr	r0, [r7, #4]
 8011b36:	f000 f840 	bl	8011bba <USBD_CtlError>
      break;
 8011b3a:	e000      	b.n	8011b3e <USBD_ClrFeature+0x3c>
      break;
 8011b3c:	bf00      	nop
  }
}
 8011b3e:	bf00      	nop
 8011b40:	3708      	adds	r7, #8
 8011b42:	46bd      	mov	sp, r7
 8011b44:	bd80      	pop	{r7, pc}

08011b46 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8011b46:	b580      	push	{r7, lr}
 8011b48:	b084      	sub	sp, #16
 8011b4a:	af00      	add	r7, sp, #0
 8011b4c:	6078      	str	r0, [r7, #4]
 8011b4e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8011b50:	683b      	ldr	r3, [r7, #0]
 8011b52:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	781a      	ldrb	r2, [r3, #0]
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8011b5c:	68fb      	ldr	r3, [r7, #12]
 8011b5e:	3301      	adds	r3, #1
 8011b60:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8011b62:	68fb      	ldr	r3, [r7, #12]
 8011b64:	781a      	ldrb	r2, [r3, #0]
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8011b6a:	68fb      	ldr	r3, [r7, #12]
 8011b6c:	3301      	adds	r3, #1
 8011b6e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8011b70:	68f8      	ldr	r0, [r7, #12]
 8011b72:	f7ff fa16 	bl	8010fa2 <SWAPBYTE>
 8011b76:	4603      	mov	r3, r0
 8011b78:	461a      	mov	r2, r3
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011b7e:	68fb      	ldr	r3, [r7, #12]
 8011b80:	3301      	adds	r3, #1
 8011b82:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011b84:	68fb      	ldr	r3, [r7, #12]
 8011b86:	3301      	adds	r3, #1
 8011b88:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011b8a:	68f8      	ldr	r0, [r7, #12]
 8011b8c:	f7ff fa09 	bl	8010fa2 <SWAPBYTE>
 8011b90:	4603      	mov	r3, r0
 8011b92:	461a      	mov	r2, r3
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	3301      	adds	r3, #1
 8011b9c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	3301      	adds	r3, #1
 8011ba2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8011ba4:	68f8      	ldr	r0, [r7, #12]
 8011ba6:	f7ff f9fc 	bl	8010fa2 <SWAPBYTE>
 8011baa:	4603      	mov	r3, r0
 8011bac:	461a      	mov	r2, r3
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	80da      	strh	r2, [r3, #6]
}
 8011bb2:	bf00      	nop
 8011bb4:	3710      	adds	r7, #16
 8011bb6:	46bd      	mov	sp, r7
 8011bb8:	bd80      	pop	{r7, pc}

08011bba <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011bba:	b580      	push	{r7, lr}
 8011bbc:	b082      	sub	sp, #8
 8011bbe:	af00      	add	r7, sp, #0
 8011bc0:	6078      	str	r0, [r7, #4]
 8011bc2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8011bc4:	2180      	movs	r1, #128	@ 0x80
 8011bc6:	6878      	ldr	r0, [r7, #4]
 8011bc8:	f000 fd00 	bl	80125cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8011bcc:	2100      	movs	r1, #0
 8011bce:	6878      	ldr	r0, [r7, #4]
 8011bd0:	f000 fcfc 	bl	80125cc <USBD_LL_StallEP>
}
 8011bd4:	bf00      	nop
 8011bd6:	3708      	adds	r7, #8
 8011bd8:	46bd      	mov	sp, r7
 8011bda:	bd80      	pop	{r7, pc}

08011bdc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8011bdc:	b580      	push	{r7, lr}
 8011bde:	b086      	sub	sp, #24
 8011be0:	af00      	add	r7, sp, #0
 8011be2:	60f8      	str	r0, [r7, #12]
 8011be4:	60b9      	str	r1, [r7, #8]
 8011be6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8011be8:	2300      	movs	r3, #0
 8011bea:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8011bec:	68fb      	ldr	r3, [r7, #12]
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d042      	beq.n	8011c78 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8011bf2:	68fb      	ldr	r3, [r7, #12]
 8011bf4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8011bf6:	6938      	ldr	r0, [r7, #16]
 8011bf8:	f000 f842 	bl	8011c80 <USBD_GetLen>
 8011bfc:	4603      	mov	r3, r0
 8011bfe:	3301      	adds	r3, #1
 8011c00:	005b      	lsls	r3, r3, #1
 8011c02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011c06:	d808      	bhi.n	8011c1a <USBD_GetString+0x3e>
 8011c08:	6938      	ldr	r0, [r7, #16]
 8011c0a:	f000 f839 	bl	8011c80 <USBD_GetLen>
 8011c0e:	4603      	mov	r3, r0
 8011c10:	3301      	adds	r3, #1
 8011c12:	b29b      	uxth	r3, r3
 8011c14:	005b      	lsls	r3, r3, #1
 8011c16:	b29a      	uxth	r2, r3
 8011c18:	e001      	b.n	8011c1e <USBD_GetString+0x42>
 8011c1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8011c22:	7dfb      	ldrb	r3, [r7, #23]
 8011c24:	68ba      	ldr	r2, [r7, #8]
 8011c26:	4413      	add	r3, r2
 8011c28:	687a      	ldr	r2, [r7, #4]
 8011c2a:	7812      	ldrb	r2, [r2, #0]
 8011c2c:	701a      	strb	r2, [r3, #0]
  idx++;
 8011c2e:	7dfb      	ldrb	r3, [r7, #23]
 8011c30:	3301      	adds	r3, #1
 8011c32:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8011c34:	7dfb      	ldrb	r3, [r7, #23]
 8011c36:	68ba      	ldr	r2, [r7, #8]
 8011c38:	4413      	add	r3, r2
 8011c3a:	2203      	movs	r2, #3
 8011c3c:	701a      	strb	r2, [r3, #0]
  idx++;
 8011c3e:	7dfb      	ldrb	r3, [r7, #23]
 8011c40:	3301      	adds	r3, #1
 8011c42:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8011c44:	e013      	b.n	8011c6e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8011c46:	7dfb      	ldrb	r3, [r7, #23]
 8011c48:	68ba      	ldr	r2, [r7, #8]
 8011c4a:	4413      	add	r3, r2
 8011c4c:	693a      	ldr	r2, [r7, #16]
 8011c4e:	7812      	ldrb	r2, [r2, #0]
 8011c50:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8011c52:	693b      	ldr	r3, [r7, #16]
 8011c54:	3301      	adds	r3, #1
 8011c56:	613b      	str	r3, [r7, #16]
    idx++;
 8011c58:	7dfb      	ldrb	r3, [r7, #23]
 8011c5a:	3301      	adds	r3, #1
 8011c5c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8011c5e:	7dfb      	ldrb	r3, [r7, #23]
 8011c60:	68ba      	ldr	r2, [r7, #8]
 8011c62:	4413      	add	r3, r2
 8011c64:	2200      	movs	r2, #0
 8011c66:	701a      	strb	r2, [r3, #0]
    idx++;
 8011c68:	7dfb      	ldrb	r3, [r7, #23]
 8011c6a:	3301      	adds	r3, #1
 8011c6c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8011c6e:	693b      	ldr	r3, [r7, #16]
 8011c70:	781b      	ldrb	r3, [r3, #0]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d1e7      	bne.n	8011c46 <USBD_GetString+0x6a>
 8011c76:	e000      	b.n	8011c7a <USBD_GetString+0x9e>
    return;
 8011c78:	bf00      	nop
  }
}
 8011c7a:	3718      	adds	r7, #24
 8011c7c:	46bd      	mov	sp, r7
 8011c7e:	bd80      	pop	{r7, pc}

08011c80 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011c80:	b480      	push	{r7}
 8011c82:	b085      	sub	sp, #20
 8011c84:	af00      	add	r7, sp, #0
 8011c86:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8011c88:	2300      	movs	r3, #0
 8011c8a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011c90:	e005      	b.n	8011c9e <USBD_GetLen+0x1e>
  {
    len++;
 8011c92:	7bfb      	ldrb	r3, [r7, #15]
 8011c94:	3301      	adds	r3, #1
 8011c96:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011c98:	68bb      	ldr	r3, [r7, #8]
 8011c9a:	3301      	adds	r3, #1
 8011c9c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011c9e:	68bb      	ldr	r3, [r7, #8]
 8011ca0:	781b      	ldrb	r3, [r3, #0]
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d1f5      	bne.n	8011c92 <USBD_GetLen+0x12>
  }

  return len;
 8011ca6:	7bfb      	ldrb	r3, [r7, #15]
}
 8011ca8:	4618      	mov	r0, r3
 8011caa:	3714      	adds	r7, #20
 8011cac:	46bd      	mov	sp, r7
 8011cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cb2:	4770      	bx	lr

08011cb4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8011cb4:	b580      	push	{r7, lr}
 8011cb6:	b084      	sub	sp, #16
 8011cb8:	af00      	add	r7, sp, #0
 8011cba:	60f8      	str	r0, [r7, #12]
 8011cbc:	60b9      	str	r1, [r7, #8]
 8011cbe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	2202      	movs	r2, #2
 8011cc4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8011cc8:	68fb      	ldr	r3, [r7, #12]
 8011cca:	687a      	ldr	r2, [r7, #4]
 8011ccc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8011cce:	68fb      	ldr	r3, [r7, #12]
 8011cd0:	687a      	ldr	r2, [r7, #4]
 8011cd2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	68ba      	ldr	r2, [r7, #8]
 8011cd8:	2100      	movs	r1, #0
 8011cda:	68f8      	ldr	r0, [r7, #12]
 8011cdc:	f000 fcff 	bl	80126de <USBD_LL_Transmit>

  return USBD_OK;
 8011ce0:	2300      	movs	r3, #0
}
 8011ce2:	4618      	mov	r0, r3
 8011ce4:	3710      	adds	r7, #16
 8011ce6:	46bd      	mov	sp, r7
 8011ce8:	bd80      	pop	{r7, pc}

08011cea <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8011cea:	b580      	push	{r7, lr}
 8011cec:	b084      	sub	sp, #16
 8011cee:	af00      	add	r7, sp, #0
 8011cf0:	60f8      	str	r0, [r7, #12]
 8011cf2:	60b9      	str	r1, [r7, #8]
 8011cf4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	68ba      	ldr	r2, [r7, #8]
 8011cfa:	2100      	movs	r1, #0
 8011cfc:	68f8      	ldr	r0, [r7, #12]
 8011cfe:	f000 fcee 	bl	80126de <USBD_LL_Transmit>

  return USBD_OK;
 8011d02:	2300      	movs	r3, #0
}
 8011d04:	4618      	mov	r0, r3
 8011d06:	3710      	adds	r7, #16
 8011d08:	46bd      	mov	sp, r7
 8011d0a:	bd80      	pop	{r7, pc}

08011d0c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8011d0c:	b580      	push	{r7, lr}
 8011d0e:	b084      	sub	sp, #16
 8011d10:	af00      	add	r7, sp, #0
 8011d12:	60f8      	str	r0, [r7, #12]
 8011d14:	60b9      	str	r1, [r7, #8]
 8011d16:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8011d18:	68fb      	ldr	r3, [r7, #12]
 8011d1a:	2203      	movs	r2, #3
 8011d1c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8011d20:	68fb      	ldr	r3, [r7, #12]
 8011d22:	687a      	ldr	r2, [r7, #4]
 8011d24:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8011d28:	68fb      	ldr	r3, [r7, #12]
 8011d2a:	687a      	ldr	r2, [r7, #4]
 8011d2c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	68ba      	ldr	r2, [r7, #8]
 8011d34:	2100      	movs	r1, #0
 8011d36:	68f8      	ldr	r0, [r7, #12]
 8011d38:	f000 fcf2 	bl	8012720 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011d3c:	2300      	movs	r3, #0
}
 8011d3e:	4618      	mov	r0, r3
 8011d40:	3710      	adds	r7, #16
 8011d42:	46bd      	mov	sp, r7
 8011d44:	bd80      	pop	{r7, pc}

08011d46 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8011d46:	b580      	push	{r7, lr}
 8011d48:	b084      	sub	sp, #16
 8011d4a:	af00      	add	r7, sp, #0
 8011d4c:	60f8      	str	r0, [r7, #12]
 8011d4e:	60b9      	str	r1, [r7, #8]
 8011d50:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	68ba      	ldr	r2, [r7, #8]
 8011d56:	2100      	movs	r1, #0
 8011d58:	68f8      	ldr	r0, [r7, #12]
 8011d5a:	f000 fce1 	bl	8012720 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011d5e:	2300      	movs	r3, #0
}
 8011d60:	4618      	mov	r0, r3
 8011d62:	3710      	adds	r7, #16
 8011d64:	46bd      	mov	sp, r7
 8011d66:	bd80      	pop	{r7, pc}

08011d68 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8011d68:	b580      	push	{r7, lr}
 8011d6a:	b082      	sub	sp, #8
 8011d6c:	af00      	add	r7, sp, #0
 8011d6e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	2204      	movs	r2, #4
 8011d74:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8011d78:	2300      	movs	r3, #0
 8011d7a:	2200      	movs	r2, #0
 8011d7c:	2100      	movs	r1, #0
 8011d7e:	6878      	ldr	r0, [r7, #4]
 8011d80:	f000 fcad 	bl	80126de <USBD_LL_Transmit>

  return USBD_OK;
 8011d84:	2300      	movs	r3, #0
}
 8011d86:	4618      	mov	r0, r3
 8011d88:	3708      	adds	r7, #8
 8011d8a:	46bd      	mov	sp, r7
 8011d8c:	bd80      	pop	{r7, pc}

08011d8e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011d8e:	b580      	push	{r7, lr}
 8011d90:	b082      	sub	sp, #8
 8011d92:	af00      	add	r7, sp, #0
 8011d94:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	2205      	movs	r2, #5
 8011d9a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011d9e:	2300      	movs	r3, #0
 8011da0:	2200      	movs	r2, #0
 8011da2:	2100      	movs	r1, #0
 8011da4:	6878      	ldr	r0, [r7, #4]
 8011da6:	f000 fcbb 	bl	8012720 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011daa:	2300      	movs	r3, #0
}
 8011dac:	4618      	mov	r0, r3
 8011dae:	3708      	adds	r7, #8
 8011db0:	46bd      	mov	sp, r7
 8011db2:	bd80      	pop	{r7, pc}

08011db4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8011db4:	b580      	push	{r7, lr}
 8011db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8011db8:	2201      	movs	r2, #1
 8011dba:	4913      	ldr	r1, [pc, #76]	@ (8011e08 <MX_USB_DEVICE_Init+0x54>)
 8011dbc:	4813      	ldr	r0, [pc, #76]	@ (8011e0c <MX_USB_DEVICE_Init+0x58>)
 8011dbe:	f7fe fccd 	bl	801075c <USBD_Init>
 8011dc2:	4603      	mov	r3, r0
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d001      	beq.n	8011dcc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8011dc8:	f7ef fd4c 	bl	8001864 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8011dcc:	4910      	ldr	r1, [pc, #64]	@ (8011e10 <MX_USB_DEVICE_Init+0x5c>)
 8011dce:	480f      	ldr	r0, [pc, #60]	@ (8011e0c <MX_USB_DEVICE_Init+0x58>)
 8011dd0:	f7fe fcf4 	bl	80107bc <USBD_RegisterClass>
 8011dd4:	4603      	mov	r3, r0
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d001      	beq.n	8011dde <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8011dda:	f7ef fd43 	bl	8001864 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8011dde:	490d      	ldr	r1, [pc, #52]	@ (8011e14 <MX_USB_DEVICE_Init+0x60>)
 8011de0:	480a      	ldr	r0, [pc, #40]	@ (8011e0c <MX_USB_DEVICE_Init+0x58>)
 8011de2:	f7fe fbeb 	bl	80105bc <USBD_CDC_RegisterInterface>
 8011de6:	4603      	mov	r3, r0
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d001      	beq.n	8011df0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8011dec:	f7ef fd3a 	bl	8001864 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8011df0:	4806      	ldr	r0, [pc, #24]	@ (8011e0c <MX_USB_DEVICE_Init+0x58>)
 8011df2:	f7fe fd19 	bl	8010828 <USBD_Start>
 8011df6:	4603      	mov	r3, r0
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d001      	beq.n	8011e00 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8011dfc:	f7ef fd32 	bl	8001864 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8011e00:	f7f6 fada 	bl	80083b8 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8011e04:	bf00      	nop
 8011e06:	bd80      	pop	{r7, pc}
 8011e08:	240000b0 	.word	0x240000b0
 8011e0c:	24002f44 	.word	0x24002f44
 8011e10:	2400001c 	.word	0x2400001c
 8011e14:	2400009c 	.word	0x2400009c

08011e18 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8011e18:	b580      	push	{r7, lr}
 8011e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8011e1c:	2200      	movs	r2, #0
 8011e1e:	4905      	ldr	r1, [pc, #20]	@ (8011e34 <CDC_Init_HS+0x1c>)
 8011e20:	4805      	ldr	r0, [pc, #20]	@ (8011e38 <CDC_Init_HS+0x20>)
 8011e22:	f7fe fbe5 	bl	80105f0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8011e26:	4905      	ldr	r1, [pc, #20]	@ (8011e3c <CDC_Init_HS+0x24>)
 8011e28:	4803      	ldr	r0, [pc, #12]	@ (8011e38 <CDC_Init_HS+0x20>)
 8011e2a:	f7fe fc03 	bl	8010634 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011e2e:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8011e30:	4618      	mov	r0, r3
 8011e32:	bd80      	pop	{r7, pc}
 8011e34:	24003a20 	.word	0x24003a20
 8011e38:	24002f44 	.word	0x24002f44
 8011e3c:	24003220 	.word	0x24003220

08011e40 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8011e40:	b480      	push	{r7}
 8011e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8011e44:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8011e46:	4618      	mov	r0, r3
 8011e48:	46bd      	mov	sp, r7
 8011e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e4e:	4770      	bx	lr

08011e50 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011e50:	b480      	push	{r7}
 8011e52:	b083      	sub	sp, #12
 8011e54:	af00      	add	r7, sp, #0
 8011e56:	4603      	mov	r3, r0
 8011e58:	6039      	str	r1, [r7, #0]
 8011e5a:	71fb      	strb	r3, [r7, #7]
 8011e5c:	4613      	mov	r3, r2
 8011e5e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8011e60:	79fb      	ldrb	r3, [r7, #7]
 8011e62:	2b23      	cmp	r3, #35	@ 0x23
 8011e64:	d84a      	bhi.n	8011efc <CDC_Control_HS+0xac>
 8011e66:	a201      	add	r2, pc, #4	@ (adr r2, 8011e6c <CDC_Control_HS+0x1c>)
 8011e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e6c:	08011efd 	.word	0x08011efd
 8011e70:	08011efd 	.word	0x08011efd
 8011e74:	08011efd 	.word	0x08011efd
 8011e78:	08011efd 	.word	0x08011efd
 8011e7c:	08011efd 	.word	0x08011efd
 8011e80:	08011efd 	.word	0x08011efd
 8011e84:	08011efd 	.word	0x08011efd
 8011e88:	08011efd 	.word	0x08011efd
 8011e8c:	08011efd 	.word	0x08011efd
 8011e90:	08011efd 	.word	0x08011efd
 8011e94:	08011efd 	.word	0x08011efd
 8011e98:	08011efd 	.word	0x08011efd
 8011e9c:	08011efd 	.word	0x08011efd
 8011ea0:	08011efd 	.word	0x08011efd
 8011ea4:	08011efd 	.word	0x08011efd
 8011ea8:	08011efd 	.word	0x08011efd
 8011eac:	08011efd 	.word	0x08011efd
 8011eb0:	08011efd 	.word	0x08011efd
 8011eb4:	08011efd 	.word	0x08011efd
 8011eb8:	08011efd 	.word	0x08011efd
 8011ebc:	08011efd 	.word	0x08011efd
 8011ec0:	08011efd 	.word	0x08011efd
 8011ec4:	08011efd 	.word	0x08011efd
 8011ec8:	08011efd 	.word	0x08011efd
 8011ecc:	08011efd 	.word	0x08011efd
 8011ed0:	08011efd 	.word	0x08011efd
 8011ed4:	08011efd 	.word	0x08011efd
 8011ed8:	08011efd 	.word	0x08011efd
 8011edc:	08011efd 	.word	0x08011efd
 8011ee0:	08011efd 	.word	0x08011efd
 8011ee4:	08011efd 	.word	0x08011efd
 8011ee8:	08011efd 	.word	0x08011efd
 8011eec:	08011efd 	.word	0x08011efd
 8011ef0:	08011efd 	.word	0x08011efd
 8011ef4:	08011efd 	.word	0x08011efd
 8011ef8:	08011efd 	.word	0x08011efd
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011efc:	bf00      	nop
  }

  return (USBD_OK);
 8011efe:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8011f00:	4618      	mov	r0, r3
 8011f02:	370c      	adds	r7, #12
 8011f04:	46bd      	mov	sp, r7
 8011f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f0a:	4770      	bx	lr

08011f0c <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8011f0c:	b580      	push	{r7, lr}
 8011f0e:	b084      	sub	sp, #16
 8011f10:	af00      	add	r7, sp, #0
 8011f12:	6078      	str	r0, [r7, #4]
 8011f14:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8011f16:	6879      	ldr	r1, [r7, #4]
 8011f18:	4810      	ldr	r0, [pc, #64]	@ (8011f5c <CDC_Receive_HS+0x50>)
 8011f1a:	f7fe fb8b 	bl	8010634 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8011f1e:	480f      	ldr	r0, [pc, #60]	@ (8011f5c <CDC_Receive_HS+0x50>)
 8011f20:	f7fe fbe6 	bl	80106f0 <USBD_CDC_ReceivePacket>

	memset(usb_rx_buf, '\0', 64);  /* clear the serial data rx buffer */
 8011f24:	2240      	movs	r2, #64	@ 0x40
 8011f26:	2100      	movs	r1, #0
 8011f28:	480d      	ldr	r0, [pc, #52]	@ (8011f60 <CDC_Receive_HS+0x54>)
 8011f2a:	f001 ff8e 	bl	8013e4a <memset>
	uint8_t len = (uint8_t) *Len;
 8011f2e:	683b      	ldr	r3, [r7, #0]
 8011f30:	681b      	ldr	r3, [r3, #0]
 8011f32:	73fb      	strb	r3, [r7, #15]
	memcpy(usb_rx_buf, Buf, len);  /* copy the incoming data to the buffer */
 8011f34:	7bfb      	ldrb	r3, [r7, #15]
 8011f36:	461a      	mov	r2, r3
 8011f38:	6879      	ldr	r1, [r7, #4]
 8011f3a:	4809      	ldr	r0, [pc, #36]	@ (8011f60 <CDC_Receive_HS+0x54>)
 8011f3c:	f002 f82b 	bl	8013f96 <memcpy>
	memset(Buf, '\0', len);   /* clear Buf also */
 8011f40:	7bfb      	ldrb	r3, [r7, #15]
 8011f42:	461a      	mov	r2, r3
 8011f44:	2100      	movs	r1, #0
 8011f46:	6878      	ldr	r0, [r7, #4]
 8011f48:	f001 ff7f 	bl	8013e4a <memset>
	usb_rx_ready = 1;  /* set the serial data rx ready flag */
 8011f4c:	4b05      	ldr	r3, [pc, #20]	@ (8011f64 <CDC_Receive_HS+0x58>)
 8011f4e:	2201      	movs	r2, #1
 8011f50:	701a      	strb	r2, [r3, #0]

	return (USBD_OK);
 8011f52:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8011f54:	4618      	mov	r0, r3
 8011f56:	3710      	adds	r7, #16
 8011f58:	46bd      	mov	sp, r7
 8011f5a:	bd80      	pop	{r7, pc}
 8011f5c:	24002f44 	.word	0x24002f44
 8011f60:	24002ef8 	.word	0x24002ef8
 8011f64:	24002f38 	.word	0x24002f38

08011f68 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 8011f68:	b580      	push	{r7, lr}
 8011f6a:	b084      	sub	sp, #16
 8011f6c:	af00      	add	r7, sp, #0
 8011f6e:	6078      	str	r0, [r7, #4]
 8011f70:	460b      	mov	r3, r1
 8011f72:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8011f74:	2300      	movs	r3, #0
 8011f76:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8011f78:	4b0d      	ldr	r3, [pc, #52]	@ (8011fb0 <CDC_Transmit_HS+0x48>)
 8011f7a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8011f7e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011f80:	68bb      	ldr	r3, [r7, #8]
 8011f82:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d001      	beq.n	8011f8e <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 8011f8a:	2301      	movs	r3, #1
 8011f8c:	e00b      	b.n	8011fa6 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 8011f8e:	887b      	ldrh	r3, [r7, #2]
 8011f90:	461a      	mov	r2, r3
 8011f92:	6879      	ldr	r1, [r7, #4]
 8011f94:	4806      	ldr	r0, [pc, #24]	@ (8011fb0 <CDC_Transmit_HS+0x48>)
 8011f96:	f7fe fb2b 	bl	80105f0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 8011f9a:	4805      	ldr	r0, [pc, #20]	@ (8011fb0 <CDC_Transmit_HS+0x48>)
 8011f9c:	f7fe fb68 	bl	8010670 <USBD_CDC_TransmitPacket>
 8011fa0:	4603      	mov	r3, r0
 8011fa2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 8011fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8011fa6:	4618      	mov	r0, r3
 8011fa8:	3710      	adds	r7, #16
 8011faa:	46bd      	mov	sp, r7
 8011fac:	bd80      	pop	{r7, pc}
 8011fae:	bf00      	nop
 8011fb0:	24002f44 	.word	0x24002f44

08011fb4 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8011fb4:	b480      	push	{r7}
 8011fb6:	b087      	sub	sp, #28
 8011fb8:	af00      	add	r7, sp, #0
 8011fba:	60f8      	str	r0, [r7, #12]
 8011fbc:	60b9      	str	r1, [r7, #8]
 8011fbe:	4613      	mov	r3, r2
 8011fc0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8011fc2:	2300      	movs	r3, #0
 8011fc4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8011fc6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011fca:	4618      	mov	r0, r3
 8011fcc:	371c      	adds	r7, #28
 8011fce:	46bd      	mov	sp, r7
 8011fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fd4:	4770      	bx	lr
	...

08011fd8 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011fd8:	b480      	push	{r7}
 8011fda:	b083      	sub	sp, #12
 8011fdc:	af00      	add	r7, sp, #0
 8011fde:	4603      	mov	r3, r0
 8011fe0:	6039      	str	r1, [r7, #0]
 8011fe2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8011fe4:	683b      	ldr	r3, [r7, #0]
 8011fe6:	2212      	movs	r2, #18
 8011fe8:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8011fea:	4b03      	ldr	r3, [pc, #12]	@ (8011ff8 <USBD_HS_DeviceDescriptor+0x20>)
}
 8011fec:	4618      	mov	r0, r3
 8011fee:	370c      	adds	r7, #12
 8011ff0:	46bd      	mov	sp, r7
 8011ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ff6:	4770      	bx	lr
 8011ff8:	240000d0 	.word	0x240000d0

08011ffc <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011ffc:	b480      	push	{r7}
 8011ffe:	b083      	sub	sp, #12
 8012000:	af00      	add	r7, sp, #0
 8012002:	4603      	mov	r3, r0
 8012004:	6039      	str	r1, [r7, #0]
 8012006:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012008:	683b      	ldr	r3, [r7, #0]
 801200a:	2204      	movs	r2, #4
 801200c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801200e:	4b03      	ldr	r3, [pc, #12]	@ (801201c <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8012010:	4618      	mov	r0, r3
 8012012:	370c      	adds	r7, #12
 8012014:	46bd      	mov	sp, r7
 8012016:	f85d 7b04 	ldr.w	r7, [sp], #4
 801201a:	4770      	bx	lr
 801201c:	240000e4 	.word	0x240000e4

08012020 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012020:	b580      	push	{r7, lr}
 8012022:	b082      	sub	sp, #8
 8012024:	af00      	add	r7, sp, #0
 8012026:	4603      	mov	r3, r0
 8012028:	6039      	str	r1, [r7, #0]
 801202a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801202c:	79fb      	ldrb	r3, [r7, #7]
 801202e:	2b00      	cmp	r3, #0
 8012030:	d105      	bne.n	801203e <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8012032:	683a      	ldr	r2, [r7, #0]
 8012034:	4907      	ldr	r1, [pc, #28]	@ (8012054 <USBD_HS_ProductStrDescriptor+0x34>)
 8012036:	4808      	ldr	r0, [pc, #32]	@ (8012058 <USBD_HS_ProductStrDescriptor+0x38>)
 8012038:	f7ff fdd0 	bl	8011bdc <USBD_GetString>
 801203c:	e004      	b.n	8012048 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801203e:	683a      	ldr	r2, [r7, #0]
 8012040:	4904      	ldr	r1, [pc, #16]	@ (8012054 <USBD_HS_ProductStrDescriptor+0x34>)
 8012042:	4805      	ldr	r0, [pc, #20]	@ (8012058 <USBD_HS_ProductStrDescriptor+0x38>)
 8012044:	f7ff fdca 	bl	8011bdc <USBD_GetString>
  }
  return USBD_StrDesc;
 8012048:	4b02      	ldr	r3, [pc, #8]	@ (8012054 <USBD_HS_ProductStrDescriptor+0x34>)
}
 801204a:	4618      	mov	r0, r3
 801204c:	3708      	adds	r7, #8
 801204e:	46bd      	mov	sp, r7
 8012050:	bd80      	pop	{r7, pc}
 8012052:	bf00      	nop
 8012054:	24004220 	.word	0x24004220
 8012058:	080168e8 	.word	0x080168e8

0801205c <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801205c:	b580      	push	{r7, lr}
 801205e:	b082      	sub	sp, #8
 8012060:	af00      	add	r7, sp, #0
 8012062:	4603      	mov	r3, r0
 8012064:	6039      	str	r1, [r7, #0]
 8012066:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012068:	683a      	ldr	r2, [r7, #0]
 801206a:	4904      	ldr	r1, [pc, #16]	@ (801207c <USBD_HS_ManufacturerStrDescriptor+0x20>)
 801206c:	4804      	ldr	r0, [pc, #16]	@ (8012080 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 801206e:	f7ff fdb5 	bl	8011bdc <USBD_GetString>
  return USBD_StrDesc;
 8012072:	4b02      	ldr	r3, [pc, #8]	@ (801207c <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8012074:	4618      	mov	r0, r3
 8012076:	3708      	adds	r7, #8
 8012078:	46bd      	mov	sp, r7
 801207a:	bd80      	pop	{r7, pc}
 801207c:	24004220 	.word	0x24004220
 8012080:	080168f4 	.word	0x080168f4

08012084 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012084:	b580      	push	{r7, lr}
 8012086:	b082      	sub	sp, #8
 8012088:	af00      	add	r7, sp, #0
 801208a:	4603      	mov	r3, r0
 801208c:	6039      	str	r1, [r7, #0]
 801208e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012090:	683b      	ldr	r3, [r7, #0]
 8012092:	221a      	movs	r2, #26
 8012094:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8012096:	f000 f843 	bl	8012120 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801209a:	4b02      	ldr	r3, [pc, #8]	@ (80120a4 <USBD_HS_SerialStrDescriptor+0x20>)
}
 801209c:	4618      	mov	r0, r3
 801209e:	3708      	adds	r7, #8
 80120a0:	46bd      	mov	sp, r7
 80120a2:	bd80      	pop	{r7, pc}
 80120a4:	240000e8 	.word	0x240000e8

080120a8 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80120a8:	b580      	push	{r7, lr}
 80120aa:	b082      	sub	sp, #8
 80120ac:	af00      	add	r7, sp, #0
 80120ae:	4603      	mov	r3, r0
 80120b0:	6039      	str	r1, [r7, #0]
 80120b2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80120b4:	79fb      	ldrb	r3, [r7, #7]
 80120b6:	2b00      	cmp	r3, #0
 80120b8:	d105      	bne.n	80120c6 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 80120ba:	683a      	ldr	r2, [r7, #0]
 80120bc:	4907      	ldr	r1, [pc, #28]	@ (80120dc <USBD_HS_ConfigStrDescriptor+0x34>)
 80120be:	4808      	ldr	r0, [pc, #32]	@ (80120e0 <USBD_HS_ConfigStrDescriptor+0x38>)
 80120c0:	f7ff fd8c 	bl	8011bdc <USBD_GetString>
 80120c4:	e004      	b.n	80120d0 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 80120c6:	683a      	ldr	r2, [r7, #0]
 80120c8:	4904      	ldr	r1, [pc, #16]	@ (80120dc <USBD_HS_ConfigStrDescriptor+0x34>)
 80120ca:	4805      	ldr	r0, [pc, #20]	@ (80120e0 <USBD_HS_ConfigStrDescriptor+0x38>)
 80120cc:	f7ff fd86 	bl	8011bdc <USBD_GetString>
  }
  return USBD_StrDesc;
 80120d0:	4b02      	ldr	r3, [pc, #8]	@ (80120dc <USBD_HS_ConfigStrDescriptor+0x34>)
}
 80120d2:	4618      	mov	r0, r3
 80120d4:	3708      	adds	r7, #8
 80120d6:	46bd      	mov	sp, r7
 80120d8:	bd80      	pop	{r7, pc}
 80120da:	bf00      	nop
 80120dc:	24004220 	.word	0x24004220
 80120e0:	08016900 	.word	0x08016900

080120e4 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80120e4:	b580      	push	{r7, lr}
 80120e6:	b082      	sub	sp, #8
 80120e8:	af00      	add	r7, sp, #0
 80120ea:	4603      	mov	r3, r0
 80120ec:	6039      	str	r1, [r7, #0]
 80120ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80120f0:	79fb      	ldrb	r3, [r7, #7]
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d105      	bne.n	8012102 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 80120f6:	683a      	ldr	r2, [r7, #0]
 80120f8:	4907      	ldr	r1, [pc, #28]	@ (8012118 <USBD_HS_InterfaceStrDescriptor+0x34>)
 80120fa:	4808      	ldr	r0, [pc, #32]	@ (801211c <USBD_HS_InterfaceStrDescriptor+0x38>)
 80120fc:	f7ff fd6e 	bl	8011bdc <USBD_GetString>
 8012100:	e004      	b.n	801210c <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8012102:	683a      	ldr	r2, [r7, #0]
 8012104:	4904      	ldr	r1, [pc, #16]	@ (8012118 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8012106:	4805      	ldr	r0, [pc, #20]	@ (801211c <USBD_HS_InterfaceStrDescriptor+0x38>)
 8012108:	f7ff fd68 	bl	8011bdc <USBD_GetString>
  }
  return USBD_StrDesc;
 801210c:	4b02      	ldr	r3, [pc, #8]	@ (8012118 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 801210e:	4618      	mov	r0, r3
 8012110:	3708      	adds	r7, #8
 8012112:	46bd      	mov	sp, r7
 8012114:	bd80      	pop	{r7, pc}
 8012116:	bf00      	nop
 8012118:	24004220 	.word	0x24004220
 801211c:	0801690c 	.word	0x0801690c

08012120 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012120:	b580      	push	{r7, lr}
 8012122:	b084      	sub	sp, #16
 8012124:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012126:	4b0f      	ldr	r3, [pc, #60]	@ (8012164 <Get_SerialNum+0x44>)
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801212c:	4b0e      	ldr	r3, [pc, #56]	@ (8012168 <Get_SerialNum+0x48>)
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012132:	4b0e      	ldr	r3, [pc, #56]	@ (801216c <Get_SerialNum+0x4c>)
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012138:	68fa      	ldr	r2, [r7, #12]
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	4413      	add	r3, r2
 801213e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012140:	68fb      	ldr	r3, [r7, #12]
 8012142:	2b00      	cmp	r3, #0
 8012144:	d009      	beq.n	801215a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012146:	2208      	movs	r2, #8
 8012148:	4909      	ldr	r1, [pc, #36]	@ (8012170 <Get_SerialNum+0x50>)
 801214a:	68f8      	ldr	r0, [r7, #12]
 801214c:	f000 f814 	bl	8012178 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012150:	2204      	movs	r2, #4
 8012152:	4908      	ldr	r1, [pc, #32]	@ (8012174 <Get_SerialNum+0x54>)
 8012154:	68b8      	ldr	r0, [r7, #8]
 8012156:	f000 f80f 	bl	8012178 <IntToUnicode>
  }
}
 801215a:	bf00      	nop
 801215c:	3710      	adds	r7, #16
 801215e:	46bd      	mov	sp, r7
 8012160:	bd80      	pop	{r7, pc}
 8012162:	bf00      	nop
 8012164:	1ff1e800 	.word	0x1ff1e800
 8012168:	1ff1e804 	.word	0x1ff1e804
 801216c:	1ff1e808 	.word	0x1ff1e808
 8012170:	240000ea 	.word	0x240000ea
 8012174:	240000fa 	.word	0x240000fa

08012178 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012178:	b480      	push	{r7}
 801217a:	b087      	sub	sp, #28
 801217c:	af00      	add	r7, sp, #0
 801217e:	60f8      	str	r0, [r7, #12]
 8012180:	60b9      	str	r1, [r7, #8]
 8012182:	4613      	mov	r3, r2
 8012184:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8012186:	2300      	movs	r3, #0
 8012188:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801218a:	2300      	movs	r3, #0
 801218c:	75fb      	strb	r3, [r7, #23]
 801218e:	e027      	b.n	80121e0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	0f1b      	lsrs	r3, r3, #28
 8012194:	2b09      	cmp	r3, #9
 8012196:	d80b      	bhi.n	80121b0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8012198:	68fb      	ldr	r3, [r7, #12]
 801219a:	0f1b      	lsrs	r3, r3, #28
 801219c:	b2da      	uxtb	r2, r3
 801219e:	7dfb      	ldrb	r3, [r7, #23]
 80121a0:	005b      	lsls	r3, r3, #1
 80121a2:	4619      	mov	r1, r3
 80121a4:	68bb      	ldr	r3, [r7, #8]
 80121a6:	440b      	add	r3, r1
 80121a8:	3230      	adds	r2, #48	@ 0x30
 80121aa:	b2d2      	uxtb	r2, r2
 80121ac:	701a      	strb	r2, [r3, #0]
 80121ae:	e00a      	b.n	80121c6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	0f1b      	lsrs	r3, r3, #28
 80121b4:	b2da      	uxtb	r2, r3
 80121b6:	7dfb      	ldrb	r3, [r7, #23]
 80121b8:	005b      	lsls	r3, r3, #1
 80121ba:	4619      	mov	r1, r3
 80121bc:	68bb      	ldr	r3, [r7, #8]
 80121be:	440b      	add	r3, r1
 80121c0:	3237      	adds	r2, #55	@ 0x37
 80121c2:	b2d2      	uxtb	r2, r2
 80121c4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80121c6:	68fb      	ldr	r3, [r7, #12]
 80121c8:	011b      	lsls	r3, r3, #4
 80121ca:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80121cc:	7dfb      	ldrb	r3, [r7, #23]
 80121ce:	005b      	lsls	r3, r3, #1
 80121d0:	3301      	adds	r3, #1
 80121d2:	68ba      	ldr	r2, [r7, #8]
 80121d4:	4413      	add	r3, r2
 80121d6:	2200      	movs	r2, #0
 80121d8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80121da:	7dfb      	ldrb	r3, [r7, #23]
 80121dc:	3301      	adds	r3, #1
 80121de:	75fb      	strb	r3, [r7, #23]
 80121e0:	7dfa      	ldrb	r2, [r7, #23]
 80121e2:	79fb      	ldrb	r3, [r7, #7]
 80121e4:	429a      	cmp	r2, r3
 80121e6:	d3d3      	bcc.n	8012190 <IntToUnicode+0x18>
  }
}
 80121e8:	bf00      	nop
 80121ea:	bf00      	nop
 80121ec:	371c      	adds	r7, #28
 80121ee:	46bd      	mov	sp, r7
 80121f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121f4:	4770      	bx	lr
	...

080121f8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80121f8:	b580      	push	{r7, lr}
 80121fa:	b0b2      	sub	sp, #200	@ 0xc8
 80121fc:	af00      	add	r7, sp, #0
 80121fe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8012200:	f107 0310 	add.w	r3, r7, #16
 8012204:	22b8      	movs	r2, #184	@ 0xb8
 8012206:	2100      	movs	r1, #0
 8012208:	4618      	mov	r0, r3
 801220a:	f001 fe1e 	bl	8013e4a <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	681b      	ldr	r3, [r3, #0]
 8012212:	4a1a      	ldr	r2, [pc, #104]	@ (801227c <HAL_PCD_MspInit+0x84>)
 8012214:	4293      	cmp	r3, r2
 8012216:	d12c      	bne.n	8012272 <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8012218:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 801221c:	f04f 0300 	mov.w	r3, #0
 8012220:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8012224:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8012228:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801222c:	f107 0310 	add.w	r3, r7, #16
 8012230:	4618      	mov	r0, r3
 8012232:	f7f7 f837 	bl	80092a4 <HAL_RCCEx_PeriphCLKConfig>
 8012236:	4603      	mov	r3, r0
 8012238:	2b00      	cmp	r3, #0
 801223a:	d001      	beq.n	8012240 <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 801223c:	f7ef fb12 	bl	8001864 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8012240:	f7f6 f8ba 	bl	80083b8 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8012244:	4b0e      	ldr	r3, [pc, #56]	@ (8012280 <HAL_PCD_MspInit+0x88>)
 8012246:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801224a:	4a0d      	ldr	r2, [pc, #52]	@ (8012280 <HAL_PCD_MspInit+0x88>)
 801224c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8012250:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8012254:	4b0a      	ldr	r3, [pc, #40]	@ (8012280 <HAL_PCD_MspInit+0x88>)
 8012256:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801225a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801225e:	60fb      	str	r3, [r7, #12]
 8012260:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8012262:	2200      	movs	r2, #0
 8012264:	2100      	movs	r1, #0
 8012266:	204d      	movs	r0, #77	@ 0x4d
 8012268:	f7f2 fc09 	bl	8004a7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 801226c:	204d      	movs	r0, #77	@ 0x4d
 801226e:	f7f2 fc20 	bl	8004ab2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8012272:	bf00      	nop
 8012274:	37c8      	adds	r7, #200	@ 0xc8
 8012276:	46bd      	mov	sp, r7
 8012278:	bd80      	pop	{r7, pc}
 801227a:	bf00      	nop
 801227c:	40040000 	.word	0x40040000
 8012280:	58024400 	.word	0x58024400

08012284 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012284:	b580      	push	{r7, lr}
 8012286:	b082      	sub	sp, #8
 8012288:	af00      	add	r7, sp, #0
 801228a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8012298:	4619      	mov	r1, r3
 801229a:	4610      	mov	r0, r2
 801229c:	f7fe fb11 	bl	80108c2 <USBD_LL_SetupStage>
}
 80122a0:	bf00      	nop
 80122a2:	3708      	adds	r7, #8
 80122a4:	46bd      	mov	sp, r7
 80122a6:	bd80      	pop	{r7, pc}

080122a8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80122a8:	b580      	push	{r7, lr}
 80122aa:	b082      	sub	sp, #8
 80122ac:	af00      	add	r7, sp, #0
 80122ae:	6078      	str	r0, [r7, #4]
 80122b0:	460b      	mov	r3, r1
 80122b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80122ba:	78fa      	ldrb	r2, [r7, #3]
 80122bc:	6879      	ldr	r1, [r7, #4]
 80122be:	4613      	mov	r3, r2
 80122c0:	00db      	lsls	r3, r3, #3
 80122c2:	4413      	add	r3, r2
 80122c4:	009b      	lsls	r3, r3, #2
 80122c6:	440b      	add	r3, r1
 80122c8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80122cc:	681a      	ldr	r2, [r3, #0]
 80122ce:	78fb      	ldrb	r3, [r7, #3]
 80122d0:	4619      	mov	r1, r3
 80122d2:	f7fe fb4b 	bl	801096c <USBD_LL_DataOutStage>
}
 80122d6:	bf00      	nop
 80122d8:	3708      	adds	r7, #8
 80122da:	46bd      	mov	sp, r7
 80122dc:	bd80      	pop	{r7, pc}

080122de <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80122de:	b580      	push	{r7, lr}
 80122e0:	b082      	sub	sp, #8
 80122e2:	af00      	add	r7, sp, #0
 80122e4:	6078      	str	r0, [r7, #4]
 80122e6:	460b      	mov	r3, r1
 80122e8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80122f0:	78fa      	ldrb	r2, [r7, #3]
 80122f2:	6879      	ldr	r1, [r7, #4]
 80122f4:	4613      	mov	r3, r2
 80122f6:	00db      	lsls	r3, r3, #3
 80122f8:	4413      	add	r3, r2
 80122fa:	009b      	lsls	r3, r3, #2
 80122fc:	440b      	add	r3, r1
 80122fe:	3320      	adds	r3, #32
 8012300:	681a      	ldr	r2, [r3, #0]
 8012302:	78fb      	ldrb	r3, [r7, #3]
 8012304:	4619      	mov	r1, r3
 8012306:	f7fe fbe4 	bl	8010ad2 <USBD_LL_DataInStage>
}
 801230a:	bf00      	nop
 801230c:	3708      	adds	r7, #8
 801230e:	46bd      	mov	sp, r7
 8012310:	bd80      	pop	{r7, pc}

08012312 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012312:	b580      	push	{r7, lr}
 8012314:	b082      	sub	sp, #8
 8012316:	af00      	add	r7, sp, #0
 8012318:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8012320:	4618      	mov	r0, r3
 8012322:	f7fe fd1e 	bl	8010d62 <USBD_LL_SOF>
}
 8012326:	bf00      	nop
 8012328:	3708      	adds	r7, #8
 801232a:	46bd      	mov	sp, r7
 801232c:	bd80      	pop	{r7, pc}

0801232e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801232e:	b580      	push	{r7, lr}
 8012330:	b084      	sub	sp, #16
 8012332:	af00      	add	r7, sp, #0
 8012334:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8012336:	2301      	movs	r3, #1
 8012338:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	79db      	ldrb	r3, [r3, #7]
 801233e:	2b00      	cmp	r3, #0
 8012340:	d102      	bne.n	8012348 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8012342:	2300      	movs	r3, #0
 8012344:	73fb      	strb	r3, [r7, #15]
 8012346:	e008      	b.n	801235a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	79db      	ldrb	r3, [r3, #7]
 801234c:	2b02      	cmp	r3, #2
 801234e:	d102      	bne.n	8012356 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8012350:	2301      	movs	r3, #1
 8012352:	73fb      	strb	r3, [r7, #15]
 8012354:	e001      	b.n	801235a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8012356:	f7ef fa85 	bl	8001864 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8012360:	7bfa      	ldrb	r2, [r7, #15]
 8012362:	4611      	mov	r1, r2
 8012364:	4618      	mov	r0, r3
 8012366:	f7fe fcb8 	bl	8010cda <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8012370:	4618      	mov	r0, r3
 8012372:	f7fe fc60 	bl	8010c36 <USBD_LL_Reset>
}
 8012376:	bf00      	nop
 8012378:	3710      	adds	r7, #16
 801237a:	46bd      	mov	sp, r7
 801237c:	bd80      	pop	{r7, pc}
	...

08012380 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012380:	b580      	push	{r7, lr}
 8012382:	b082      	sub	sp, #8
 8012384:	af00      	add	r7, sp, #0
 8012386:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801238e:	4618      	mov	r0, r3
 8012390:	f7fe fcb3 	bl	8010cfa <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012394:	687b      	ldr	r3, [r7, #4]
 8012396:	681b      	ldr	r3, [r3, #0]
 8012398:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801239c:	681b      	ldr	r3, [r3, #0]
 801239e:	687a      	ldr	r2, [r7, #4]
 80123a0:	6812      	ldr	r2, [r2, #0]
 80123a2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80123a6:	f043 0301 	orr.w	r3, r3, #1
 80123aa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	7adb      	ldrb	r3, [r3, #11]
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d005      	beq.n	80123c0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80123b4:	4b04      	ldr	r3, [pc, #16]	@ (80123c8 <HAL_PCD_SuspendCallback+0x48>)
 80123b6:	691b      	ldr	r3, [r3, #16]
 80123b8:	4a03      	ldr	r2, [pc, #12]	@ (80123c8 <HAL_PCD_SuspendCallback+0x48>)
 80123ba:	f043 0306 	orr.w	r3, r3, #6
 80123be:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80123c0:	bf00      	nop
 80123c2:	3708      	adds	r7, #8
 80123c4:	46bd      	mov	sp, r7
 80123c6:	bd80      	pop	{r7, pc}
 80123c8:	e000ed00 	.word	0xe000ed00

080123cc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80123cc:	b580      	push	{r7, lr}
 80123ce:	b082      	sub	sp, #8
 80123d0:	af00      	add	r7, sp, #0
 80123d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80123d4:	687b      	ldr	r3, [r7, #4]
 80123d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80123da:	4618      	mov	r0, r3
 80123dc:	f7fe fca9 	bl	8010d32 <USBD_LL_Resume>
}
 80123e0:	bf00      	nop
 80123e2:	3708      	adds	r7, #8
 80123e4:	46bd      	mov	sp, r7
 80123e6:	bd80      	pop	{r7, pc}

080123e8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80123e8:	b580      	push	{r7, lr}
 80123ea:	b082      	sub	sp, #8
 80123ec:	af00      	add	r7, sp, #0
 80123ee:	6078      	str	r0, [r7, #4]
 80123f0:	460b      	mov	r3, r1
 80123f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80123fa:	78fa      	ldrb	r2, [r7, #3]
 80123fc:	4611      	mov	r1, r2
 80123fe:	4618      	mov	r0, r3
 8012400:	f7fe fd01 	bl	8010e06 <USBD_LL_IsoOUTIncomplete>
}
 8012404:	bf00      	nop
 8012406:	3708      	adds	r7, #8
 8012408:	46bd      	mov	sp, r7
 801240a:	bd80      	pop	{r7, pc}

0801240c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801240c:	b580      	push	{r7, lr}
 801240e:	b082      	sub	sp, #8
 8012410:	af00      	add	r7, sp, #0
 8012412:	6078      	str	r0, [r7, #4]
 8012414:	460b      	mov	r3, r1
 8012416:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801241e:	78fa      	ldrb	r2, [r7, #3]
 8012420:	4611      	mov	r1, r2
 8012422:	4618      	mov	r0, r3
 8012424:	f7fe fcbd 	bl	8010da2 <USBD_LL_IsoINIncomplete>
}
 8012428:	bf00      	nop
 801242a:	3708      	adds	r7, #8
 801242c:	46bd      	mov	sp, r7
 801242e:	bd80      	pop	{r7, pc}

08012430 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012430:	b580      	push	{r7, lr}
 8012432:	b082      	sub	sp, #8
 8012434:	af00      	add	r7, sp, #0
 8012436:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801243e:	4618      	mov	r0, r3
 8012440:	f7fe fd13 	bl	8010e6a <USBD_LL_DevConnected>
}
 8012444:	bf00      	nop
 8012446:	3708      	adds	r7, #8
 8012448:	46bd      	mov	sp, r7
 801244a:	bd80      	pop	{r7, pc}

0801244c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801244c:	b580      	push	{r7, lr}
 801244e:	b082      	sub	sp, #8
 8012450:	af00      	add	r7, sp, #0
 8012452:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801245a:	4618      	mov	r0, r3
 801245c:	f7fe fd10 	bl	8010e80 <USBD_LL_DevDisconnected>
}
 8012460:	bf00      	nop
 8012462:	3708      	adds	r7, #8
 8012464:	46bd      	mov	sp, r7
 8012466:	bd80      	pop	{r7, pc}

08012468 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8012468:	b580      	push	{r7, lr}
 801246a:	b082      	sub	sp, #8
 801246c:	af00      	add	r7, sp, #0
 801246e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	781b      	ldrb	r3, [r3, #0]
 8012474:	2b01      	cmp	r3, #1
 8012476:	d140      	bne.n	80124fa <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 8012478:	4a22      	ldr	r2, [pc, #136]	@ (8012504 <USBD_LL_Init+0x9c>)
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	4a20      	ldr	r2, [pc, #128]	@ (8012504 <USBD_LL_Init+0x9c>)
 8012484:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8012488:	4b1e      	ldr	r3, [pc, #120]	@ (8012504 <USBD_LL_Init+0x9c>)
 801248a:	4a1f      	ldr	r2, [pc, #124]	@ (8012508 <USBD_LL_Init+0xa0>)
 801248c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 801248e:	4b1d      	ldr	r3, [pc, #116]	@ (8012504 <USBD_LL_Init+0x9c>)
 8012490:	2209      	movs	r2, #9
 8012492:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 8012494:	4b1b      	ldr	r3, [pc, #108]	@ (8012504 <USBD_LL_Init+0x9c>)
 8012496:	2202      	movs	r2, #2
 8012498:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 801249a:	4b1a      	ldr	r3, [pc, #104]	@ (8012504 <USBD_LL_Init+0x9c>)
 801249c:	2200      	movs	r2, #0
 801249e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 80124a0:	4b18      	ldr	r3, [pc, #96]	@ (8012504 <USBD_LL_Init+0x9c>)
 80124a2:	2202      	movs	r2, #2
 80124a4:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80124a6:	4b17      	ldr	r3, [pc, #92]	@ (8012504 <USBD_LL_Init+0x9c>)
 80124a8:	2200      	movs	r2, #0
 80124aa:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80124ac:	4b15      	ldr	r3, [pc, #84]	@ (8012504 <USBD_LL_Init+0x9c>)
 80124ae:	2200      	movs	r2, #0
 80124b0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 80124b2:	4b14      	ldr	r3, [pc, #80]	@ (8012504 <USBD_LL_Init+0x9c>)
 80124b4:	2200      	movs	r2, #0
 80124b6:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 80124b8:	4b12      	ldr	r3, [pc, #72]	@ (8012504 <USBD_LL_Init+0x9c>)
 80124ba:	2200      	movs	r2, #0
 80124bc:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 80124be:	4b11      	ldr	r3, [pc, #68]	@ (8012504 <USBD_LL_Init+0x9c>)
 80124c0:	2200      	movs	r2, #0
 80124c2:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 80124c4:	4b0f      	ldr	r3, [pc, #60]	@ (8012504 <USBD_LL_Init+0x9c>)
 80124c6:	2200      	movs	r2, #0
 80124c8:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 80124ca:	480e      	ldr	r0, [pc, #56]	@ (8012504 <USBD_LL_Init+0x9c>)
 80124cc:	f7f4 fc9b 	bl	8006e06 <HAL_PCD_Init>
 80124d0:	4603      	mov	r3, r0
 80124d2:	2b00      	cmp	r3, #0
 80124d4:	d001      	beq.n	80124da <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 80124d6:	f7ef f9c5 	bl	8001864 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 80124da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80124de:	4809      	ldr	r0, [pc, #36]	@ (8012504 <USBD_LL_Init+0x9c>)
 80124e0:	f7f5 feef 	bl	80082c2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 80124e4:	2280      	movs	r2, #128	@ 0x80
 80124e6:	2100      	movs	r1, #0
 80124e8:	4806      	ldr	r0, [pc, #24]	@ (8012504 <USBD_LL_Init+0x9c>)
 80124ea:	f7f5 fea3 	bl	8008234 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 80124ee:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 80124f2:	2101      	movs	r1, #1
 80124f4:	4803      	ldr	r0, [pc, #12]	@ (8012504 <USBD_LL_Init+0x9c>)
 80124f6:	f7f5 fe9d 	bl	8008234 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 80124fa:	2300      	movs	r3, #0
}
 80124fc:	4618      	mov	r0, r3
 80124fe:	3708      	adds	r7, #8
 8012500:	46bd      	mov	sp, r7
 8012502:	bd80      	pop	{r7, pc}
 8012504:	24004420 	.word	0x24004420
 8012508:	40040000 	.word	0x40040000

0801250c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801250c:	b580      	push	{r7, lr}
 801250e:	b084      	sub	sp, #16
 8012510:	af00      	add	r7, sp, #0
 8012512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012514:	2300      	movs	r3, #0
 8012516:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012518:	2300      	movs	r3, #0
 801251a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012522:	4618      	mov	r0, r3
 8012524:	f7f4 fd7b 	bl	800701e <HAL_PCD_Start>
 8012528:	4603      	mov	r3, r0
 801252a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801252c:	7bfb      	ldrb	r3, [r7, #15]
 801252e:	4618      	mov	r0, r3
 8012530:	f000 f942 	bl	80127b8 <USBD_Get_USB_Status>
 8012534:	4603      	mov	r3, r0
 8012536:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012538:	7bbb      	ldrb	r3, [r7, #14]
}
 801253a:	4618      	mov	r0, r3
 801253c:	3710      	adds	r7, #16
 801253e:	46bd      	mov	sp, r7
 8012540:	bd80      	pop	{r7, pc}

08012542 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8012542:	b580      	push	{r7, lr}
 8012544:	b084      	sub	sp, #16
 8012546:	af00      	add	r7, sp, #0
 8012548:	6078      	str	r0, [r7, #4]
 801254a:	4608      	mov	r0, r1
 801254c:	4611      	mov	r1, r2
 801254e:	461a      	mov	r2, r3
 8012550:	4603      	mov	r3, r0
 8012552:	70fb      	strb	r3, [r7, #3]
 8012554:	460b      	mov	r3, r1
 8012556:	70bb      	strb	r3, [r7, #2]
 8012558:	4613      	mov	r3, r2
 801255a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801255c:	2300      	movs	r3, #0
 801255e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012560:	2300      	movs	r3, #0
 8012562:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801256a:	78bb      	ldrb	r3, [r7, #2]
 801256c:	883a      	ldrh	r2, [r7, #0]
 801256e:	78f9      	ldrb	r1, [r7, #3]
 8012570:	f7f5 fa7c 	bl	8007a6c <HAL_PCD_EP_Open>
 8012574:	4603      	mov	r3, r0
 8012576:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012578:	7bfb      	ldrb	r3, [r7, #15]
 801257a:	4618      	mov	r0, r3
 801257c:	f000 f91c 	bl	80127b8 <USBD_Get_USB_Status>
 8012580:	4603      	mov	r3, r0
 8012582:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012584:	7bbb      	ldrb	r3, [r7, #14]
}
 8012586:	4618      	mov	r0, r3
 8012588:	3710      	adds	r7, #16
 801258a:	46bd      	mov	sp, r7
 801258c:	bd80      	pop	{r7, pc}

0801258e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801258e:	b580      	push	{r7, lr}
 8012590:	b084      	sub	sp, #16
 8012592:	af00      	add	r7, sp, #0
 8012594:	6078      	str	r0, [r7, #4]
 8012596:	460b      	mov	r3, r1
 8012598:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801259a:	2300      	movs	r3, #0
 801259c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801259e:	2300      	movs	r3, #0
 80125a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80125a8:	78fa      	ldrb	r2, [r7, #3]
 80125aa:	4611      	mov	r1, r2
 80125ac:	4618      	mov	r0, r3
 80125ae:	f7f5 fac5 	bl	8007b3c <HAL_PCD_EP_Close>
 80125b2:	4603      	mov	r3, r0
 80125b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80125b6:	7bfb      	ldrb	r3, [r7, #15]
 80125b8:	4618      	mov	r0, r3
 80125ba:	f000 f8fd 	bl	80127b8 <USBD_Get_USB_Status>
 80125be:	4603      	mov	r3, r0
 80125c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80125c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80125c4:	4618      	mov	r0, r3
 80125c6:	3710      	adds	r7, #16
 80125c8:	46bd      	mov	sp, r7
 80125ca:	bd80      	pop	{r7, pc}

080125cc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80125cc:	b580      	push	{r7, lr}
 80125ce:	b084      	sub	sp, #16
 80125d0:	af00      	add	r7, sp, #0
 80125d2:	6078      	str	r0, [r7, #4]
 80125d4:	460b      	mov	r3, r1
 80125d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80125d8:	2300      	movs	r3, #0
 80125da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80125dc:	2300      	movs	r3, #0
 80125de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80125e6:	78fa      	ldrb	r2, [r7, #3]
 80125e8:	4611      	mov	r1, r2
 80125ea:	4618      	mov	r0, r3
 80125ec:	f7f5 fb7d 	bl	8007cea <HAL_PCD_EP_SetStall>
 80125f0:	4603      	mov	r3, r0
 80125f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80125f4:	7bfb      	ldrb	r3, [r7, #15]
 80125f6:	4618      	mov	r0, r3
 80125f8:	f000 f8de 	bl	80127b8 <USBD_Get_USB_Status>
 80125fc:	4603      	mov	r3, r0
 80125fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012600:	7bbb      	ldrb	r3, [r7, #14]
}
 8012602:	4618      	mov	r0, r3
 8012604:	3710      	adds	r7, #16
 8012606:	46bd      	mov	sp, r7
 8012608:	bd80      	pop	{r7, pc}

0801260a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801260a:	b580      	push	{r7, lr}
 801260c:	b084      	sub	sp, #16
 801260e:	af00      	add	r7, sp, #0
 8012610:	6078      	str	r0, [r7, #4]
 8012612:	460b      	mov	r3, r1
 8012614:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012616:	2300      	movs	r3, #0
 8012618:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801261a:	2300      	movs	r3, #0
 801261c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012624:	78fa      	ldrb	r2, [r7, #3]
 8012626:	4611      	mov	r1, r2
 8012628:	4618      	mov	r0, r3
 801262a:	f7f5 fbc1 	bl	8007db0 <HAL_PCD_EP_ClrStall>
 801262e:	4603      	mov	r3, r0
 8012630:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012632:	7bfb      	ldrb	r3, [r7, #15]
 8012634:	4618      	mov	r0, r3
 8012636:	f000 f8bf 	bl	80127b8 <USBD_Get_USB_Status>
 801263a:	4603      	mov	r3, r0
 801263c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801263e:	7bbb      	ldrb	r3, [r7, #14]
}
 8012640:	4618      	mov	r0, r3
 8012642:	3710      	adds	r7, #16
 8012644:	46bd      	mov	sp, r7
 8012646:	bd80      	pop	{r7, pc}

08012648 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012648:	b480      	push	{r7}
 801264a:	b085      	sub	sp, #20
 801264c:	af00      	add	r7, sp, #0
 801264e:	6078      	str	r0, [r7, #4]
 8012650:	460b      	mov	r3, r1
 8012652:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801265a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801265c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012660:	2b00      	cmp	r3, #0
 8012662:	da0b      	bge.n	801267c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8012664:	78fb      	ldrb	r3, [r7, #3]
 8012666:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801266a:	68f9      	ldr	r1, [r7, #12]
 801266c:	4613      	mov	r3, r2
 801266e:	00db      	lsls	r3, r3, #3
 8012670:	4413      	add	r3, r2
 8012672:	009b      	lsls	r3, r3, #2
 8012674:	440b      	add	r3, r1
 8012676:	3316      	adds	r3, #22
 8012678:	781b      	ldrb	r3, [r3, #0]
 801267a:	e00b      	b.n	8012694 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801267c:	78fb      	ldrb	r3, [r7, #3]
 801267e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012682:	68f9      	ldr	r1, [r7, #12]
 8012684:	4613      	mov	r3, r2
 8012686:	00db      	lsls	r3, r3, #3
 8012688:	4413      	add	r3, r2
 801268a:	009b      	lsls	r3, r3, #2
 801268c:	440b      	add	r3, r1
 801268e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8012692:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012694:	4618      	mov	r0, r3
 8012696:	3714      	adds	r7, #20
 8012698:	46bd      	mov	sp, r7
 801269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801269e:	4770      	bx	lr

080126a0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80126a0:	b580      	push	{r7, lr}
 80126a2:	b084      	sub	sp, #16
 80126a4:	af00      	add	r7, sp, #0
 80126a6:	6078      	str	r0, [r7, #4]
 80126a8:	460b      	mov	r3, r1
 80126aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80126ac:	2300      	movs	r3, #0
 80126ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80126b0:	2300      	movs	r3, #0
 80126b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80126ba:	78fa      	ldrb	r2, [r7, #3]
 80126bc:	4611      	mov	r1, r2
 80126be:	4618      	mov	r0, r3
 80126c0:	f7f5 f9b0 	bl	8007a24 <HAL_PCD_SetAddress>
 80126c4:	4603      	mov	r3, r0
 80126c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80126c8:	7bfb      	ldrb	r3, [r7, #15]
 80126ca:	4618      	mov	r0, r3
 80126cc:	f000 f874 	bl	80127b8 <USBD_Get_USB_Status>
 80126d0:	4603      	mov	r3, r0
 80126d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80126d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80126d6:	4618      	mov	r0, r3
 80126d8:	3710      	adds	r7, #16
 80126da:	46bd      	mov	sp, r7
 80126dc:	bd80      	pop	{r7, pc}

080126de <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80126de:	b580      	push	{r7, lr}
 80126e0:	b086      	sub	sp, #24
 80126e2:	af00      	add	r7, sp, #0
 80126e4:	60f8      	str	r0, [r7, #12]
 80126e6:	607a      	str	r2, [r7, #4]
 80126e8:	603b      	str	r3, [r7, #0]
 80126ea:	460b      	mov	r3, r1
 80126ec:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80126ee:	2300      	movs	r3, #0
 80126f0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80126f2:	2300      	movs	r3, #0
 80126f4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80126f6:	68fb      	ldr	r3, [r7, #12]
 80126f8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80126fc:	7af9      	ldrb	r1, [r7, #11]
 80126fe:	683b      	ldr	r3, [r7, #0]
 8012700:	687a      	ldr	r2, [r7, #4]
 8012702:	f7f5 fab8 	bl	8007c76 <HAL_PCD_EP_Transmit>
 8012706:	4603      	mov	r3, r0
 8012708:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801270a:	7dfb      	ldrb	r3, [r7, #23]
 801270c:	4618      	mov	r0, r3
 801270e:	f000 f853 	bl	80127b8 <USBD_Get_USB_Status>
 8012712:	4603      	mov	r3, r0
 8012714:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012716:	7dbb      	ldrb	r3, [r7, #22]
}
 8012718:	4618      	mov	r0, r3
 801271a:	3718      	adds	r7, #24
 801271c:	46bd      	mov	sp, r7
 801271e:	bd80      	pop	{r7, pc}

08012720 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012720:	b580      	push	{r7, lr}
 8012722:	b086      	sub	sp, #24
 8012724:	af00      	add	r7, sp, #0
 8012726:	60f8      	str	r0, [r7, #12]
 8012728:	607a      	str	r2, [r7, #4]
 801272a:	603b      	str	r3, [r7, #0]
 801272c:	460b      	mov	r3, r1
 801272e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012730:	2300      	movs	r3, #0
 8012732:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012734:	2300      	movs	r3, #0
 8012736:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8012738:	68fb      	ldr	r3, [r7, #12]
 801273a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801273e:	7af9      	ldrb	r1, [r7, #11]
 8012740:	683b      	ldr	r3, [r7, #0]
 8012742:	687a      	ldr	r2, [r7, #4]
 8012744:	f7f5 fa44 	bl	8007bd0 <HAL_PCD_EP_Receive>
 8012748:	4603      	mov	r3, r0
 801274a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801274c:	7dfb      	ldrb	r3, [r7, #23]
 801274e:	4618      	mov	r0, r3
 8012750:	f000 f832 	bl	80127b8 <USBD_Get_USB_Status>
 8012754:	4603      	mov	r3, r0
 8012756:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012758:	7dbb      	ldrb	r3, [r7, #22]
}
 801275a:	4618      	mov	r0, r3
 801275c:	3718      	adds	r7, #24
 801275e:	46bd      	mov	sp, r7
 8012760:	bd80      	pop	{r7, pc}

08012762 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012762:	b580      	push	{r7, lr}
 8012764:	b082      	sub	sp, #8
 8012766:	af00      	add	r7, sp, #0
 8012768:	6078      	str	r0, [r7, #4]
 801276a:	460b      	mov	r3, r1
 801276c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012774:	78fa      	ldrb	r2, [r7, #3]
 8012776:	4611      	mov	r1, r2
 8012778:	4618      	mov	r0, r3
 801277a:	f7f5 fa64 	bl	8007c46 <HAL_PCD_EP_GetRxCount>
 801277e:	4603      	mov	r3, r0
}
 8012780:	4618      	mov	r0, r3
 8012782:	3708      	adds	r7, #8
 8012784:	46bd      	mov	sp, r7
 8012786:	bd80      	pop	{r7, pc}

08012788 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8012788:	b480      	push	{r7}
 801278a:	b083      	sub	sp, #12
 801278c:	af00      	add	r7, sp, #0
 801278e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8012790:	4b03      	ldr	r3, [pc, #12]	@ (80127a0 <USBD_static_malloc+0x18>)
}
 8012792:	4618      	mov	r0, r3
 8012794:	370c      	adds	r7, #12
 8012796:	46bd      	mov	sp, r7
 8012798:	f85d 7b04 	ldr.w	r7, [sp], #4
 801279c:	4770      	bx	lr
 801279e:	bf00      	nop
 80127a0:	24004904 	.word	0x24004904

080127a4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80127a4:	b480      	push	{r7}
 80127a6:	b083      	sub	sp, #12
 80127a8:	af00      	add	r7, sp, #0
 80127aa:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 80127ac:	bf00      	nop
 80127ae:	370c      	adds	r7, #12
 80127b0:	46bd      	mov	sp, r7
 80127b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127b6:	4770      	bx	lr

080127b8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80127b8:	b480      	push	{r7}
 80127ba:	b085      	sub	sp, #20
 80127bc:	af00      	add	r7, sp, #0
 80127be:	4603      	mov	r3, r0
 80127c0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80127c2:	2300      	movs	r3, #0
 80127c4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80127c6:	79fb      	ldrb	r3, [r7, #7]
 80127c8:	2b03      	cmp	r3, #3
 80127ca:	d817      	bhi.n	80127fc <USBD_Get_USB_Status+0x44>
 80127cc:	a201      	add	r2, pc, #4	@ (adr r2, 80127d4 <USBD_Get_USB_Status+0x1c>)
 80127ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127d2:	bf00      	nop
 80127d4:	080127e5 	.word	0x080127e5
 80127d8:	080127eb 	.word	0x080127eb
 80127dc:	080127f1 	.word	0x080127f1
 80127e0:	080127f7 	.word	0x080127f7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80127e4:	2300      	movs	r3, #0
 80127e6:	73fb      	strb	r3, [r7, #15]
    break;
 80127e8:	e00b      	b.n	8012802 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80127ea:	2303      	movs	r3, #3
 80127ec:	73fb      	strb	r3, [r7, #15]
    break;
 80127ee:	e008      	b.n	8012802 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80127f0:	2301      	movs	r3, #1
 80127f2:	73fb      	strb	r3, [r7, #15]
    break;
 80127f4:	e005      	b.n	8012802 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80127f6:	2303      	movs	r3, #3
 80127f8:	73fb      	strb	r3, [r7, #15]
    break;
 80127fa:	e002      	b.n	8012802 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80127fc:	2303      	movs	r3, #3
 80127fe:	73fb      	strb	r3, [r7, #15]
    break;
 8012800:	bf00      	nop
  }
  return usb_status;
 8012802:	7bfb      	ldrb	r3, [r7, #15]
}
 8012804:	4618      	mov	r0, r3
 8012806:	3714      	adds	r7, #20
 8012808:	46bd      	mov	sp, r7
 801280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801280e:	4770      	bx	lr

08012810 <atof>:
 8012810:	2100      	movs	r1, #0
 8012812:	f000 bdb3 	b.w	801337c <strtod>

08012816 <sulp>:
 8012816:	b570      	push	{r4, r5, r6, lr}
 8012818:	4604      	mov	r4, r0
 801281a:	460d      	mov	r5, r1
 801281c:	4616      	mov	r6, r2
 801281e:	ec45 4b10 	vmov	d0, r4, r5
 8012822:	f003 f96f 	bl	8015b04 <__ulp>
 8012826:	b17e      	cbz	r6, 8012848 <sulp+0x32>
 8012828:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801282c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8012830:	2b00      	cmp	r3, #0
 8012832:	dd09      	ble.n	8012848 <sulp+0x32>
 8012834:	051b      	lsls	r3, r3, #20
 8012836:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801283a:	2000      	movs	r0, #0
 801283c:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8012840:	ec41 0b17 	vmov	d7, r0, r1
 8012844:	ee20 0b07 	vmul.f64	d0, d0, d7
 8012848:	bd70      	pop	{r4, r5, r6, pc}
 801284a:	0000      	movs	r0, r0
 801284c:	0000      	movs	r0, r0
	...

08012850 <_strtod_l>:
 8012850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012854:	ed2d 8b0a 	vpush	{d8-d12}
 8012858:	b097      	sub	sp, #92	@ 0x5c
 801285a:	4688      	mov	r8, r1
 801285c:	920e      	str	r2, [sp, #56]	@ 0x38
 801285e:	2200      	movs	r2, #0
 8012860:	9212      	str	r2, [sp, #72]	@ 0x48
 8012862:	9005      	str	r0, [sp, #20]
 8012864:	f04f 0a00 	mov.w	sl, #0
 8012868:	f04f 0b00 	mov.w	fp, #0
 801286c:	460a      	mov	r2, r1
 801286e:	9211      	str	r2, [sp, #68]	@ 0x44
 8012870:	7811      	ldrb	r1, [r2, #0]
 8012872:	292b      	cmp	r1, #43	@ 0x2b
 8012874:	d04c      	beq.n	8012910 <_strtod_l+0xc0>
 8012876:	d839      	bhi.n	80128ec <_strtod_l+0x9c>
 8012878:	290d      	cmp	r1, #13
 801287a:	d833      	bhi.n	80128e4 <_strtod_l+0x94>
 801287c:	2908      	cmp	r1, #8
 801287e:	d833      	bhi.n	80128e8 <_strtod_l+0x98>
 8012880:	2900      	cmp	r1, #0
 8012882:	d03c      	beq.n	80128fe <_strtod_l+0xae>
 8012884:	2200      	movs	r2, #0
 8012886:	9208      	str	r2, [sp, #32]
 8012888:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801288a:	782a      	ldrb	r2, [r5, #0]
 801288c:	2a30      	cmp	r2, #48	@ 0x30
 801288e:	f040 80b5 	bne.w	80129fc <_strtod_l+0x1ac>
 8012892:	786a      	ldrb	r2, [r5, #1]
 8012894:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012898:	2a58      	cmp	r2, #88	@ 0x58
 801289a:	d170      	bne.n	801297e <_strtod_l+0x12e>
 801289c:	9302      	str	r3, [sp, #8]
 801289e:	9b08      	ldr	r3, [sp, #32]
 80128a0:	9301      	str	r3, [sp, #4]
 80128a2:	ab12      	add	r3, sp, #72	@ 0x48
 80128a4:	9300      	str	r3, [sp, #0]
 80128a6:	4a8b      	ldr	r2, [pc, #556]	@ (8012ad4 <_strtod_l+0x284>)
 80128a8:	9805      	ldr	r0, [sp, #20]
 80128aa:	ab13      	add	r3, sp, #76	@ 0x4c
 80128ac:	a911      	add	r1, sp, #68	@ 0x44
 80128ae:	f002 fa1b 	bl	8014ce8 <__gethex>
 80128b2:	f010 060f 	ands.w	r6, r0, #15
 80128b6:	4604      	mov	r4, r0
 80128b8:	d005      	beq.n	80128c6 <_strtod_l+0x76>
 80128ba:	2e06      	cmp	r6, #6
 80128bc:	d12a      	bne.n	8012914 <_strtod_l+0xc4>
 80128be:	3501      	adds	r5, #1
 80128c0:	2300      	movs	r3, #0
 80128c2:	9511      	str	r5, [sp, #68]	@ 0x44
 80128c4:	9308      	str	r3, [sp, #32]
 80128c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80128c8:	2b00      	cmp	r3, #0
 80128ca:	f040 852f 	bne.w	801332c <_strtod_l+0xadc>
 80128ce:	9b08      	ldr	r3, [sp, #32]
 80128d0:	ec4b ab10 	vmov	d0, sl, fp
 80128d4:	b1cb      	cbz	r3, 801290a <_strtod_l+0xba>
 80128d6:	eeb1 0b40 	vneg.f64	d0, d0
 80128da:	b017      	add	sp, #92	@ 0x5c
 80128dc:	ecbd 8b0a 	vpop	{d8-d12}
 80128e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80128e4:	2920      	cmp	r1, #32
 80128e6:	d1cd      	bne.n	8012884 <_strtod_l+0x34>
 80128e8:	3201      	adds	r2, #1
 80128ea:	e7c0      	b.n	801286e <_strtod_l+0x1e>
 80128ec:	292d      	cmp	r1, #45	@ 0x2d
 80128ee:	d1c9      	bne.n	8012884 <_strtod_l+0x34>
 80128f0:	2101      	movs	r1, #1
 80128f2:	9108      	str	r1, [sp, #32]
 80128f4:	1c51      	adds	r1, r2, #1
 80128f6:	9111      	str	r1, [sp, #68]	@ 0x44
 80128f8:	7852      	ldrb	r2, [r2, #1]
 80128fa:	2a00      	cmp	r2, #0
 80128fc:	d1c4      	bne.n	8012888 <_strtod_l+0x38>
 80128fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012900:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8012904:	2b00      	cmp	r3, #0
 8012906:	f040 850f 	bne.w	8013328 <_strtod_l+0xad8>
 801290a:	ec4b ab10 	vmov	d0, sl, fp
 801290e:	e7e4      	b.n	80128da <_strtod_l+0x8a>
 8012910:	2100      	movs	r1, #0
 8012912:	e7ee      	b.n	80128f2 <_strtod_l+0xa2>
 8012914:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012916:	b13a      	cbz	r2, 8012928 <_strtod_l+0xd8>
 8012918:	2135      	movs	r1, #53	@ 0x35
 801291a:	a814      	add	r0, sp, #80	@ 0x50
 801291c:	f003 f9e9 	bl	8015cf2 <__copybits>
 8012920:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012922:	9805      	ldr	r0, [sp, #20]
 8012924:	f002 fdba 	bl	801549c <_Bfree>
 8012928:	1e73      	subs	r3, r6, #1
 801292a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801292c:	2b04      	cmp	r3, #4
 801292e:	d806      	bhi.n	801293e <_strtod_l+0xee>
 8012930:	e8df f003 	tbb	[pc, r3]
 8012934:	201d0314 	.word	0x201d0314
 8012938:	14          	.byte	0x14
 8012939:	00          	.byte	0x00
 801293a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 801293e:	05e3      	lsls	r3, r4, #23
 8012940:	bf48      	it	mi
 8012942:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8012946:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801294a:	0d1b      	lsrs	r3, r3, #20
 801294c:	051b      	lsls	r3, r3, #20
 801294e:	2b00      	cmp	r3, #0
 8012950:	d1b9      	bne.n	80128c6 <_strtod_l+0x76>
 8012952:	f001 faeb 	bl	8013f2c <__errno>
 8012956:	2322      	movs	r3, #34	@ 0x22
 8012958:	6003      	str	r3, [r0, #0]
 801295a:	e7b4      	b.n	80128c6 <_strtod_l+0x76>
 801295c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8012960:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8012964:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8012968:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801296c:	e7e7      	b.n	801293e <_strtod_l+0xee>
 801296e:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 8012adc <_strtod_l+0x28c>
 8012972:	e7e4      	b.n	801293e <_strtod_l+0xee>
 8012974:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8012978:	f04f 3aff 	mov.w	sl, #4294967295
 801297c:	e7df      	b.n	801293e <_strtod_l+0xee>
 801297e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012980:	1c5a      	adds	r2, r3, #1
 8012982:	9211      	str	r2, [sp, #68]	@ 0x44
 8012984:	785b      	ldrb	r3, [r3, #1]
 8012986:	2b30      	cmp	r3, #48	@ 0x30
 8012988:	d0f9      	beq.n	801297e <_strtod_l+0x12e>
 801298a:	2b00      	cmp	r3, #0
 801298c:	d09b      	beq.n	80128c6 <_strtod_l+0x76>
 801298e:	2301      	movs	r3, #1
 8012990:	2600      	movs	r6, #0
 8012992:	9307      	str	r3, [sp, #28]
 8012994:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012996:	930a      	str	r3, [sp, #40]	@ 0x28
 8012998:	46b1      	mov	r9, r6
 801299a:	4635      	mov	r5, r6
 801299c:	220a      	movs	r2, #10
 801299e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80129a0:	7804      	ldrb	r4, [r0, #0]
 80129a2:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80129a6:	b2d9      	uxtb	r1, r3
 80129a8:	2909      	cmp	r1, #9
 80129aa:	d929      	bls.n	8012a00 <_strtod_l+0x1b0>
 80129ac:	494a      	ldr	r1, [pc, #296]	@ (8012ad8 <_strtod_l+0x288>)
 80129ae:	2201      	movs	r2, #1
 80129b0:	f001 fa60 	bl	8013e74 <strncmp>
 80129b4:	b378      	cbz	r0, 8012a16 <_strtod_l+0x1c6>
 80129b6:	2000      	movs	r0, #0
 80129b8:	4622      	mov	r2, r4
 80129ba:	462b      	mov	r3, r5
 80129bc:	4607      	mov	r7, r0
 80129be:	9006      	str	r0, [sp, #24]
 80129c0:	2a65      	cmp	r2, #101	@ 0x65
 80129c2:	d001      	beq.n	80129c8 <_strtod_l+0x178>
 80129c4:	2a45      	cmp	r2, #69	@ 0x45
 80129c6:	d117      	bne.n	80129f8 <_strtod_l+0x1a8>
 80129c8:	b91b      	cbnz	r3, 80129d2 <_strtod_l+0x182>
 80129ca:	9b07      	ldr	r3, [sp, #28]
 80129cc:	4303      	orrs	r3, r0
 80129ce:	d096      	beq.n	80128fe <_strtod_l+0xae>
 80129d0:	2300      	movs	r3, #0
 80129d2:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 80129d6:	f108 0201 	add.w	r2, r8, #1
 80129da:	9211      	str	r2, [sp, #68]	@ 0x44
 80129dc:	f898 2001 	ldrb.w	r2, [r8, #1]
 80129e0:	2a2b      	cmp	r2, #43	@ 0x2b
 80129e2:	d06b      	beq.n	8012abc <_strtod_l+0x26c>
 80129e4:	2a2d      	cmp	r2, #45	@ 0x2d
 80129e6:	d071      	beq.n	8012acc <_strtod_l+0x27c>
 80129e8:	f04f 0e00 	mov.w	lr, #0
 80129ec:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 80129f0:	2c09      	cmp	r4, #9
 80129f2:	d979      	bls.n	8012ae8 <_strtod_l+0x298>
 80129f4:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80129f8:	2400      	movs	r4, #0
 80129fa:	e094      	b.n	8012b26 <_strtod_l+0x2d6>
 80129fc:	2300      	movs	r3, #0
 80129fe:	e7c7      	b.n	8012990 <_strtod_l+0x140>
 8012a00:	2d08      	cmp	r5, #8
 8012a02:	f100 0001 	add.w	r0, r0, #1
 8012a06:	bfd4      	ite	le
 8012a08:	fb02 3909 	mlale	r9, r2, r9, r3
 8012a0c:	fb02 3606 	mlagt	r6, r2, r6, r3
 8012a10:	3501      	adds	r5, #1
 8012a12:	9011      	str	r0, [sp, #68]	@ 0x44
 8012a14:	e7c3      	b.n	801299e <_strtod_l+0x14e>
 8012a16:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012a18:	1c5a      	adds	r2, r3, #1
 8012a1a:	9211      	str	r2, [sp, #68]	@ 0x44
 8012a1c:	785a      	ldrb	r2, [r3, #1]
 8012a1e:	b375      	cbz	r5, 8012a7e <_strtod_l+0x22e>
 8012a20:	4607      	mov	r7, r0
 8012a22:	462b      	mov	r3, r5
 8012a24:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8012a28:	2909      	cmp	r1, #9
 8012a2a:	d913      	bls.n	8012a54 <_strtod_l+0x204>
 8012a2c:	2101      	movs	r1, #1
 8012a2e:	9106      	str	r1, [sp, #24]
 8012a30:	e7c6      	b.n	80129c0 <_strtod_l+0x170>
 8012a32:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012a34:	1c5a      	adds	r2, r3, #1
 8012a36:	9211      	str	r2, [sp, #68]	@ 0x44
 8012a38:	785a      	ldrb	r2, [r3, #1]
 8012a3a:	3001      	adds	r0, #1
 8012a3c:	2a30      	cmp	r2, #48	@ 0x30
 8012a3e:	d0f8      	beq.n	8012a32 <_strtod_l+0x1e2>
 8012a40:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8012a44:	2b08      	cmp	r3, #8
 8012a46:	f200 8476 	bhi.w	8013336 <_strtod_l+0xae6>
 8012a4a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012a4c:	930a      	str	r3, [sp, #40]	@ 0x28
 8012a4e:	4607      	mov	r7, r0
 8012a50:	2000      	movs	r0, #0
 8012a52:	4603      	mov	r3, r0
 8012a54:	3a30      	subs	r2, #48	@ 0x30
 8012a56:	f100 0101 	add.w	r1, r0, #1
 8012a5a:	d023      	beq.n	8012aa4 <_strtod_l+0x254>
 8012a5c:	440f      	add	r7, r1
 8012a5e:	eb00 0c03 	add.w	ip, r0, r3
 8012a62:	4619      	mov	r1, r3
 8012a64:	240a      	movs	r4, #10
 8012a66:	4561      	cmp	r1, ip
 8012a68:	d10b      	bne.n	8012a82 <_strtod_l+0x232>
 8012a6a:	1c5c      	adds	r4, r3, #1
 8012a6c:	4403      	add	r3, r0
 8012a6e:	2b08      	cmp	r3, #8
 8012a70:	4404      	add	r4, r0
 8012a72:	dc11      	bgt.n	8012a98 <_strtod_l+0x248>
 8012a74:	230a      	movs	r3, #10
 8012a76:	fb03 2909 	mla	r9, r3, r9, r2
 8012a7a:	2100      	movs	r1, #0
 8012a7c:	e013      	b.n	8012aa6 <_strtod_l+0x256>
 8012a7e:	4628      	mov	r0, r5
 8012a80:	e7dc      	b.n	8012a3c <_strtod_l+0x1ec>
 8012a82:	2908      	cmp	r1, #8
 8012a84:	f101 0101 	add.w	r1, r1, #1
 8012a88:	dc02      	bgt.n	8012a90 <_strtod_l+0x240>
 8012a8a:	fb04 f909 	mul.w	r9, r4, r9
 8012a8e:	e7ea      	b.n	8012a66 <_strtod_l+0x216>
 8012a90:	2910      	cmp	r1, #16
 8012a92:	bfd8      	it	le
 8012a94:	4366      	mulle	r6, r4
 8012a96:	e7e6      	b.n	8012a66 <_strtod_l+0x216>
 8012a98:	2b0f      	cmp	r3, #15
 8012a9a:	dcee      	bgt.n	8012a7a <_strtod_l+0x22a>
 8012a9c:	230a      	movs	r3, #10
 8012a9e:	fb03 2606 	mla	r6, r3, r6, r2
 8012aa2:	e7ea      	b.n	8012a7a <_strtod_l+0x22a>
 8012aa4:	461c      	mov	r4, r3
 8012aa6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012aa8:	1c5a      	adds	r2, r3, #1
 8012aaa:	9211      	str	r2, [sp, #68]	@ 0x44
 8012aac:	785a      	ldrb	r2, [r3, #1]
 8012aae:	4608      	mov	r0, r1
 8012ab0:	4623      	mov	r3, r4
 8012ab2:	e7b7      	b.n	8012a24 <_strtod_l+0x1d4>
 8012ab4:	2301      	movs	r3, #1
 8012ab6:	2700      	movs	r7, #0
 8012ab8:	9306      	str	r3, [sp, #24]
 8012aba:	e786      	b.n	80129ca <_strtod_l+0x17a>
 8012abc:	f04f 0e00 	mov.w	lr, #0
 8012ac0:	f108 0202 	add.w	r2, r8, #2
 8012ac4:	9211      	str	r2, [sp, #68]	@ 0x44
 8012ac6:	f898 2002 	ldrb.w	r2, [r8, #2]
 8012aca:	e78f      	b.n	80129ec <_strtod_l+0x19c>
 8012acc:	f04f 0e01 	mov.w	lr, #1
 8012ad0:	e7f6      	b.n	8012ac0 <_strtod_l+0x270>
 8012ad2:	bf00      	nop
 8012ad4:	08016974 	.word	0x08016974
 8012ad8:	0801695c 	.word	0x0801695c
 8012adc:	7ff00000 	.word	0x7ff00000
 8012ae0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012ae2:	1c54      	adds	r4, r2, #1
 8012ae4:	9411      	str	r4, [sp, #68]	@ 0x44
 8012ae6:	7852      	ldrb	r2, [r2, #1]
 8012ae8:	2a30      	cmp	r2, #48	@ 0x30
 8012aea:	d0f9      	beq.n	8012ae0 <_strtod_l+0x290>
 8012aec:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8012af0:	2c08      	cmp	r4, #8
 8012af2:	d881      	bhi.n	80129f8 <_strtod_l+0x1a8>
 8012af4:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8012af8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012afa:	9209      	str	r2, [sp, #36]	@ 0x24
 8012afc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012afe:	1c51      	adds	r1, r2, #1
 8012b00:	9111      	str	r1, [sp, #68]	@ 0x44
 8012b02:	7852      	ldrb	r2, [r2, #1]
 8012b04:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8012b08:	2c09      	cmp	r4, #9
 8012b0a:	d938      	bls.n	8012b7e <_strtod_l+0x32e>
 8012b0c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8012b0e:	1b0c      	subs	r4, r1, r4
 8012b10:	2c08      	cmp	r4, #8
 8012b12:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8012b16:	dc02      	bgt.n	8012b1e <_strtod_l+0x2ce>
 8012b18:	4564      	cmp	r4, ip
 8012b1a:	bfa8      	it	ge
 8012b1c:	4664      	movge	r4, ip
 8012b1e:	f1be 0f00 	cmp.w	lr, #0
 8012b22:	d000      	beq.n	8012b26 <_strtod_l+0x2d6>
 8012b24:	4264      	negs	r4, r4
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d14e      	bne.n	8012bc8 <_strtod_l+0x378>
 8012b2a:	9b07      	ldr	r3, [sp, #28]
 8012b2c:	4318      	orrs	r0, r3
 8012b2e:	f47f aeca 	bne.w	80128c6 <_strtod_l+0x76>
 8012b32:	9b06      	ldr	r3, [sp, #24]
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	f47f aee2 	bne.w	80128fe <_strtod_l+0xae>
 8012b3a:	2a69      	cmp	r2, #105	@ 0x69
 8012b3c:	d027      	beq.n	8012b8e <_strtod_l+0x33e>
 8012b3e:	dc24      	bgt.n	8012b8a <_strtod_l+0x33a>
 8012b40:	2a49      	cmp	r2, #73	@ 0x49
 8012b42:	d024      	beq.n	8012b8e <_strtod_l+0x33e>
 8012b44:	2a4e      	cmp	r2, #78	@ 0x4e
 8012b46:	f47f aeda 	bne.w	80128fe <_strtod_l+0xae>
 8012b4a:	4997      	ldr	r1, [pc, #604]	@ (8012da8 <_strtod_l+0x558>)
 8012b4c:	a811      	add	r0, sp, #68	@ 0x44
 8012b4e:	f002 faed 	bl	801512c <__match>
 8012b52:	2800      	cmp	r0, #0
 8012b54:	f43f aed3 	beq.w	80128fe <_strtod_l+0xae>
 8012b58:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012b5a:	781b      	ldrb	r3, [r3, #0]
 8012b5c:	2b28      	cmp	r3, #40	@ 0x28
 8012b5e:	d12d      	bne.n	8012bbc <_strtod_l+0x36c>
 8012b60:	4992      	ldr	r1, [pc, #584]	@ (8012dac <_strtod_l+0x55c>)
 8012b62:	aa14      	add	r2, sp, #80	@ 0x50
 8012b64:	a811      	add	r0, sp, #68	@ 0x44
 8012b66:	f002 faf5 	bl	8015154 <__hexnan>
 8012b6a:	2805      	cmp	r0, #5
 8012b6c:	d126      	bne.n	8012bbc <_strtod_l+0x36c>
 8012b6e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012b70:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8012b74:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8012b78:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8012b7c:	e6a3      	b.n	80128c6 <_strtod_l+0x76>
 8012b7e:	240a      	movs	r4, #10
 8012b80:	fb04 2c0c 	mla	ip, r4, ip, r2
 8012b84:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8012b88:	e7b8      	b.n	8012afc <_strtod_l+0x2ac>
 8012b8a:	2a6e      	cmp	r2, #110	@ 0x6e
 8012b8c:	e7db      	b.n	8012b46 <_strtod_l+0x2f6>
 8012b8e:	4988      	ldr	r1, [pc, #544]	@ (8012db0 <_strtod_l+0x560>)
 8012b90:	a811      	add	r0, sp, #68	@ 0x44
 8012b92:	f002 facb 	bl	801512c <__match>
 8012b96:	2800      	cmp	r0, #0
 8012b98:	f43f aeb1 	beq.w	80128fe <_strtod_l+0xae>
 8012b9c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012b9e:	4985      	ldr	r1, [pc, #532]	@ (8012db4 <_strtod_l+0x564>)
 8012ba0:	3b01      	subs	r3, #1
 8012ba2:	a811      	add	r0, sp, #68	@ 0x44
 8012ba4:	9311      	str	r3, [sp, #68]	@ 0x44
 8012ba6:	f002 fac1 	bl	801512c <__match>
 8012baa:	b910      	cbnz	r0, 8012bb2 <_strtod_l+0x362>
 8012bac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012bae:	3301      	adds	r3, #1
 8012bb0:	9311      	str	r3, [sp, #68]	@ 0x44
 8012bb2:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8012dc8 <_strtod_l+0x578>
 8012bb6:	f04f 0a00 	mov.w	sl, #0
 8012bba:	e684      	b.n	80128c6 <_strtod_l+0x76>
 8012bbc:	487e      	ldr	r0, [pc, #504]	@ (8012db8 <_strtod_l+0x568>)
 8012bbe:	f001 f9fb 	bl	8013fb8 <nan>
 8012bc2:	ec5b ab10 	vmov	sl, fp, d0
 8012bc6:	e67e      	b.n	80128c6 <_strtod_l+0x76>
 8012bc8:	ee07 9a90 	vmov	s15, r9
 8012bcc:	1be2      	subs	r2, r4, r7
 8012bce:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8012bd2:	2d00      	cmp	r5, #0
 8012bd4:	bf08      	it	eq
 8012bd6:	461d      	moveq	r5, r3
 8012bd8:	2b10      	cmp	r3, #16
 8012bda:	9209      	str	r2, [sp, #36]	@ 0x24
 8012bdc:	461a      	mov	r2, r3
 8012bde:	bfa8      	it	ge
 8012be0:	2210      	movge	r2, #16
 8012be2:	2b09      	cmp	r3, #9
 8012be4:	ec5b ab17 	vmov	sl, fp, d7
 8012be8:	dc15      	bgt.n	8012c16 <_strtod_l+0x3c6>
 8012bea:	1be1      	subs	r1, r4, r7
 8012bec:	2900      	cmp	r1, #0
 8012bee:	f43f ae6a 	beq.w	80128c6 <_strtod_l+0x76>
 8012bf2:	eba4 0107 	sub.w	r1, r4, r7
 8012bf6:	dd72      	ble.n	8012cde <_strtod_l+0x48e>
 8012bf8:	2916      	cmp	r1, #22
 8012bfa:	dc59      	bgt.n	8012cb0 <_strtod_l+0x460>
 8012bfc:	4b6f      	ldr	r3, [pc, #444]	@ (8012dbc <_strtod_l+0x56c>)
 8012bfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012c00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012c04:	ed93 7b00 	vldr	d7, [r3]
 8012c08:	ec4b ab16 	vmov	d6, sl, fp
 8012c0c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012c10:	ec5b ab17 	vmov	sl, fp, d7
 8012c14:	e657      	b.n	80128c6 <_strtod_l+0x76>
 8012c16:	4969      	ldr	r1, [pc, #420]	@ (8012dbc <_strtod_l+0x56c>)
 8012c18:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8012c1c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8012c20:	ee06 6a90 	vmov	s13, r6
 8012c24:	2b0f      	cmp	r3, #15
 8012c26:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8012c2a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8012c2e:	ec5b ab16 	vmov	sl, fp, d6
 8012c32:	ddda      	ble.n	8012bea <_strtod_l+0x39a>
 8012c34:	1a9a      	subs	r2, r3, r2
 8012c36:	1be1      	subs	r1, r4, r7
 8012c38:	440a      	add	r2, r1
 8012c3a:	2a00      	cmp	r2, #0
 8012c3c:	f340 8094 	ble.w	8012d68 <_strtod_l+0x518>
 8012c40:	f012 000f 	ands.w	r0, r2, #15
 8012c44:	d00a      	beq.n	8012c5c <_strtod_l+0x40c>
 8012c46:	495d      	ldr	r1, [pc, #372]	@ (8012dbc <_strtod_l+0x56c>)
 8012c48:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8012c4c:	ed91 7b00 	vldr	d7, [r1]
 8012c50:	ec4b ab16 	vmov	d6, sl, fp
 8012c54:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012c58:	ec5b ab17 	vmov	sl, fp, d7
 8012c5c:	f032 020f 	bics.w	r2, r2, #15
 8012c60:	d073      	beq.n	8012d4a <_strtod_l+0x4fa>
 8012c62:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8012c66:	dd47      	ble.n	8012cf8 <_strtod_l+0x4a8>
 8012c68:	2400      	movs	r4, #0
 8012c6a:	4625      	mov	r5, r4
 8012c6c:	9407      	str	r4, [sp, #28]
 8012c6e:	4626      	mov	r6, r4
 8012c70:	9a05      	ldr	r2, [sp, #20]
 8012c72:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8012dc8 <_strtod_l+0x578>
 8012c76:	2322      	movs	r3, #34	@ 0x22
 8012c78:	6013      	str	r3, [r2, #0]
 8012c7a:	f04f 0a00 	mov.w	sl, #0
 8012c7e:	9b07      	ldr	r3, [sp, #28]
 8012c80:	2b00      	cmp	r3, #0
 8012c82:	f43f ae20 	beq.w	80128c6 <_strtod_l+0x76>
 8012c86:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012c88:	9805      	ldr	r0, [sp, #20]
 8012c8a:	f002 fc07 	bl	801549c <_Bfree>
 8012c8e:	9805      	ldr	r0, [sp, #20]
 8012c90:	4631      	mov	r1, r6
 8012c92:	f002 fc03 	bl	801549c <_Bfree>
 8012c96:	9805      	ldr	r0, [sp, #20]
 8012c98:	4629      	mov	r1, r5
 8012c9a:	f002 fbff 	bl	801549c <_Bfree>
 8012c9e:	9907      	ldr	r1, [sp, #28]
 8012ca0:	9805      	ldr	r0, [sp, #20]
 8012ca2:	f002 fbfb 	bl	801549c <_Bfree>
 8012ca6:	9805      	ldr	r0, [sp, #20]
 8012ca8:	4621      	mov	r1, r4
 8012caa:	f002 fbf7 	bl	801549c <_Bfree>
 8012cae:	e60a      	b.n	80128c6 <_strtod_l+0x76>
 8012cb0:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8012cb4:	1be0      	subs	r0, r4, r7
 8012cb6:	4281      	cmp	r1, r0
 8012cb8:	dbbc      	blt.n	8012c34 <_strtod_l+0x3e4>
 8012cba:	4a40      	ldr	r2, [pc, #256]	@ (8012dbc <_strtod_l+0x56c>)
 8012cbc:	f1c3 030f 	rsb	r3, r3, #15
 8012cc0:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8012cc4:	ed91 7b00 	vldr	d7, [r1]
 8012cc8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012cca:	ec4b ab16 	vmov	d6, sl, fp
 8012cce:	1acb      	subs	r3, r1, r3
 8012cd0:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8012cd4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012cd8:	ed92 6b00 	vldr	d6, [r2]
 8012cdc:	e796      	b.n	8012c0c <_strtod_l+0x3bc>
 8012cde:	3116      	adds	r1, #22
 8012ce0:	dba8      	blt.n	8012c34 <_strtod_l+0x3e4>
 8012ce2:	4b36      	ldr	r3, [pc, #216]	@ (8012dbc <_strtod_l+0x56c>)
 8012ce4:	1b3c      	subs	r4, r7, r4
 8012ce6:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8012cea:	ed94 7b00 	vldr	d7, [r4]
 8012cee:	ec4b ab16 	vmov	d6, sl, fp
 8012cf2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012cf6:	e78b      	b.n	8012c10 <_strtod_l+0x3c0>
 8012cf8:	2000      	movs	r0, #0
 8012cfa:	ec4b ab17 	vmov	d7, sl, fp
 8012cfe:	4e30      	ldr	r6, [pc, #192]	@ (8012dc0 <_strtod_l+0x570>)
 8012d00:	1112      	asrs	r2, r2, #4
 8012d02:	4601      	mov	r1, r0
 8012d04:	2a01      	cmp	r2, #1
 8012d06:	dc23      	bgt.n	8012d50 <_strtod_l+0x500>
 8012d08:	b108      	cbz	r0, 8012d0e <_strtod_l+0x4be>
 8012d0a:	ec5b ab17 	vmov	sl, fp, d7
 8012d0e:	4a2c      	ldr	r2, [pc, #176]	@ (8012dc0 <_strtod_l+0x570>)
 8012d10:	482c      	ldr	r0, [pc, #176]	@ (8012dc4 <_strtod_l+0x574>)
 8012d12:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8012d16:	ed92 7b00 	vldr	d7, [r2]
 8012d1a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8012d1e:	ec4b ab16 	vmov	d6, sl, fp
 8012d22:	4a29      	ldr	r2, [pc, #164]	@ (8012dc8 <_strtod_l+0x578>)
 8012d24:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012d28:	ee17 1a90 	vmov	r1, s15
 8012d2c:	400a      	ands	r2, r1
 8012d2e:	4282      	cmp	r2, r0
 8012d30:	ec5b ab17 	vmov	sl, fp, d7
 8012d34:	d898      	bhi.n	8012c68 <_strtod_l+0x418>
 8012d36:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8012d3a:	4282      	cmp	r2, r0
 8012d3c:	bf86      	itte	hi
 8012d3e:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8012dcc <_strtod_l+0x57c>
 8012d42:	f04f 3aff 	movhi.w	sl, #4294967295
 8012d46:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8012d4a:	2200      	movs	r2, #0
 8012d4c:	9206      	str	r2, [sp, #24]
 8012d4e:	e076      	b.n	8012e3e <_strtod_l+0x5ee>
 8012d50:	f012 0f01 	tst.w	r2, #1
 8012d54:	d004      	beq.n	8012d60 <_strtod_l+0x510>
 8012d56:	ed96 6b00 	vldr	d6, [r6]
 8012d5a:	2001      	movs	r0, #1
 8012d5c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012d60:	3101      	adds	r1, #1
 8012d62:	1052      	asrs	r2, r2, #1
 8012d64:	3608      	adds	r6, #8
 8012d66:	e7cd      	b.n	8012d04 <_strtod_l+0x4b4>
 8012d68:	d0ef      	beq.n	8012d4a <_strtod_l+0x4fa>
 8012d6a:	4252      	negs	r2, r2
 8012d6c:	f012 000f 	ands.w	r0, r2, #15
 8012d70:	d00a      	beq.n	8012d88 <_strtod_l+0x538>
 8012d72:	4912      	ldr	r1, [pc, #72]	@ (8012dbc <_strtod_l+0x56c>)
 8012d74:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8012d78:	ed91 7b00 	vldr	d7, [r1]
 8012d7c:	ec4b ab16 	vmov	d6, sl, fp
 8012d80:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012d84:	ec5b ab17 	vmov	sl, fp, d7
 8012d88:	1112      	asrs	r2, r2, #4
 8012d8a:	d0de      	beq.n	8012d4a <_strtod_l+0x4fa>
 8012d8c:	2a1f      	cmp	r2, #31
 8012d8e:	dd1f      	ble.n	8012dd0 <_strtod_l+0x580>
 8012d90:	2400      	movs	r4, #0
 8012d92:	4625      	mov	r5, r4
 8012d94:	9407      	str	r4, [sp, #28]
 8012d96:	4626      	mov	r6, r4
 8012d98:	9a05      	ldr	r2, [sp, #20]
 8012d9a:	2322      	movs	r3, #34	@ 0x22
 8012d9c:	f04f 0a00 	mov.w	sl, #0
 8012da0:	f04f 0b00 	mov.w	fp, #0
 8012da4:	6013      	str	r3, [r2, #0]
 8012da6:	e76a      	b.n	8012c7e <_strtod_l+0x42e>
 8012da8:	08016abe 	.word	0x08016abe
 8012dac:	08016960 	.word	0x08016960
 8012db0:	08016ab6 	.word	0x08016ab6
 8012db4:	08016af0 	.word	0x08016af0
 8012db8:	08016d7c 	.word	0x08016d7c
 8012dbc:	08016c68 	.word	0x08016c68
 8012dc0:	08016c40 	.word	0x08016c40
 8012dc4:	7ca00000 	.word	0x7ca00000
 8012dc8:	7ff00000 	.word	0x7ff00000
 8012dcc:	7fefffff 	.word	0x7fefffff
 8012dd0:	f012 0110 	ands.w	r1, r2, #16
 8012dd4:	bf18      	it	ne
 8012dd6:	216a      	movne	r1, #106	@ 0x6a
 8012dd8:	9106      	str	r1, [sp, #24]
 8012dda:	ec4b ab17 	vmov	d7, sl, fp
 8012dde:	49b0      	ldr	r1, [pc, #704]	@ (80130a0 <_strtod_l+0x850>)
 8012de0:	2000      	movs	r0, #0
 8012de2:	07d6      	lsls	r6, r2, #31
 8012de4:	d504      	bpl.n	8012df0 <_strtod_l+0x5a0>
 8012de6:	ed91 6b00 	vldr	d6, [r1]
 8012dea:	2001      	movs	r0, #1
 8012dec:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012df0:	1052      	asrs	r2, r2, #1
 8012df2:	f101 0108 	add.w	r1, r1, #8
 8012df6:	d1f4      	bne.n	8012de2 <_strtod_l+0x592>
 8012df8:	b108      	cbz	r0, 8012dfe <_strtod_l+0x5ae>
 8012dfa:	ec5b ab17 	vmov	sl, fp, d7
 8012dfe:	9a06      	ldr	r2, [sp, #24]
 8012e00:	b1b2      	cbz	r2, 8012e30 <_strtod_l+0x5e0>
 8012e02:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8012e06:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8012e0a:	2a00      	cmp	r2, #0
 8012e0c:	4658      	mov	r0, fp
 8012e0e:	dd0f      	ble.n	8012e30 <_strtod_l+0x5e0>
 8012e10:	2a1f      	cmp	r2, #31
 8012e12:	dd55      	ble.n	8012ec0 <_strtod_l+0x670>
 8012e14:	2a34      	cmp	r2, #52	@ 0x34
 8012e16:	bfde      	ittt	le
 8012e18:	f04f 32ff 	movle.w	r2, #4294967295
 8012e1c:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8012e20:	408a      	lslle	r2, r1
 8012e22:	f04f 0a00 	mov.w	sl, #0
 8012e26:	bfcc      	ite	gt
 8012e28:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8012e2c:	ea02 0b00 	andle.w	fp, r2, r0
 8012e30:	ec4b ab17 	vmov	d7, sl, fp
 8012e34:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e3c:	d0a8      	beq.n	8012d90 <_strtod_l+0x540>
 8012e3e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012e40:	9805      	ldr	r0, [sp, #20]
 8012e42:	f8cd 9000 	str.w	r9, [sp]
 8012e46:	462a      	mov	r2, r5
 8012e48:	f002 fb90 	bl	801556c <__s2b>
 8012e4c:	9007      	str	r0, [sp, #28]
 8012e4e:	2800      	cmp	r0, #0
 8012e50:	f43f af0a 	beq.w	8012c68 <_strtod_l+0x418>
 8012e54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e56:	1b3f      	subs	r7, r7, r4
 8012e58:	2b00      	cmp	r3, #0
 8012e5a:	bfb4      	ite	lt
 8012e5c:	463b      	movlt	r3, r7
 8012e5e:	2300      	movge	r3, #0
 8012e60:	930a      	str	r3, [sp, #40]	@ 0x28
 8012e62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e64:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 8013090 <_strtod_l+0x840>
 8012e68:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8012e6c:	2400      	movs	r4, #0
 8012e6e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012e70:	4625      	mov	r5, r4
 8012e72:	9b07      	ldr	r3, [sp, #28]
 8012e74:	9805      	ldr	r0, [sp, #20]
 8012e76:	6859      	ldr	r1, [r3, #4]
 8012e78:	f002 fad0 	bl	801541c <_Balloc>
 8012e7c:	4606      	mov	r6, r0
 8012e7e:	2800      	cmp	r0, #0
 8012e80:	f43f aef6 	beq.w	8012c70 <_strtod_l+0x420>
 8012e84:	9b07      	ldr	r3, [sp, #28]
 8012e86:	691a      	ldr	r2, [r3, #16]
 8012e88:	ec4b ab19 	vmov	d9, sl, fp
 8012e8c:	3202      	adds	r2, #2
 8012e8e:	f103 010c 	add.w	r1, r3, #12
 8012e92:	0092      	lsls	r2, r2, #2
 8012e94:	300c      	adds	r0, #12
 8012e96:	f001 f87e 	bl	8013f96 <memcpy>
 8012e9a:	eeb0 0b49 	vmov.f64	d0, d9
 8012e9e:	9805      	ldr	r0, [sp, #20]
 8012ea0:	aa14      	add	r2, sp, #80	@ 0x50
 8012ea2:	a913      	add	r1, sp, #76	@ 0x4c
 8012ea4:	f002 fe9e 	bl	8015be4 <__d2b>
 8012ea8:	9012      	str	r0, [sp, #72]	@ 0x48
 8012eaa:	2800      	cmp	r0, #0
 8012eac:	f43f aee0 	beq.w	8012c70 <_strtod_l+0x420>
 8012eb0:	9805      	ldr	r0, [sp, #20]
 8012eb2:	2101      	movs	r1, #1
 8012eb4:	f002 fbf0 	bl	8015698 <__i2b>
 8012eb8:	4605      	mov	r5, r0
 8012eba:	b940      	cbnz	r0, 8012ece <_strtod_l+0x67e>
 8012ebc:	2500      	movs	r5, #0
 8012ebe:	e6d7      	b.n	8012c70 <_strtod_l+0x420>
 8012ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8012ec4:	fa01 f202 	lsl.w	r2, r1, r2
 8012ec8:	ea02 0a0a 	and.w	sl, r2, sl
 8012ecc:	e7b0      	b.n	8012e30 <_strtod_l+0x5e0>
 8012ece:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8012ed0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012ed2:	2f00      	cmp	r7, #0
 8012ed4:	bfab      	itete	ge
 8012ed6:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8012ed8:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8012eda:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8012ede:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8012ee2:	bfac      	ite	ge
 8012ee4:	eb07 0903 	addge.w	r9, r7, r3
 8012ee8:	eba3 0807 	sublt.w	r8, r3, r7
 8012eec:	9b06      	ldr	r3, [sp, #24]
 8012eee:	1aff      	subs	r7, r7, r3
 8012ef0:	4417      	add	r7, r2
 8012ef2:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8012ef6:	4a6b      	ldr	r2, [pc, #428]	@ (80130a4 <_strtod_l+0x854>)
 8012ef8:	3f01      	subs	r7, #1
 8012efa:	4297      	cmp	r7, r2
 8012efc:	da51      	bge.n	8012fa2 <_strtod_l+0x752>
 8012efe:	1bd1      	subs	r1, r2, r7
 8012f00:	291f      	cmp	r1, #31
 8012f02:	eba3 0301 	sub.w	r3, r3, r1
 8012f06:	f04f 0201 	mov.w	r2, #1
 8012f0a:	dc3e      	bgt.n	8012f8a <_strtod_l+0x73a>
 8012f0c:	408a      	lsls	r2, r1
 8012f0e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012f10:	2200      	movs	r2, #0
 8012f12:	920b      	str	r2, [sp, #44]	@ 0x2c
 8012f14:	eb09 0703 	add.w	r7, r9, r3
 8012f18:	4498      	add	r8, r3
 8012f1a:	9b06      	ldr	r3, [sp, #24]
 8012f1c:	45b9      	cmp	r9, r7
 8012f1e:	4498      	add	r8, r3
 8012f20:	464b      	mov	r3, r9
 8012f22:	bfa8      	it	ge
 8012f24:	463b      	movge	r3, r7
 8012f26:	4543      	cmp	r3, r8
 8012f28:	bfa8      	it	ge
 8012f2a:	4643      	movge	r3, r8
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	bfc2      	ittt	gt
 8012f30:	1aff      	subgt	r7, r7, r3
 8012f32:	eba8 0803 	subgt.w	r8, r8, r3
 8012f36:	eba9 0903 	subgt.w	r9, r9, r3
 8012f3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	dd16      	ble.n	8012f6e <_strtod_l+0x71e>
 8012f40:	4629      	mov	r1, r5
 8012f42:	9805      	ldr	r0, [sp, #20]
 8012f44:	461a      	mov	r2, r3
 8012f46:	f002 fc67 	bl	8015818 <__pow5mult>
 8012f4a:	4605      	mov	r5, r0
 8012f4c:	2800      	cmp	r0, #0
 8012f4e:	d0b5      	beq.n	8012ebc <_strtod_l+0x66c>
 8012f50:	4601      	mov	r1, r0
 8012f52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012f54:	9805      	ldr	r0, [sp, #20]
 8012f56:	f002 fbb5 	bl	80156c4 <__multiply>
 8012f5a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8012f5c:	2800      	cmp	r0, #0
 8012f5e:	f43f ae87 	beq.w	8012c70 <_strtod_l+0x420>
 8012f62:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012f64:	9805      	ldr	r0, [sp, #20]
 8012f66:	f002 fa99 	bl	801549c <_Bfree>
 8012f6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012f6c:	9312      	str	r3, [sp, #72]	@ 0x48
 8012f6e:	2f00      	cmp	r7, #0
 8012f70:	dc1b      	bgt.n	8012faa <_strtod_l+0x75a>
 8012f72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	dd21      	ble.n	8012fbc <_strtod_l+0x76c>
 8012f78:	4631      	mov	r1, r6
 8012f7a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012f7c:	9805      	ldr	r0, [sp, #20]
 8012f7e:	f002 fc4b 	bl	8015818 <__pow5mult>
 8012f82:	4606      	mov	r6, r0
 8012f84:	b9d0      	cbnz	r0, 8012fbc <_strtod_l+0x76c>
 8012f86:	2600      	movs	r6, #0
 8012f88:	e672      	b.n	8012c70 <_strtod_l+0x420>
 8012f8a:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8012f8e:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8012f92:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8012f96:	37e2      	adds	r7, #226	@ 0xe2
 8012f98:	fa02 f107 	lsl.w	r1, r2, r7
 8012f9c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8012f9e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012fa0:	e7b8      	b.n	8012f14 <_strtod_l+0x6c4>
 8012fa2:	2200      	movs	r2, #0
 8012fa4:	920b      	str	r2, [sp, #44]	@ 0x2c
 8012fa6:	2201      	movs	r2, #1
 8012fa8:	e7f9      	b.n	8012f9e <_strtod_l+0x74e>
 8012faa:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012fac:	9805      	ldr	r0, [sp, #20]
 8012fae:	463a      	mov	r2, r7
 8012fb0:	f002 fc8c 	bl	80158cc <__lshift>
 8012fb4:	9012      	str	r0, [sp, #72]	@ 0x48
 8012fb6:	2800      	cmp	r0, #0
 8012fb8:	d1db      	bne.n	8012f72 <_strtod_l+0x722>
 8012fba:	e659      	b.n	8012c70 <_strtod_l+0x420>
 8012fbc:	f1b8 0f00 	cmp.w	r8, #0
 8012fc0:	dd07      	ble.n	8012fd2 <_strtod_l+0x782>
 8012fc2:	4631      	mov	r1, r6
 8012fc4:	9805      	ldr	r0, [sp, #20]
 8012fc6:	4642      	mov	r2, r8
 8012fc8:	f002 fc80 	bl	80158cc <__lshift>
 8012fcc:	4606      	mov	r6, r0
 8012fce:	2800      	cmp	r0, #0
 8012fd0:	d0d9      	beq.n	8012f86 <_strtod_l+0x736>
 8012fd2:	f1b9 0f00 	cmp.w	r9, #0
 8012fd6:	dd08      	ble.n	8012fea <_strtod_l+0x79a>
 8012fd8:	4629      	mov	r1, r5
 8012fda:	9805      	ldr	r0, [sp, #20]
 8012fdc:	464a      	mov	r2, r9
 8012fde:	f002 fc75 	bl	80158cc <__lshift>
 8012fe2:	4605      	mov	r5, r0
 8012fe4:	2800      	cmp	r0, #0
 8012fe6:	f43f ae43 	beq.w	8012c70 <_strtod_l+0x420>
 8012fea:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012fec:	9805      	ldr	r0, [sp, #20]
 8012fee:	4632      	mov	r2, r6
 8012ff0:	f002 fcf4 	bl	80159dc <__mdiff>
 8012ff4:	4604      	mov	r4, r0
 8012ff6:	2800      	cmp	r0, #0
 8012ff8:	f43f ae3a 	beq.w	8012c70 <_strtod_l+0x420>
 8012ffc:	2300      	movs	r3, #0
 8012ffe:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8013002:	60c3      	str	r3, [r0, #12]
 8013004:	4629      	mov	r1, r5
 8013006:	f002 fccd 	bl	80159a4 <__mcmp>
 801300a:	2800      	cmp	r0, #0
 801300c:	da4e      	bge.n	80130ac <_strtod_l+0x85c>
 801300e:	ea58 080a 	orrs.w	r8, r8, sl
 8013012:	d174      	bne.n	80130fe <_strtod_l+0x8ae>
 8013014:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013018:	2b00      	cmp	r3, #0
 801301a:	d170      	bne.n	80130fe <_strtod_l+0x8ae>
 801301c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8013020:	0d1b      	lsrs	r3, r3, #20
 8013022:	051b      	lsls	r3, r3, #20
 8013024:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8013028:	d969      	bls.n	80130fe <_strtod_l+0x8ae>
 801302a:	6963      	ldr	r3, [r4, #20]
 801302c:	b913      	cbnz	r3, 8013034 <_strtod_l+0x7e4>
 801302e:	6923      	ldr	r3, [r4, #16]
 8013030:	2b01      	cmp	r3, #1
 8013032:	dd64      	ble.n	80130fe <_strtod_l+0x8ae>
 8013034:	4621      	mov	r1, r4
 8013036:	2201      	movs	r2, #1
 8013038:	9805      	ldr	r0, [sp, #20]
 801303a:	f002 fc47 	bl	80158cc <__lshift>
 801303e:	4629      	mov	r1, r5
 8013040:	4604      	mov	r4, r0
 8013042:	f002 fcaf 	bl	80159a4 <__mcmp>
 8013046:	2800      	cmp	r0, #0
 8013048:	dd59      	ble.n	80130fe <_strtod_l+0x8ae>
 801304a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801304e:	9a06      	ldr	r2, [sp, #24]
 8013050:	0d1b      	lsrs	r3, r3, #20
 8013052:	051b      	lsls	r3, r3, #20
 8013054:	2a00      	cmp	r2, #0
 8013056:	d070      	beq.n	801313a <_strtod_l+0x8ea>
 8013058:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801305c:	d86d      	bhi.n	801313a <_strtod_l+0x8ea>
 801305e:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8013062:	f67f ae99 	bls.w	8012d98 <_strtod_l+0x548>
 8013066:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8013098 <_strtod_l+0x848>
 801306a:	ec4b ab16 	vmov	d6, sl, fp
 801306e:	4b0e      	ldr	r3, [pc, #56]	@ (80130a8 <_strtod_l+0x858>)
 8013070:	ee26 7b07 	vmul.f64	d7, d6, d7
 8013074:	ee17 2a90 	vmov	r2, s15
 8013078:	4013      	ands	r3, r2
 801307a:	ec5b ab17 	vmov	sl, fp, d7
 801307e:	2b00      	cmp	r3, #0
 8013080:	f47f ae01 	bne.w	8012c86 <_strtod_l+0x436>
 8013084:	9a05      	ldr	r2, [sp, #20]
 8013086:	2322      	movs	r3, #34	@ 0x22
 8013088:	6013      	str	r3, [r2, #0]
 801308a:	e5fc      	b.n	8012c86 <_strtod_l+0x436>
 801308c:	f3af 8000 	nop.w
 8013090:	ffc00000 	.word	0xffc00000
 8013094:	41dfffff 	.word	0x41dfffff
 8013098:	00000000 	.word	0x00000000
 801309c:	39500000 	.word	0x39500000
 80130a0:	08016988 	.word	0x08016988
 80130a4:	fffffc02 	.word	0xfffffc02
 80130a8:	7ff00000 	.word	0x7ff00000
 80130ac:	46d9      	mov	r9, fp
 80130ae:	d15d      	bne.n	801316c <_strtod_l+0x91c>
 80130b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80130b4:	f1b8 0f00 	cmp.w	r8, #0
 80130b8:	d02a      	beq.n	8013110 <_strtod_l+0x8c0>
 80130ba:	4aab      	ldr	r2, [pc, #684]	@ (8013368 <_strtod_l+0xb18>)
 80130bc:	4293      	cmp	r3, r2
 80130be:	d12a      	bne.n	8013116 <_strtod_l+0x8c6>
 80130c0:	9b06      	ldr	r3, [sp, #24]
 80130c2:	4652      	mov	r2, sl
 80130c4:	b1fb      	cbz	r3, 8013106 <_strtod_l+0x8b6>
 80130c6:	4ba9      	ldr	r3, [pc, #676]	@ (801336c <_strtod_l+0xb1c>)
 80130c8:	ea0b 0303 	and.w	r3, fp, r3
 80130cc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80130d0:	f04f 31ff 	mov.w	r1, #4294967295
 80130d4:	d81a      	bhi.n	801310c <_strtod_l+0x8bc>
 80130d6:	0d1b      	lsrs	r3, r3, #20
 80130d8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80130dc:	fa01 f303 	lsl.w	r3, r1, r3
 80130e0:	429a      	cmp	r2, r3
 80130e2:	d118      	bne.n	8013116 <_strtod_l+0x8c6>
 80130e4:	4ba2      	ldr	r3, [pc, #648]	@ (8013370 <_strtod_l+0xb20>)
 80130e6:	4599      	cmp	r9, r3
 80130e8:	d102      	bne.n	80130f0 <_strtod_l+0x8a0>
 80130ea:	3201      	adds	r2, #1
 80130ec:	f43f adc0 	beq.w	8012c70 <_strtod_l+0x420>
 80130f0:	4b9e      	ldr	r3, [pc, #632]	@ (801336c <_strtod_l+0xb1c>)
 80130f2:	ea09 0303 	and.w	r3, r9, r3
 80130f6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 80130fa:	f04f 0a00 	mov.w	sl, #0
 80130fe:	9b06      	ldr	r3, [sp, #24]
 8013100:	2b00      	cmp	r3, #0
 8013102:	d1b0      	bne.n	8013066 <_strtod_l+0x816>
 8013104:	e5bf      	b.n	8012c86 <_strtod_l+0x436>
 8013106:	f04f 33ff 	mov.w	r3, #4294967295
 801310a:	e7e9      	b.n	80130e0 <_strtod_l+0x890>
 801310c:	460b      	mov	r3, r1
 801310e:	e7e7      	b.n	80130e0 <_strtod_l+0x890>
 8013110:	ea53 030a 	orrs.w	r3, r3, sl
 8013114:	d099      	beq.n	801304a <_strtod_l+0x7fa>
 8013116:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013118:	b1c3      	cbz	r3, 801314c <_strtod_l+0x8fc>
 801311a:	ea13 0f09 	tst.w	r3, r9
 801311e:	d0ee      	beq.n	80130fe <_strtod_l+0x8ae>
 8013120:	9a06      	ldr	r2, [sp, #24]
 8013122:	4650      	mov	r0, sl
 8013124:	4659      	mov	r1, fp
 8013126:	f1b8 0f00 	cmp.w	r8, #0
 801312a:	d013      	beq.n	8013154 <_strtod_l+0x904>
 801312c:	f7ff fb73 	bl	8012816 <sulp>
 8013130:	ee39 7b00 	vadd.f64	d7, d9, d0
 8013134:	ec5b ab17 	vmov	sl, fp, d7
 8013138:	e7e1      	b.n	80130fe <_strtod_l+0x8ae>
 801313a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801313e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8013142:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8013146:	f04f 3aff 	mov.w	sl, #4294967295
 801314a:	e7d8      	b.n	80130fe <_strtod_l+0x8ae>
 801314c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801314e:	ea13 0f0a 	tst.w	r3, sl
 8013152:	e7e4      	b.n	801311e <_strtod_l+0x8ce>
 8013154:	f7ff fb5f 	bl	8012816 <sulp>
 8013158:	ee39 0b40 	vsub.f64	d0, d9, d0
 801315c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8013160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013164:	ec5b ab10 	vmov	sl, fp, d0
 8013168:	d1c9      	bne.n	80130fe <_strtod_l+0x8ae>
 801316a:	e615      	b.n	8012d98 <_strtod_l+0x548>
 801316c:	4629      	mov	r1, r5
 801316e:	4620      	mov	r0, r4
 8013170:	f002 fd90 	bl	8015c94 <__ratio>
 8013174:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8013178:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801317c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013180:	d85d      	bhi.n	801323e <_strtod_l+0x9ee>
 8013182:	f1b8 0f00 	cmp.w	r8, #0
 8013186:	d164      	bne.n	8013252 <_strtod_l+0xa02>
 8013188:	f1ba 0f00 	cmp.w	sl, #0
 801318c:	d14b      	bne.n	8013226 <_strtod_l+0x9d6>
 801318e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013192:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8013196:	2b00      	cmp	r3, #0
 8013198:	d160      	bne.n	801325c <_strtod_l+0xa0c>
 801319a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801319e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80131a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131a6:	d401      	bmi.n	80131ac <_strtod_l+0x95c>
 80131a8:	ee20 8b08 	vmul.f64	d8, d0, d8
 80131ac:	eeb1 ab48 	vneg.f64	d10, d8
 80131b0:	486e      	ldr	r0, [pc, #440]	@ (801336c <_strtod_l+0xb1c>)
 80131b2:	4970      	ldr	r1, [pc, #448]	@ (8013374 <_strtod_l+0xb24>)
 80131b4:	ea09 0700 	and.w	r7, r9, r0
 80131b8:	428f      	cmp	r7, r1
 80131ba:	ec53 2b1a 	vmov	r2, r3, d10
 80131be:	d17d      	bne.n	80132bc <_strtod_l+0xa6c>
 80131c0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 80131c4:	ec4b ab1c 	vmov	d12, sl, fp
 80131c8:	eeb0 0b4c 	vmov.f64	d0, d12
 80131cc:	f002 fc9a 	bl	8015b04 <__ulp>
 80131d0:	4866      	ldr	r0, [pc, #408]	@ (801336c <_strtod_l+0xb1c>)
 80131d2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 80131d6:	ee1c 3a90 	vmov	r3, s25
 80131da:	4a67      	ldr	r2, [pc, #412]	@ (8013378 <_strtod_l+0xb28>)
 80131dc:	ea03 0100 	and.w	r1, r3, r0
 80131e0:	4291      	cmp	r1, r2
 80131e2:	ec5b ab1c 	vmov	sl, fp, d12
 80131e6:	d93c      	bls.n	8013262 <_strtod_l+0xa12>
 80131e8:	ee19 2a90 	vmov	r2, s19
 80131ec:	4b60      	ldr	r3, [pc, #384]	@ (8013370 <_strtod_l+0xb20>)
 80131ee:	429a      	cmp	r2, r3
 80131f0:	d104      	bne.n	80131fc <_strtod_l+0x9ac>
 80131f2:	ee19 3a10 	vmov	r3, s18
 80131f6:	3301      	adds	r3, #1
 80131f8:	f43f ad3a 	beq.w	8012c70 <_strtod_l+0x420>
 80131fc:	f8df b170 	ldr.w	fp, [pc, #368]	@ 8013370 <_strtod_l+0xb20>
 8013200:	f04f 3aff 	mov.w	sl, #4294967295
 8013204:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8013206:	9805      	ldr	r0, [sp, #20]
 8013208:	f002 f948 	bl	801549c <_Bfree>
 801320c:	9805      	ldr	r0, [sp, #20]
 801320e:	4631      	mov	r1, r6
 8013210:	f002 f944 	bl	801549c <_Bfree>
 8013214:	9805      	ldr	r0, [sp, #20]
 8013216:	4629      	mov	r1, r5
 8013218:	f002 f940 	bl	801549c <_Bfree>
 801321c:	9805      	ldr	r0, [sp, #20]
 801321e:	4621      	mov	r1, r4
 8013220:	f002 f93c 	bl	801549c <_Bfree>
 8013224:	e625      	b.n	8012e72 <_strtod_l+0x622>
 8013226:	f1ba 0f01 	cmp.w	sl, #1
 801322a:	d103      	bne.n	8013234 <_strtod_l+0x9e4>
 801322c:	f1bb 0f00 	cmp.w	fp, #0
 8013230:	f43f adb2 	beq.w	8012d98 <_strtod_l+0x548>
 8013234:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8013238:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801323c:	e7b8      	b.n	80131b0 <_strtod_l+0x960>
 801323e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8013242:	ee20 8b08 	vmul.f64	d8, d0, d8
 8013246:	f1b8 0f00 	cmp.w	r8, #0
 801324a:	d0af      	beq.n	80131ac <_strtod_l+0x95c>
 801324c:	eeb0 ab48 	vmov.f64	d10, d8
 8013250:	e7ae      	b.n	80131b0 <_strtod_l+0x960>
 8013252:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8013256:	eeb0 8b4a 	vmov.f64	d8, d10
 801325a:	e7a9      	b.n	80131b0 <_strtod_l+0x960>
 801325c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8013260:	e7a6      	b.n	80131b0 <_strtod_l+0x960>
 8013262:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8013266:	9b06      	ldr	r3, [sp, #24]
 8013268:	46d9      	mov	r9, fp
 801326a:	2b00      	cmp	r3, #0
 801326c:	d1ca      	bne.n	8013204 <_strtod_l+0x9b4>
 801326e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8013272:	0d1b      	lsrs	r3, r3, #20
 8013274:	051b      	lsls	r3, r3, #20
 8013276:	429f      	cmp	r7, r3
 8013278:	d1c4      	bne.n	8013204 <_strtod_l+0x9b4>
 801327a:	ec51 0b18 	vmov	r0, r1, d8
 801327e:	f7ed fa83 	bl	8000788 <__aeabi_d2lz>
 8013282:	f7ed fa3b 	bl	80006fc <__aeabi_l2d>
 8013286:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801328a:	ec41 0b17 	vmov	d7, r0, r1
 801328e:	ea49 090a 	orr.w	r9, r9, sl
 8013292:	ea59 0908 	orrs.w	r9, r9, r8
 8013296:	ee38 8b47 	vsub.f64	d8, d8, d7
 801329a:	d03c      	beq.n	8013316 <_strtod_l+0xac6>
 801329c:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 8013350 <_strtod_l+0xb00>
 80132a0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80132a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132a8:	f53f aced 	bmi.w	8012c86 <_strtod_l+0x436>
 80132ac:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8013358 <_strtod_l+0xb08>
 80132b0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80132b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132b8:	dda4      	ble.n	8013204 <_strtod_l+0x9b4>
 80132ba:	e4e4      	b.n	8012c86 <_strtod_l+0x436>
 80132bc:	9906      	ldr	r1, [sp, #24]
 80132be:	b1e1      	cbz	r1, 80132fa <_strtod_l+0xaaa>
 80132c0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 80132c4:	d819      	bhi.n	80132fa <_strtod_l+0xaaa>
 80132c6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 80132ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132ce:	d811      	bhi.n	80132f4 <_strtod_l+0xaa4>
 80132d0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80132d4:	ee18 3a10 	vmov	r3, s16
 80132d8:	2b01      	cmp	r3, #1
 80132da:	bf38      	it	cc
 80132dc:	2301      	movcc	r3, #1
 80132de:	ee08 3a10 	vmov	s16, r3
 80132e2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 80132e6:	f1b8 0f00 	cmp.w	r8, #0
 80132ea:	d111      	bne.n	8013310 <_strtod_l+0xac0>
 80132ec:	eeb1 7b48 	vneg.f64	d7, d8
 80132f0:	ec53 2b17 	vmov	r2, r3, d7
 80132f4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 80132f8:	1bcb      	subs	r3, r1, r7
 80132fa:	eeb0 0b49 	vmov.f64	d0, d9
 80132fe:	ec43 2b1a 	vmov	d10, r2, r3
 8013302:	f002 fbff 	bl	8015b04 <__ulp>
 8013306:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801330a:	ec5b ab19 	vmov	sl, fp, d9
 801330e:	e7aa      	b.n	8013266 <_strtod_l+0xa16>
 8013310:	eeb0 7b48 	vmov.f64	d7, d8
 8013314:	e7ec      	b.n	80132f0 <_strtod_l+0xaa0>
 8013316:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 8013360 <_strtod_l+0xb10>
 801331a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801331e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013322:	f57f af6f 	bpl.w	8013204 <_strtod_l+0x9b4>
 8013326:	e4ae      	b.n	8012c86 <_strtod_l+0x436>
 8013328:	2300      	movs	r3, #0
 801332a:	9308      	str	r3, [sp, #32]
 801332c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801332e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013330:	6013      	str	r3, [r2, #0]
 8013332:	f7ff bacc 	b.w	80128ce <_strtod_l+0x7e>
 8013336:	2a65      	cmp	r2, #101	@ 0x65
 8013338:	f43f abbc 	beq.w	8012ab4 <_strtod_l+0x264>
 801333c:	2a45      	cmp	r2, #69	@ 0x45
 801333e:	f43f abb9 	beq.w	8012ab4 <_strtod_l+0x264>
 8013342:	2301      	movs	r3, #1
 8013344:	9306      	str	r3, [sp, #24]
 8013346:	f7ff bbf0 	b.w	8012b2a <_strtod_l+0x2da>
 801334a:	bf00      	nop
 801334c:	f3af 8000 	nop.w
 8013350:	94a03595 	.word	0x94a03595
 8013354:	3fdfffff 	.word	0x3fdfffff
 8013358:	35afe535 	.word	0x35afe535
 801335c:	3fe00000 	.word	0x3fe00000
 8013360:	94a03595 	.word	0x94a03595
 8013364:	3fcfffff 	.word	0x3fcfffff
 8013368:	000fffff 	.word	0x000fffff
 801336c:	7ff00000 	.word	0x7ff00000
 8013370:	7fefffff 	.word	0x7fefffff
 8013374:	7fe00000 	.word	0x7fe00000
 8013378:	7c9fffff 	.word	0x7c9fffff

0801337c <strtod>:
 801337c:	460a      	mov	r2, r1
 801337e:	4601      	mov	r1, r0
 8013380:	4802      	ldr	r0, [pc, #8]	@ (801338c <strtod+0x10>)
 8013382:	4b03      	ldr	r3, [pc, #12]	@ (8013390 <strtod+0x14>)
 8013384:	6800      	ldr	r0, [r0, #0]
 8013386:	f7ff ba63 	b.w	8012850 <_strtod_l>
 801338a:	bf00      	nop
 801338c:	2400027c 	.word	0x2400027c
 8013390:	24000110 	.word	0x24000110

08013394 <__cvt>:
 8013394:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013396:	ed2d 8b02 	vpush	{d8}
 801339a:	eeb0 8b40 	vmov.f64	d8, d0
 801339e:	b085      	sub	sp, #20
 80133a0:	4617      	mov	r7, r2
 80133a2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80133a4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80133a6:	ee18 2a90 	vmov	r2, s17
 80133aa:	f025 0520 	bic.w	r5, r5, #32
 80133ae:	2a00      	cmp	r2, #0
 80133b0:	bfb6      	itet	lt
 80133b2:	222d      	movlt	r2, #45	@ 0x2d
 80133b4:	2200      	movge	r2, #0
 80133b6:	eeb1 8b40 	vneglt.f64	d8, d0
 80133ba:	2d46      	cmp	r5, #70	@ 0x46
 80133bc:	460c      	mov	r4, r1
 80133be:	701a      	strb	r2, [r3, #0]
 80133c0:	d004      	beq.n	80133cc <__cvt+0x38>
 80133c2:	2d45      	cmp	r5, #69	@ 0x45
 80133c4:	d100      	bne.n	80133c8 <__cvt+0x34>
 80133c6:	3401      	adds	r4, #1
 80133c8:	2102      	movs	r1, #2
 80133ca:	e000      	b.n	80133ce <__cvt+0x3a>
 80133cc:	2103      	movs	r1, #3
 80133ce:	ab03      	add	r3, sp, #12
 80133d0:	9301      	str	r3, [sp, #4]
 80133d2:	ab02      	add	r3, sp, #8
 80133d4:	9300      	str	r3, [sp, #0]
 80133d6:	4622      	mov	r2, r4
 80133d8:	4633      	mov	r3, r6
 80133da:	eeb0 0b48 	vmov.f64	d0, d8
 80133de:	f000 fe7b 	bl	80140d8 <_dtoa_r>
 80133e2:	2d47      	cmp	r5, #71	@ 0x47
 80133e4:	d114      	bne.n	8013410 <__cvt+0x7c>
 80133e6:	07fb      	lsls	r3, r7, #31
 80133e8:	d50a      	bpl.n	8013400 <__cvt+0x6c>
 80133ea:	1902      	adds	r2, r0, r4
 80133ec:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80133f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133f4:	bf08      	it	eq
 80133f6:	9203      	streq	r2, [sp, #12]
 80133f8:	2130      	movs	r1, #48	@ 0x30
 80133fa:	9b03      	ldr	r3, [sp, #12]
 80133fc:	4293      	cmp	r3, r2
 80133fe:	d319      	bcc.n	8013434 <__cvt+0xa0>
 8013400:	9b03      	ldr	r3, [sp, #12]
 8013402:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013404:	1a1b      	subs	r3, r3, r0
 8013406:	6013      	str	r3, [r2, #0]
 8013408:	b005      	add	sp, #20
 801340a:	ecbd 8b02 	vpop	{d8}
 801340e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013410:	2d46      	cmp	r5, #70	@ 0x46
 8013412:	eb00 0204 	add.w	r2, r0, r4
 8013416:	d1e9      	bne.n	80133ec <__cvt+0x58>
 8013418:	7803      	ldrb	r3, [r0, #0]
 801341a:	2b30      	cmp	r3, #48	@ 0x30
 801341c:	d107      	bne.n	801342e <__cvt+0x9a>
 801341e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013426:	bf1c      	itt	ne
 8013428:	f1c4 0401 	rsbne	r4, r4, #1
 801342c:	6034      	strne	r4, [r6, #0]
 801342e:	6833      	ldr	r3, [r6, #0]
 8013430:	441a      	add	r2, r3
 8013432:	e7db      	b.n	80133ec <__cvt+0x58>
 8013434:	1c5c      	adds	r4, r3, #1
 8013436:	9403      	str	r4, [sp, #12]
 8013438:	7019      	strb	r1, [r3, #0]
 801343a:	e7de      	b.n	80133fa <__cvt+0x66>

0801343c <__exponent>:
 801343c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801343e:	2900      	cmp	r1, #0
 8013440:	bfba      	itte	lt
 8013442:	4249      	neglt	r1, r1
 8013444:	232d      	movlt	r3, #45	@ 0x2d
 8013446:	232b      	movge	r3, #43	@ 0x2b
 8013448:	2909      	cmp	r1, #9
 801344a:	7002      	strb	r2, [r0, #0]
 801344c:	7043      	strb	r3, [r0, #1]
 801344e:	dd29      	ble.n	80134a4 <__exponent+0x68>
 8013450:	f10d 0307 	add.w	r3, sp, #7
 8013454:	461d      	mov	r5, r3
 8013456:	270a      	movs	r7, #10
 8013458:	461a      	mov	r2, r3
 801345a:	fbb1 f6f7 	udiv	r6, r1, r7
 801345e:	fb07 1416 	mls	r4, r7, r6, r1
 8013462:	3430      	adds	r4, #48	@ 0x30
 8013464:	f802 4c01 	strb.w	r4, [r2, #-1]
 8013468:	460c      	mov	r4, r1
 801346a:	2c63      	cmp	r4, #99	@ 0x63
 801346c:	f103 33ff 	add.w	r3, r3, #4294967295
 8013470:	4631      	mov	r1, r6
 8013472:	dcf1      	bgt.n	8013458 <__exponent+0x1c>
 8013474:	3130      	adds	r1, #48	@ 0x30
 8013476:	1e94      	subs	r4, r2, #2
 8013478:	f803 1c01 	strb.w	r1, [r3, #-1]
 801347c:	1c41      	adds	r1, r0, #1
 801347e:	4623      	mov	r3, r4
 8013480:	42ab      	cmp	r3, r5
 8013482:	d30a      	bcc.n	801349a <__exponent+0x5e>
 8013484:	f10d 0309 	add.w	r3, sp, #9
 8013488:	1a9b      	subs	r3, r3, r2
 801348a:	42ac      	cmp	r4, r5
 801348c:	bf88      	it	hi
 801348e:	2300      	movhi	r3, #0
 8013490:	3302      	adds	r3, #2
 8013492:	4403      	add	r3, r0
 8013494:	1a18      	subs	r0, r3, r0
 8013496:	b003      	add	sp, #12
 8013498:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801349a:	f813 6b01 	ldrb.w	r6, [r3], #1
 801349e:	f801 6f01 	strb.w	r6, [r1, #1]!
 80134a2:	e7ed      	b.n	8013480 <__exponent+0x44>
 80134a4:	2330      	movs	r3, #48	@ 0x30
 80134a6:	3130      	adds	r1, #48	@ 0x30
 80134a8:	7083      	strb	r3, [r0, #2]
 80134aa:	70c1      	strb	r1, [r0, #3]
 80134ac:	1d03      	adds	r3, r0, #4
 80134ae:	e7f1      	b.n	8013494 <__exponent+0x58>

080134b0 <_printf_float>:
 80134b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134b4:	b08d      	sub	sp, #52	@ 0x34
 80134b6:	460c      	mov	r4, r1
 80134b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80134bc:	4616      	mov	r6, r2
 80134be:	461f      	mov	r7, r3
 80134c0:	4605      	mov	r5, r0
 80134c2:	f000 fce9 	bl	8013e98 <_localeconv_r>
 80134c6:	f8d0 b000 	ldr.w	fp, [r0]
 80134ca:	4658      	mov	r0, fp
 80134cc:	f7ec ff80 	bl	80003d0 <strlen>
 80134d0:	2300      	movs	r3, #0
 80134d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80134d4:	f8d8 3000 	ldr.w	r3, [r8]
 80134d8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80134dc:	6822      	ldr	r2, [r4, #0]
 80134de:	9005      	str	r0, [sp, #20]
 80134e0:	3307      	adds	r3, #7
 80134e2:	f023 0307 	bic.w	r3, r3, #7
 80134e6:	f103 0108 	add.w	r1, r3, #8
 80134ea:	f8c8 1000 	str.w	r1, [r8]
 80134ee:	ed93 0b00 	vldr	d0, [r3]
 80134f2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8013750 <_printf_float+0x2a0>
 80134f6:	eeb0 7bc0 	vabs.f64	d7, d0
 80134fa:	eeb4 7b46 	vcmp.f64	d7, d6
 80134fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013502:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8013506:	dd24      	ble.n	8013552 <_printf_float+0xa2>
 8013508:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801350c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013510:	d502      	bpl.n	8013518 <_printf_float+0x68>
 8013512:	232d      	movs	r3, #45	@ 0x2d
 8013514:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013518:	498f      	ldr	r1, [pc, #572]	@ (8013758 <_printf_float+0x2a8>)
 801351a:	4b90      	ldr	r3, [pc, #576]	@ (801375c <_printf_float+0x2ac>)
 801351c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8013520:	bf94      	ite	ls
 8013522:	4688      	movls	r8, r1
 8013524:	4698      	movhi	r8, r3
 8013526:	f022 0204 	bic.w	r2, r2, #4
 801352a:	2303      	movs	r3, #3
 801352c:	6123      	str	r3, [r4, #16]
 801352e:	6022      	str	r2, [r4, #0]
 8013530:	f04f 0a00 	mov.w	sl, #0
 8013534:	9700      	str	r7, [sp, #0]
 8013536:	4633      	mov	r3, r6
 8013538:	aa0b      	add	r2, sp, #44	@ 0x2c
 801353a:	4621      	mov	r1, r4
 801353c:	4628      	mov	r0, r5
 801353e:	f000 f9d1 	bl	80138e4 <_printf_common>
 8013542:	3001      	adds	r0, #1
 8013544:	f040 8089 	bne.w	801365a <_printf_float+0x1aa>
 8013548:	f04f 30ff 	mov.w	r0, #4294967295
 801354c:	b00d      	add	sp, #52	@ 0x34
 801354e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013552:	eeb4 0b40 	vcmp.f64	d0, d0
 8013556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801355a:	d709      	bvc.n	8013570 <_printf_float+0xc0>
 801355c:	ee10 3a90 	vmov	r3, s1
 8013560:	2b00      	cmp	r3, #0
 8013562:	bfbc      	itt	lt
 8013564:	232d      	movlt	r3, #45	@ 0x2d
 8013566:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801356a:	497d      	ldr	r1, [pc, #500]	@ (8013760 <_printf_float+0x2b0>)
 801356c:	4b7d      	ldr	r3, [pc, #500]	@ (8013764 <_printf_float+0x2b4>)
 801356e:	e7d5      	b.n	801351c <_printf_float+0x6c>
 8013570:	6863      	ldr	r3, [r4, #4]
 8013572:	1c59      	adds	r1, r3, #1
 8013574:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8013578:	d139      	bne.n	80135ee <_printf_float+0x13e>
 801357a:	2306      	movs	r3, #6
 801357c:	6063      	str	r3, [r4, #4]
 801357e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8013582:	2300      	movs	r3, #0
 8013584:	6022      	str	r2, [r4, #0]
 8013586:	9303      	str	r3, [sp, #12]
 8013588:	ab0a      	add	r3, sp, #40	@ 0x28
 801358a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801358e:	ab09      	add	r3, sp, #36	@ 0x24
 8013590:	9300      	str	r3, [sp, #0]
 8013592:	6861      	ldr	r1, [r4, #4]
 8013594:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013598:	4628      	mov	r0, r5
 801359a:	f7ff fefb 	bl	8013394 <__cvt>
 801359e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80135a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80135a4:	4680      	mov	r8, r0
 80135a6:	d129      	bne.n	80135fc <_printf_float+0x14c>
 80135a8:	1cc8      	adds	r0, r1, #3
 80135aa:	db02      	blt.n	80135b2 <_printf_float+0x102>
 80135ac:	6863      	ldr	r3, [r4, #4]
 80135ae:	4299      	cmp	r1, r3
 80135b0:	dd41      	ble.n	8013636 <_printf_float+0x186>
 80135b2:	f1a9 0902 	sub.w	r9, r9, #2
 80135b6:	fa5f f989 	uxtb.w	r9, r9
 80135ba:	3901      	subs	r1, #1
 80135bc:	464a      	mov	r2, r9
 80135be:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80135c2:	9109      	str	r1, [sp, #36]	@ 0x24
 80135c4:	f7ff ff3a 	bl	801343c <__exponent>
 80135c8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80135ca:	1813      	adds	r3, r2, r0
 80135cc:	2a01      	cmp	r2, #1
 80135ce:	4682      	mov	sl, r0
 80135d0:	6123      	str	r3, [r4, #16]
 80135d2:	dc02      	bgt.n	80135da <_printf_float+0x12a>
 80135d4:	6822      	ldr	r2, [r4, #0]
 80135d6:	07d2      	lsls	r2, r2, #31
 80135d8:	d501      	bpl.n	80135de <_printf_float+0x12e>
 80135da:	3301      	adds	r3, #1
 80135dc:	6123      	str	r3, [r4, #16]
 80135de:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	d0a6      	beq.n	8013534 <_printf_float+0x84>
 80135e6:	232d      	movs	r3, #45	@ 0x2d
 80135e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80135ec:	e7a2      	b.n	8013534 <_printf_float+0x84>
 80135ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80135f2:	d1c4      	bne.n	801357e <_printf_float+0xce>
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d1c2      	bne.n	801357e <_printf_float+0xce>
 80135f8:	2301      	movs	r3, #1
 80135fa:	e7bf      	b.n	801357c <_printf_float+0xcc>
 80135fc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8013600:	d9db      	bls.n	80135ba <_printf_float+0x10a>
 8013602:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8013606:	d118      	bne.n	801363a <_printf_float+0x18a>
 8013608:	2900      	cmp	r1, #0
 801360a:	6863      	ldr	r3, [r4, #4]
 801360c:	dd0b      	ble.n	8013626 <_printf_float+0x176>
 801360e:	6121      	str	r1, [r4, #16]
 8013610:	b913      	cbnz	r3, 8013618 <_printf_float+0x168>
 8013612:	6822      	ldr	r2, [r4, #0]
 8013614:	07d0      	lsls	r0, r2, #31
 8013616:	d502      	bpl.n	801361e <_printf_float+0x16e>
 8013618:	3301      	adds	r3, #1
 801361a:	440b      	add	r3, r1
 801361c:	6123      	str	r3, [r4, #16]
 801361e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8013620:	f04f 0a00 	mov.w	sl, #0
 8013624:	e7db      	b.n	80135de <_printf_float+0x12e>
 8013626:	b913      	cbnz	r3, 801362e <_printf_float+0x17e>
 8013628:	6822      	ldr	r2, [r4, #0]
 801362a:	07d2      	lsls	r2, r2, #31
 801362c:	d501      	bpl.n	8013632 <_printf_float+0x182>
 801362e:	3302      	adds	r3, #2
 8013630:	e7f4      	b.n	801361c <_printf_float+0x16c>
 8013632:	2301      	movs	r3, #1
 8013634:	e7f2      	b.n	801361c <_printf_float+0x16c>
 8013636:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801363a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801363c:	4299      	cmp	r1, r3
 801363e:	db05      	blt.n	801364c <_printf_float+0x19c>
 8013640:	6823      	ldr	r3, [r4, #0]
 8013642:	6121      	str	r1, [r4, #16]
 8013644:	07d8      	lsls	r0, r3, #31
 8013646:	d5ea      	bpl.n	801361e <_printf_float+0x16e>
 8013648:	1c4b      	adds	r3, r1, #1
 801364a:	e7e7      	b.n	801361c <_printf_float+0x16c>
 801364c:	2900      	cmp	r1, #0
 801364e:	bfd4      	ite	le
 8013650:	f1c1 0202 	rsble	r2, r1, #2
 8013654:	2201      	movgt	r2, #1
 8013656:	4413      	add	r3, r2
 8013658:	e7e0      	b.n	801361c <_printf_float+0x16c>
 801365a:	6823      	ldr	r3, [r4, #0]
 801365c:	055a      	lsls	r2, r3, #21
 801365e:	d407      	bmi.n	8013670 <_printf_float+0x1c0>
 8013660:	6923      	ldr	r3, [r4, #16]
 8013662:	4642      	mov	r2, r8
 8013664:	4631      	mov	r1, r6
 8013666:	4628      	mov	r0, r5
 8013668:	47b8      	blx	r7
 801366a:	3001      	adds	r0, #1
 801366c:	d12a      	bne.n	80136c4 <_printf_float+0x214>
 801366e:	e76b      	b.n	8013548 <_printf_float+0x98>
 8013670:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8013674:	f240 80e0 	bls.w	8013838 <_printf_float+0x388>
 8013678:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801367c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013684:	d133      	bne.n	80136ee <_printf_float+0x23e>
 8013686:	4a38      	ldr	r2, [pc, #224]	@ (8013768 <_printf_float+0x2b8>)
 8013688:	2301      	movs	r3, #1
 801368a:	4631      	mov	r1, r6
 801368c:	4628      	mov	r0, r5
 801368e:	47b8      	blx	r7
 8013690:	3001      	adds	r0, #1
 8013692:	f43f af59 	beq.w	8013548 <_printf_float+0x98>
 8013696:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801369a:	4543      	cmp	r3, r8
 801369c:	db02      	blt.n	80136a4 <_printf_float+0x1f4>
 801369e:	6823      	ldr	r3, [r4, #0]
 80136a0:	07d8      	lsls	r0, r3, #31
 80136a2:	d50f      	bpl.n	80136c4 <_printf_float+0x214>
 80136a4:	9b05      	ldr	r3, [sp, #20]
 80136a6:	465a      	mov	r2, fp
 80136a8:	4631      	mov	r1, r6
 80136aa:	4628      	mov	r0, r5
 80136ac:	47b8      	blx	r7
 80136ae:	3001      	adds	r0, #1
 80136b0:	f43f af4a 	beq.w	8013548 <_printf_float+0x98>
 80136b4:	f04f 0900 	mov.w	r9, #0
 80136b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80136bc:	f104 0a1a 	add.w	sl, r4, #26
 80136c0:	45c8      	cmp	r8, r9
 80136c2:	dc09      	bgt.n	80136d8 <_printf_float+0x228>
 80136c4:	6823      	ldr	r3, [r4, #0]
 80136c6:	079b      	lsls	r3, r3, #30
 80136c8:	f100 8107 	bmi.w	80138da <_printf_float+0x42a>
 80136cc:	68e0      	ldr	r0, [r4, #12]
 80136ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80136d0:	4298      	cmp	r0, r3
 80136d2:	bfb8      	it	lt
 80136d4:	4618      	movlt	r0, r3
 80136d6:	e739      	b.n	801354c <_printf_float+0x9c>
 80136d8:	2301      	movs	r3, #1
 80136da:	4652      	mov	r2, sl
 80136dc:	4631      	mov	r1, r6
 80136de:	4628      	mov	r0, r5
 80136e0:	47b8      	blx	r7
 80136e2:	3001      	adds	r0, #1
 80136e4:	f43f af30 	beq.w	8013548 <_printf_float+0x98>
 80136e8:	f109 0901 	add.w	r9, r9, #1
 80136ec:	e7e8      	b.n	80136c0 <_printf_float+0x210>
 80136ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	dc3b      	bgt.n	801376c <_printf_float+0x2bc>
 80136f4:	4a1c      	ldr	r2, [pc, #112]	@ (8013768 <_printf_float+0x2b8>)
 80136f6:	2301      	movs	r3, #1
 80136f8:	4631      	mov	r1, r6
 80136fa:	4628      	mov	r0, r5
 80136fc:	47b8      	blx	r7
 80136fe:	3001      	adds	r0, #1
 8013700:	f43f af22 	beq.w	8013548 <_printf_float+0x98>
 8013704:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013708:	ea59 0303 	orrs.w	r3, r9, r3
 801370c:	d102      	bne.n	8013714 <_printf_float+0x264>
 801370e:	6823      	ldr	r3, [r4, #0]
 8013710:	07d9      	lsls	r1, r3, #31
 8013712:	d5d7      	bpl.n	80136c4 <_printf_float+0x214>
 8013714:	9b05      	ldr	r3, [sp, #20]
 8013716:	465a      	mov	r2, fp
 8013718:	4631      	mov	r1, r6
 801371a:	4628      	mov	r0, r5
 801371c:	47b8      	blx	r7
 801371e:	3001      	adds	r0, #1
 8013720:	f43f af12 	beq.w	8013548 <_printf_float+0x98>
 8013724:	f04f 0a00 	mov.w	sl, #0
 8013728:	f104 0b1a 	add.w	fp, r4, #26
 801372c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801372e:	425b      	negs	r3, r3
 8013730:	4553      	cmp	r3, sl
 8013732:	dc01      	bgt.n	8013738 <_printf_float+0x288>
 8013734:	464b      	mov	r3, r9
 8013736:	e794      	b.n	8013662 <_printf_float+0x1b2>
 8013738:	2301      	movs	r3, #1
 801373a:	465a      	mov	r2, fp
 801373c:	4631      	mov	r1, r6
 801373e:	4628      	mov	r0, r5
 8013740:	47b8      	blx	r7
 8013742:	3001      	adds	r0, #1
 8013744:	f43f af00 	beq.w	8013548 <_printf_float+0x98>
 8013748:	f10a 0a01 	add.w	sl, sl, #1
 801374c:	e7ee      	b.n	801372c <_printf_float+0x27c>
 801374e:	bf00      	nop
 8013750:	ffffffff 	.word	0xffffffff
 8013754:	7fefffff 	.word	0x7fefffff
 8013758:	08016ab1 	.word	0x08016ab1
 801375c:	08016ab5 	.word	0x08016ab5
 8013760:	08016ab9 	.word	0x08016ab9
 8013764:	08016abd 	.word	0x08016abd
 8013768:	08016ac1 	.word	0x08016ac1
 801376c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801376e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013772:	4553      	cmp	r3, sl
 8013774:	bfa8      	it	ge
 8013776:	4653      	movge	r3, sl
 8013778:	2b00      	cmp	r3, #0
 801377a:	4699      	mov	r9, r3
 801377c:	dc37      	bgt.n	80137ee <_printf_float+0x33e>
 801377e:	2300      	movs	r3, #0
 8013780:	9307      	str	r3, [sp, #28]
 8013782:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013786:	f104 021a 	add.w	r2, r4, #26
 801378a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801378c:	9907      	ldr	r1, [sp, #28]
 801378e:	9306      	str	r3, [sp, #24]
 8013790:	eba3 0309 	sub.w	r3, r3, r9
 8013794:	428b      	cmp	r3, r1
 8013796:	dc31      	bgt.n	80137fc <_printf_float+0x34c>
 8013798:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801379a:	459a      	cmp	sl, r3
 801379c:	dc3b      	bgt.n	8013816 <_printf_float+0x366>
 801379e:	6823      	ldr	r3, [r4, #0]
 80137a0:	07da      	lsls	r2, r3, #31
 80137a2:	d438      	bmi.n	8013816 <_printf_float+0x366>
 80137a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80137a6:	ebaa 0903 	sub.w	r9, sl, r3
 80137aa:	9b06      	ldr	r3, [sp, #24]
 80137ac:	ebaa 0303 	sub.w	r3, sl, r3
 80137b0:	4599      	cmp	r9, r3
 80137b2:	bfa8      	it	ge
 80137b4:	4699      	movge	r9, r3
 80137b6:	f1b9 0f00 	cmp.w	r9, #0
 80137ba:	dc34      	bgt.n	8013826 <_printf_float+0x376>
 80137bc:	f04f 0800 	mov.w	r8, #0
 80137c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80137c4:	f104 0b1a 	add.w	fp, r4, #26
 80137c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80137ca:	ebaa 0303 	sub.w	r3, sl, r3
 80137ce:	eba3 0309 	sub.w	r3, r3, r9
 80137d2:	4543      	cmp	r3, r8
 80137d4:	f77f af76 	ble.w	80136c4 <_printf_float+0x214>
 80137d8:	2301      	movs	r3, #1
 80137da:	465a      	mov	r2, fp
 80137dc:	4631      	mov	r1, r6
 80137de:	4628      	mov	r0, r5
 80137e0:	47b8      	blx	r7
 80137e2:	3001      	adds	r0, #1
 80137e4:	f43f aeb0 	beq.w	8013548 <_printf_float+0x98>
 80137e8:	f108 0801 	add.w	r8, r8, #1
 80137ec:	e7ec      	b.n	80137c8 <_printf_float+0x318>
 80137ee:	4642      	mov	r2, r8
 80137f0:	4631      	mov	r1, r6
 80137f2:	4628      	mov	r0, r5
 80137f4:	47b8      	blx	r7
 80137f6:	3001      	adds	r0, #1
 80137f8:	d1c1      	bne.n	801377e <_printf_float+0x2ce>
 80137fa:	e6a5      	b.n	8013548 <_printf_float+0x98>
 80137fc:	2301      	movs	r3, #1
 80137fe:	4631      	mov	r1, r6
 8013800:	4628      	mov	r0, r5
 8013802:	9206      	str	r2, [sp, #24]
 8013804:	47b8      	blx	r7
 8013806:	3001      	adds	r0, #1
 8013808:	f43f ae9e 	beq.w	8013548 <_printf_float+0x98>
 801380c:	9b07      	ldr	r3, [sp, #28]
 801380e:	9a06      	ldr	r2, [sp, #24]
 8013810:	3301      	adds	r3, #1
 8013812:	9307      	str	r3, [sp, #28]
 8013814:	e7b9      	b.n	801378a <_printf_float+0x2da>
 8013816:	9b05      	ldr	r3, [sp, #20]
 8013818:	465a      	mov	r2, fp
 801381a:	4631      	mov	r1, r6
 801381c:	4628      	mov	r0, r5
 801381e:	47b8      	blx	r7
 8013820:	3001      	adds	r0, #1
 8013822:	d1bf      	bne.n	80137a4 <_printf_float+0x2f4>
 8013824:	e690      	b.n	8013548 <_printf_float+0x98>
 8013826:	9a06      	ldr	r2, [sp, #24]
 8013828:	464b      	mov	r3, r9
 801382a:	4442      	add	r2, r8
 801382c:	4631      	mov	r1, r6
 801382e:	4628      	mov	r0, r5
 8013830:	47b8      	blx	r7
 8013832:	3001      	adds	r0, #1
 8013834:	d1c2      	bne.n	80137bc <_printf_float+0x30c>
 8013836:	e687      	b.n	8013548 <_printf_float+0x98>
 8013838:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801383c:	f1b9 0f01 	cmp.w	r9, #1
 8013840:	dc01      	bgt.n	8013846 <_printf_float+0x396>
 8013842:	07db      	lsls	r3, r3, #31
 8013844:	d536      	bpl.n	80138b4 <_printf_float+0x404>
 8013846:	2301      	movs	r3, #1
 8013848:	4642      	mov	r2, r8
 801384a:	4631      	mov	r1, r6
 801384c:	4628      	mov	r0, r5
 801384e:	47b8      	blx	r7
 8013850:	3001      	adds	r0, #1
 8013852:	f43f ae79 	beq.w	8013548 <_printf_float+0x98>
 8013856:	9b05      	ldr	r3, [sp, #20]
 8013858:	465a      	mov	r2, fp
 801385a:	4631      	mov	r1, r6
 801385c:	4628      	mov	r0, r5
 801385e:	47b8      	blx	r7
 8013860:	3001      	adds	r0, #1
 8013862:	f43f ae71 	beq.w	8013548 <_printf_float+0x98>
 8013866:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801386a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801386e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013872:	f109 39ff 	add.w	r9, r9, #4294967295
 8013876:	d018      	beq.n	80138aa <_printf_float+0x3fa>
 8013878:	464b      	mov	r3, r9
 801387a:	f108 0201 	add.w	r2, r8, #1
 801387e:	4631      	mov	r1, r6
 8013880:	4628      	mov	r0, r5
 8013882:	47b8      	blx	r7
 8013884:	3001      	adds	r0, #1
 8013886:	d10c      	bne.n	80138a2 <_printf_float+0x3f2>
 8013888:	e65e      	b.n	8013548 <_printf_float+0x98>
 801388a:	2301      	movs	r3, #1
 801388c:	465a      	mov	r2, fp
 801388e:	4631      	mov	r1, r6
 8013890:	4628      	mov	r0, r5
 8013892:	47b8      	blx	r7
 8013894:	3001      	adds	r0, #1
 8013896:	f43f ae57 	beq.w	8013548 <_printf_float+0x98>
 801389a:	f108 0801 	add.w	r8, r8, #1
 801389e:	45c8      	cmp	r8, r9
 80138a0:	dbf3      	blt.n	801388a <_printf_float+0x3da>
 80138a2:	4653      	mov	r3, sl
 80138a4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80138a8:	e6dc      	b.n	8013664 <_printf_float+0x1b4>
 80138aa:	f04f 0800 	mov.w	r8, #0
 80138ae:	f104 0b1a 	add.w	fp, r4, #26
 80138b2:	e7f4      	b.n	801389e <_printf_float+0x3ee>
 80138b4:	2301      	movs	r3, #1
 80138b6:	4642      	mov	r2, r8
 80138b8:	e7e1      	b.n	801387e <_printf_float+0x3ce>
 80138ba:	2301      	movs	r3, #1
 80138bc:	464a      	mov	r2, r9
 80138be:	4631      	mov	r1, r6
 80138c0:	4628      	mov	r0, r5
 80138c2:	47b8      	blx	r7
 80138c4:	3001      	adds	r0, #1
 80138c6:	f43f ae3f 	beq.w	8013548 <_printf_float+0x98>
 80138ca:	f108 0801 	add.w	r8, r8, #1
 80138ce:	68e3      	ldr	r3, [r4, #12]
 80138d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80138d2:	1a5b      	subs	r3, r3, r1
 80138d4:	4543      	cmp	r3, r8
 80138d6:	dcf0      	bgt.n	80138ba <_printf_float+0x40a>
 80138d8:	e6f8      	b.n	80136cc <_printf_float+0x21c>
 80138da:	f04f 0800 	mov.w	r8, #0
 80138de:	f104 0919 	add.w	r9, r4, #25
 80138e2:	e7f4      	b.n	80138ce <_printf_float+0x41e>

080138e4 <_printf_common>:
 80138e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80138e8:	4616      	mov	r6, r2
 80138ea:	4698      	mov	r8, r3
 80138ec:	688a      	ldr	r2, [r1, #8]
 80138ee:	690b      	ldr	r3, [r1, #16]
 80138f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80138f4:	4293      	cmp	r3, r2
 80138f6:	bfb8      	it	lt
 80138f8:	4613      	movlt	r3, r2
 80138fa:	6033      	str	r3, [r6, #0]
 80138fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013900:	4607      	mov	r7, r0
 8013902:	460c      	mov	r4, r1
 8013904:	b10a      	cbz	r2, 801390a <_printf_common+0x26>
 8013906:	3301      	adds	r3, #1
 8013908:	6033      	str	r3, [r6, #0]
 801390a:	6823      	ldr	r3, [r4, #0]
 801390c:	0699      	lsls	r1, r3, #26
 801390e:	bf42      	ittt	mi
 8013910:	6833      	ldrmi	r3, [r6, #0]
 8013912:	3302      	addmi	r3, #2
 8013914:	6033      	strmi	r3, [r6, #0]
 8013916:	6825      	ldr	r5, [r4, #0]
 8013918:	f015 0506 	ands.w	r5, r5, #6
 801391c:	d106      	bne.n	801392c <_printf_common+0x48>
 801391e:	f104 0a19 	add.w	sl, r4, #25
 8013922:	68e3      	ldr	r3, [r4, #12]
 8013924:	6832      	ldr	r2, [r6, #0]
 8013926:	1a9b      	subs	r3, r3, r2
 8013928:	42ab      	cmp	r3, r5
 801392a:	dc26      	bgt.n	801397a <_printf_common+0x96>
 801392c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013930:	6822      	ldr	r2, [r4, #0]
 8013932:	3b00      	subs	r3, #0
 8013934:	bf18      	it	ne
 8013936:	2301      	movne	r3, #1
 8013938:	0692      	lsls	r2, r2, #26
 801393a:	d42b      	bmi.n	8013994 <_printf_common+0xb0>
 801393c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013940:	4641      	mov	r1, r8
 8013942:	4638      	mov	r0, r7
 8013944:	47c8      	blx	r9
 8013946:	3001      	adds	r0, #1
 8013948:	d01e      	beq.n	8013988 <_printf_common+0xa4>
 801394a:	6823      	ldr	r3, [r4, #0]
 801394c:	6922      	ldr	r2, [r4, #16]
 801394e:	f003 0306 	and.w	r3, r3, #6
 8013952:	2b04      	cmp	r3, #4
 8013954:	bf02      	ittt	eq
 8013956:	68e5      	ldreq	r5, [r4, #12]
 8013958:	6833      	ldreq	r3, [r6, #0]
 801395a:	1aed      	subeq	r5, r5, r3
 801395c:	68a3      	ldr	r3, [r4, #8]
 801395e:	bf0c      	ite	eq
 8013960:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013964:	2500      	movne	r5, #0
 8013966:	4293      	cmp	r3, r2
 8013968:	bfc4      	itt	gt
 801396a:	1a9b      	subgt	r3, r3, r2
 801396c:	18ed      	addgt	r5, r5, r3
 801396e:	2600      	movs	r6, #0
 8013970:	341a      	adds	r4, #26
 8013972:	42b5      	cmp	r5, r6
 8013974:	d11a      	bne.n	80139ac <_printf_common+0xc8>
 8013976:	2000      	movs	r0, #0
 8013978:	e008      	b.n	801398c <_printf_common+0xa8>
 801397a:	2301      	movs	r3, #1
 801397c:	4652      	mov	r2, sl
 801397e:	4641      	mov	r1, r8
 8013980:	4638      	mov	r0, r7
 8013982:	47c8      	blx	r9
 8013984:	3001      	adds	r0, #1
 8013986:	d103      	bne.n	8013990 <_printf_common+0xac>
 8013988:	f04f 30ff 	mov.w	r0, #4294967295
 801398c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013990:	3501      	adds	r5, #1
 8013992:	e7c6      	b.n	8013922 <_printf_common+0x3e>
 8013994:	18e1      	adds	r1, r4, r3
 8013996:	1c5a      	adds	r2, r3, #1
 8013998:	2030      	movs	r0, #48	@ 0x30
 801399a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801399e:	4422      	add	r2, r4
 80139a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80139a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80139a8:	3302      	adds	r3, #2
 80139aa:	e7c7      	b.n	801393c <_printf_common+0x58>
 80139ac:	2301      	movs	r3, #1
 80139ae:	4622      	mov	r2, r4
 80139b0:	4641      	mov	r1, r8
 80139b2:	4638      	mov	r0, r7
 80139b4:	47c8      	blx	r9
 80139b6:	3001      	adds	r0, #1
 80139b8:	d0e6      	beq.n	8013988 <_printf_common+0xa4>
 80139ba:	3601      	adds	r6, #1
 80139bc:	e7d9      	b.n	8013972 <_printf_common+0x8e>
	...

080139c0 <_printf_i>:
 80139c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80139c4:	7e0f      	ldrb	r7, [r1, #24]
 80139c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80139c8:	2f78      	cmp	r7, #120	@ 0x78
 80139ca:	4691      	mov	r9, r2
 80139cc:	4680      	mov	r8, r0
 80139ce:	460c      	mov	r4, r1
 80139d0:	469a      	mov	sl, r3
 80139d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80139d6:	d807      	bhi.n	80139e8 <_printf_i+0x28>
 80139d8:	2f62      	cmp	r7, #98	@ 0x62
 80139da:	d80a      	bhi.n	80139f2 <_printf_i+0x32>
 80139dc:	2f00      	cmp	r7, #0
 80139de:	f000 80d2 	beq.w	8013b86 <_printf_i+0x1c6>
 80139e2:	2f58      	cmp	r7, #88	@ 0x58
 80139e4:	f000 80b9 	beq.w	8013b5a <_printf_i+0x19a>
 80139e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80139ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80139f0:	e03a      	b.n	8013a68 <_printf_i+0xa8>
 80139f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80139f6:	2b15      	cmp	r3, #21
 80139f8:	d8f6      	bhi.n	80139e8 <_printf_i+0x28>
 80139fa:	a101      	add	r1, pc, #4	@ (adr r1, 8013a00 <_printf_i+0x40>)
 80139fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013a00:	08013a59 	.word	0x08013a59
 8013a04:	08013a6d 	.word	0x08013a6d
 8013a08:	080139e9 	.word	0x080139e9
 8013a0c:	080139e9 	.word	0x080139e9
 8013a10:	080139e9 	.word	0x080139e9
 8013a14:	080139e9 	.word	0x080139e9
 8013a18:	08013a6d 	.word	0x08013a6d
 8013a1c:	080139e9 	.word	0x080139e9
 8013a20:	080139e9 	.word	0x080139e9
 8013a24:	080139e9 	.word	0x080139e9
 8013a28:	080139e9 	.word	0x080139e9
 8013a2c:	08013b6d 	.word	0x08013b6d
 8013a30:	08013a97 	.word	0x08013a97
 8013a34:	08013b27 	.word	0x08013b27
 8013a38:	080139e9 	.word	0x080139e9
 8013a3c:	080139e9 	.word	0x080139e9
 8013a40:	08013b8f 	.word	0x08013b8f
 8013a44:	080139e9 	.word	0x080139e9
 8013a48:	08013a97 	.word	0x08013a97
 8013a4c:	080139e9 	.word	0x080139e9
 8013a50:	080139e9 	.word	0x080139e9
 8013a54:	08013b2f 	.word	0x08013b2f
 8013a58:	6833      	ldr	r3, [r6, #0]
 8013a5a:	1d1a      	adds	r2, r3, #4
 8013a5c:	681b      	ldr	r3, [r3, #0]
 8013a5e:	6032      	str	r2, [r6, #0]
 8013a60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013a64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013a68:	2301      	movs	r3, #1
 8013a6a:	e09d      	b.n	8013ba8 <_printf_i+0x1e8>
 8013a6c:	6833      	ldr	r3, [r6, #0]
 8013a6e:	6820      	ldr	r0, [r4, #0]
 8013a70:	1d19      	adds	r1, r3, #4
 8013a72:	6031      	str	r1, [r6, #0]
 8013a74:	0606      	lsls	r6, r0, #24
 8013a76:	d501      	bpl.n	8013a7c <_printf_i+0xbc>
 8013a78:	681d      	ldr	r5, [r3, #0]
 8013a7a:	e003      	b.n	8013a84 <_printf_i+0xc4>
 8013a7c:	0645      	lsls	r5, r0, #25
 8013a7e:	d5fb      	bpl.n	8013a78 <_printf_i+0xb8>
 8013a80:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013a84:	2d00      	cmp	r5, #0
 8013a86:	da03      	bge.n	8013a90 <_printf_i+0xd0>
 8013a88:	232d      	movs	r3, #45	@ 0x2d
 8013a8a:	426d      	negs	r5, r5
 8013a8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013a90:	4859      	ldr	r0, [pc, #356]	@ (8013bf8 <_printf_i+0x238>)
 8013a92:	230a      	movs	r3, #10
 8013a94:	e011      	b.n	8013aba <_printf_i+0xfa>
 8013a96:	6821      	ldr	r1, [r4, #0]
 8013a98:	6833      	ldr	r3, [r6, #0]
 8013a9a:	0608      	lsls	r0, r1, #24
 8013a9c:	f853 5b04 	ldr.w	r5, [r3], #4
 8013aa0:	d402      	bmi.n	8013aa8 <_printf_i+0xe8>
 8013aa2:	0649      	lsls	r1, r1, #25
 8013aa4:	bf48      	it	mi
 8013aa6:	b2ad      	uxthmi	r5, r5
 8013aa8:	2f6f      	cmp	r7, #111	@ 0x6f
 8013aaa:	4853      	ldr	r0, [pc, #332]	@ (8013bf8 <_printf_i+0x238>)
 8013aac:	6033      	str	r3, [r6, #0]
 8013aae:	bf14      	ite	ne
 8013ab0:	230a      	movne	r3, #10
 8013ab2:	2308      	moveq	r3, #8
 8013ab4:	2100      	movs	r1, #0
 8013ab6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013aba:	6866      	ldr	r6, [r4, #4]
 8013abc:	60a6      	str	r6, [r4, #8]
 8013abe:	2e00      	cmp	r6, #0
 8013ac0:	bfa2      	ittt	ge
 8013ac2:	6821      	ldrge	r1, [r4, #0]
 8013ac4:	f021 0104 	bicge.w	r1, r1, #4
 8013ac8:	6021      	strge	r1, [r4, #0]
 8013aca:	b90d      	cbnz	r5, 8013ad0 <_printf_i+0x110>
 8013acc:	2e00      	cmp	r6, #0
 8013ace:	d04b      	beq.n	8013b68 <_printf_i+0x1a8>
 8013ad0:	4616      	mov	r6, r2
 8013ad2:	fbb5 f1f3 	udiv	r1, r5, r3
 8013ad6:	fb03 5711 	mls	r7, r3, r1, r5
 8013ada:	5dc7      	ldrb	r7, [r0, r7]
 8013adc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013ae0:	462f      	mov	r7, r5
 8013ae2:	42bb      	cmp	r3, r7
 8013ae4:	460d      	mov	r5, r1
 8013ae6:	d9f4      	bls.n	8013ad2 <_printf_i+0x112>
 8013ae8:	2b08      	cmp	r3, #8
 8013aea:	d10b      	bne.n	8013b04 <_printf_i+0x144>
 8013aec:	6823      	ldr	r3, [r4, #0]
 8013aee:	07df      	lsls	r7, r3, #31
 8013af0:	d508      	bpl.n	8013b04 <_printf_i+0x144>
 8013af2:	6923      	ldr	r3, [r4, #16]
 8013af4:	6861      	ldr	r1, [r4, #4]
 8013af6:	4299      	cmp	r1, r3
 8013af8:	bfde      	ittt	le
 8013afa:	2330      	movle	r3, #48	@ 0x30
 8013afc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013b00:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013b04:	1b92      	subs	r2, r2, r6
 8013b06:	6122      	str	r2, [r4, #16]
 8013b08:	f8cd a000 	str.w	sl, [sp]
 8013b0c:	464b      	mov	r3, r9
 8013b0e:	aa03      	add	r2, sp, #12
 8013b10:	4621      	mov	r1, r4
 8013b12:	4640      	mov	r0, r8
 8013b14:	f7ff fee6 	bl	80138e4 <_printf_common>
 8013b18:	3001      	adds	r0, #1
 8013b1a:	d14a      	bne.n	8013bb2 <_printf_i+0x1f2>
 8013b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8013b20:	b004      	add	sp, #16
 8013b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b26:	6823      	ldr	r3, [r4, #0]
 8013b28:	f043 0320 	orr.w	r3, r3, #32
 8013b2c:	6023      	str	r3, [r4, #0]
 8013b2e:	4833      	ldr	r0, [pc, #204]	@ (8013bfc <_printf_i+0x23c>)
 8013b30:	2778      	movs	r7, #120	@ 0x78
 8013b32:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013b36:	6823      	ldr	r3, [r4, #0]
 8013b38:	6831      	ldr	r1, [r6, #0]
 8013b3a:	061f      	lsls	r7, r3, #24
 8013b3c:	f851 5b04 	ldr.w	r5, [r1], #4
 8013b40:	d402      	bmi.n	8013b48 <_printf_i+0x188>
 8013b42:	065f      	lsls	r7, r3, #25
 8013b44:	bf48      	it	mi
 8013b46:	b2ad      	uxthmi	r5, r5
 8013b48:	6031      	str	r1, [r6, #0]
 8013b4a:	07d9      	lsls	r1, r3, #31
 8013b4c:	bf44      	itt	mi
 8013b4e:	f043 0320 	orrmi.w	r3, r3, #32
 8013b52:	6023      	strmi	r3, [r4, #0]
 8013b54:	b11d      	cbz	r5, 8013b5e <_printf_i+0x19e>
 8013b56:	2310      	movs	r3, #16
 8013b58:	e7ac      	b.n	8013ab4 <_printf_i+0xf4>
 8013b5a:	4827      	ldr	r0, [pc, #156]	@ (8013bf8 <_printf_i+0x238>)
 8013b5c:	e7e9      	b.n	8013b32 <_printf_i+0x172>
 8013b5e:	6823      	ldr	r3, [r4, #0]
 8013b60:	f023 0320 	bic.w	r3, r3, #32
 8013b64:	6023      	str	r3, [r4, #0]
 8013b66:	e7f6      	b.n	8013b56 <_printf_i+0x196>
 8013b68:	4616      	mov	r6, r2
 8013b6a:	e7bd      	b.n	8013ae8 <_printf_i+0x128>
 8013b6c:	6833      	ldr	r3, [r6, #0]
 8013b6e:	6825      	ldr	r5, [r4, #0]
 8013b70:	6961      	ldr	r1, [r4, #20]
 8013b72:	1d18      	adds	r0, r3, #4
 8013b74:	6030      	str	r0, [r6, #0]
 8013b76:	062e      	lsls	r6, r5, #24
 8013b78:	681b      	ldr	r3, [r3, #0]
 8013b7a:	d501      	bpl.n	8013b80 <_printf_i+0x1c0>
 8013b7c:	6019      	str	r1, [r3, #0]
 8013b7e:	e002      	b.n	8013b86 <_printf_i+0x1c6>
 8013b80:	0668      	lsls	r0, r5, #25
 8013b82:	d5fb      	bpl.n	8013b7c <_printf_i+0x1bc>
 8013b84:	8019      	strh	r1, [r3, #0]
 8013b86:	2300      	movs	r3, #0
 8013b88:	6123      	str	r3, [r4, #16]
 8013b8a:	4616      	mov	r6, r2
 8013b8c:	e7bc      	b.n	8013b08 <_printf_i+0x148>
 8013b8e:	6833      	ldr	r3, [r6, #0]
 8013b90:	1d1a      	adds	r2, r3, #4
 8013b92:	6032      	str	r2, [r6, #0]
 8013b94:	681e      	ldr	r6, [r3, #0]
 8013b96:	6862      	ldr	r2, [r4, #4]
 8013b98:	2100      	movs	r1, #0
 8013b9a:	4630      	mov	r0, r6
 8013b9c:	f7ec fbc8 	bl	8000330 <memchr>
 8013ba0:	b108      	cbz	r0, 8013ba6 <_printf_i+0x1e6>
 8013ba2:	1b80      	subs	r0, r0, r6
 8013ba4:	6060      	str	r0, [r4, #4]
 8013ba6:	6863      	ldr	r3, [r4, #4]
 8013ba8:	6123      	str	r3, [r4, #16]
 8013baa:	2300      	movs	r3, #0
 8013bac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013bb0:	e7aa      	b.n	8013b08 <_printf_i+0x148>
 8013bb2:	6923      	ldr	r3, [r4, #16]
 8013bb4:	4632      	mov	r2, r6
 8013bb6:	4649      	mov	r1, r9
 8013bb8:	4640      	mov	r0, r8
 8013bba:	47d0      	blx	sl
 8013bbc:	3001      	adds	r0, #1
 8013bbe:	d0ad      	beq.n	8013b1c <_printf_i+0x15c>
 8013bc0:	6823      	ldr	r3, [r4, #0]
 8013bc2:	079b      	lsls	r3, r3, #30
 8013bc4:	d413      	bmi.n	8013bee <_printf_i+0x22e>
 8013bc6:	68e0      	ldr	r0, [r4, #12]
 8013bc8:	9b03      	ldr	r3, [sp, #12]
 8013bca:	4298      	cmp	r0, r3
 8013bcc:	bfb8      	it	lt
 8013bce:	4618      	movlt	r0, r3
 8013bd0:	e7a6      	b.n	8013b20 <_printf_i+0x160>
 8013bd2:	2301      	movs	r3, #1
 8013bd4:	4632      	mov	r2, r6
 8013bd6:	4649      	mov	r1, r9
 8013bd8:	4640      	mov	r0, r8
 8013bda:	47d0      	blx	sl
 8013bdc:	3001      	adds	r0, #1
 8013bde:	d09d      	beq.n	8013b1c <_printf_i+0x15c>
 8013be0:	3501      	adds	r5, #1
 8013be2:	68e3      	ldr	r3, [r4, #12]
 8013be4:	9903      	ldr	r1, [sp, #12]
 8013be6:	1a5b      	subs	r3, r3, r1
 8013be8:	42ab      	cmp	r3, r5
 8013bea:	dcf2      	bgt.n	8013bd2 <_printf_i+0x212>
 8013bec:	e7eb      	b.n	8013bc6 <_printf_i+0x206>
 8013bee:	2500      	movs	r5, #0
 8013bf0:	f104 0619 	add.w	r6, r4, #25
 8013bf4:	e7f5      	b.n	8013be2 <_printf_i+0x222>
 8013bf6:	bf00      	nop
 8013bf8:	08016ac3 	.word	0x08016ac3
 8013bfc:	08016ad4 	.word	0x08016ad4

08013c00 <std>:
 8013c00:	2300      	movs	r3, #0
 8013c02:	b510      	push	{r4, lr}
 8013c04:	4604      	mov	r4, r0
 8013c06:	e9c0 3300 	strd	r3, r3, [r0]
 8013c0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013c0e:	6083      	str	r3, [r0, #8]
 8013c10:	8181      	strh	r1, [r0, #12]
 8013c12:	6643      	str	r3, [r0, #100]	@ 0x64
 8013c14:	81c2      	strh	r2, [r0, #14]
 8013c16:	6183      	str	r3, [r0, #24]
 8013c18:	4619      	mov	r1, r3
 8013c1a:	2208      	movs	r2, #8
 8013c1c:	305c      	adds	r0, #92	@ 0x5c
 8013c1e:	f000 f914 	bl	8013e4a <memset>
 8013c22:	4b0d      	ldr	r3, [pc, #52]	@ (8013c58 <std+0x58>)
 8013c24:	6263      	str	r3, [r4, #36]	@ 0x24
 8013c26:	4b0d      	ldr	r3, [pc, #52]	@ (8013c5c <std+0x5c>)
 8013c28:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8013c60 <std+0x60>)
 8013c2c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8013c64 <std+0x64>)
 8013c30:	6323      	str	r3, [r4, #48]	@ 0x30
 8013c32:	4b0d      	ldr	r3, [pc, #52]	@ (8013c68 <std+0x68>)
 8013c34:	6224      	str	r4, [r4, #32]
 8013c36:	429c      	cmp	r4, r3
 8013c38:	d006      	beq.n	8013c48 <std+0x48>
 8013c3a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8013c3e:	4294      	cmp	r4, r2
 8013c40:	d002      	beq.n	8013c48 <std+0x48>
 8013c42:	33d0      	adds	r3, #208	@ 0xd0
 8013c44:	429c      	cmp	r4, r3
 8013c46:	d105      	bne.n	8013c54 <std+0x54>
 8013c48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013c4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013c50:	f000 b996 	b.w	8013f80 <__retarget_lock_init_recursive>
 8013c54:	bd10      	pop	{r4, pc}
 8013c56:	bf00      	nop
 8013c58:	08013dc5 	.word	0x08013dc5
 8013c5c:	08013de7 	.word	0x08013de7
 8013c60:	08013e1f 	.word	0x08013e1f
 8013c64:	08013e43 	.word	0x08013e43
 8013c68:	24004b24 	.word	0x24004b24

08013c6c <stdio_exit_handler>:
 8013c6c:	4a02      	ldr	r2, [pc, #8]	@ (8013c78 <stdio_exit_handler+0xc>)
 8013c6e:	4903      	ldr	r1, [pc, #12]	@ (8013c7c <stdio_exit_handler+0x10>)
 8013c70:	4803      	ldr	r0, [pc, #12]	@ (8013c80 <stdio_exit_handler+0x14>)
 8013c72:	f000 b869 	b.w	8013d48 <_fwalk_sglue>
 8013c76:	bf00      	nop
 8013c78:	24000104 	.word	0x24000104
 8013c7c:	0801614d 	.word	0x0801614d
 8013c80:	24000280 	.word	0x24000280

08013c84 <cleanup_stdio>:
 8013c84:	6841      	ldr	r1, [r0, #4]
 8013c86:	4b0c      	ldr	r3, [pc, #48]	@ (8013cb8 <cleanup_stdio+0x34>)
 8013c88:	4299      	cmp	r1, r3
 8013c8a:	b510      	push	{r4, lr}
 8013c8c:	4604      	mov	r4, r0
 8013c8e:	d001      	beq.n	8013c94 <cleanup_stdio+0x10>
 8013c90:	f002 fa5c 	bl	801614c <_fflush_r>
 8013c94:	68a1      	ldr	r1, [r4, #8]
 8013c96:	4b09      	ldr	r3, [pc, #36]	@ (8013cbc <cleanup_stdio+0x38>)
 8013c98:	4299      	cmp	r1, r3
 8013c9a:	d002      	beq.n	8013ca2 <cleanup_stdio+0x1e>
 8013c9c:	4620      	mov	r0, r4
 8013c9e:	f002 fa55 	bl	801614c <_fflush_r>
 8013ca2:	68e1      	ldr	r1, [r4, #12]
 8013ca4:	4b06      	ldr	r3, [pc, #24]	@ (8013cc0 <cleanup_stdio+0x3c>)
 8013ca6:	4299      	cmp	r1, r3
 8013ca8:	d004      	beq.n	8013cb4 <cleanup_stdio+0x30>
 8013caa:	4620      	mov	r0, r4
 8013cac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013cb0:	f002 ba4c 	b.w	801614c <_fflush_r>
 8013cb4:	bd10      	pop	{r4, pc}
 8013cb6:	bf00      	nop
 8013cb8:	24004b24 	.word	0x24004b24
 8013cbc:	24004b8c 	.word	0x24004b8c
 8013cc0:	24004bf4 	.word	0x24004bf4

08013cc4 <global_stdio_init.part.0>:
 8013cc4:	b510      	push	{r4, lr}
 8013cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8013cf4 <global_stdio_init.part.0+0x30>)
 8013cc8:	4c0b      	ldr	r4, [pc, #44]	@ (8013cf8 <global_stdio_init.part.0+0x34>)
 8013cca:	4a0c      	ldr	r2, [pc, #48]	@ (8013cfc <global_stdio_init.part.0+0x38>)
 8013ccc:	601a      	str	r2, [r3, #0]
 8013cce:	4620      	mov	r0, r4
 8013cd0:	2200      	movs	r2, #0
 8013cd2:	2104      	movs	r1, #4
 8013cd4:	f7ff ff94 	bl	8013c00 <std>
 8013cd8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013cdc:	2201      	movs	r2, #1
 8013cde:	2109      	movs	r1, #9
 8013ce0:	f7ff ff8e 	bl	8013c00 <std>
 8013ce4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013ce8:	2202      	movs	r2, #2
 8013cea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013cee:	2112      	movs	r1, #18
 8013cf0:	f7ff bf86 	b.w	8013c00 <std>
 8013cf4:	24004c5c 	.word	0x24004c5c
 8013cf8:	24004b24 	.word	0x24004b24
 8013cfc:	08013c6d 	.word	0x08013c6d

08013d00 <__sfp_lock_acquire>:
 8013d00:	4801      	ldr	r0, [pc, #4]	@ (8013d08 <__sfp_lock_acquire+0x8>)
 8013d02:	f000 b93e 	b.w	8013f82 <__retarget_lock_acquire_recursive>
 8013d06:	bf00      	nop
 8013d08:	24004c65 	.word	0x24004c65

08013d0c <__sfp_lock_release>:
 8013d0c:	4801      	ldr	r0, [pc, #4]	@ (8013d14 <__sfp_lock_release+0x8>)
 8013d0e:	f000 b939 	b.w	8013f84 <__retarget_lock_release_recursive>
 8013d12:	bf00      	nop
 8013d14:	24004c65 	.word	0x24004c65

08013d18 <__sinit>:
 8013d18:	b510      	push	{r4, lr}
 8013d1a:	4604      	mov	r4, r0
 8013d1c:	f7ff fff0 	bl	8013d00 <__sfp_lock_acquire>
 8013d20:	6a23      	ldr	r3, [r4, #32]
 8013d22:	b11b      	cbz	r3, 8013d2c <__sinit+0x14>
 8013d24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013d28:	f7ff bff0 	b.w	8013d0c <__sfp_lock_release>
 8013d2c:	4b04      	ldr	r3, [pc, #16]	@ (8013d40 <__sinit+0x28>)
 8013d2e:	6223      	str	r3, [r4, #32]
 8013d30:	4b04      	ldr	r3, [pc, #16]	@ (8013d44 <__sinit+0x2c>)
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d1f5      	bne.n	8013d24 <__sinit+0xc>
 8013d38:	f7ff ffc4 	bl	8013cc4 <global_stdio_init.part.0>
 8013d3c:	e7f2      	b.n	8013d24 <__sinit+0xc>
 8013d3e:	bf00      	nop
 8013d40:	08013c85 	.word	0x08013c85
 8013d44:	24004c5c 	.word	0x24004c5c

08013d48 <_fwalk_sglue>:
 8013d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013d4c:	4607      	mov	r7, r0
 8013d4e:	4688      	mov	r8, r1
 8013d50:	4614      	mov	r4, r2
 8013d52:	2600      	movs	r6, #0
 8013d54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013d58:	f1b9 0901 	subs.w	r9, r9, #1
 8013d5c:	d505      	bpl.n	8013d6a <_fwalk_sglue+0x22>
 8013d5e:	6824      	ldr	r4, [r4, #0]
 8013d60:	2c00      	cmp	r4, #0
 8013d62:	d1f7      	bne.n	8013d54 <_fwalk_sglue+0xc>
 8013d64:	4630      	mov	r0, r6
 8013d66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013d6a:	89ab      	ldrh	r3, [r5, #12]
 8013d6c:	2b01      	cmp	r3, #1
 8013d6e:	d907      	bls.n	8013d80 <_fwalk_sglue+0x38>
 8013d70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013d74:	3301      	adds	r3, #1
 8013d76:	d003      	beq.n	8013d80 <_fwalk_sglue+0x38>
 8013d78:	4629      	mov	r1, r5
 8013d7a:	4638      	mov	r0, r7
 8013d7c:	47c0      	blx	r8
 8013d7e:	4306      	orrs	r6, r0
 8013d80:	3568      	adds	r5, #104	@ 0x68
 8013d82:	e7e9      	b.n	8013d58 <_fwalk_sglue+0x10>

08013d84 <siprintf>:
 8013d84:	b40e      	push	{r1, r2, r3}
 8013d86:	b500      	push	{lr}
 8013d88:	b09c      	sub	sp, #112	@ 0x70
 8013d8a:	ab1d      	add	r3, sp, #116	@ 0x74
 8013d8c:	9002      	str	r0, [sp, #8]
 8013d8e:	9006      	str	r0, [sp, #24]
 8013d90:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8013d94:	4809      	ldr	r0, [pc, #36]	@ (8013dbc <siprintf+0x38>)
 8013d96:	9107      	str	r1, [sp, #28]
 8013d98:	9104      	str	r1, [sp, #16]
 8013d9a:	4909      	ldr	r1, [pc, #36]	@ (8013dc0 <siprintf+0x3c>)
 8013d9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013da0:	9105      	str	r1, [sp, #20]
 8013da2:	6800      	ldr	r0, [r0, #0]
 8013da4:	9301      	str	r3, [sp, #4]
 8013da6:	a902      	add	r1, sp, #8
 8013da8:	f002 f850 	bl	8015e4c <_svfiprintf_r>
 8013dac:	9b02      	ldr	r3, [sp, #8]
 8013dae:	2200      	movs	r2, #0
 8013db0:	701a      	strb	r2, [r3, #0]
 8013db2:	b01c      	add	sp, #112	@ 0x70
 8013db4:	f85d eb04 	ldr.w	lr, [sp], #4
 8013db8:	b003      	add	sp, #12
 8013dba:	4770      	bx	lr
 8013dbc:	2400027c 	.word	0x2400027c
 8013dc0:	ffff0208 	.word	0xffff0208

08013dc4 <__sread>:
 8013dc4:	b510      	push	{r4, lr}
 8013dc6:	460c      	mov	r4, r1
 8013dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013dcc:	f000 f88a 	bl	8013ee4 <_read_r>
 8013dd0:	2800      	cmp	r0, #0
 8013dd2:	bfab      	itete	ge
 8013dd4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013dd6:	89a3      	ldrhlt	r3, [r4, #12]
 8013dd8:	181b      	addge	r3, r3, r0
 8013dda:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013dde:	bfac      	ite	ge
 8013de0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013de2:	81a3      	strhlt	r3, [r4, #12]
 8013de4:	bd10      	pop	{r4, pc}

08013de6 <__swrite>:
 8013de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013dea:	461f      	mov	r7, r3
 8013dec:	898b      	ldrh	r3, [r1, #12]
 8013dee:	05db      	lsls	r3, r3, #23
 8013df0:	4605      	mov	r5, r0
 8013df2:	460c      	mov	r4, r1
 8013df4:	4616      	mov	r6, r2
 8013df6:	d505      	bpl.n	8013e04 <__swrite+0x1e>
 8013df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013dfc:	2302      	movs	r3, #2
 8013dfe:	2200      	movs	r2, #0
 8013e00:	f000 f85e 	bl	8013ec0 <_lseek_r>
 8013e04:	89a3      	ldrh	r3, [r4, #12]
 8013e06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013e0e:	81a3      	strh	r3, [r4, #12]
 8013e10:	4632      	mov	r2, r6
 8013e12:	463b      	mov	r3, r7
 8013e14:	4628      	mov	r0, r5
 8013e16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013e1a:	f000 b875 	b.w	8013f08 <_write_r>

08013e1e <__sseek>:
 8013e1e:	b510      	push	{r4, lr}
 8013e20:	460c      	mov	r4, r1
 8013e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e26:	f000 f84b 	bl	8013ec0 <_lseek_r>
 8013e2a:	1c43      	adds	r3, r0, #1
 8013e2c:	89a3      	ldrh	r3, [r4, #12]
 8013e2e:	bf15      	itete	ne
 8013e30:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013e32:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013e36:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013e3a:	81a3      	strheq	r3, [r4, #12]
 8013e3c:	bf18      	it	ne
 8013e3e:	81a3      	strhne	r3, [r4, #12]
 8013e40:	bd10      	pop	{r4, pc}

08013e42 <__sclose>:
 8013e42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e46:	f000 b82b 	b.w	8013ea0 <_close_r>

08013e4a <memset>:
 8013e4a:	4402      	add	r2, r0
 8013e4c:	4603      	mov	r3, r0
 8013e4e:	4293      	cmp	r3, r2
 8013e50:	d100      	bne.n	8013e54 <memset+0xa>
 8013e52:	4770      	bx	lr
 8013e54:	f803 1b01 	strb.w	r1, [r3], #1
 8013e58:	e7f9      	b.n	8013e4e <memset+0x4>

08013e5a <strchr>:
 8013e5a:	b2c9      	uxtb	r1, r1
 8013e5c:	4603      	mov	r3, r0
 8013e5e:	4618      	mov	r0, r3
 8013e60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013e64:	b112      	cbz	r2, 8013e6c <strchr+0x12>
 8013e66:	428a      	cmp	r2, r1
 8013e68:	d1f9      	bne.n	8013e5e <strchr+0x4>
 8013e6a:	4770      	bx	lr
 8013e6c:	2900      	cmp	r1, #0
 8013e6e:	bf18      	it	ne
 8013e70:	2000      	movne	r0, #0
 8013e72:	4770      	bx	lr

08013e74 <strncmp>:
 8013e74:	b510      	push	{r4, lr}
 8013e76:	b16a      	cbz	r2, 8013e94 <strncmp+0x20>
 8013e78:	3901      	subs	r1, #1
 8013e7a:	1884      	adds	r4, r0, r2
 8013e7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013e80:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8013e84:	429a      	cmp	r2, r3
 8013e86:	d103      	bne.n	8013e90 <strncmp+0x1c>
 8013e88:	42a0      	cmp	r0, r4
 8013e8a:	d001      	beq.n	8013e90 <strncmp+0x1c>
 8013e8c:	2a00      	cmp	r2, #0
 8013e8e:	d1f5      	bne.n	8013e7c <strncmp+0x8>
 8013e90:	1ad0      	subs	r0, r2, r3
 8013e92:	bd10      	pop	{r4, pc}
 8013e94:	4610      	mov	r0, r2
 8013e96:	e7fc      	b.n	8013e92 <strncmp+0x1e>

08013e98 <_localeconv_r>:
 8013e98:	4800      	ldr	r0, [pc, #0]	@ (8013e9c <_localeconv_r+0x4>)
 8013e9a:	4770      	bx	lr
 8013e9c:	24000200 	.word	0x24000200

08013ea0 <_close_r>:
 8013ea0:	b538      	push	{r3, r4, r5, lr}
 8013ea2:	4d06      	ldr	r5, [pc, #24]	@ (8013ebc <_close_r+0x1c>)
 8013ea4:	2300      	movs	r3, #0
 8013ea6:	4604      	mov	r4, r0
 8013ea8:	4608      	mov	r0, r1
 8013eaa:	602b      	str	r3, [r5, #0]
 8013eac:	f7ee f9aa 	bl	8002204 <_close>
 8013eb0:	1c43      	adds	r3, r0, #1
 8013eb2:	d102      	bne.n	8013eba <_close_r+0x1a>
 8013eb4:	682b      	ldr	r3, [r5, #0]
 8013eb6:	b103      	cbz	r3, 8013eba <_close_r+0x1a>
 8013eb8:	6023      	str	r3, [r4, #0]
 8013eba:	bd38      	pop	{r3, r4, r5, pc}
 8013ebc:	24004c60 	.word	0x24004c60

08013ec0 <_lseek_r>:
 8013ec0:	b538      	push	{r3, r4, r5, lr}
 8013ec2:	4d07      	ldr	r5, [pc, #28]	@ (8013ee0 <_lseek_r+0x20>)
 8013ec4:	4604      	mov	r4, r0
 8013ec6:	4608      	mov	r0, r1
 8013ec8:	4611      	mov	r1, r2
 8013eca:	2200      	movs	r2, #0
 8013ecc:	602a      	str	r2, [r5, #0]
 8013ece:	461a      	mov	r2, r3
 8013ed0:	f7ee f9bf 	bl	8002252 <_lseek>
 8013ed4:	1c43      	adds	r3, r0, #1
 8013ed6:	d102      	bne.n	8013ede <_lseek_r+0x1e>
 8013ed8:	682b      	ldr	r3, [r5, #0]
 8013eda:	b103      	cbz	r3, 8013ede <_lseek_r+0x1e>
 8013edc:	6023      	str	r3, [r4, #0]
 8013ede:	bd38      	pop	{r3, r4, r5, pc}
 8013ee0:	24004c60 	.word	0x24004c60

08013ee4 <_read_r>:
 8013ee4:	b538      	push	{r3, r4, r5, lr}
 8013ee6:	4d07      	ldr	r5, [pc, #28]	@ (8013f04 <_read_r+0x20>)
 8013ee8:	4604      	mov	r4, r0
 8013eea:	4608      	mov	r0, r1
 8013eec:	4611      	mov	r1, r2
 8013eee:	2200      	movs	r2, #0
 8013ef0:	602a      	str	r2, [r5, #0]
 8013ef2:	461a      	mov	r2, r3
 8013ef4:	f7ee f94d 	bl	8002192 <_read>
 8013ef8:	1c43      	adds	r3, r0, #1
 8013efa:	d102      	bne.n	8013f02 <_read_r+0x1e>
 8013efc:	682b      	ldr	r3, [r5, #0]
 8013efe:	b103      	cbz	r3, 8013f02 <_read_r+0x1e>
 8013f00:	6023      	str	r3, [r4, #0]
 8013f02:	bd38      	pop	{r3, r4, r5, pc}
 8013f04:	24004c60 	.word	0x24004c60

08013f08 <_write_r>:
 8013f08:	b538      	push	{r3, r4, r5, lr}
 8013f0a:	4d07      	ldr	r5, [pc, #28]	@ (8013f28 <_write_r+0x20>)
 8013f0c:	4604      	mov	r4, r0
 8013f0e:	4608      	mov	r0, r1
 8013f10:	4611      	mov	r1, r2
 8013f12:	2200      	movs	r2, #0
 8013f14:	602a      	str	r2, [r5, #0]
 8013f16:	461a      	mov	r2, r3
 8013f18:	f7ee f958 	bl	80021cc <_write>
 8013f1c:	1c43      	adds	r3, r0, #1
 8013f1e:	d102      	bne.n	8013f26 <_write_r+0x1e>
 8013f20:	682b      	ldr	r3, [r5, #0]
 8013f22:	b103      	cbz	r3, 8013f26 <_write_r+0x1e>
 8013f24:	6023      	str	r3, [r4, #0]
 8013f26:	bd38      	pop	{r3, r4, r5, pc}
 8013f28:	24004c60 	.word	0x24004c60

08013f2c <__errno>:
 8013f2c:	4b01      	ldr	r3, [pc, #4]	@ (8013f34 <__errno+0x8>)
 8013f2e:	6818      	ldr	r0, [r3, #0]
 8013f30:	4770      	bx	lr
 8013f32:	bf00      	nop
 8013f34:	2400027c 	.word	0x2400027c

08013f38 <__libc_init_array>:
 8013f38:	b570      	push	{r4, r5, r6, lr}
 8013f3a:	4d0d      	ldr	r5, [pc, #52]	@ (8013f70 <__libc_init_array+0x38>)
 8013f3c:	4c0d      	ldr	r4, [pc, #52]	@ (8013f74 <__libc_init_array+0x3c>)
 8013f3e:	1b64      	subs	r4, r4, r5
 8013f40:	10a4      	asrs	r4, r4, #2
 8013f42:	2600      	movs	r6, #0
 8013f44:	42a6      	cmp	r6, r4
 8013f46:	d109      	bne.n	8013f5c <__libc_init_array+0x24>
 8013f48:	4d0b      	ldr	r5, [pc, #44]	@ (8013f78 <__libc_init_array+0x40>)
 8013f4a:	4c0c      	ldr	r4, [pc, #48]	@ (8013f7c <__libc_init_array+0x44>)
 8013f4c:	f002 fc6e 	bl	801682c <_init>
 8013f50:	1b64      	subs	r4, r4, r5
 8013f52:	10a4      	asrs	r4, r4, #2
 8013f54:	2600      	movs	r6, #0
 8013f56:	42a6      	cmp	r6, r4
 8013f58:	d105      	bne.n	8013f66 <__libc_init_array+0x2e>
 8013f5a:	bd70      	pop	{r4, r5, r6, pc}
 8013f5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8013f60:	4798      	blx	r3
 8013f62:	3601      	adds	r6, #1
 8013f64:	e7ee      	b.n	8013f44 <__libc_init_array+0xc>
 8013f66:	f855 3b04 	ldr.w	r3, [r5], #4
 8013f6a:	4798      	blx	r3
 8013f6c:	3601      	adds	r6, #1
 8013f6e:	e7f2      	b.n	8013f56 <__libc_init_array+0x1e>
 8013f70:	08016d88 	.word	0x08016d88
 8013f74:	08016d88 	.word	0x08016d88
 8013f78:	08016d88 	.word	0x08016d88
 8013f7c:	08016d8c 	.word	0x08016d8c

08013f80 <__retarget_lock_init_recursive>:
 8013f80:	4770      	bx	lr

08013f82 <__retarget_lock_acquire_recursive>:
 8013f82:	4770      	bx	lr

08013f84 <__retarget_lock_release_recursive>:
 8013f84:	4770      	bx	lr

08013f86 <strcpy>:
 8013f86:	4603      	mov	r3, r0
 8013f88:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013f8c:	f803 2b01 	strb.w	r2, [r3], #1
 8013f90:	2a00      	cmp	r2, #0
 8013f92:	d1f9      	bne.n	8013f88 <strcpy+0x2>
 8013f94:	4770      	bx	lr

08013f96 <memcpy>:
 8013f96:	440a      	add	r2, r1
 8013f98:	4291      	cmp	r1, r2
 8013f9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8013f9e:	d100      	bne.n	8013fa2 <memcpy+0xc>
 8013fa0:	4770      	bx	lr
 8013fa2:	b510      	push	{r4, lr}
 8013fa4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013fa8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013fac:	4291      	cmp	r1, r2
 8013fae:	d1f9      	bne.n	8013fa4 <memcpy+0xe>
 8013fb0:	bd10      	pop	{r4, pc}
 8013fb2:	0000      	movs	r0, r0
 8013fb4:	0000      	movs	r0, r0
	...

08013fb8 <nan>:
 8013fb8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8013fc0 <nan+0x8>
 8013fbc:	4770      	bx	lr
 8013fbe:	bf00      	nop
 8013fc0:	00000000 	.word	0x00000000
 8013fc4:	7ff80000 	.word	0x7ff80000

08013fc8 <quorem>:
 8013fc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fcc:	6903      	ldr	r3, [r0, #16]
 8013fce:	690c      	ldr	r4, [r1, #16]
 8013fd0:	42a3      	cmp	r3, r4
 8013fd2:	4607      	mov	r7, r0
 8013fd4:	db7e      	blt.n	80140d4 <quorem+0x10c>
 8013fd6:	3c01      	subs	r4, #1
 8013fd8:	f101 0814 	add.w	r8, r1, #20
 8013fdc:	00a3      	lsls	r3, r4, #2
 8013fde:	f100 0514 	add.w	r5, r0, #20
 8013fe2:	9300      	str	r3, [sp, #0]
 8013fe4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013fe8:	9301      	str	r3, [sp, #4]
 8013fea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013fee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013ff2:	3301      	adds	r3, #1
 8013ff4:	429a      	cmp	r2, r3
 8013ff6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013ffa:	fbb2 f6f3 	udiv	r6, r2, r3
 8013ffe:	d32e      	bcc.n	801405e <quorem+0x96>
 8014000:	f04f 0a00 	mov.w	sl, #0
 8014004:	46c4      	mov	ip, r8
 8014006:	46ae      	mov	lr, r5
 8014008:	46d3      	mov	fp, sl
 801400a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801400e:	b298      	uxth	r0, r3
 8014010:	fb06 a000 	mla	r0, r6, r0, sl
 8014014:	0c02      	lsrs	r2, r0, #16
 8014016:	0c1b      	lsrs	r3, r3, #16
 8014018:	fb06 2303 	mla	r3, r6, r3, r2
 801401c:	f8de 2000 	ldr.w	r2, [lr]
 8014020:	b280      	uxth	r0, r0
 8014022:	b292      	uxth	r2, r2
 8014024:	1a12      	subs	r2, r2, r0
 8014026:	445a      	add	r2, fp
 8014028:	f8de 0000 	ldr.w	r0, [lr]
 801402c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014030:	b29b      	uxth	r3, r3
 8014032:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014036:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801403a:	b292      	uxth	r2, r2
 801403c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8014040:	45e1      	cmp	r9, ip
 8014042:	f84e 2b04 	str.w	r2, [lr], #4
 8014046:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801404a:	d2de      	bcs.n	801400a <quorem+0x42>
 801404c:	9b00      	ldr	r3, [sp, #0]
 801404e:	58eb      	ldr	r3, [r5, r3]
 8014050:	b92b      	cbnz	r3, 801405e <quorem+0x96>
 8014052:	9b01      	ldr	r3, [sp, #4]
 8014054:	3b04      	subs	r3, #4
 8014056:	429d      	cmp	r5, r3
 8014058:	461a      	mov	r2, r3
 801405a:	d32f      	bcc.n	80140bc <quorem+0xf4>
 801405c:	613c      	str	r4, [r7, #16]
 801405e:	4638      	mov	r0, r7
 8014060:	f001 fca0 	bl	80159a4 <__mcmp>
 8014064:	2800      	cmp	r0, #0
 8014066:	db25      	blt.n	80140b4 <quorem+0xec>
 8014068:	4629      	mov	r1, r5
 801406a:	2000      	movs	r0, #0
 801406c:	f858 2b04 	ldr.w	r2, [r8], #4
 8014070:	f8d1 c000 	ldr.w	ip, [r1]
 8014074:	fa1f fe82 	uxth.w	lr, r2
 8014078:	fa1f f38c 	uxth.w	r3, ip
 801407c:	eba3 030e 	sub.w	r3, r3, lr
 8014080:	4403      	add	r3, r0
 8014082:	0c12      	lsrs	r2, r2, #16
 8014084:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014088:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801408c:	b29b      	uxth	r3, r3
 801408e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014092:	45c1      	cmp	r9, r8
 8014094:	f841 3b04 	str.w	r3, [r1], #4
 8014098:	ea4f 4022 	mov.w	r0, r2, asr #16
 801409c:	d2e6      	bcs.n	801406c <quorem+0xa4>
 801409e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80140a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80140a6:	b922      	cbnz	r2, 80140b2 <quorem+0xea>
 80140a8:	3b04      	subs	r3, #4
 80140aa:	429d      	cmp	r5, r3
 80140ac:	461a      	mov	r2, r3
 80140ae:	d30b      	bcc.n	80140c8 <quorem+0x100>
 80140b0:	613c      	str	r4, [r7, #16]
 80140b2:	3601      	adds	r6, #1
 80140b4:	4630      	mov	r0, r6
 80140b6:	b003      	add	sp, #12
 80140b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140bc:	6812      	ldr	r2, [r2, #0]
 80140be:	3b04      	subs	r3, #4
 80140c0:	2a00      	cmp	r2, #0
 80140c2:	d1cb      	bne.n	801405c <quorem+0x94>
 80140c4:	3c01      	subs	r4, #1
 80140c6:	e7c6      	b.n	8014056 <quorem+0x8e>
 80140c8:	6812      	ldr	r2, [r2, #0]
 80140ca:	3b04      	subs	r3, #4
 80140cc:	2a00      	cmp	r2, #0
 80140ce:	d1ef      	bne.n	80140b0 <quorem+0xe8>
 80140d0:	3c01      	subs	r4, #1
 80140d2:	e7ea      	b.n	80140aa <quorem+0xe2>
 80140d4:	2000      	movs	r0, #0
 80140d6:	e7ee      	b.n	80140b6 <quorem+0xee>

080140d8 <_dtoa_r>:
 80140d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140dc:	ed2d 8b02 	vpush	{d8}
 80140e0:	69c7      	ldr	r7, [r0, #28]
 80140e2:	b091      	sub	sp, #68	@ 0x44
 80140e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80140e8:	ec55 4b10 	vmov	r4, r5, d0
 80140ec:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80140ee:	9107      	str	r1, [sp, #28]
 80140f0:	4681      	mov	r9, r0
 80140f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80140f4:	930d      	str	r3, [sp, #52]	@ 0x34
 80140f6:	b97f      	cbnz	r7, 8014118 <_dtoa_r+0x40>
 80140f8:	2010      	movs	r0, #16
 80140fa:	f001 f8c7 	bl	801528c <malloc>
 80140fe:	4602      	mov	r2, r0
 8014100:	f8c9 001c 	str.w	r0, [r9, #28]
 8014104:	b920      	cbnz	r0, 8014110 <_dtoa_r+0x38>
 8014106:	4ba0      	ldr	r3, [pc, #640]	@ (8014388 <_dtoa_r+0x2b0>)
 8014108:	21ef      	movs	r1, #239	@ 0xef
 801410a:	48a0      	ldr	r0, [pc, #640]	@ (801438c <_dtoa_r+0x2b4>)
 801410c:	f002 f870 	bl	80161f0 <__assert_func>
 8014110:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8014114:	6007      	str	r7, [r0, #0]
 8014116:	60c7      	str	r7, [r0, #12]
 8014118:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801411c:	6819      	ldr	r1, [r3, #0]
 801411e:	b159      	cbz	r1, 8014138 <_dtoa_r+0x60>
 8014120:	685a      	ldr	r2, [r3, #4]
 8014122:	604a      	str	r2, [r1, #4]
 8014124:	2301      	movs	r3, #1
 8014126:	4093      	lsls	r3, r2
 8014128:	608b      	str	r3, [r1, #8]
 801412a:	4648      	mov	r0, r9
 801412c:	f001 f9b6 	bl	801549c <_Bfree>
 8014130:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014134:	2200      	movs	r2, #0
 8014136:	601a      	str	r2, [r3, #0]
 8014138:	1e2b      	subs	r3, r5, #0
 801413a:	bfbb      	ittet	lt
 801413c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8014140:	9303      	strlt	r3, [sp, #12]
 8014142:	2300      	movge	r3, #0
 8014144:	2201      	movlt	r2, #1
 8014146:	bfac      	ite	ge
 8014148:	6033      	strge	r3, [r6, #0]
 801414a:	6032      	strlt	r2, [r6, #0]
 801414c:	4b90      	ldr	r3, [pc, #576]	@ (8014390 <_dtoa_r+0x2b8>)
 801414e:	9e03      	ldr	r6, [sp, #12]
 8014150:	43b3      	bics	r3, r6
 8014152:	d110      	bne.n	8014176 <_dtoa_r+0x9e>
 8014154:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014156:	f242 730f 	movw	r3, #9999	@ 0x270f
 801415a:	6013      	str	r3, [r2, #0]
 801415c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8014160:	4323      	orrs	r3, r4
 8014162:	f000 84de 	beq.w	8014b22 <_dtoa_r+0xa4a>
 8014166:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014168:	4f8a      	ldr	r7, [pc, #552]	@ (8014394 <_dtoa_r+0x2bc>)
 801416a:	2b00      	cmp	r3, #0
 801416c:	f000 84e0 	beq.w	8014b30 <_dtoa_r+0xa58>
 8014170:	1cfb      	adds	r3, r7, #3
 8014172:	f000 bcdb 	b.w	8014b2c <_dtoa_r+0xa54>
 8014176:	ed9d 8b02 	vldr	d8, [sp, #8]
 801417a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801417e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014182:	d10a      	bne.n	801419a <_dtoa_r+0xc2>
 8014184:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014186:	2301      	movs	r3, #1
 8014188:	6013      	str	r3, [r2, #0]
 801418a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801418c:	b113      	cbz	r3, 8014194 <_dtoa_r+0xbc>
 801418e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8014190:	4b81      	ldr	r3, [pc, #516]	@ (8014398 <_dtoa_r+0x2c0>)
 8014192:	6013      	str	r3, [r2, #0]
 8014194:	4f81      	ldr	r7, [pc, #516]	@ (801439c <_dtoa_r+0x2c4>)
 8014196:	f000 bccb 	b.w	8014b30 <_dtoa_r+0xa58>
 801419a:	aa0e      	add	r2, sp, #56	@ 0x38
 801419c:	a90f      	add	r1, sp, #60	@ 0x3c
 801419e:	4648      	mov	r0, r9
 80141a0:	eeb0 0b48 	vmov.f64	d0, d8
 80141a4:	f001 fd1e 	bl	8015be4 <__d2b>
 80141a8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80141ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80141ae:	9001      	str	r0, [sp, #4]
 80141b0:	2b00      	cmp	r3, #0
 80141b2:	d045      	beq.n	8014240 <_dtoa_r+0x168>
 80141b4:	eeb0 7b48 	vmov.f64	d7, d8
 80141b8:	ee18 1a90 	vmov	r1, s17
 80141bc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80141c0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80141c4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80141c8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80141cc:	2500      	movs	r5, #0
 80141ce:	ee07 1a90 	vmov	s15, r1
 80141d2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80141d6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8014370 <_dtoa_r+0x298>
 80141da:	ee37 7b46 	vsub.f64	d7, d7, d6
 80141de:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8014378 <_dtoa_r+0x2a0>
 80141e2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80141e6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8014380 <_dtoa_r+0x2a8>
 80141ea:	ee07 3a90 	vmov	s15, r3
 80141ee:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80141f2:	eeb0 7b46 	vmov.f64	d7, d6
 80141f6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80141fa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80141fe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8014202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014206:	ee16 8a90 	vmov	r8, s13
 801420a:	d508      	bpl.n	801421e <_dtoa_r+0x146>
 801420c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8014210:	eeb4 6b47 	vcmp.f64	d6, d7
 8014214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014218:	bf18      	it	ne
 801421a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801421e:	f1b8 0f16 	cmp.w	r8, #22
 8014222:	d82b      	bhi.n	801427c <_dtoa_r+0x1a4>
 8014224:	495e      	ldr	r1, [pc, #376]	@ (80143a0 <_dtoa_r+0x2c8>)
 8014226:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801422a:	ed91 7b00 	vldr	d7, [r1]
 801422e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8014232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014236:	d501      	bpl.n	801423c <_dtoa_r+0x164>
 8014238:	f108 38ff 	add.w	r8, r8, #4294967295
 801423c:	2100      	movs	r1, #0
 801423e:	e01e      	b.n	801427e <_dtoa_r+0x1a6>
 8014240:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014242:	4413      	add	r3, r2
 8014244:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8014248:	2920      	cmp	r1, #32
 801424a:	bfc1      	itttt	gt
 801424c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8014250:	408e      	lslgt	r6, r1
 8014252:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8014256:	fa24 f101 	lsrgt.w	r1, r4, r1
 801425a:	bfd6      	itet	le
 801425c:	f1c1 0120 	rsble	r1, r1, #32
 8014260:	4331      	orrgt	r1, r6
 8014262:	fa04 f101 	lslle.w	r1, r4, r1
 8014266:	ee07 1a90 	vmov	s15, r1
 801426a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801426e:	3b01      	subs	r3, #1
 8014270:	ee17 1a90 	vmov	r1, s15
 8014274:	2501      	movs	r5, #1
 8014276:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801427a:	e7a8      	b.n	80141ce <_dtoa_r+0xf6>
 801427c:	2101      	movs	r1, #1
 801427e:	1ad2      	subs	r2, r2, r3
 8014280:	1e53      	subs	r3, r2, #1
 8014282:	9306      	str	r3, [sp, #24]
 8014284:	bf45      	ittet	mi
 8014286:	f1c2 0301 	rsbmi	r3, r2, #1
 801428a:	9305      	strmi	r3, [sp, #20]
 801428c:	2300      	movpl	r3, #0
 801428e:	2300      	movmi	r3, #0
 8014290:	bf4c      	ite	mi
 8014292:	9306      	strmi	r3, [sp, #24]
 8014294:	9305      	strpl	r3, [sp, #20]
 8014296:	f1b8 0f00 	cmp.w	r8, #0
 801429a:	910c      	str	r1, [sp, #48]	@ 0x30
 801429c:	db18      	blt.n	80142d0 <_dtoa_r+0x1f8>
 801429e:	9b06      	ldr	r3, [sp, #24]
 80142a0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80142a4:	4443      	add	r3, r8
 80142a6:	9306      	str	r3, [sp, #24]
 80142a8:	2300      	movs	r3, #0
 80142aa:	9a07      	ldr	r2, [sp, #28]
 80142ac:	2a09      	cmp	r2, #9
 80142ae:	d849      	bhi.n	8014344 <_dtoa_r+0x26c>
 80142b0:	2a05      	cmp	r2, #5
 80142b2:	bfc4      	itt	gt
 80142b4:	3a04      	subgt	r2, #4
 80142b6:	9207      	strgt	r2, [sp, #28]
 80142b8:	9a07      	ldr	r2, [sp, #28]
 80142ba:	f1a2 0202 	sub.w	r2, r2, #2
 80142be:	bfcc      	ite	gt
 80142c0:	2400      	movgt	r4, #0
 80142c2:	2401      	movle	r4, #1
 80142c4:	2a03      	cmp	r2, #3
 80142c6:	d848      	bhi.n	801435a <_dtoa_r+0x282>
 80142c8:	e8df f002 	tbb	[pc, r2]
 80142cc:	3a2c2e0b 	.word	0x3a2c2e0b
 80142d0:	9b05      	ldr	r3, [sp, #20]
 80142d2:	2200      	movs	r2, #0
 80142d4:	eba3 0308 	sub.w	r3, r3, r8
 80142d8:	9305      	str	r3, [sp, #20]
 80142da:	920a      	str	r2, [sp, #40]	@ 0x28
 80142dc:	f1c8 0300 	rsb	r3, r8, #0
 80142e0:	e7e3      	b.n	80142aa <_dtoa_r+0x1d2>
 80142e2:	2200      	movs	r2, #0
 80142e4:	9208      	str	r2, [sp, #32]
 80142e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80142e8:	2a00      	cmp	r2, #0
 80142ea:	dc39      	bgt.n	8014360 <_dtoa_r+0x288>
 80142ec:	f04f 0b01 	mov.w	fp, #1
 80142f0:	46da      	mov	sl, fp
 80142f2:	465a      	mov	r2, fp
 80142f4:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80142f8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80142fc:	2100      	movs	r1, #0
 80142fe:	2004      	movs	r0, #4
 8014300:	f100 0614 	add.w	r6, r0, #20
 8014304:	4296      	cmp	r6, r2
 8014306:	d930      	bls.n	801436a <_dtoa_r+0x292>
 8014308:	6079      	str	r1, [r7, #4]
 801430a:	4648      	mov	r0, r9
 801430c:	9304      	str	r3, [sp, #16]
 801430e:	f001 f885 	bl	801541c <_Balloc>
 8014312:	9b04      	ldr	r3, [sp, #16]
 8014314:	4607      	mov	r7, r0
 8014316:	2800      	cmp	r0, #0
 8014318:	d146      	bne.n	80143a8 <_dtoa_r+0x2d0>
 801431a:	4b22      	ldr	r3, [pc, #136]	@ (80143a4 <_dtoa_r+0x2cc>)
 801431c:	4602      	mov	r2, r0
 801431e:	f240 11af 	movw	r1, #431	@ 0x1af
 8014322:	e6f2      	b.n	801410a <_dtoa_r+0x32>
 8014324:	2201      	movs	r2, #1
 8014326:	e7dd      	b.n	80142e4 <_dtoa_r+0x20c>
 8014328:	2200      	movs	r2, #0
 801432a:	9208      	str	r2, [sp, #32]
 801432c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801432e:	eb08 0b02 	add.w	fp, r8, r2
 8014332:	f10b 0a01 	add.w	sl, fp, #1
 8014336:	4652      	mov	r2, sl
 8014338:	2a01      	cmp	r2, #1
 801433a:	bfb8      	it	lt
 801433c:	2201      	movlt	r2, #1
 801433e:	e7db      	b.n	80142f8 <_dtoa_r+0x220>
 8014340:	2201      	movs	r2, #1
 8014342:	e7f2      	b.n	801432a <_dtoa_r+0x252>
 8014344:	2401      	movs	r4, #1
 8014346:	2200      	movs	r2, #0
 8014348:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801434c:	f04f 3bff 	mov.w	fp, #4294967295
 8014350:	2100      	movs	r1, #0
 8014352:	46da      	mov	sl, fp
 8014354:	2212      	movs	r2, #18
 8014356:	9109      	str	r1, [sp, #36]	@ 0x24
 8014358:	e7ce      	b.n	80142f8 <_dtoa_r+0x220>
 801435a:	2201      	movs	r2, #1
 801435c:	9208      	str	r2, [sp, #32]
 801435e:	e7f5      	b.n	801434c <_dtoa_r+0x274>
 8014360:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8014364:	46da      	mov	sl, fp
 8014366:	465a      	mov	r2, fp
 8014368:	e7c6      	b.n	80142f8 <_dtoa_r+0x220>
 801436a:	3101      	adds	r1, #1
 801436c:	0040      	lsls	r0, r0, #1
 801436e:	e7c7      	b.n	8014300 <_dtoa_r+0x228>
 8014370:	636f4361 	.word	0x636f4361
 8014374:	3fd287a7 	.word	0x3fd287a7
 8014378:	8b60c8b3 	.word	0x8b60c8b3
 801437c:	3fc68a28 	.word	0x3fc68a28
 8014380:	509f79fb 	.word	0x509f79fb
 8014384:	3fd34413 	.word	0x3fd34413
 8014388:	08016afa 	.word	0x08016afa
 801438c:	08016b11 	.word	0x08016b11
 8014390:	7ff00000 	.word	0x7ff00000
 8014394:	08016af6 	.word	0x08016af6
 8014398:	08016ac2 	.word	0x08016ac2
 801439c:	08016ac1 	.word	0x08016ac1
 80143a0:	08016c68 	.word	0x08016c68
 80143a4:	08016b69 	.word	0x08016b69
 80143a8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80143ac:	f1ba 0f0e 	cmp.w	sl, #14
 80143b0:	6010      	str	r0, [r2, #0]
 80143b2:	d86f      	bhi.n	8014494 <_dtoa_r+0x3bc>
 80143b4:	2c00      	cmp	r4, #0
 80143b6:	d06d      	beq.n	8014494 <_dtoa_r+0x3bc>
 80143b8:	f1b8 0f00 	cmp.w	r8, #0
 80143bc:	f340 80c2 	ble.w	8014544 <_dtoa_r+0x46c>
 80143c0:	4aca      	ldr	r2, [pc, #808]	@ (80146ec <_dtoa_r+0x614>)
 80143c2:	f008 010f 	and.w	r1, r8, #15
 80143c6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80143ca:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80143ce:	ed92 7b00 	vldr	d7, [r2]
 80143d2:	ea4f 1128 	mov.w	r1, r8, asr #4
 80143d6:	f000 80a9 	beq.w	801452c <_dtoa_r+0x454>
 80143da:	4ac5      	ldr	r2, [pc, #788]	@ (80146f0 <_dtoa_r+0x618>)
 80143dc:	ed92 6b08 	vldr	d6, [r2, #32]
 80143e0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80143e4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80143e8:	f001 010f 	and.w	r1, r1, #15
 80143ec:	2203      	movs	r2, #3
 80143ee:	48c0      	ldr	r0, [pc, #768]	@ (80146f0 <_dtoa_r+0x618>)
 80143f0:	2900      	cmp	r1, #0
 80143f2:	f040 809d 	bne.w	8014530 <_dtoa_r+0x458>
 80143f6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80143fa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80143fe:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014402:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8014404:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014408:	2900      	cmp	r1, #0
 801440a:	f000 80c1 	beq.w	8014590 <_dtoa_r+0x4b8>
 801440e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8014412:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8014416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801441a:	f140 80b9 	bpl.w	8014590 <_dtoa_r+0x4b8>
 801441e:	f1ba 0f00 	cmp.w	sl, #0
 8014422:	f000 80b5 	beq.w	8014590 <_dtoa_r+0x4b8>
 8014426:	f1bb 0f00 	cmp.w	fp, #0
 801442a:	dd31      	ble.n	8014490 <_dtoa_r+0x3b8>
 801442c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8014430:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014434:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014438:	f108 31ff 	add.w	r1, r8, #4294967295
 801443c:	9104      	str	r1, [sp, #16]
 801443e:	3201      	adds	r2, #1
 8014440:	465c      	mov	r4, fp
 8014442:	ed9d 6b02 	vldr	d6, [sp, #8]
 8014446:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801444a:	ee07 2a90 	vmov	s15, r2
 801444e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8014452:	eea7 5b06 	vfma.f64	d5, d7, d6
 8014456:	ee15 2a90 	vmov	r2, s11
 801445a:	ec51 0b15 	vmov	r0, r1, d5
 801445e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8014462:	2c00      	cmp	r4, #0
 8014464:	f040 8098 	bne.w	8014598 <_dtoa_r+0x4c0>
 8014468:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801446c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8014470:	ec41 0b17 	vmov	d7, r0, r1
 8014474:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801447c:	f300 8261 	bgt.w	8014942 <_dtoa_r+0x86a>
 8014480:	eeb1 7b47 	vneg.f64	d7, d7
 8014484:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801448c:	f100 80f5 	bmi.w	801467a <_dtoa_r+0x5a2>
 8014490:	ed8d 8b02 	vstr	d8, [sp, #8]
 8014494:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014496:	2a00      	cmp	r2, #0
 8014498:	f2c0 812c 	blt.w	80146f4 <_dtoa_r+0x61c>
 801449c:	f1b8 0f0e 	cmp.w	r8, #14
 80144a0:	f300 8128 	bgt.w	80146f4 <_dtoa_r+0x61c>
 80144a4:	4b91      	ldr	r3, [pc, #580]	@ (80146ec <_dtoa_r+0x614>)
 80144a6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80144aa:	ed93 6b00 	vldr	d6, [r3]
 80144ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	da03      	bge.n	80144bc <_dtoa_r+0x3e4>
 80144b4:	f1ba 0f00 	cmp.w	sl, #0
 80144b8:	f340 80d2 	ble.w	8014660 <_dtoa_r+0x588>
 80144bc:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80144c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80144c4:	463e      	mov	r6, r7
 80144c6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80144ca:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80144ce:	ee15 3a10 	vmov	r3, s10
 80144d2:	3330      	adds	r3, #48	@ 0x30
 80144d4:	f806 3b01 	strb.w	r3, [r6], #1
 80144d8:	1bf3      	subs	r3, r6, r7
 80144da:	459a      	cmp	sl, r3
 80144dc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80144e0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80144e4:	f040 80f8 	bne.w	80146d8 <_dtoa_r+0x600>
 80144e8:	ee37 7b07 	vadd.f64	d7, d7, d7
 80144ec:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80144f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80144f4:	f300 80dd 	bgt.w	80146b2 <_dtoa_r+0x5da>
 80144f8:	eeb4 7b46 	vcmp.f64	d7, d6
 80144fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014500:	d104      	bne.n	801450c <_dtoa_r+0x434>
 8014502:	ee15 3a10 	vmov	r3, s10
 8014506:	07db      	lsls	r3, r3, #31
 8014508:	f100 80d3 	bmi.w	80146b2 <_dtoa_r+0x5da>
 801450c:	9901      	ldr	r1, [sp, #4]
 801450e:	4648      	mov	r0, r9
 8014510:	f000 ffc4 	bl	801549c <_Bfree>
 8014514:	2300      	movs	r3, #0
 8014516:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014518:	7033      	strb	r3, [r6, #0]
 801451a:	f108 0301 	add.w	r3, r8, #1
 801451e:	6013      	str	r3, [r2, #0]
 8014520:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014522:	2b00      	cmp	r3, #0
 8014524:	f000 8304 	beq.w	8014b30 <_dtoa_r+0xa58>
 8014528:	601e      	str	r6, [r3, #0]
 801452a:	e301      	b.n	8014b30 <_dtoa_r+0xa58>
 801452c:	2202      	movs	r2, #2
 801452e:	e75e      	b.n	80143ee <_dtoa_r+0x316>
 8014530:	07cc      	lsls	r4, r1, #31
 8014532:	d504      	bpl.n	801453e <_dtoa_r+0x466>
 8014534:	ed90 6b00 	vldr	d6, [r0]
 8014538:	3201      	adds	r2, #1
 801453a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801453e:	1049      	asrs	r1, r1, #1
 8014540:	3008      	adds	r0, #8
 8014542:	e755      	b.n	80143f0 <_dtoa_r+0x318>
 8014544:	d022      	beq.n	801458c <_dtoa_r+0x4b4>
 8014546:	f1c8 0100 	rsb	r1, r8, #0
 801454a:	4a68      	ldr	r2, [pc, #416]	@ (80146ec <_dtoa_r+0x614>)
 801454c:	f001 000f 	and.w	r0, r1, #15
 8014550:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8014554:	ed92 7b00 	vldr	d7, [r2]
 8014558:	ee28 7b07 	vmul.f64	d7, d8, d7
 801455c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014560:	4863      	ldr	r0, [pc, #396]	@ (80146f0 <_dtoa_r+0x618>)
 8014562:	1109      	asrs	r1, r1, #4
 8014564:	2400      	movs	r4, #0
 8014566:	2202      	movs	r2, #2
 8014568:	b929      	cbnz	r1, 8014576 <_dtoa_r+0x49e>
 801456a:	2c00      	cmp	r4, #0
 801456c:	f43f af49 	beq.w	8014402 <_dtoa_r+0x32a>
 8014570:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014574:	e745      	b.n	8014402 <_dtoa_r+0x32a>
 8014576:	07ce      	lsls	r6, r1, #31
 8014578:	d505      	bpl.n	8014586 <_dtoa_r+0x4ae>
 801457a:	ed90 6b00 	vldr	d6, [r0]
 801457e:	3201      	adds	r2, #1
 8014580:	2401      	movs	r4, #1
 8014582:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014586:	1049      	asrs	r1, r1, #1
 8014588:	3008      	adds	r0, #8
 801458a:	e7ed      	b.n	8014568 <_dtoa_r+0x490>
 801458c:	2202      	movs	r2, #2
 801458e:	e738      	b.n	8014402 <_dtoa_r+0x32a>
 8014590:	f8cd 8010 	str.w	r8, [sp, #16]
 8014594:	4654      	mov	r4, sl
 8014596:	e754      	b.n	8014442 <_dtoa_r+0x36a>
 8014598:	4a54      	ldr	r2, [pc, #336]	@ (80146ec <_dtoa_r+0x614>)
 801459a:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801459e:	ed12 4b02 	vldr	d4, [r2, #-8]
 80145a2:	9a08      	ldr	r2, [sp, #32]
 80145a4:	ec41 0b17 	vmov	d7, r0, r1
 80145a8:	443c      	add	r4, r7
 80145aa:	b34a      	cbz	r2, 8014600 <_dtoa_r+0x528>
 80145ac:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80145b0:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80145b4:	463e      	mov	r6, r7
 80145b6:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80145ba:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80145be:	ee35 7b47 	vsub.f64	d7, d5, d7
 80145c2:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80145c6:	ee14 2a90 	vmov	r2, s9
 80145ca:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80145ce:	3230      	adds	r2, #48	@ 0x30
 80145d0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80145d4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80145d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80145dc:	f806 2b01 	strb.w	r2, [r6], #1
 80145e0:	d438      	bmi.n	8014654 <_dtoa_r+0x57c>
 80145e2:	ee32 5b46 	vsub.f64	d5, d2, d6
 80145e6:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80145ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80145ee:	d462      	bmi.n	80146b6 <_dtoa_r+0x5de>
 80145f0:	42a6      	cmp	r6, r4
 80145f2:	f43f af4d 	beq.w	8014490 <_dtoa_r+0x3b8>
 80145f6:	ee27 7b03 	vmul.f64	d7, d7, d3
 80145fa:	ee26 6b03 	vmul.f64	d6, d6, d3
 80145fe:	e7e0      	b.n	80145c2 <_dtoa_r+0x4ea>
 8014600:	4621      	mov	r1, r4
 8014602:	463e      	mov	r6, r7
 8014604:	ee27 7b04 	vmul.f64	d7, d7, d4
 8014608:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801460c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014610:	ee14 2a90 	vmov	r2, s9
 8014614:	3230      	adds	r2, #48	@ 0x30
 8014616:	f806 2b01 	strb.w	r2, [r6], #1
 801461a:	42a6      	cmp	r6, r4
 801461c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014620:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014624:	d119      	bne.n	801465a <_dtoa_r+0x582>
 8014626:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801462a:	ee37 4b05 	vadd.f64	d4, d7, d5
 801462e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8014632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014636:	dc3e      	bgt.n	80146b6 <_dtoa_r+0x5de>
 8014638:	ee35 5b47 	vsub.f64	d5, d5, d7
 801463c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8014640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014644:	f57f af24 	bpl.w	8014490 <_dtoa_r+0x3b8>
 8014648:	460e      	mov	r6, r1
 801464a:	3901      	subs	r1, #1
 801464c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014650:	2b30      	cmp	r3, #48	@ 0x30
 8014652:	d0f9      	beq.n	8014648 <_dtoa_r+0x570>
 8014654:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8014658:	e758      	b.n	801450c <_dtoa_r+0x434>
 801465a:	ee26 6b03 	vmul.f64	d6, d6, d3
 801465e:	e7d5      	b.n	801460c <_dtoa_r+0x534>
 8014660:	d10b      	bne.n	801467a <_dtoa_r+0x5a2>
 8014662:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8014666:	ee26 6b07 	vmul.f64	d6, d6, d7
 801466a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801466e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014676:	f2c0 8161 	blt.w	801493c <_dtoa_r+0x864>
 801467a:	2400      	movs	r4, #0
 801467c:	4625      	mov	r5, r4
 801467e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014680:	43db      	mvns	r3, r3
 8014682:	9304      	str	r3, [sp, #16]
 8014684:	463e      	mov	r6, r7
 8014686:	f04f 0800 	mov.w	r8, #0
 801468a:	4621      	mov	r1, r4
 801468c:	4648      	mov	r0, r9
 801468e:	f000 ff05 	bl	801549c <_Bfree>
 8014692:	2d00      	cmp	r5, #0
 8014694:	d0de      	beq.n	8014654 <_dtoa_r+0x57c>
 8014696:	f1b8 0f00 	cmp.w	r8, #0
 801469a:	d005      	beq.n	80146a8 <_dtoa_r+0x5d0>
 801469c:	45a8      	cmp	r8, r5
 801469e:	d003      	beq.n	80146a8 <_dtoa_r+0x5d0>
 80146a0:	4641      	mov	r1, r8
 80146a2:	4648      	mov	r0, r9
 80146a4:	f000 fefa 	bl	801549c <_Bfree>
 80146a8:	4629      	mov	r1, r5
 80146aa:	4648      	mov	r0, r9
 80146ac:	f000 fef6 	bl	801549c <_Bfree>
 80146b0:	e7d0      	b.n	8014654 <_dtoa_r+0x57c>
 80146b2:	f8cd 8010 	str.w	r8, [sp, #16]
 80146b6:	4633      	mov	r3, r6
 80146b8:	461e      	mov	r6, r3
 80146ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80146be:	2a39      	cmp	r2, #57	@ 0x39
 80146c0:	d106      	bne.n	80146d0 <_dtoa_r+0x5f8>
 80146c2:	429f      	cmp	r7, r3
 80146c4:	d1f8      	bne.n	80146b8 <_dtoa_r+0x5e0>
 80146c6:	9a04      	ldr	r2, [sp, #16]
 80146c8:	3201      	adds	r2, #1
 80146ca:	9204      	str	r2, [sp, #16]
 80146cc:	2230      	movs	r2, #48	@ 0x30
 80146ce:	703a      	strb	r2, [r7, #0]
 80146d0:	781a      	ldrb	r2, [r3, #0]
 80146d2:	3201      	adds	r2, #1
 80146d4:	701a      	strb	r2, [r3, #0]
 80146d6:	e7bd      	b.n	8014654 <_dtoa_r+0x57c>
 80146d8:	ee27 7b04 	vmul.f64	d7, d7, d4
 80146dc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80146e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80146e4:	f47f aeef 	bne.w	80144c6 <_dtoa_r+0x3ee>
 80146e8:	e710      	b.n	801450c <_dtoa_r+0x434>
 80146ea:	bf00      	nop
 80146ec:	08016c68 	.word	0x08016c68
 80146f0:	08016c40 	.word	0x08016c40
 80146f4:	9908      	ldr	r1, [sp, #32]
 80146f6:	2900      	cmp	r1, #0
 80146f8:	f000 80e3 	beq.w	80148c2 <_dtoa_r+0x7ea>
 80146fc:	9907      	ldr	r1, [sp, #28]
 80146fe:	2901      	cmp	r1, #1
 8014700:	f300 80c8 	bgt.w	8014894 <_dtoa_r+0x7bc>
 8014704:	2d00      	cmp	r5, #0
 8014706:	f000 80c1 	beq.w	801488c <_dtoa_r+0x7b4>
 801470a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801470e:	9e05      	ldr	r6, [sp, #20]
 8014710:	461c      	mov	r4, r3
 8014712:	9304      	str	r3, [sp, #16]
 8014714:	9b05      	ldr	r3, [sp, #20]
 8014716:	4413      	add	r3, r2
 8014718:	9305      	str	r3, [sp, #20]
 801471a:	9b06      	ldr	r3, [sp, #24]
 801471c:	2101      	movs	r1, #1
 801471e:	4413      	add	r3, r2
 8014720:	4648      	mov	r0, r9
 8014722:	9306      	str	r3, [sp, #24]
 8014724:	f000 ffb8 	bl	8015698 <__i2b>
 8014728:	9b04      	ldr	r3, [sp, #16]
 801472a:	4605      	mov	r5, r0
 801472c:	b166      	cbz	r6, 8014748 <_dtoa_r+0x670>
 801472e:	9a06      	ldr	r2, [sp, #24]
 8014730:	2a00      	cmp	r2, #0
 8014732:	dd09      	ble.n	8014748 <_dtoa_r+0x670>
 8014734:	42b2      	cmp	r2, r6
 8014736:	9905      	ldr	r1, [sp, #20]
 8014738:	bfa8      	it	ge
 801473a:	4632      	movge	r2, r6
 801473c:	1a89      	subs	r1, r1, r2
 801473e:	9105      	str	r1, [sp, #20]
 8014740:	9906      	ldr	r1, [sp, #24]
 8014742:	1ab6      	subs	r6, r6, r2
 8014744:	1a8a      	subs	r2, r1, r2
 8014746:	9206      	str	r2, [sp, #24]
 8014748:	b1fb      	cbz	r3, 801478a <_dtoa_r+0x6b2>
 801474a:	9a08      	ldr	r2, [sp, #32]
 801474c:	2a00      	cmp	r2, #0
 801474e:	f000 80bc 	beq.w	80148ca <_dtoa_r+0x7f2>
 8014752:	b19c      	cbz	r4, 801477c <_dtoa_r+0x6a4>
 8014754:	4629      	mov	r1, r5
 8014756:	4622      	mov	r2, r4
 8014758:	4648      	mov	r0, r9
 801475a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801475c:	f001 f85c 	bl	8015818 <__pow5mult>
 8014760:	9a01      	ldr	r2, [sp, #4]
 8014762:	4601      	mov	r1, r0
 8014764:	4605      	mov	r5, r0
 8014766:	4648      	mov	r0, r9
 8014768:	f000 ffac 	bl	80156c4 <__multiply>
 801476c:	9901      	ldr	r1, [sp, #4]
 801476e:	9004      	str	r0, [sp, #16]
 8014770:	4648      	mov	r0, r9
 8014772:	f000 fe93 	bl	801549c <_Bfree>
 8014776:	9a04      	ldr	r2, [sp, #16]
 8014778:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801477a:	9201      	str	r2, [sp, #4]
 801477c:	1b1a      	subs	r2, r3, r4
 801477e:	d004      	beq.n	801478a <_dtoa_r+0x6b2>
 8014780:	9901      	ldr	r1, [sp, #4]
 8014782:	4648      	mov	r0, r9
 8014784:	f001 f848 	bl	8015818 <__pow5mult>
 8014788:	9001      	str	r0, [sp, #4]
 801478a:	2101      	movs	r1, #1
 801478c:	4648      	mov	r0, r9
 801478e:	f000 ff83 	bl	8015698 <__i2b>
 8014792:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014794:	4604      	mov	r4, r0
 8014796:	2b00      	cmp	r3, #0
 8014798:	f000 81d0 	beq.w	8014b3c <_dtoa_r+0xa64>
 801479c:	461a      	mov	r2, r3
 801479e:	4601      	mov	r1, r0
 80147a0:	4648      	mov	r0, r9
 80147a2:	f001 f839 	bl	8015818 <__pow5mult>
 80147a6:	9b07      	ldr	r3, [sp, #28]
 80147a8:	2b01      	cmp	r3, #1
 80147aa:	4604      	mov	r4, r0
 80147ac:	f300 8095 	bgt.w	80148da <_dtoa_r+0x802>
 80147b0:	9b02      	ldr	r3, [sp, #8]
 80147b2:	2b00      	cmp	r3, #0
 80147b4:	f040 808b 	bne.w	80148ce <_dtoa_r+0x7f6>
 80147b8:	9b03      	ldr	r3, [sp, #12]
 80147ba:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80147be:	2a00      	cmp	r2, #0
 80147c0:	f040 8087 	bne.w	80148d2 <_dtoa_r+0x7fa>
 80147c4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80147c8:	0d12      	lsrs	r2, r2, #20
 80147ca:	0512      	lsls	r2, r2, #20
 80147cc:	2a00      	cmp	r2, #0
 80147ce:	f000 8082 	beq.w	80148d6 <_dtoa_r+0x7fe>
 80147d2:	9b05      	ldr	r3, [sp, #20]
 80147d4:	3301      	adds	r3, #1
 80147d6:	9305      	str	r3, [sp, #20]
 80147d8:	9b06      	ldr	r3, [sp, #24]
 80147da:	3301      	adds	r3, #1
 80147dc:	9306      	str	r3, [sp, #24]
 80147de:	2301      	movs	r3, #1
 80147e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80147e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80147e4:	2b00      	cmp	r3, #0
 80147e6:	f000 81af 	beq.w	8014b48 <_dtoa_r+0xa70>
 80147ea:	6922      	ldr	r2, [r4, #16]
 80147ec:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80147f0:	6910      	ldr	r0, [r2, #16]
 80147f2:	f000 ff05 	bl	8015600 <__hi0bits>
 80147f6:	f1c0 0020 	rsb	r0, r0, #32
 80147fa:	9b06      	ldr	r3, [sp, #24]
 80147fc:	4418      	add	r0, r3
 80147fe:	f010 001f 	ands.w	r0, r0, #31
 8014802:	d076      	beq.n	80148f2 <_dtoa_r+0x81a>
 8014804:	f1c0 0220 	rsb	r2, r0, #32
 8014808:	2a04      	cmp	r2, #4
 801480a:	dd69      	ble.n	80148e0 <_dtoa_r+0x808>
 801480c:	9b05      	ldr	r3, [sp, #20]
 801480e:	f1c0 001c 	rsb	r0, r0, #28
 8014812:	4403      	add	r3, r0
 8014814:	9305      	str	r3, [sp, #20]
 8014816:	9b06      	ldr	r3, [sp, #24]
 8014818:	4406      	add	r6, r0
 801481a:	4403      	add	r3, r0
 801481c:	9306      	str	r3, [sp, #24]
 801481e:	9b05      	ldr	r3, [sp, #20]
 8014820:	2b00      	cmp	r3, #0
 8014822:	dd05      	ble.n	8014830 <_dtoa_r+0x758>
 8014824:	9901      	ldr	r1, [sp, #4]
 8014826:	461a      	mov	r2, r3
 8014828:	4648      	mov	r0, r9
 801482a:	f001 f84f 	bl	80158cc <__lshift>
 801482e:	9001      	str	r0, [sp, #4]
 8014830:	9b06      	ldr	r3, [sp, #24]
 8014832:	2b00      	cmp	r3, #0
 8014834:	dd05      	ble.n	8014842 <_dtoa_r+0x76a>
 8014836:	4621      	mov	r1, r4
 8014838:	461a      	mov	r2, r3
 801483a:	4648      	mov	r0, r9
 801483c:	f001 f846 	bl	80158cc <__lshift>
 8014840:	4604      	mov	r4, r0
 8014842:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014844:	2b00      	cmp	r3, #0
 8014846:	d056      	beq.n	80148f6 <_dtoa_r+0x81e>
 8014848:	9801      	ldr	r0, [sp, #4]
 801484a:	4621      	mov	r1, r4
 801484c:	f001 f8aa 	bl	80159a4 <__mcmp>
 8014850:	2800      	cmp	r0, #0
 8014852:	da50      	bge.n	80148f6 <_dtoa_r+0x81e>
 8014854:	f108 33ff 	add.w	r3, r8, #4294967295
 8014858:	9304      	str	r3, [sp, #16]
 801485a:	9901      	ldr	r1, [sp, #4]
 801485c:	2300      	movs	r3, #0
 801485e:	220a      	movs	r2, #10
 8014860:	4648      	mov	r0, r9
 8014862:	f000 fe3d 	bl	80154e0 <__multadd>
 8014866:	9b08      	ldr	r3, [sp, #32]
 8014868:	9001      	str	r0, [sp, #4]
 801486a:	2b00      	cmp	r3, #0
 801486c:	f000 816e 	beq.w	8014b4c <_dtoa_r+0xa74>
 8014870:	4629      	mov	r1, r5
 8014872:	2300      	movs	r3, #0
 8014874:	220a      	movs	r2, #10
 8014876:	4648      	mov	r0, r9
 8014878:	f000 fe32 	bl	80154e0 <__multadd>
 801487c:	f1bb 0f00 	cmp.w	fp, #0
 8014880:	4605      	mov	r5, r0
 8014882:	dc64      	bgt.n	801494e <_dtoa_r+0x876>
 8014884:	9b07      	ldr	r3, [sp, #28]
 8014886:	2b02      	cmp	r3, #2
 8014888:	dc3e      	bgt.n	8014908 <_dtoa_r+0x830>
 801488a:	e060      	b.n	801494e <_dtoa_r+0x876>
 801488c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801488e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8014892:	e73c      	b.n	801470e <_dtoa_r+0x636>
 8014894:	f10a 34ff 	add.w	r4, sl, #4294967295
 8014898:	42a3      	cmp	r3, r4
 801489a:	bfbf      	itttt	lt
 801489c:	1ae2      	sublt	r2, r4, r3
 801489e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80148a0:	189b      	addlt	r3, r3, r2
 80148a2:	930a      	strlt	r3, [sp, #40]	@ 0x28
 80148a4:	bfae      	itee	ge
 80148a6:	1b1c      	subge	r4, r3, r4
 80148a8:	4623      	movlt	r3, r4
 80148aa:	2400      	movlt	r4, #0
 80148ac:	f1ba 0f00 	cmp.w	sl, #0
 80148b0:	bfb5      	itete	lt
 80148b2:	9a05      	ldrlt	r2, [sp, #20]
 80148b4:	9e05      	ldrge	r6, [sp, #20]
 80148b6:	eba2 060a 	sublt.w	r6, r2, sl
 80148ba:	4652      	movge	r2, sl
 80148bc:	bfb8      	it	lt
 80148be:	2200      	movlt	r2, #0
 80148c0:	e727      	b.n	8014712 <_dtoa_r+0x63a>
 80148c2:	9e05      	ldr	r6, [sp, #20]
 80148c4:	9d08      	ldr	r5, [sp, #32]
 80148c6:	461c      	mov	r4, r3
 80148c8:	e730      	b.n	801472c <_dtoa_r+0x654>
 80148ca:	461a      	mov	r2, r3
 80148cc:	e758      	b.n	8014780 <_dtoa_r+0x6a8>
 80148ce:	2300      	movs	r3, #0
 80148d0:	e786      	b.n	80147e0 <_dtoa_r+0x708>
 80148d2:	9b02      	ldr	r3, [sp, #8]
 80148d4:	e784      	b.n	80147e0 <_dtoa_r+0x708>
 80148d6:	920b      	str	r2, [sp, #44]	@ 0x2c
 80148d8:	e783      	b.n	80147e2 <_dtoa_r+0x70a>
 80148da:	2300      	movs	r3, #0
 80148dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80148de:	e784      	b.n	80147ea <_dtoa_r+0x712>
 80148e0:	d09d      	beq.n	801481e <_dtoa_r+0x746>
 80148e2:	9b05      	ldr	r3, [sp, #20]
 80148e4:	321c      	adds	r2, #28
 80148e6:	4413      	add	r3, r2
 80148e8:	9305      	str	r3, [sp, #20]
 80148ea:	9b06      	ldr	r3, [sp, #24]
 80148ec:	4416      	add	r6, r2
 80148ee:	4413      	add	r3, r2
 80148f0:	e794      	b.n	801481c <_dtoa_r+0x744>
 80148f2:	4602      	mov	r2, r0
 80148f4:	e7f5      	b.n	80148e2 <_dtoa_r+0x80a>
 80148f6:	f1ba 0f00 	cmp.w	sl, #0
 80148fa:	f8cd 8010 	str.w	r8, [sp, #16]
 80148fe:	46d3      	mov	fp, sl
 8014900:	dc21      	bgt.n	8014946 <_dtoa_r+0x86e>
 8014902:	9b07      	ldr	r3, [sp, #28]
 8014904:	2b02      	cmp	r3, #2
 8014906:	dd1e      	ble.n	8014946 <_dtoa_r+0x86e>
 8014908:	f1bb 0f00 	cmp.w	fp, #0
 801490c:	f47f aeb7 	bne.w	801467e <_dtoa_r+0x5a6>
 8014910:	4621      	mov	r1, r4
 8014912:	465b      	mov	r3, fp
 8014914:	2205      	movs	r2, #5
 8014916:	4648      	mov	r0, r9
 8014918:	f000 fde2 	bl	80154e0 <__multadd>
 801491c:	4601      	mov	r1, r0
 801491e:	4604      	mov	r4, r0
 8014920:	9801      	ldr	r0, [sp, #4]
 8014922:	f001 f83f 	bl	80159a4 <__mcmp>
 8014926:	2800      	cmp	r0, #0
 8014928:	f77f aea9 	ble.w	801467e <_dtoa_r+0x5a6>
 801492c:	463e      	mov	r6, r7
 801492e:	2331      	movs	r3, #49	@ 0x31
 8014930:	f806 3b01 	strb.w	r3, [r6], #1
 8014934:	9b04      	ldr	r3, [sp, #16]
 8014936:	3301      	adds	r3, #1
 8014938:	9304      	str	r3, [sp, #16]
 801493a:	e6a4      	b.n	8014686 <_dtoa_r+0x5ae>
 801493c:	f8cd 8010 	str.w	r8, [sp, #16]
 8014940:	4654      	mov	r4, sl
 8014942:	4625      	mov	r5, r4
 8014944:	e7f2      	b.n	801492c <_dtoa_r+0x854>
 8014946:	9b08      	ldr	r3, [sp, #32]
 8014948:	2b00      	cmp	r3, #0
 801494a:	f000 8103 	beq.w	8014b54 <_dtoa_r+0xa7c>
 801494e:	2e00      	cmp	r6, #0
 8014950:	dd05      	ble.n	801495e <_dtoa_r+0x886>
 8014952:	4629      	mov	r1, r5
 8014954:	4632      	mov	r2, r6
 8014956:	4648      	mov	r0, r9
 8014958:	f000 ffb8 	bl	80158cc <__lshift>
 801495c:	4605      	mov	r5, r0
 801495e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014960:	2b00      	cmp	r3, #0
 8014962:	d058      	beq.n	8014a16 <_dtoa_r+0x93e>
 8014964:	6869      	ldr	r1, [r5, #4]
 8014966:	4648      	mov	r0, r9
 8014968:	f000 fd58 	bl	801541c <_Balloc>
 801496c:	4606      	mov	r6, r0
 801496e:	b928      	cbnz	r0, 801497c <_dtoa_r+0x8a4>
 8014970:	4b82      	ldr	r3, [pc, #520]	@ (8014b7c <_dtoa_r+0xaa4>)
 8014972:	4602      	mov	r2, r0
 8014974:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8014978:	f7ff bbc7 	b.w	801410a <_dtoa_r+0x32>
 801497c:	692a      	ldr	r2, [r5, #16]
 801497e:	3202      	adds	r2, #2
 8014980:	0092      	lsls	r2, r2, #2
 8014982:	f105 010c 	add.w	r1, r5, #12
 8014986:	300c      	adds	r0, #12
 8014988:	f7ff fb05 	bl	8013f96 <memcpy>
 801498c:	2201      	movs	r2, #1
 801498e:	4631      	mov	r1, r6
 8014990:	4648      	mov	r0, r9
 8014992:	f000 ff9b 	bl	80158cc <__lshift>
 8014996:	1c7b      	adds	r3, r7, #1
 8014998:	9305      	str	r3, [sp, #20]
 801499a:	eb07 030b 	add.w	r3, r7, fp
 801499e:	9309      	str	r3, [sp, #36]	@ 0x24
 80149a0:	9b02      	ldr	r3, [sp, #8]
 80149a2:	f003 0301 	and.w	r3, r3, #1
 80149a6:	46a8      	mov	r8, r5
 80149a8:	9308      	str	r3, [sp, #32]
 80149aa:	4605      	mov	r5, r0
 80149ac:	9b05      	ldr	r3, [sp, #20]
 80149ae:	9801      	ldr	r0, [sp, #4]
 80149b0:	4621      	mov	r1, r4
 80149b2:	f103 3bff 	add.w	fp, r3, #4294967295
 80149b6:	f7ff fb07 	bl	8013fc8 <quorem>
 80149ba:	4641      	mov	r1, r8
 80149bc:	9002      	str	r0, [sp, #8]
 80149be:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80149c2:	9801      	ldr	r0, [sp, #4]
 80149c4:	f000 ffee 	bl	80159a4 <__mcmp>
 80149c8:	462a      	mov	r2, r5
 80149ca:	9006      	str	r0, [sp, #24]
 80149cc:	4621      	mov	r1, r4
 80149ce:	4648      	mov	r0, r9
 80149d0:	f001 f804 	bl	80159dc <__mdiff>
 80149d4:	68c2      	ldr	r2, [r0, #12]
 80149d6:	4606      	mov	r6, r0
 80149d8:	b9fa      	cbnz	r2, 8014a1a <_dtoa_r+0x942>
 80149da:	4601      	mov	r1, r0
 80149dc:	9801      	ldr	r0, [sp, #4]
 80149de:	f000 ffe1 	bl	80159a4 <__mcmp>
 80149e2:	4602      	mov	r2, r0
 80149e4:	4631      	mov	r1, r6
 80149e6:	4648      	mov	r0, r9
 80149e8:	920a      	str	r2, [sp, #40]	@ 0x28
 80149ea:	f000 fd57 	bl	801549c <_Bfree>
 80149ee:	9b07      	ldr	r3, [sp, #28]
 80149f0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80149f2:	9e05      	ldr	r6, [sp, #20]
 80149f4:	ea43 0102 	orr.w	r1, r3, r2
 80149f8:	9b08      	ldr	r3, [sp, #32]
 80149fa:	4319      	orrs	r1, r3
 80149fc:	d10f      	bne.n	8014a1e <_dtoa_r+0x946>
 80149fe:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8014a02:	d028      	beq.n	8014a56 <_dtoa_r+0x97e>
 8014a04:	9b06      	ldr	r3, [sp, #24]
 8014a06:	2b00      	cmp	r3, #0
 8014a08:	dd02      	ble.n	8014a10 <_dtoa_r+0x938>
 8014a0a:	9b02      	ldr	r3, [sp, #8]
 8014a0c:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8014a10:	f88b a000 	strb.w	sl, [fp]
 8014a14:	e639      	b.n	801468a <_dtoa_r+0x5b2>
 8014a16:	4628      	mov	r0, r5
 8014a18:	e7bd      	b.n	8014996 <_dtoa_r+0x8be>
 8014a1a:	2201      	movs	r2, #1
 8014a1c:	e7e2      	b.n	80149e4 <_dtoa_r+0x90c>
 8014a1e:	9b06      	ldr	r3, [sp, #24]
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	db04      	blt.n	8014a2e <_dtoa_r+0x956>
 8014a24:	9907      	ldr	r1, [sp, #28]
 8014a26:	430b      	orrs	r3, r1
 8014a28:	9908      	ldr	r1, [sp, #32]
 8014a2a:	430b      	orrs	r3, r1
 8014a2c:	d120      	bne.n	8014a70 <_dtoa_r+0x998>
 8014a2e:	2a00      	cmp	r2, #0
 8014a30:	ddee      	ble.n	8014a10 <_dtoa_r+0x938>
 8014a32:	9901      	ldr	r1, [sp, #4]
 8014a34:	2201      	movs	r2, #1
 8014a36:	4648      	mov	r0, r9
 8014a38:	f000 ff48 	bl	80158cc <__lshift>
 8014a3c:	4621      	mov	r1, r4
 8014a3e:	9001      	str	r0, [sp, #4]
 8014a40:	f000 ffb0 	bl	80159a4 <__mcmp>
 8014a44:	2800      	cmp	r0, #0
 8014a46:	dc03      	bgt.n	8014a50 <_dtoa_r+0x978>
 8014a48:	d1e2      	bne.n	8014a10 <_dtoa_r+0x938>
 8014a4a:	f01a 0f01 	tst.w	sl, #1
 8014a4e:	d0df      	beq.n	8014a10 <_dtoa_r+0x938>
 8014a50:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8014a54:	d1d9      	bne.n	8014a0a <_dtoa_r+0x932>
 8014a56:	2339      	movs	r3, #57	@ 0x39
 8014a58:	f88b 3000 	strb.w	r3, [fp]
 8014a5c:	4633      	mov	r3, r6
 8014a5e:	461e      	mov	r6, r3
 8014a60:	3b01      	subs	r3, #1
 8014a62:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8014a66:	2a39      	cmp	r2, #57	@ 0x39
 8014a68:	d053      	beq.n	8014b12 <_dtoa_r+0xa3a>
 8014a6a:	3201      	adds	r2, #1
 8014a6c:	701a      	strb	r2, [r3, #0]
 8014a6e:	e60c      	b.n	801468a <_dtoa_r+0x5b2>
 8014a70:	2a00      	cmp	r2, #0
 8014a72:	dd07      	ble.n	8014a84 <_dtoa_r+0x9ac>
 8014a74:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8014a78:	d0ed      	beq.n	8014a56 <_dtoa_r+0x97e>
 8014a7a:	f10a 0301 	add.w	r3, sl, #1
 8014a7e:	f88b 3000 	strb.w	r3, [fp]
 8014a82:	e602      	b.n	801468a <_dtoa_r+0x5b2>
 8014a84:	9b05      	ldr	r3, [sp, #20]
 8014a86:	9a05      	ldr	r2, [sp, #20]
 8014a88:	f803 ac01 	strb.w	sl, [r3, #-1]
 8014a8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014a8e:	4293      	cmp	r3, r2
 8014a90:	d029      	beq.n	8014ae6 <_dtoa_r+0xa0e>
 8014a92:	9901      	ldr	r1, [sp, #4]
 8014a94:	2300      	movs	r3, #0
 8014a96:	220a      	movs	r2, #10
 8014a98:	4648      	mov	r0, r9
 8014a9a:	f000 fd21 	bl	80154e0 <__multadd>
 8014a9e:	45a8      	cmp	r8, r5
 8014aa0:	9001      	str	r0, [sp, #4]
 8014aa2:	f04f 0300 	mov.w	r3, #0
 8014aa6:	f04f 020a 	mov.w	r2, #10
 8014aaa:	4641      	mov	r1, r8
 8014aac:	4648      	mov	r0, r9
 8014aae:	d107      	bne.n	8014ac0 <_dtoa_r+0x9e8>
 8014ab0:	f000 fd16 	bl	80154e0 <__multadd>
 8014ab4:	4680      	mov	r8, r0
 8014ab6:	4605      	mov	r5, r0
 8014ab8:	9b05      	ldr	r3, [sp, #20]
 8014aba:	3301      	adds	r3, #1
 8014abc:	9305      	str	r3, [sp, #20]
 8014abe:	e775      	b.n	80149ac <_dtoa_r+0x8d4>
 8014ac0:	f000 fd0e 	bl	80154e0 <__multadd>
 8014ac4:	4629      	mov	r1, r5
 8014ac6:	4680      	mov	r8, r0
 8014ac8:	2300      	movs	r3, #0
 8014aca:	220a      	movs	r2, #10
 8014acc:	4648      	mov	r0, r9
 8014ace:	f000 fd07 	bl	80154e0 <__multadd>
 8014ad2:	4605      	mov	r5, r0
 8014ad4:	e7f0      	b.n	8014ab8 <_dtoa_r+0x9e0>
 8014ad6:	f1bb 0f00 	cmp.w	fp, #0
 8014ada:	bfcc      	ite	gt
 8014adc:	465e      	movgt	r6, fp
 8014ade:	2601      	movle	r6, #1
 8014ae0:	443e      	add	r6, r7
 8014ae2:	f04f 0800 	mov.w	r8, #0
 8014ae6:	9901      	ldr	r1, [sp, #4]
 8014ae8:	2201      	movs	r2, #1
 8014aea:	4648      	mov	r0, r9
 8014aec:	f000 feee 	bl	80158cc <__lshift>
 8014af0:	4621      	mov	r1, r4
 8014af2:	9001      	str	r0, [sp, #4]
 8014af4:	f000 ff56 	bl	80159a4 <__mcmp>
 8014af8:	2800      	cmp	r0, #0
 8014afa:	dcaf      	bgt.n	8014a5c <_dtoa_r+0x984>
 8014afc:	d102      	bne.n	8014b04 <_dtoa_r+0xa2c>
 8014afe:	f01a 0f01 	tst.w	sl, #1
 8014b02:	d1ab      	bne.n	8014a5c <_dtoa_r+0x984>
 8014b04:	4633      	mov	r3, r6
 8014b06:	461e      	mov	r6, r3
 8014b08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014b0c:	2a30      	cmp	r2, #48	@ 0x30
 8014b0e:	d0fa      	beq.n	8014b06 <_dtoa_r+0xa2e>
 8014b10:	e5bb      	b.n	801468a <_dtoa_r+0x5b2>
 8014b12:	429f      	cmp	r7, r3
 8014b14:	d1a3      	bne.n	8014a5e <_dtoa_r+0x986>
 8014b16:	9b04      	ldr	r3, [sp, #16]
 8014b18:	3301      	adds	r3, #1
 8014b1a:	9304      	str	r3, [sp, #16]
 8014b1c:	2331      	movs	r3, #49	@ 0x31
 8014b1e:	703b      	strb	r3, [r7, #0]
 8014b20:	e5b3      	b.n	801468a <_dtoa_r+0x5b2>
 8014b22:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014b24:	4f16      	ldr	r7, [pc, #88]	@ (8014b80 <_dtoa_r+0xaa8>)
 8014b26:	b11b      	cbz	r3, 8014b30 <_dtoa_r+0xa58>
 8014b28:	f107 0308 	add.w	r3, r7, #8
 8014b2c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8014b2e:	6013      	str	r3, [r2, #0]
 8014b30:	4638      	mov	r0, r7
 8014b32:	b011      	add	sp, #68	@ 0x44
 8014b34:	ecbd 8b02 	vpop	{d8}
 8014b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b3c:	9b07      	ldr	r3, [sp, #28]
 8014b3e:	2b01      	cmp	r3, #1
 8014b40:	f77f ae36 	ble.w	80147b0 <_dtoa_r+0x6d8>
 8014b44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014b46:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014b48:	2001      	movs	r0, #1
 8014b4a:	e656      	b.n	80147fa <_dtoa_r+0x722>
 8014b4c:	f1bb 0f00 	cmp.w	fp, #0
 8014b50:	f77f aed7 	ble.w	8014902 <_dtoa_r+0x82a>
 8014b54:	463e      	mov	r6, r7
 8014b56:	9801      	ldr	r0, [sp, #4]
 8014b58:	4621      	mov	r1, r4
 8014b5a:	f7ff fa35 	bl	8013fc8 <quorem>
 8014b5e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8014b62:	f806 ab01 	strb.w	sl, [r6], #1
 8014b66:	1bf2      	subs	r2, r6, r7
 8014b68:	4593      	cmp	fp, r2
 8014b6a:	ddb4      	ble.n	8014ad6 <_dtoa_r+0x9fe>
 8014b6c:	9901      	ldr	r1, [sp, #4]
 8014b6e:	2300      	movs	r3, #0
 8014b70:	220a      	movs	r2, #10
 8014b72:	4648      	mov	r0, r9
 8014b74:	f000 fcb4 	bl	80154e0 <__multadd>
 8014b78:	9001      	str	r0, [sp, #4]
 8014b7a:	e7ec      	b.n	8014b56 <_dtoa_r+0xa7e>
 8014b7c:	08016b69 	.word	0x08016b69
 8014b80:	08016aed 	.word	0x08016aed

08014b84 <_free_r>:
 8014b84:	b538      	push	{r3, r4, r5, lr}
 8014b86:	4605      	mov	r5, r0
 8014b88:	2900      	cmp	r1, #0
 8014b8a:	d041      	beq.n	8014c10 <_free_r+0x8c>
 8014b8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014b90:	1f0c      	subs	r4, r1, #4
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	bfb8      	it	lt
 8014b96:	18e4      	addlt	r4, r4, r3
 8014b98:	f000 fc34 	bl	8015404 <__malloc_lock>
 8014b9c:	4a1d      	ldr	r2, [pc, #116]	@ (8014c14 <_free_r+0x90>)
 8014b9e:	6813      	ldr	r3, [r2, #0]
 8014ba0:	b933      	cbnz	r3, 8014bb0 <_free_r+0x2c>
 8014ba2:	6063      	str	r3, [r4, #4]
 8014ba4:	6014      	str	r4, [r2, #0]
 8014ba6:	4628      	mov	r0, r5
 8014ba8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014bac:	f000 bc30 	b.w	8015410 <__malloc_unlock>
 8014bb0:	42a3      	cmp	r3, r4
 8014bb2:	d908      	bls.n	8014bc6 <_free_r+0x42>
 8014bb4:	6820      	ldr	r0, [r4, #0]
 8014bb6:	1821      	adds	r1, r4, r0
 8014bb8:	428b      	cmp	r3, r1
 8014bba:	bf01      	itttt	eq
 8014bbc:	6819      	ldreq	r1, [r3, #0]
 8014bbe:	685b      	ldreq	r3, [r3, #4]
 8014bc0:	1809      	addeq	r1, r1, r0
 8014bc2:	6021      	streq	r1, [r4, #0]
 8014bc4:	e7ed      	b.n	8014ba2 <_free_r+0x1e>
 8014bc6:	461a      	mov	r2, r3
 8014bc8:	685b      	ldr	r3, [r3, #4]
 8014bca:	b10b      	cbz	r3, 8014bd0 <_free_r+0x4c>
 8014bcc:	42a3      	cmp	r3, r4
 8014bce:	d9fa      	bls.n	8014bc6 <_free_r+0x42>
 8014bd0:	6811      	ldr	r1, [r2, #0]
 8014bd2:	1850      	adds	r0, r2, r1
 8014bd4:	42a0      	cmp	r0, r4
 8014bd6:	d10b      	bne.n	8014bf0 <_free_r+0x6c>
 8014bd8:	6820      	ldr	r0, [r4, #0]
 8014bda:	4401      	add	r1, r0
 8014bdc:	1850      	adds	r0, r2, r1
 8014bde:	4283      	cmp	r3, r0
 8014be0:	6011      	str	r1, [r2, #0]
 8014be2:	d1e0      	bne.n	8014ba6 <_free_r+0x22>
 8014be4:	6818      	ldr	r0, [r3, #0]
 8014be6:	685b      	ldr	r3, [r3, #4]
 8014be8:	6053      	str	r3, [r2, #4]
 8014bea:	4408      	add	r0, r1
 8014bec:	6010      	str	r0, [r2, #0]
 8014bee:	e7da      	b.n	8014ba6 <_free_r+0x22>
 8014bf0:	d902      	bls.n	8014bf8 <_free_r+0x74>
 8014bf2:	230c      	movs	r3, #12
 8014bf4:	602b      	str	r3, [r5, #0]
 8014bf6:	e7d6      	b.n	8014ba6 <_free_r+0x22>
 8014bf8:	6820      	ldr	r0, [r4, #0]
 8014bfa:	1821      	adds	r1, r4, r0
 8014bfc:	428b      	cmp	r3, r1
 8014bfe:	bf04      	itt	eq
 8014c00:	6819      	ldreq	r1, [r3, #0]
 8014c02:	685b      	ldreq	r3, [r3, #4]
 8014c04:	6063      	str	r3, [r4, #4]
 8014c06:	bf04      	itt	eq
 8014c08:	1809      	addeq	r1, r1, r0
 8014c0a:	6021      	streq	r1, [r4, #0]
 8014c0c:	6054      	str	r4, [r2, #4]
 8014c0e:	e7ca      	b.n	8014ba6 <_free_r+0x22>
 8014c10:	bd38      	pop	{r3, r4, r5, pc}
 8014c12:	bf00      	nop
 8014c14:	24004c6c 	.word	0x24004c6c

08014c18 <rshift>:
 8014c18:	6903      	ldr	r3, [r0, #16]
 8014c1a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8014c1e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014c22:	ea4f 1261 	mov.w	r2, r1, asr #5
 8014c26:	f100 0414 	add.w	r4, r0, #20
 8014c2a:	dd45      	ble.n	8014cb8 <rshift+0xa0>
 8014c2c:	f011 011f 	ands.w	r1, r1, #31
 8014c30:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8014c34:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8014c38:	d10c      	bne.n	8014c54 <rshift+0x3c>
 8014c3a:	f100 0710 	add.w	r7, r0, #16
 8014c3e:	4629      	mov	r1, r5
 8014c40:	42b1      	cmp	r1, r6
 8014c42:	d334      	bcc.n	8014cae <rshift+0x96>
 8014c44:	1a9b      	subs	r3, r3, r2
 8014c46:	009b      	lsls	r3, r3, #2
 8014c48:	1eea      	subs	r2, r5, #3
 8014c4a:	4296      	cmp	r6, r2
 8014c4c:	bf38      	it	cc
 8014c4e:	2300      	movcc	r3, #0
 8014c50:	4423      	add	r3, r4
 8014c52:	e015      	b.n	8014c80 <rshift+0x68>
 8014c54:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8014c58:	f1c1 0820 	rsb	r8, r1, #32
 8014c5c:	40cf      	lsrs	r7, r1
 8014c5e:	f105 0e04 	add.w	lr, r5, #4
 8014c62:	46a1      	mov	r9, r4
 8014c64:	4576      	cmp	r6, lr
 8014c66:	46f4      	mov	ip, lr
 8014c68:	d815      	bhi.n	8014c96 <rshift+0x7e>
 8014c6a:	1a9a      	subs	r2, r3, r2
 8014c6c:	0092      	lsls	r2, r2, #2
 8014c6e:	3a04      	subs	r2, #4
 8014c70:	3501      	adds	r5, #1
 8014c72:	42ae      	cmp	r6, r5
 8014c74:	bf38      	it	cc
 8014c76:	2200      	movcc	r2, #0
 8014c78:	18a3      	adds	r3, r4, r2
 8014c7a:	50a7      	str	r7, [r4, r2]
 8014c7c:	b107      	cbz	r7, 8014c80 <rshift+0x68>
 8014c7e:	3304      	adds	r3, #4
 8014c80:	1b1a      	subs	r2, r3, r4
 8014c82:	42a3      	cmp	r3, r4
 8014c84:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014c88:	bf08      	it	eq
 8014c8a:	2300      	moveq	r3, #0
 8014c8c:	6102      	str	r2, [r0, #16]
 8014c8e:	bf08      	it	eq
 8014c90:	6143      	streq	r3, [r0, #20]
 8014c92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014c96:	f8dc c000 	ldr.w	ip, [ip]
 8014c9a:	fa0c fc08 	lsl.w	ip, ip, r8
 8014c9e:	ea4c 0707 	orr.w	r7, ip, r7
 8014ca2:	f849 7b04 	str.w	r7, [r9], #4
 8014ca6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014caa:	40cf      	lsrs	r7, r1
 8014cac:	e7da      	b.n	8014c64 <rshift+0x4c>
 8014cae:	f851 cb04 	ldr.w	ip, [r1], #4
 8014cb2:	f847 cf04 	str.w	ip, [r7, #4]!
 8014cb6:	e7c3      	b.n	8014c40 <rshift+0x28>
 8014cb8:	4623      	mov	r3, r4
 8014cba:	e7e1      	b.n	8014c80 <rshift+0x68>

08014cbc <__hexdig_fun>:
 8014cbc:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8014cc0:	2b09      	cmp	r3, #9
 8014cc2:	d802      	bhi.n	8014cca <__hexdig_fun+0xe>
 8014cc4:	3820      	subs	r0, #32
 8014cc6:	b2c0      	uxtb	r0, r0
 8014cc8:	4770      	bx	lr
 8014cca:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8014cce:	2b05      	cmp	r3, #5
 8014cd0:	d801      	bhi.n	8014cd6 <__hexdig_fun+0x1a>
 8014cd2:	3847      	subs	r0, #71	@ 0x47
 8014cd4:	e7f7      	b.n	8014cc6 <__hexdig_fun+0xa>
 8014cd6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8014cda:	2b05      	cmp	r3, #5
 8014cdc:	d801      	bhi.n	8014ce2 <__hexdig_fun+0x26>
 8014cde:	3827      	subs	r0, #39	@ 0x27
 8014ce0:	e7f1      	b.n	8014cc6 <__hexdig_fun+0xa>
 8014ce2:	2000      	movs	r0, #0
 8014ce4:	4770      	bx	lr
	...

08014ce8 <__gethex>:
 8014ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cec:	b085      	sub	sp, #20
 8014cee:	468a      	mov	sl, r1
 8014cf0:	9302      	str	r3, [sp, #8]
 8014cf2:	680b      	ldr	r3, [r1, #0]
 8014cf4:	9001      	str	r0, [sp, #4]
 8014cf6:	4690      	mov	r8, r2
 8014cf8:	1c9c      	adds	r4, r3, #2
 8014cfa:	46a1      	mov	r9, r4
 8014cfc:	f814 0b01 	ldrb.w	r0, [r4], #1
 8014d00:	2830      	cmp	r0, #48	@ 0x30
 8014d02:	d0fa      	beq.n	8014cfa <__gethex+0x12>
 8014d04:	eba9 0303 	sub.w	r3, r9, r3
 8014d08:	f1a3 0b02 	sub.w	fp, r3, #2
 8014d0c:	f7ff ffd6 	bl	8014cbc <__hexdig_fun>
 8014d10:	4605      	mov	r5, r0
 8014d12:	2800      	cmp	r0, #0
 8014d14:	d168      	bne.n	8014de8 <__gethex+0x100>
 8014d16:	49a0      	ldr	r1, [pc, #640]	@ (8014f98 <__gethex+0x2b0>)
 8014d18:	2201      	movs	r2, #1
 8014d1a:	4648      	mov	r0, r9
 8014d1c:	f7ff f8aa 	bl	8013e74 <strncmp>
 8014d20:	4607      	mov	r7, r0
 8014d22:	2800      	cmp	r0, #0
 8014d24:	d167      	bne.n	8014df6 <__gethex+0x10e>
 8014d26:	f899 0001 	ldrb.w	r0, [r9, #1]
 8014d2a:	4626      	mov	r6, r4
 8014d2c:	f7ff ffc6 	bl	8014cbc <__hexdig_fun>
 8014d30:	2800      	cmp	r0, #0
 8014d32:	d062      	beq.n	8014dfa <__gethex+0x112>
 8014d34:	4623      	mov	r3, r4
 8014d36:	7818      	ldrb	r0, [r3, #0]
 8014d38:	2830      	cmp	r0, #48	@ 0x30
 8014d3a:	4699      	mov	r9, r3
 8014d3c:	f103 0301 	add.w	r3, r3, #1
 8014d40:	d0f9      	beq.n	8014d36 <__gethex+0x4e>
 8014d42:	f7ff ffbb 	bl	8014cbc <__hexdig_fun>
 8014d46:	fab0 f580 	clz	r5, r0
 8014d4a:	096d      	lsrs	r5, r5, #5
 8014d4c:	f04f 0b01 	mov.w	fp, #1
 8014d50:	464a      	mov	r2, r9
 8014d52:	4616      	mov	r6, r2
 8014d54:	3201      	adds	r2, #1
 8014d56:	7830      	ldrb	r0, [r6, #0]
 8014d58:	f7ff ffb0 	bl	8014cbc <__hexdig_fun>
 8014d5c:	2800      	cmp	r0, #0
 8014d5e:	d1f8      	bne.n	8014d52 <__gethex+0x6a>
 8014d60:	498d      	ldr	r1, [pc, #564]	@ (8014f98 <__gethex+0x2b0>)
 8014d62:	2201      	movs	r2, #1
 8014d64:	4630      	mov	r0, r6
 8014d66:	f7ff f885 	bl	8013e74 <strncmp>
 8014d6a:	2800      	cmp	r0, #0
 8014d6c:	d13f      	bne.n	8014dee <__gethex+0x106>
 8014d6e:	b944      	cbnz	r4, 8014d82 <__gethex+0x9a>
 8014d70:	1c74      	adds	r4, r6, #1
 8014d72:	4622      	mov	r2, r4
 8014d74:	4616      	mov	r6, r2
 8014d76:	3201      	adds	r2, #1
 8014d78:	7830      	ldrb	r0, [r6, #0]
 8014d7a:	f7ff ff9f 	bl	8014cbc <__hexdig_fun>
 8014d7e:	2800      	cmp	r0, #0
 8014d80:	d1f8      	bne.n	8014d74 <__gethex+0x8c>
 8014d82:	1ba4      	subs	r4, r4, r6
 8014d84:	00a7      	lsls	r7, r4, #2
 8014d86:	7833      	ldrb	r3, [r6, #0]
 8014d88:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8014d8c:	2b50      	cmp	r3, #80	@ 0x50
 8014d8e:	d13e      	bne.n	8014e0e <__gethex+0x126>
 8014d90:	7873      	ldrb	r3, [r6, #1]
 8014d92:	2b2b      	cmp	r3, #43	@ 0x2b
 8014d94:	d033      	beq.n	8014dfe <__gethex+0x116>
 8014d96:	2b2d      	cmp	r3, #45	@ 0x2d
 8014d98:	d034      	beq.n	8014e04 <__gethex+0x11c>
 8014d9a:	1c71      	adds	r1, r6, #1
 8014d9c:	2400      	movs	r4, #0
 8014d9e:	7808      	ldrb	r0, [r1, #0]
 8014da0:	f7ff ff8c 	bl	8014cbc <__hexdig_fun>
 8014da4:	1e43      	subs	r3, r0, #1
 8014da6:	b2db      	uxtb	r3, r3
 8014da8:	2b18      	cmp	r3, #24
 8014daa:	d830      	bhi.n	8014e0e <__gethex+0x126>
 8014dac:	f1a0 0210 	sub.w	r2, r0, #16
 8014db0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014db4:	f7ff ff82 	bl	8014cbc <__hexdig_fun>
 8014db8:	f100 3cff 	add.w	ip, r0, #4294967295
 8014dbc:	fa5f fc8c 	uxtb.w	ip, ip
 8014dc0:	f1bc 0f18 	cmp.w	ip, #24
 8014dc4:	f04f 030a 	mov.w	r3, #10
 8014dc8:	d91e      	bls.n	8014e08 <__gethex+0x120>
 8014dca:	b104      	cbz	r4, 8014dce <__gethex+0xe6>
 8014dcc:	4252      	negs	r2, r2
 8014dce:	4417      	add	r7, r2
 8014dd0:	f8ca 1000 	str.w	r1, [sl]
 8014dd4:	b1ed      	cbz	r5, 8014e12 <__gethex+0x12a>
 8014dd6:	f1bb 0f00 	cmp.w	fp, #0
 8014dda:	bf0c      	ite	eq
 8014ddc:	2506      	moveq	r5, #6
 8014dde:	2500      	movne	r5, #0
 8014de0:	4628      	mov	r0, r5
 8014de2:	b005      	add	sp, #20
 8014de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014de8:	2500      	movs	r5, #0
 8014dea:	462c      	mov	r4, r5
 8014dec:	e7b0      	b.n	8014d50 <__gethex+0x68>
 8014dee:	2c00      	cmp	r4, #0
 8014df0:	d1c7      	bne.n	8014d82 <__gethex+0x9a>
 8014df2:	4627      	mov	r7, r4
 8014df4:	e7c7      	b.n	8014d86 <__gethex+0x9e>
 8014df6:	464e      	mov	r6, r9
 8014df8:	462f      	mov	r7, r5
 8014dfa:	2501      	movs	r5, #1
 8014dfc:	e7c3      	b.n	8014d86 <__gethex+0x9e>
 8014dfe:	2400      	movs	r4, #0
 8014e00:	1cb1      	adds	r1, r6, #2
 8014e02:	e7cc      	b.n	8014d9e <__gethex+0xb6>
 8014e04:	2401      	movs	r4, #1
 8014e06:	e7fb      	b.n	8014e00 <__gethex+0x118>
 8014e08:	fb03 0002 	mla	r0, r3, r2, r0
 8014e0c:	e7ce      	b.n	8014dac <__gethex+0xc4>
 8014e0e:	4631      	mov	r1, r6
 8014e10:	e7de      	b.n	8014dd0 <__gethex+0xe8>
 8014e12:	eba6 0309 	sub.w	r3, r6, r9
 8014e16:	3b01      	subs	r3, #1
 8014e18:	4629      	mov	r1, r5
 8014e1a:	2b07      	cmp	r3, #7
 8014e1c:	dc0a      	bgt.n	8014e34 <__gethex+0x14c>
 8014e1e:	9801      	ldr	r0, [sp, #4]
 8014e20:	f000 fafc 	bl	801541c <_Balloc>
 8014e24:	4604      	mov	r4, r0
 8014e26:	b940      	cbnz	r0, 8014e3a <__gethex+0x152>
 8014e28:	4b5c      	ldr	r3, [pc, #368]	@ (8014f9c <__gethex+0x2b4>)
 8014e2a:	4602      	mov	r2, r0
 8014e2c:	21e4      	movs	r1, #228	@ 0xe4
 8014e2e:	485c      	ldr	r0, [pc, #368]	@ (8014fa0 <__gethex+0x2b8>)
 8014e30:	f001 f9de 	bl	80161f0 <__assert_func>
 8014e34:	3101      	adds	r1, #1
 8014e36:	105b      	asrs	r3, r3, #1
 8014e38:	e7ef      	b.n	8014e1a <__gethex+0x132>
 8014e3a:	f100 0a14 	add.w	sl, r0, #20
 8014e3e:	2300      	movs	r3, #0
 8014e40:	4655      	mov	r5, sl
 8014e42:	469b      	mov	fp, r3
 8014e44:	45b1      	cmp	r9, r6
 8014e46:	d337      	bcc.n	8014eb8 <__gethex+0x1d0>
 8014e48:	f845 bb04 	str.w	fp, [r5], #4
 8014e4c:	eba5 050a 	sub.w	r5, r5, sl
 8014e50:	10ad      	asrs	r5, r5, #2
 8014e52:	6125      	str	r5, [r4, #16]
 8014e54:	4658      	mov	r0, fp
 8014e56:	f000 fbd3 	bl	8015600 <__hi0bits>
 8014e5a:	016d      	lsls	r5, r5, #5
 8014e5c:	f8d8 6000 	ldr.w	r6, [r8]
 8014e60:	1a2d      	subs	r5, r5, r0
 8014e62:	42b5      	cmp	r5, r6
 8014e64:	dd54      	ble.n	8014f10 <__gethex+0x228>
 8014e66:	1bad      	subs	r5, r5, r6
 8014e68:	4629      	mov	r1, r5
 8014e6a:	4620      	mov	r0, r4
 8014e6c:	f000 ff64 	bl	8015d38 <__any_on>
 8014e70:	4681      	mov	r9, r0
 8014e72:	b178      	cbz	r0, 8014e94 <__gethex+0x1ac>
 8014e74:	1e6b      	subs	r3, r5, #1
 8014e76:	1159      	asrs	r1, r3, #5
 8014e78:	f003 021f 	and.w	r2, r3, #31
 8014e7c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8014e80:	f04f 0901 	mov.w	r9, #1
 8014e84:	fa09 f202 	lsl.w	r2, r9, r2
 8014e88:	420a      	tst	r2, r1
 8014e8a:	d003      	beq.n	8014e94 <__gethex+0x1ac>
 8014e8c:	454b      	cmp	r3, r9
 8014e8e:	dc36      	bgt.n	8014efe <__gethex+0x216>
 8014e90:	f04f 0902 	mov.w	r9, #2
 8014e94:	4629      	mov	r1, r5
 8014e96:	4620      	mov	r0, r4
 8014e98:	f7ff febe 	bl	8014c18 <rshift>
 8014e9c:	442f      	add	r7, r5
 8014e9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014ea2:	42bb      	cmp	r3, r7
 8014ea4:	da42      	bge.n	8014f2c <__gethex+0x244>
 8014ea6:	9801      	ldr	r0, [sp, #4]
 8014ea8:	4621      	mov	r1, r4
 8014eaa:	f000 faf7 	bl	801549c <_Bfree>
 8014eae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014eb0:	2300      	movs	r3, #0
 8014eb2:	6013      	str	r3, [r2, #0]
 8014eb4:	25a3      	movs	r5, #163	@ 0xa3
 8014eb6:	e793      	b.n	8014de0 <__gethex+0xf8>
 8014eb8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8014ebc:	2a2e      	cmp	r2, #46	@ 0x2e
 8014ebe:	d012      	beq.n	8014ee6 <__gethex+0x1fe>
 8014ec0:	2b20      	cmp	r3, #32
 8014ec2:	d104      	bne.n	8014ece <__gethex+0x1e6>
 8014ec4:	f845 bb04 	str.w	fp, [r5], #4
 8014ec8:	f04f 0b00 	mov.w	fp, #0
 8014ecc:	465b      	mov	r3, fp
 8014ece:	7830      	ldrb	r0, [r6, #0]
 8014ed0:	9303      	str	r3, [sp, #12]
 8014ed2:	f7ff fef3 	bl	8014cbc <__hexdig_fun>
 8014ed6:	9b03      	ldr	r3, [sp, #12]
 8014ed8:	f000 000f 	and.w	r0, r0, #15
 8014edc:	4098      	lsls	r0, r3
 8014ede:	ea4b 0b00 	orr.w	fp, fp, r0
 8014ee2:	3304      	adds	r3, #4
 8014ee4:	e7ae      	b.n	8014e44 <__gethex+0x15c>
 8014ee6:	45b1      	cmp	r9, r6
 8014ee8:	d8ea      	bhi.n	8014ec0 <__gethex+0x1d8>
 8014eea:	492b      	ldr	r1, [pc, #172]	@ (8014f98 <__gethex+0x2b0>)
 8014eec:	9303      	str	r3, [sp, #12]
 8014eee:	2201      	movs	r2, #1
 8014ef0:	4630      	mov	r0, r6
 8014ef2:	f7fe ffbf 	bl	8013e74 <strncmp>
 8014ef6:	9b03      	ldr	r3, [sp, #12]
 8014ef8:	2800      	cmp	r0, #0
 8014efa:	d1e1      	bne.n	8014ec0 <__gethex+0x1d8>
 8014efc:	e7a2      	b.n	8014e44 <__gethex+0x15c>
 8014efe:	1ea9      	subs	r1, r5, #2
 8014f00:	4620      	mov	r0, r4
 8014f02:	f000 ff19 	bl	8015d38 <__any_on>
 8014f06:	2800      	cmp	r0, #0
 8014f08:	d0c2      	beq.n	8014e90 <__gethex+0x1a8>
 8014f0a:	f04f 0903 	mov.w	r9, #3
 8014f0e:	e7c1      	b.n	8014e94 <__gethex+0x1ac>
 8014f10:	da09      	bge.n	8014f26 <__gethex+0x23e>
 8014f12:	1b75      	subs	r5, r6, r5
 8014f14:	4621      	mov	r1, r4
 8014f16:	9801      	ldr	r0, [sp, #4]
 8014f18:	462a      	mov	r2, r5
 8014f1a:	f000 fcd7 	bl	80158cc <__lshift>
 8014f1e:	1b7f      	subs	r7, r7, r5
 8014f20:	4604      	mov	r4, r0
 8014f22:	f100 0a14 	add.w	sl, r0, #20
 8014f26:	f04f 0900 	mov.w	r9, #0
 8014f2a:	e7b8      	b.n	8014e9e <__gethex+0x1b6>
 8014f2c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014f30:	42bd      	cmp	r5, r7
 8014f32:	dd6f      	ble.n	8015014 <__gethex+0x32c>
 8014f34:	1bed      	subs	r5, r5, r7
 8014f36:	42ae      	cmp	r6, r5
 8014f38:	dc34      	bgt.n	8014fa4 <__gethex+0x2bc>
 8014f3a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014f3e:	2b02      	cmp	r3, #2
 8014f40:	d022      	beq.n	8014f88 <__gethex+0x2a0>
 8014f42:	2b03      	cmp	r3, #3
 8014f44:	d024      	beq.n	8014f90 <__gethex+0x2a8>
 8014f46:	2b01      	cmp	r3, #1
 8014f48:	d115      	bne.n	8014f76 <__gethex+0x28e>
 8014f4a:	42ae      	cmp	r6, r5
 8014f4c:	d113      	bne.n	8014f76 <__gethex+0x28e>
 8014f4e:	2e01      	cmp	r6, #1
 8014f50:	d10b      	bne.n	8014f6a <__gethex+0x282>
 8014f52:	9a02      	ldr	r2, [sp, #8]
 8014f54:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014f58:	6013      	str	r3, [r2, #0]
 8014f5a:	2301      	movs	r3, #1
 8014f5c:	6123      	str	r3, [r4, #16]
 8014f5e:	f8ca 3000 	str.w	r3, [sl]
 8014f62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014f64:	2562      	movs	r5, #98	@ 0x62
 8014f66:	601c      	str	r4, [r3, #0]
 8014f68:	e73a      	b.n	8014de0 <__gethex+0xf8>
 8014f6a:	1e71      	subs	r1, r6, #1
 8014f6c:	4620      	mov	r0, r4
 8014f6e:	f000 fee3 	bl	8015d38 <__any_on>
 8014f72:	2800      	cmp	r0, #0
 8014f74:	d1ed      	bne.n	8014f52 <__gethex+0x26a>
 8014f76:	9801      	ldr	r0, [sp, #4]
 8014f78:	4621      	mov	r1, r4
 8014f7a:	f000 fa8f 	bl	801549c <_Bfree>
 8014f7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014f80:	2300      	movs	r3, #0
 8014f82:	6013      	str	r3, [r2, #0]
 8014f84:	2550      	movs	r5, #80	@ 0x50
 8014f86:	e72b      	b.n	8014de0 <__gethex+0xf8>
 8014f88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014f8a:	2b00      	cmp	r3, #0
 8014f8c:	d1f3      	bne.n	8014f76 <__gethex+0x28e>
 8014f8e:	e7e0      	b.n	8014f52 <__gethex+0x26a>
 8014f90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	d1dd      	bne.n	8014f52 <__gethex+0x26a>
 8014f96:	e7ee      	b.n	8014f76 <__gethex+0x28e>
 8014f98:	0801695c 	.word	0x0801695c
 8014f9c:	08016b69 	.word	0x08016b69
 8014fa0:	08016b7a 	.word	0x08016b7a
 8014fa4:	1e6f      	subs	r7, r5, #1
 8014fa6:	f1b9 0f00 	cmp.w	r9, #0
 8014faa:	d130      	bne.n	801500e <__gethex+0x326>
 8014fac:	b127      	cbz	r7, 8014fb8 <__gethex+0x2d0>
 8014fae:	4639      	mov	r1, r7
 8014fb0:	4620      	mov	r0, r4
 8014fb2:	f000 fec1 	bl	8015d38 <__any_on>
 8014fb6:	4681      	mov	r9, r0
 8014fb8:	117a      	asrs	r2, r7, #5
 8014fba:	2301      	movs	r3, #1
 8014fbc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8014fc0:	f007 071f 	and.w	r7, r7, #31
 8014fc4:	40bb      	lsls	r3, r7
 8014fc6:	4213      	tst	r3, r2
 8014fc8:	4629      	mov	r1, r5
 8014fca:	4620      	mov	r0, r4
 8014fcc:	bf18      	it	ne
 8014fce:	f049 0902 	orrne.w	r9, r9, #2
 8014fd2:	f7ff fe21 	bl	8014c18 <rshift>
 8014fd6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8014fda:	1b76      	subs	r6, r6, r5
 8014fdc:	2502      	movs	r5, #2
 8014fde:	f1b9 0f00 	cmp.w	r9, #0
 8014fe2:	d047      	beq.n	8015074 <__gethex+0x38c>
 8014fe4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014fe8:	2b02      	cmp	r3, #2
 8014fea:	d015      	beq.n	8015018 <__gethex+0x330>
 8014fec:	2b03      	cmp	r3, #3
 8014fee:	d017      	beq.n	8015020 <__gethex+0x338>
 8014ff0:	2b01      	cmp	r3, #1
 8014ff2:	d109      	bne.n	8015008 <__gethex+0x320>
 8014ff4:	f019 0f02 	tst.w	r9, #2
 8014ff8:	d006      	beq.n	8015008 <__gethex+0x320>
 8014ffa:	f8da 3000 	ldr.w	r3, [sl]
 8014ffe:	ea49 0903 	orr.w	r9, r9, r3
 8015002:	f019 0f01 	tst.w	r9, #1
 8015006:	d10e      	bne.n	8015026 <__gethex+0x33e>
 8015008:	f045 0510 	orr.w	r5, r5, #16
 801500c:	e032      	b.n	8015074 <__gethex+0x38c>
 801500e:	f04f 0901 	mov.w	r9, #1
 8015012:	e7d1      	b.n	8014fb8 <__gethex+0x2d0>
 8015014:	2501      	movs	r5, #1
 8015016:	e7e2      	b.n	8014fde <__gethex+0x2f6>
 8015018:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801501a:	f1c3 0301 	rsb	r3, r3, #1
 801501e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015020:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015022:	2b00      	cmp	r3, #0
 8015024:	d0f0      	beq.n	8015008 <__gethex+0x320>
 8015026:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801502a:	f104 0314 	add.w	r3, r4, #20
 801502e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015032:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015036:	f04f 0c00 	mov.w	ip, #0
 801503a:	4618      	mov	r0, r3
 801503c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015040:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015044:	d01b      	beq.n	801507e <__gethex+0x396>
 8015046:	3201      	adds	r2, #1
 8015048:	6002      	str	r2, [r0, #0]
 801504a:	2d02      	cmp	r5, #2
 801504c:	f104 0314 	add.w	r3, r4, #20
 8015050:	d13c      	bne.n	80150cc <__gethex+0x3e4>
 8015052:	f8d8 2000 	ldr.w	r2, [r8]
 8015056:	3a01      	subs	r2, #1
 8015058:	42b2      	cmp	r2, r6
 801505a:	d109      	bne.n	8015070 <__gethex+0x388>
 801505c:	1171      	asrs	r1, r6, #5
 801505e:	2201      	movs	r2, #1
 8015060:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015064:	f006 061f 	and.w	r6, r6, #31
 8015068:	fa02 f606 	lsl.w	r6, r2, r6
 801506c:	421e      	tst	r6, r3
 801506e:	d13a      	bne.n	80150e6 <__gethex+0x3fe>
 8015070:	f045 0520 	orr.w	r5, r5, #32
 8015074:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015076:	601c      	str	r4, [r3, #0]
 8015078:	9b02      	ldr	r3, [sp, #8]
 801507a:	601f      	str	r7, [r3, #0]
 801507c:	e6b0      	b.n	8014de0 <__gethex+0xf8>
 801507e:	4299      	cmp	r1, r3
 8015080:	f843 cc04 	str.w	ip, [r3, #-4]
 8015084:	d8d9      	bhi.n	801503a <__gethex+0x352>
 8015086:	68a3      	ldr	r3, [r4, #8]
 8015088:	459b      	cmp	fp, r3
 801508a:	db17      	blt.n	80150bc <__gethex+0x3d4>
 801508c:	6861      	ldr	r1, [r4, #4]
 801508e:	9801      	ldr	r0, [sp, #4]
 8015090:	3101      	adds	r1, #1
 8015092:	f000 f9c3 	bl	801541c <_Balloc>
 8015096:	4681      	mov	r9, r0
 8015098:	b918      	cbnz	r0, 80150a2 <__gethex+0x3ba>
 801509a:	4b1a      	ldr	r3, [pc, #104]	@ (8015104 <__gethex+0x41c>)
 801509c:	4602      	mov	r2, r0
 801509e:	2184      	movs	r1, #132	@ 0x84
 80150a0:	e6c5      	b.n	8014e2e <__gethex+0x146>
 80150a2:	6922      	ldr	r2, [r4, #16]
 80150a4:	3202      	adds	r2, #2
 80150a6:	f104 010c 	add.w	r1, r4, #12
 80150aa:	0092      	lsls	r2, r2, #2
 80150ac:	300c      	adds	r0, #12
 80150ae:	f7fe ff72 	bl	8013f96 <memcpy>
 80150b2:	4621      	mov	r1, r4
 80150b4:	9801      	ldr	r0, [sp, #4]
 80150b6:	f000 f9f1 	bl	801549c <_Bfree>
 80150ba:	464c      	mov	r4, r9
 80150bc:	6923      	ldr	r3, [r4, #16]
 80150be:	1c5a      	adds	r2, r3, #1
 80150c0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80150c4:	6122      	str	r2, [r4, #16]
 80150c6:	2201      	movs	r2, #1
 80150c8:	615a      	str	r2, [r3, #20]
 80150ca:	e7be      	b.n	801504a <__gethex+0x362>
 80150cc:	6922      	ldr	r2, [r4, #16]
 80150ce:	455a      	cmp	r2, fp
 80150d0:	dd0b      	ble.n	80150ea <__gethex+0x402>
 80150d2:	2101      	movs	r1, #1
 80150d4:	4620      	mov	r0, r4
 80150d6:	f7ff fd9f 	bl	8014c18 <rshift>
 80150da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80150de:	3701      	adds	r7, #1
 80150e0:	42bb      	cmp	r3, r7
 80150e2:	f6ff aee0 	blt.w	8014ea6 <__gethex+0x1be>
 80150e6:	2501      	movs	r5, #1
 80150e8:	e7c2      	b.n	8015070 <__gethex+0x388>
 80150ea:	f016 061f 	ands.w	r6, r6, #31
 80150ee:	d0fa      	beq.n	80150e6 <__gethex+0x3fe>
 80150f0:	4453      	add	r3, sl
 80150f2:	f1c6 0620 	rsb	r6, r6, #32
 80150f6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80150fa:	f000 fa81 	bl	8015600 <__hi0bits>
 80150fe:	42b0      	cmp	r0, r6
 8015100:	dbe7      	blt.n	80150d2 <__gethex+0x3ea>
 8015102:	e7f0      	b.n	80150e6 <__gethex+0x3fe>
 8015104:	08016b69 	.word	0x08016b69

08015108 <L_shift>:
 8015108:	f1c2 0208 	rsb	r2, r2, #8
 801510c:	0092      	lsls	r2, r2, #2
 801510e:	b570      	push	{r4, r5, r6, lr}
 8015110:	f1c2 0620 	rsb	r6, r2, #32
 8015114:	6843      	ldr	r3, [r0, #4]
 8015116:	6804      	ldr	r4, [r0, #0]
 8015118:	fa03 f506 	lsl.w	r5, r3, r6
 801511c:	432c      	orrs	r4, r5
 801511e:	40d3      	lsrs	r3, r2
 8015120:	6004      	str	r4, [r0, #0]
 8015122:	f840 3f04 	str.w	r3, [r0, #4]!
 8015126:	4288      	cmp	r0, r1
 8015128:	d3f4      	bcc.n	8015114 <L_shift+0xc>
 801512a:	bd70      	pop	{r4, r5, r6, pc}

0801512c <__match>:
 801512c:	b530      	push	{r4, r5, lr}
 801512e:	6803      	ldr	r3, [r0, #0]
 8015130:	3301      	adds	r3, #1
 8015132:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015136:	b914      	cbnz	r4, 801513e <__match+0x12>
 8015138:	6003      	str	r3, [r0, #0]
 801513a:	2001      	movs	r0, #1
 801513c:	bd30      	pop	{r4, r5, pc}
 801513e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015142:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8015146:	2d19      	cmp	r5, #25
 8015148:	bf98      	it	ls
 801514a:	3220      	addls	r2, #32
 801514c:	42a2      	cmp	r2, r4
 801514e:	d0f0      	beq.n	8015132 <__match+0x6>
 8015150:	2000      	movs	r0, #0
 8015152:	e7f3      	b.n	801513c <__match+0x10>

08015154 <__hexnan>:
 8015154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015158:	680b      	ldr	r3, [r1, #0]
 801515a:	6801      	ldr	r1, [r0, #0]
 801515c:	115e      	asrs	r6, r3, #5
 801515e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8015162:	f013 031f 	ands.w	r3, r3, #31
 8015166:	b087      	sub	sp, #28
 8015168:	bf18      	it	ne
 801516a:	3604      	addne	r6, #4
 801516c:	2500      	movs	r5, #0
 801516e:	1f37      	subs	r7, r6, #4
 8015170:	4682      	mov	sl, r0
 8015172:	4690      	mov	r8, r2
 8015174:	9301      	str	r3, [sp, #4]
 8015176:	f846 5c04 	str.w	r5, [r6, #-4]
 801517a:	46b9      	mov	r9, r7
 801517c:	463c      	mov	r4, r7
 801517e:	9502      	str	r5, [sp, #8]
 8015180:	46ab      	mov	fp, r5
 8015182:	784a      	ldrb	r2, [r1, #1]
 8015184:	1c4b      	adds	r3, r1, #1
 8015186:	9303      	str	r3, [sp, #12]
 8015188:	b342      	cbz	r2, 80151dc <__hexnan+0x88>
 801518a:	4610      	mov	r0, r2
 801518c:	9105      	str	r1, [sp, #20]
 801518e:	9204      	str	r2, [sp, #16]
 8015190:	f7ff fd94 	bl	8014cbc <__hexdig_fun>
 8015194:	2800      	cmp	r0, #0
 8015196:	d151      	bne.n	801523c <__hexnan+0xe8>
 8015198:	9a04      	ldr	r2, [sp, #16]
 801519a:	9905      	ldr	r1, [sp, #20]
 801519c:	2a20      	cmp	r2, #32
 801519e:	d818      	bhi.n	80151d2 <__hexnan+0x7e>
 80151a0:	9b02      	ldr	r3, [sp, #8]
 80151a2:	459b      	cmp	fp, r3
 80151a4:	dd13      	ble.n	80151ce <__hexnan+0x7a>
 80151a6:	454c      	cmp	r4, r9
 80151a8:	d206      	bcs.n	80151b8 <__hexnan+0x64>
 80151aa:	2d07      	cmp	r5, #7
 80151ac:	dc04      	bgt.n	80151b8 <__hexnan+0x64>
 80151ae:	462a      	mov	r2, r5
 80151b0:	4649      	mov	r1, r9
 80151b2:	4620      	mov	r0, r4
 80151b4:	f7ff ffa8 	bl	8015108 <L_shift>
 80151b8:	4544      	cmp	r4, r8
 80151ba:	d952      	bls.n	8015262 <__hexnan+0x10e>
 80151bc:	2300      	movs	r3, #0
 80151be:	f1a4 0904 	sub.w	r9, r4, #4
 80151c2:	f844 3c04 	str.w	r3, [r4, #-4]
 80151c6:	f8cd b008 	str.w	fp, [sp, #8]
 80151ca:	464c      	mov	r4, r9
 80151cc:	461d      	mov	r5, r3
 80151ce:	9903      	ldr	r1, [sp, #12]
 80151d0:	e7d7      	b.n	8015182 <__hexnan+0x2e>
 80151d2:	2a29      	cmp	r2, #41	@ 0x29
 80151d4:	d157      	bne.n	8015286 <__hexnan+0x132>
 80151d6:	3102      	adds	r1, #2
 80151d8:	f8ca 1000 	str.w	r1, [sl]
 80151dc:	f1bb 0f00 	cmp.w	fp, #0
 80151e0:	d051      	beq.n	8015286 <__hexnan+0x132>
 80151e2:	454c      	cmp	r4, r9
 80151e4:	d206      	bcs.n	80151f4 <__hexnan+0xa0>
 80151e6:	2d07      	cmp	r5, #7
 80151e8:	dc04      	bgt.n	80151f4 <__hexnan+0xa0>
 80151ea:	462a      	mov	r2, r5
 80151ec:	4649      	mov	r1, r9
 80151ee:	4620      	mov	r0, r4
 80151f0:	f7ff ff8a 	bl	8015108 <L_shift>
 80151f4:	4544      	cmp	r4, r8
 80151f6:	d936      	bls.n	8015266 <__hexnan+0x112>
 80151f8:	f1a8 0204 	sub.w	r2, r8, #4
 80151fc:	4623      	mov	r3, r4
 80151fe:	f853 1b04 	ldr.w	r1, [r3], #4
 8015202:	f842 1f04 	str.w	r1, [r2, #4]!
 8015206:	429f      	cmp	r7, r3
 8015208:	d2f9      	bcs.n	80151fe <__hexnan+0xaa>
 801520a:	1b3b      	subs	r3, r7, r4
 801520c:	f023 0303 	bic.w	r3, r3, #3
 8015210:	3304      	adds	r3, #4
 8015212:	3401      	adds	r4, #1
 8015214:	3e03      	subs	r6, #3
 8015216:	42b4      	cmp	r4, r6
 8015218:	bf88      	it	hi
 801521a:	2304      	movhi	r3, #4
 801521c:	4443      	add	r3, r8
 801521e:	2200      	movs	r2, #0
 8015220:	f843 2b04 	str.w	r2, [r3], #4
 8015224:	429f      	cmp	r7, r3
 8015226:	d2fb      	bcs.n	8015220 <__hexnan+0xcc>
 8015228:	683b      	ldr	r3, [r7, #0]
 801522a:	b91b      	cbnz	r3, 8015234 <__hexnan+0xe0>
 801522c:	4547      	cmp	r7, r8
 801522e:	d128      	bne.n	8015282 <__hexnan+0x12e>
 8015230:	2301      	movs	r3, #1
 8015232:	603b      	str	r3, [r7, #0]
 8015234:	2005      	movs	r0, #5
 8015236:	b007      	add	sp, #28
 8015238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801523c:	3501      	adds	r5, #1
 801523e:	2d08      	cmp	r5, #8
 8015240:	f10b 0b01 	add.w	fp, fp, #1
 8015244:	dd06      	ble.n	8015254 <__hexnan+0x100>
 8015246:	4544      	cmp	r4, r8
 8015248:	d9c1      	bls.n	80151ce <__hexnan+0x7a>
 801524a:	2300      	movs	r3, #0
 801524c:	f844 3c04 	str.w	r3, [r4, #-4]
 8015250:	2501      	movs	r5, #1
 8015252:	3c04      	subs	r4, #4
 8015254:	6822      	ldr	r2, [r4, #0]
 8015256:	f000 000f 	and.w	r0, r0, #15
 801525a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801525e:	6020      	str	r0, [r4, #0]
 8015260:	e7b5      	b.n	80151ce <__hexnan+0x7a>
 8015262:	2508      	movs	r5, #8
 8015264:	e7b3      	b.n	80151ce <__hexnan+0x7a>
 8015266:	9b01      	ldr	r3, [sp, #4]
 8015268:	2b00      	cmp	r3, #0
 801526a:	d0dd      	beq.n	8015228 <__hexnan+0xd4>
 801526c:	f1c3 0320 	rsb	r3, r3, #32
 8015270:	f04f 32ff 	mov.w	r2, #4294967295
 8015274:	40da      	lsrs	r2, r3
 8015276:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801527a:	4013      	ands	r3, r2
 801527c:	f846 3c04 	str.w	r3, [r6, #-4]
 8015280:	e7d2      	b.n	8015228 <__hexnan+0xd4>
 8015282:	3f04      	subs	r7, #4
 8015284:	e7d0      	b.n	8015228 <__hexnan+0xd4>
 8015286:	2004      	movs	r0, #4
 8015288:	e7d5      	b.n	8015236 <__hexnan+0xe2>
	...

0801528c <malloc>:
 801528c:	4b02      	ldr	r3, [pc, #8]	@ (8015298 <malloc+0xc>)
 801528e:	4601      	mov	r1, r0
 8015290:	6818      	ldr	r0, [r3, #0]
 8015292:	f000 b825 	b.w	80152e0 <_malloc_r>
 8015296:	bf00      	nop
 8015298:	2400027c 	.word	0x2400027c

0801529c <sbrk_aligned>:
 801529c:	b570      	push	{r4, r5, r6, lr}
 801529e:	4e0f      	ldr	r6, [pc, #60]	@ (80152dc <sbrk_aligned+0x40>)
 80152a0:	460c      	mov	r4, r1
 80152a2:	6831      	ldr	r1, [r6, #0]
 80152a4:	4605      	mov	r5, r0
 80152a6:	b911      	cbnz	r1, 80152ae <sbrk_aligned+0x12>
 80152a8:	f000 ff92 	bl	80161d0 <_sbrk_r>
 80152ac:	6030      	str	r0, [r6, #0]
 80152ae:	4621      	mov	r1, r4
 80152b0:	4628      	mov	r0, r5
 80152b2:	f000 ff8d 	bl	80161d0 <_sbrk_r>
 80152b6:	1c43      	adds	r3, r0, #1
 80152b8:	d103      	bne.n	80152c2 <sbrk_aligned+0x26>
 80152ba:	f04f 34ff 	mov.w	r4, #4294967295
 80152be:	4620      	mov	r0, r4
 80152c0:	bd70      	pop	{r4, r5, r6, pc}
 80152c2:	1cc4      	adds	r4, r0, #3
 80152c4:	f024 0403 	bic.w	r4, r4, #3
 80152c8:	42a0      	cmp	r0, r4
 80152ca:	d0f8      	beq.n	80152be <sbrk_aligned+0x22>
 80152cc:	1a21      	subs	r1, r4, r0
 80152ce:	4628      	mov	r0, r5
 80152d0:	f000 ff7e 	bl	80161d0 <_sbrk_r>
 80152d4:	3001      	adds	r0, #1
 80152d6:	d1f2      	bne.n	80152be <sbrk_aligned+0x22>
 80152d8:	e7ef      	b.n	80152ba <sbrk_aligned+0x1e>
 80152da:	bf00      	nop
 80152dc:	24004c68 	.word	0x24004c68

080152e0 <_malloc_r>:
 80152e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80152e4:	1ccd      	adds	r5, r1, #3
 80152e6:	f025 0503 	bic.w	r5, r5, #3
 80152ea:	3508      	adds	r5, #8
 80152ec:	2d0c      	cmp	r5, #12
 80152ee:	bf38      	it	cc
 80152f0:	250c      	movcc	r5, #12
 80152f2:	2d00      	cmp	r5, #0
 80152f4:	4606      	mov	r6, r0
 80152f6:	db01      	blt.n	80152fc <_malloc_r+0x1c>
 80152f8:	42a9      	cmp	r1, r5
 80152fa:	d904      	bls.n	8015306 <_malloc_r+0x26>
 80152fc:	230c      	movs	r3, #12
 80152fe:	6033      	str	r3, [r6, #0]
 8015300:	2000      	movs	r0, #0
 8015302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015306:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80153dc <_malloc_r+0xfc>
 801530a:	f000 f87b 	bl	8015404 <__malloc_lock>
 801530e:	f8d8 3000 	ldr.w	r3, [r8]
 8015312:	461c      	mov	r4, r3
 8015314:	bb44      	cbnz	r4, 8015368 <_malloc_r+0x88>
 8015316:	4629      	mov	r1, r5
 8015318:	4630      	mov	r0, r6
 801531a:	f7ff ffbf 	bl	801529c <sbrk_aligned>
 801531e:	1c43      	adds	r3, r0, #1
 8015320:	4604      	mov	r4, r0
 8015322:	d158      	bne.n	80153d6 <_malloc_r+0xf6>
 8015324:	f8d8 4000 	ldr.w	r4, [r8]
 8015328:	4627      	mov	r7, r4
 801532a:	2f00      	cmp	r7, #0
 801532c:	d143      	bne.n	80153b6 <_malloc_r+0xd6>
 801532e:	2c00      	cmp	r4, #0
 8015330:	d04b      	beq.n	80153ca <_malloc_r+0xea>
 8015332:	6823      	ldr	r3, [r4, #0]
 8015334:	4639      	mov	r1, r7
 8015336:	4630      	mov	r0, r6
 8015338:	eb04 0903 	add.w	r9, r4, r3
 801533c:	f000 ff48 	bl	80161d0 <_sbrk_r>
 8015340:	4581      	cmp	r9, r0
 8015342:	d142      	bne.n	80153ca <_malloc_r+0xea>
 8015344:	6821      	ldr	r1, [r4, #0]
 8015346:	1a6d      	subs	r5, r5, r1
 8015348:	4629      	mov	r1, r5
 801534a:	4630      	mov	r0, r6
 801534c:	f7ff ffa6 	bl	801529c <sbrk_aligned>
 8015350:	3001      	adds	r0, #1
 8015352:	d03a      	beq.n	80153ca <_malloc_r+0xea>
 8015354:	6823      	ldr	r3, [r4, #0]
 8015356:	442b      	add	r3, r5
 8015358:	6023      	str	r3, [r4, #0]
 801535a:	f8d8 3000 	ldr.w	r3, [r8]
 801535e:	685a      	ldr	r2, [r3, #4]
 8015360:	bb62      	cbnz	r2, 80153bc <_malloc_r+0xdc>
 8015362:	f8c8 7000 	str.w	r7, [r8]
 8015366:	e00f      	b.n	8015388 <_malloc_r+0xa8>
 8015368:	6822      	ldr	r2, [r4, #0]
 801536a:	1b52      	subs	r2, r2, r5
 801536c:	d420      	bmi.n	80153b0 <_malloc_r+0xd0>
 801536e:	2a0b      	cmp	r2, #11
 8015370:	d917      	bls.n	80153a2 <_malloc_r+0xc2>
 8015372:	1961      	adds	r1, r4, r5
 8015374:	42a3      	cmp	r3, r4
 8015376:	6025      	str	r5, [r4, #0]
 8015378:	bf18      	it	ne
 801537a:	6059      	strne	r1, [r3, #4]
 801537c:	6863      	ldr	r3, [r4, #4]
 801537e:	bf08      	it	eq
 8015380:	f8c8 1000 	streq.w	r1, [r8]
 8015384:	5162      	str	r2, [r4, r5]
 8015386:	604b      	str	r3, [r1, #4]
 8015388:	4630      	mov	r0, r6
 801538a:	f000 f841 	bl	8015410 <__malloc_unlock>
 801538e:	f104 000b 	add.w	r0, r4, #11
 8015392:	1d23      	adds	r3, r4, #4
 8015394:	f020 0007 	bic.w	r0, r0, #7
 8015398:	1ac2      	subs	r2, r0, r3
 801539a:	bf1c      	itt	ne
 801539c:	1a1b      	subne	r3, r3, r0
 801539e:	50a3      	strne	r3, [r4, r2]
 80153a0:	e7af      	b.n	8015302 <_malloc_r+0x22>
 80153a2:	6862      	ldr	r2, [r4, #4]
 80153a4:	42a3      	cmp	r3, r4
 80153a6:	bf0c      	ite	eq
 80153a8:	f8c8 2000 	streq.w	r2, [r8]
 80153ac:	605a      	strne	r2, [r3, #4]
 80153ae:	e7eb      	b.n	8015388 <_malloc_r+0xa8>
 80153b0:	4623      	mov	r3, r4
 80153b2:	6864      	ldr	r4, [r4, #4]
 80153b4:	e7ae      	b.n	8015314 <_malloc_r+0x34>
 80153b6:	463c      	mov	r4, r7
 80153b8:	687f      	ldr	r7, [r7, #4]
 80153ba:	e7b6      	b.n	801532a <_malloc_r+0x4a>
 80153bc:	461a      	mov	r2, r3
 80153be:	685b      	ldr	r3, [r3, #4]
 80153c0:	42a3      	cmp	r3, r4
 80153c2:	d1fb      	bne.n	80153bc <_malloc_r+0xdc>
 80153c4:	2300      	movs	r3, #0
 80153c6:	6053      	str	r3, [r2, #4]
 80153c8:	e7de      	b.n	8015388 <_malloc_r+0xa8>
 80153ca:	230c      	movs	r3, #12
 80153cc:	6033      	str	r3, [r6, #0]
 80153ce:	4630      	mov	r0, r6
 80153d0:	f000 f81e 	bl	8015410 <__malloc_unlock>
 80153d4:	e794      	b.n	8015300 <_malloc_r+0x20>
 80153d6:	6005      	str	r5, [r0, #0]
 80153d8:	e7d6      	b.n	8015388 <_malloc_r+0xa8>
 80153da:	bf00      	nop
 80153dc:	24004c6c 	.word	0x24004c6c

080153e0 <__ascii_mbtowc>:
 80153e0:	b082      	sub	sp, #8
 80153e2:	b901      	cbnz	r1, 80153e6 <__ascii_mbtowc+0x6>
 80153e4:	a901      	add	r1, sp, #4
 80153e6:	b142      	cbz	r2, 80153fa <__ascii_mbtowc+0x1a>
 80153e8:	b14b      	cbz	r3, 80153fe <__ascii_mbtowc+0x1e>
 80153ea:	7813      	ldrb	r3, [r2, #0]
 80153ec:	600b      	str	r3, [r1, #0]
 80153ee:	7812      	ldrb	r2, [r2, #0]
 80153f0:	1e10      	subs	r0, r2, #0
 80153f2:	bf18      	it	ne
 80153f4:	2001      	movne	r0, #1
 80153f6:	b002      	add	sp, #8
 80153f8:	4770      	bx	lr
 80153fa:	4610      	mov	r0, r2
 80153fc:	e7fb      	b.n	80153f6 <__ascii_mbtowc+0x16>
 80153fe:	f06f 0001 	mvn.w	r0, #1
 8015402:	e7f8      	b.n	80153f6 <__ascii_mbtowc+0x16>

08015404 <__malloc_lock>:
 8015404:	4801      	ldr	r0, [pc, #4]	@ (801540c <__malloc_lock+0x8>)
 8015406:	f7fe bdbc 	b.w	8013f82 <__retarget_lock_acquire_recursive>
 801540a:	bf00      	nop
 801540c:	24004c64 	.word	0x24004c64

08015410 <__malloc_unlock>:
 8015410:	4801      	ldr	r0, [pc, #4]	@ (8015418 <__malloc_unlock+0x8>)
 8015412:	f7fe bdb7 	b.w	8013f84 <__retarget_lock_release_recursive>
 8015416:	bf00      	nop
 8015418:	24004c64 	.word	0x24004c64

0801541c <_Balloc>:
 801541c:	b570      	push	{r4, r5, r6, lr}
 801541e:	69c6      	ldr	r6, [r0, #28]
 8015420:	4604      	mov	r4, r0
 8015422:	460d      	mov	r5, r1
 8015424:	b976      	cbnz	r6, 8015444 <_Balloc+0x28>
 8015426:	2010      	movs	r0, #16
 8015428:	f7ff ff30 	bl	801528c <malloc>
 801542c:	4602      	mov	r2, r0
 801542e:	61e0      	str	r0, [r4, #28]
 8015430:	b920      	cbnz	r0, 801543c <_Balloc+0x20>
 8015432:	4b18      	ldr	r3, [pc, #96]	@ (8015494 <_Balloc+0x78>)
 8015434:	4818      	ldr	r0, [pc, #96]	@ (8015498 <_Balloc+0x7c>)
 8015436:	216b      	movs	r1, #107	@ 0x6b
 8015438:	f000 feda 	bl	80161f0 <__assert_func>
 801543c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015440:	6006      	str	r6, [r0, #0]
 8015442:	60c6      	str	r6, [r0, #12]
 8015444:	69e6      	ldr	r6, [r4, #28]
 8015446:	68f3      	ldr	r3, [r6, #12]
 8015448:	b183      	cbz	r3, 801546c <_Balloc+0x50>
 801544a:	69e3      	ldr	r3, [r4, #28]
 801544c:	68db      	ldr	r3, [r3, #12]
 801544e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015452:	b9b8      	cbnz	r0, 8015484 <_Balloc+0x68>
 8015454:	2101      	movs	r1, #1
 8015456:	fa01 f605 	lsl.w	r6, r1, r5
 801545a:	1d72      	adds	r2, r6, #5
 801545c:	0092      	lsls	r2, r2, #2
 801545e:	4620      	mov	r0, r4
 8015460:	f000 fee4 	bl	801622c <_calloc_r>
 8015464:	b160      	cbz	r0, 8015480 <_Balloc+0x64>
 8015466:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801546a:	e00e      	b.n	801548a <_Balloc+0x6e>
 801546c:	2221      	movs	r2, #33	@ 0x21
 801546e:	2104      	movs	r1, #4
 8015470:	4620      	mov	r0, r4
 8015472:	f000 fedb 	bl	801622c <_calloc_r>
 8015476:	69e3      	ldr	r3, [r4, #28]
 8015478:	60f0      	str	r0, [r6, #12]
 801547a:	68db      	ldr	r3, [r3, #12]
 801547c:	2b00      	cmp	r3, #0
 801547e:	d1e4      	bne.n	801544a <_Balloc+0x2e>
 8015480:	2000      	movs	r0, #0
 8015482:	bd70      	pop	{r4, r5, r6, pc}
 8015484:	6802      	ldr	r2, [r0, #0]
 8015486:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801548a:	2300      	movs	r3, #0
 801548c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015490:	e7f7      	b.n	8015482 <_Balloc+0x66>
 8015492:	bf00      	nop
 8015494:	08016afa 	.word	0x08016afa
 8015498:	08016bda 	.word	0x08016bda

0801549c <_Bfree>:
 801549c:	b570      	push	{r4, r5, r6, lr}
 801549e:	69c6      	ldr	r6, [r0, #28]
 80154a0:	4605      	mov	r5, r0
 80154a2:	460c      	mov	r4, r1
 80154a4:	b976      	cbnz	r6, 80154c4 <_Bfree+0x28>
 80154a6:	2010      	movs	r0, #16
 80154a8:	f7ff fef0 	bl	801528c <malloc>
 80154ac:	4602      	mov	r2, r0
 80154ae:	61e8      	str	r0, [r5, #28]
 80154b0:	b920      	cbnz	r0, 80154bc <_Bfree+0x20>
 80154b2:	4b09      	ldr	r3, [pc, #36]	@ (80154d8 <_Bfree+0x3c>)
 80154b4:	4809      	ldr	r0, [pc, #36]	@ (80154dc <_Bfree+0x40>)
 80154b6:	218f      	movs	r1, #143	@ 0x8f
 80154b8:	f000 fe9a 	bl	80161f0 <__assert_func>
 80154bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80154c0:	6006      	str	r6, [r0, #0]
 80154c2:	60c6      	str	r6, [r0, #12]
 80154c4:	b13c      	cbz	r4, 80154d6 <_Bfree+0x3a>
 80154c6:	69eb      	ldr	r3, [r5, #28]
 80154c8:	6862      	ldr	r2, [r4, #4]
 80154ca:	68db      	ldr	r3, [r3, #12]
 80154cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80154d0:	6021      	str	r1, [r4, #0]
 80154d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80154d6:	bd70      	pop	{r4, r5, r6, pc}
 80154d8:	08016afa 	.word	0x08016afa
 80154dc:	08016bda 	.word	0x08016bda

080154e0 <__multadd>:
 80154e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80154e4:	690d      	ldr	r5, [r1, #16]
 80154e6:	4607      	mov	r7, r0
 80154e8:	460c      	mov	r4, r1
 80154ea:	461e      	mov	r6, r3
 80154ec:	f101 0c14 	add.w	ip, r1, #20
 80154f0:	2000      	movs	r0, #0
 80154f2:	f8dc 3000 	ldr.w	r3, [ip]
 80154f6:	b299      	uxth	r1, r3
 80154f8:	fb02 6101 	mla	r1, r2, r1, r6
 80154fc:	0c1e      	lsrs	r6, r3, #16
 80154fe:	0c0b      	lsrs	r3, r1, #16
 8015500:	fb02 3306 	mla	r3, r2, r6, r3
 8015504:	b289      	uxth	r1, r1
 8015506:	3001      	adds	r0, #1
 8015508:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801550c:	4285      	cmp	r5, r0
 801550e:	f84c 1b04 	str.w	r1, [ip], #4
 8015512:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015516:	dcec      	bgt.n	80154f2 <__multadd+0x12>
 8015518:	b30e      	cbz	r6, 801555e <__multadd+0x7e>
 801551a:	68a3      	ldr	r3, [r4, #8]
 801551c:	42ab      	cmp	r3, r5
 801551e:	dc19      	bgt.n	8015554 <__multadd+0x74>
 8015520:	6861      	ldr	r1, [r4, #4]
 8015522:	4638      	mov	r0, r7
 8015524:	3101      	adds	r1, #1
 8015526:	f7ff ff79 	bl	801541c <_Balloc>
 801552a:	4680      	mov	r8, r0
 801552c:	b928      	cbnz	r0, 801553a <__multadd+0x5a>
 801552e:	4602      	mov	r2, r0
 8015530:	4b0c      	ldr	r3, [pc, #48]	@ (8015564 <__multadd+0x84>)
 8015532:	480d      	ldr	r0, [pc, #52]	@ (8015568 <__multadd+0x88>)
 8015534:	21ba      	movs	r1, #186	@ 0xba
 8015536:	f000 fe5b 	bl	80161f0 <__assert_func>
 801553a:	6922      	ldr	r2, [r4, #16]
 801553c:	3202      	adds	r2, #2
 801553e:	f104 010c 	add.w	r1, r4, #12
 8015542:	0092      	lsls	r2, r2, #2
 8015544:	300c      	adds	r0, #12
 8015546:	f7fe fd26 	bl	8013f96 <memcpy>
 801554a:	4621      	mov	r1, r4
 801554c:	4638      	mov	r0, r7
 801554e:	f7ff ffa5 	bl	801549c <_Bfree>
 8015552:	4644      	mov	r4, r8
 8015554:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015558:	3501      	adds	r5, #1
 801555a:	615e      	str	r6, [r3, #20]
 801555c:	6125      	str	r5, [r4, #16]
 801555e:	4620      	mov	r0, r4
 8015560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015564:	08016b69 	.word	0x08016b69
 8015568:	08016bda 	.word	0x08016bda

0801556c <__s2b>:
 801556c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015570:	460c      	mov	r4, r1
 8015572:	4615      	mov	r5, r2
 8015574:	461f      	mov	r7, r3
 8015576:	2209      	movs	r2, #9
 8015578:	3308      	adds	r3, #8
 801557a:	4606      	mov	r6, r0
 801557c:	fb93 f3f2 	sdiv	r3, r3, r2
 8015580:	2100      	movs	r1, #0
 8015582:	2201      	movs	r2, #1
 8015584:	429a      	cmp	r2, r3
 8015586:	db09      	blt.n	801559c <__s2b+0x30>
 8015588:	4630      	mov	r0, r6
 801558a:	f7ff ff47 	bl	801541c <_Balloc>
 801558e:	b940      	cbnz	r0, 80155a2 <__s2b+0x36>
 8015590:	4602      	mov	r2, r0
 8015592:	4b19      	ldr	r3, [pc, #100]	@ (80155f8 <__s2b+0x8c>)
 8015594:	4819      	ldr	r0, [pc, #100]	@ (80155fc <__s2b+0x90>)
 8015596:	21d3      	movs	r1, #211	@ 0xd3
 8015598:	f000 fe2a 	bl	80161f0 <__assert_func>
 801559c:	0052      	lsls	r2, r2, #1
 801559e:	3101      	adds	r1, #1
 80155a0:	e7f0      	b.n	8015584 <__s2b+0x18>
 80155a2:	9b08      	ldr	r3, [sp, #32]
 80155a4:	6143      	str	r3, [r0, #20]
 80155a6:	2d09      	cmp	r5, #9
 80155a8:	f04f 0301 	mov.w	r3, #1
 80155ac:	6103      	str	r3, [r0, #16]
 80155ae:	dd16      	ble.n	80155de <__s2b+0x72>
 80155b0:	f104 0909 	add.w	r9, r4, #9
 80155b4:	46c8      	mov	r8, r9
 80155b6:	442c      	add	r4, r5
 80155b8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80155bc:	4601      	mov	r1, r0
 80155be:	3b30      	subs	r3, #48	@ 0x30
 80155c0:	220a      	movs	r2, #10
 80155c2:	4630      	mov	r0, r6
 80155c4:	f7ff ff8c 	bl	80154e0 <__multadd>
 80155c8:	45a0      	cmp	r8, r4
 80155ca:	d1f5      	bne.n	80155b8 <__s2b+0x4c>
 80155cc:	f1a5 0408 	sub.w	r4, r5, #8
 80155d0:	444c      	add	r4, r9
 80155d2:	1b2d      	subs	r5, r5, r4
 80155d4:	1963      	adds	r3, r4, r5
 80155d6:	42bb      	cmp	r3, r7
 80155d8:	db04      	blt.n	80155e4 <__s2b+0x78>
 80155da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80155de:	340a      	adds	r4, #10
 80155e0:	2509      	movs	r5, #9
 80155e2:	e7f6      	b.n	80155d2 <__s2b+0x66>
 80155e4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80155e8:	4601      	mov	r1, r0
 80155ea:	3b30      	subs	r3, #48	@ 0x30
 80155ec:	220a      	movs	r2, #10
 80155ee:	4630      	mov	r0, r6
 80155f0:	f7ff ff76 	bl	80154e0 <__multadd>
 80155f4:	e7ee      	b.n	80155d4 <__s2b+0x68>
 80155f6:	bf00      	nop
 80155f8:	08016b69 	.word	0x08016b69
 80155fc:	08016bda 	.word	0x08016bda

08015600 <__hi0bits>:
 8015600:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015604:	4603      	mov	r3, r0
 8015606:	bf36      	itet	cc
 8015608:	0403      	lslcc	r3, r0, #16
 801560a:	2000      	movcs	r0, #0
 801560c:	2010      	movcc	r0, #16
 801560e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015612:	bf3c      	itt	cc
 8015614:	021b      	lslcc	r3, r3, #8
 8015616:	3008      	addcc	r0, #8
 8015618:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801561c:	bf3c      	itt	cc
 801561e:	011b      	lslcc	r3, r3, #4
 8015620:	3004      	addcc	r0, #4
 8015622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015626:	bf3c      	itt	cc
 8015628:	009b      	lslcc	r3, r3, #2
 801562a:	3002      	addcc	r0, #2
 801562c:	2b00      	cmp	r3, #0
 801562e:	db05      	blt.n	801563c <__hi0bits+0x3c>
 8015630:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015634:	f100 0001 	add.w	r0, r0, #1
 8015638:	bf08      	it	eq
 801563a:	2020      	moveq	r0, #32
 801563c:	4770      	bx	lr

0801563e <__lo0bits>:
 801563e:	6803      	ldr	r3, [r0, #0]
 8015640:	4602      	mov	r2, r0
 8015642:	f013 0007 	ands.w	r0, r3, #7
 8015646:	d00b      	beq.n	8015660 <__lo0bits+0x22>
 8015648:	07d9      	lsls	r1, r3, #31
 801564a:	d421      	bmi.n	8015690 <__lo0bits+0x52>
 801564c:	0798      	lsls	r0, r3, #30
 801564e:	bf49      	itett	mi
 8015650:	085b      	lsrmi	r3, r3, #1
 8015652:	089b      	lsrpl	r3, r3, #2
 8015654:	2001      	movmi	r0, #1
 8015656:	6013      	strmi	r3, [r2, #0]
 8015658:	bf5c      	itt	pl
 801565a:	6013      	strpl	r3, [r2, #0]
 801565c:	2002      	movpl	r0, #2
 801565e:	4770      	bx	lr
 8015660:	b299      	uxth	r1, r3
 8015662:	b909      	cbnz	r1, 8015668 <__lo0bits+0x2a>
 8015664:	0c1b      	lsrs	r3, r3, #16
 8015666:	2010      	movs	r0, #16
 8015668:	b2d9      	uxtb	r1, r3
 801566a:	b909      	cbnz	r1, 8015670 <__lo0bits+0x32>
 801566c:	3008      	adds	r0, #8
 801566e:	0a1b      	lsrs	r3, r3, #8
 8015670:	0719      	lsls	r1, r3, #28
 8015672:	bf04      	itt	eq
 8015674:	091b      	lsreq	r3, r3, #4
 8015676:	3004      	addeq	r0, #4
 8015678:	0799      	lsls	r1, r3, #30
 801567a:	bf04      	itt	eq
 801567c:	089b      	lsreq	r3, r3, #2
 801567e:	3002      	addeq	r0, #2
 8015680:	07d9      	lsls	r1, r3, #31
 8015682:	d403      	bmi.n	801568c <__lo0bits+0x4e>
 8015684:	085b      	lsrs	r3, r3, #1
 8015686:	f100 0001 	add.w	r0, r0, #1
 801568a:	d003      	beq.n	8015694 <__lo0bits+0x56>
 801568c:	6013      	str	r3, [r2, #0]
 801568e:	4770      	bx	lr
 8015690:	2000      	movs	r0, #0
 8015692:	4770      	bx	lr
 8015694:	2020      	movs	r0, #32
 8015696:	4770      	bx	lr

08015698 <__i2b>:
 8015698:	b510      	push	{r4, lr}
 801569a:	460c      	mov	r4, r1
 801569c:	2101      	movs	r1, #1
 801569e:	f7ff febd 	bl	801541c <_Balloc>
 80156a2:	4602      	mov	r2, r0
 80156a4:	b928      	cbnz	r0, 80156b2 <__i2b+0x1a>
 80156a6:	4b05      	ldr	r3, [pc, #20]	@ (80156bc <__i2b+0x24>)
 80156a8:	4805      	ldr	r0, [pc, #20]	@ (80156c0 <__i2b+0x28>)
 80156aa:	f240 1145 	movw	r1, #325	@ 0x145
 80156ae:	f000 fd9f 	bl	80161f0 <__assert_func>
 80156b2:	2301      	movs	r3, #1
 80156b4:	6144      	str	r4, [r0, #20]
 80156b6:	6103      	str	r3, [r0, #16]
 80156b8:	bd10      	pop	{r4, pc}
 80156ba:	bf00      	nop
 80156bc:	08016b69 	.word	0x08016b69
 80156c0:	08016bda 	.word	0x08016bda

080156c4 <__multiply>:
 80156c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156c8:	4614      	mov	r4, r2
 80156ca:	690a      	ldr	r2, [r1, #16]
 80156cc:	6923      	ldr	r3, [r4, #16]
 80156ce:	429a      	cmp	r2, r3
 80156d0:	bfa8      	it	ge
 80156d2:	4623      	movge	r3, r4
 80156d4:	460f      	mov	r7, r1
 80156d6:	bfa4      	itt	ge
 80156d8:	460c      	movge	r4, r1
 80156da:	461f      	movge	r7, r3
 80156dc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80156e0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80156e4:	68a3      	ldr	r3, [r4, #8]
 80156e6:	6861      	ldr	r1, [r4, #4]
 80156e8:	eb0a 0609 	add.w	r6, sl, r9
 80156ec:	42b3      	cmp	r3, r6
 80156ee:	b085      	sub	sp, #20
 80156f0:	bfb8      	it	lt
 80156f2:	3101      	addlt	r1, #1
 80156f4:	f7ff fe92 	bl	801541c <_Balloc>
 80156f8:	b930      	cbnz	r0, 8015708 <__multiply+0x44>
 80156fa:	4602      	mov	r2, r0
 80156fc:	4b44      	ldr	r3, [pc, #272]	@ (8015810 <__multiply+0x14c>)
 80156fe:	4845      	ldr	r0, [pc, #276]	@ (8015814 <__multiply+0x150>)
 8015700:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015704:	f000 fd74 	bl	80161f0 <__assert_func>
 8015708:	f100 0514 	add.w	r5, r0, #20
 801570c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8015710:	462b      	mov	r3, r5
 8015712:	2200      	movs	r2, #0
 8015714:	4543      	cmp	r3, r8
 8015716:	d321      	bcc.n	801575c <__multiply+0x98>
 8015718:	f107 0114 	add.w	r1, r7, #20
 801571c:	f104 0214 	add.w	r2, r4, #20
 8015720:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8015724:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8015728:	9302      	str	r3, [sp, #8]
 801572a:	1b13      	subs	r3, r2, r4
 801572c:	3b15      	subs	r3, #21
 801572e:	f023 0303 	bic.w	r3, r3, #3
 8015732:	3304      	adds	r3, #4
 8015734:	f104 0715 	add.w	r7, r4, #21
 8015738:	42ba      	cmp	r2, r7
 801573a:	bf38      	it	cc
 801573c:	2304      	movcc	r3, #4
 801573e:	9301      	str	r3, [sp, #4]
 8015740:	9b02      	ldr	r3, [sp, #8]
 8015742:	9103      	str	r1, [sp, #12]
 8015744:	428b      	cmp	r3, r1
 8015746:	d80c      	bhi.n	8015762 <__multiply+0x9e>
 8015748:	2e00      	cmp	r6, #0
 801574a:	dd03      	ble.n	8015754 <__multiply+0x90>
 801574c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8015750:	2b00      	cmp	r3, #0
 8015752:	d05b      	beq.n	801580c <__multiply+0x148>
 8015754:	6106      	str	r6, [r0, #16]
 8015756:	b005      	add	sp, #20
 8015758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801575c:	f843 2b04 	str.w	r2, [r3], #4
 8015760:	e7d8      	b.n	8015714 <__multiply+0x50>
 8015762:	f8b1 a000 	ldrh.w	sl, [r1]
 8015766:	f1ba 0f00 	cmp.w	sl, #0
 801576a:	d024      	beq.n	80157b6 <__multiply+0xf2>
 801576c:	f104 0e14 	add.w	lr, r4, #20
 8015770:	46a9      	mov	r9, r5
 8015772:	f04f 0c00 	mov.w	ip, #0
 8015776:	f85e 7b04 	ldr.w	r7, [lr], #4
 801577a:	f8d9 3000 	ldr.w	r3, [r9]
 801577e:	fa1f fb87 	uxth.w	fp, r7
 8015782:	b29b      	uxth	r3, r3
 8015784:	fb0a 330b 	mla	r3, sl, fp, r3
 8015788:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801578c:	f8d9 7000 	ldr.w	r7, [r9]
 8015790:	4463      	add	r3, ip
 8015792:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8015796:	fb0a c70b 	mla	r7, sl, fp, ip
 801579a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801579e:	b29b      	uxth	r3, r3
 80157a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80157a4:	4572      	cmp	r2, lr
 80157a6:	f849 3b04 	str.w	r3, [r9], #4
 80157aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80157ae:	d8e2      	bhi.n	8015776 <__multiply+0xb2>
 80157b0:	9b01      	ldr	r3, [sp, #4]
 80157b2:	f845 c003 	str.w	ip, [r5, r3]
 80157b6:	9b03      	ldr	r3, [sp, #12]
 80157b8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80157bc:	3104      	adds	r1, #4
 80157be:	f1b9 0f00 	cmp.w	r9, #0
 80157c2:	d021      	beq.n	8015808 <__multiply+0x144>
 80157c4:	682b      	ldr	r3, [r5, #0]
 80157c6:	f104 0c14 	add.w	ip, r4, #20
 80157ca:	46ae      	mov	lr, r5
 80157cc:	f04f 0a00 	mov.w	sl, #0
 80157d0:	f8bc b000 	ldrh.w	fp, [ip]
 80157d4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80157d8:	fb09 770b 	mla	r7, r9, fp, r7
 80157dc:	4457      	add	r7, sl
 80157de:	b29b      	uxth	r3, r3
 80157e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80157e4:	f84e 3b04 	str.w	r3, [lr], #4
 80157e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80157ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80157f0:	f8be 3000 	ldrh.w	r3, [lr]
 80157f4:	fb09 330a 	mla	r3, r9, sl, r3
 80157f8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80157fc:	4562      	cmp	r2, ip
 80157fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015802:	d8e5      	bhi.n	80157d0 <__multiply+0x10c>
 8015804:	9f01      	ldr	r7, [sp, #4]
 8015806:	51eb      	str	r3, [r5, r7]
 8015808:	3504      	adds	r5, #4
 801580a:	e799      	b.n	8015740 <__multiply+0x7c>
 801580c:	3e01      	subs	r6, #1
 801580e:	e79b      	b.n	8015748 <__multiply+0x84>
 8015810:	08016b69 	.word	0x08016b69
 8015814:	08016bda 	.word	0x08016bda

08015818 <__pow5mult>:
 8015818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801581c:	4615      	mov	r5, r2
 801581e:	f012 0203 	ands.w	r2, r2, #3
 8015822:	4607      	mov	r7, r0
 8015824:	460e      	mov	r6, r1
 8015826:	d007      	beq.n	8015838 <__pow5mult+0x20>
 8015828:	4c25      	ldr	r4, [pc, #148]	@ (80158c0 <__pow5mult+0xa8>)
 801582a:	3a01      	subs	r2, #1
 801582c:	2300      	movs	r3, #0
 801582e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015832:	f7ff fe55 	bl	80154e0 <__multadd>
 8015836:	4606      	mov	r6, r0
 8015838:	10ad      	asrs	r5, r5, #2
 801583a:	d03d      	beq.n	80158b8 <__pow5mult+0xa0>
 801583c:	69fc      	ldr	r4, [r7, #28]
 801583e:	b97c      	cbnz	r4, 8015860 <__pow5mult+0x48>
 8015840:	2010      	movs	r0, #16
 8015842:	f7ff fd23 	bl	801528c <malloc>
 8015846:	4602      	mov	r2, r0
 8015848:	61f8      	str	r0, [r7, #28]
 801584a:	b928      	cbnz	r0, 8015858 <__pow5mult+0x40>
 801584c:	4b1d      	ldr	r3, [pc, #116]	@ (80158c4 <__pow5mult+0xac>)
 801584e:	481e      	ldr	r0, [pc, #120]	@ (80158c8 <__pow5mult+0xb0>)
 8015850:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015854:	f000 fccc 	bl	80161f0 <__assert_func>
 8015858:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801585c:	6004      	str	r4, [r0, #0]
 801585e:	60c4      	str	r4, [r0, #12]
 8015860:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8015864:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015868:	b94c      	cbnz	r4, 801587e <__pow5mult+0x66>
 801586a:	f240 2171 	movw	r1, #625	@ 0x271
 801586e:	4638      	mov	r0, r7
 8015870:	f7ff ff12 	bl	8015698 <__i2b>
 8015874:	2300      	movs	r3, #0
 8015876:	f8c8 0008 	str.w	r0, [r8, #8]
 801587a:	4604      	mov	r4, r0
 801587c:	6003      	str	r3, [r0, #0]
 801587e:	f04f 0900 	mov.w	r9, #0
 8015882:	07eb      	lsls	r3, r5, #31
 8015884:	d50a      	bpl.n	801589c <__pow5mult+0x84>
 8015886:	4631      	mov	r1, r6
 8015888:	4622      	mov	r2, r4
 801588a:	4638      	mov	r0, r7
 801588c:	f7ff ff1a 	bl	80156c4 <__multiply>
 8015890:	4631      	mov	r1, r6
 8015892:	4680      	mov	r8, r0
 8015894:	4638      	mov	r0, r7
 8015896:	f7ff fe01 	bl	801549c <_Bfree>
 801589a:	4646      	mov	r6, r8
 801589c:	106d      	asrs	r5, r5, #1
 801589e:	d00b      	beq.n	80158b8 <__pow5mult+0xa0>
 80158a0:	6820      	ldr	r0, [r4, #0]
 80158a2:	b938      	cbnz	r0, 80158b4 <__pow5mult+0x9c>
 80158a4:	4622      	mov	r2, r4
 80158a6:	4621      	mov	r1, r4
 80158a8:	4638      	mov	r0, r7
 80158aa:	f7ff ff0b 	bl	80156c4 <__multiply>
 80158ae:	6020      	str	r0, [r4, #0]
 80158b0:	f8c0 9000 	str.w	r9, [r0]
 80158b4:	4604      	mov	r4, r0
 80158b6:	e7e4      	b.n	8015882 <__pow5mult+0x6a>
 80158b8:	4630      	mov	r0, r6
 80158ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80158be:	bf00      	nop
 80158c0:	08016c34 	.word	0x08016c34
 80158c4:	08016afa 	.word	0x08016afa
 80158c8:	08016bda 	.word	0x08016bda

080158cc <__lshift>:
 80158cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80158d0:	460c      	mov	r4, r1
 80158d2:	6849      	ldr	r1, [r1, #4]
 80158d4:	6923      	ldr	r3, [r4, #16]
 80158d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80158da:	68a3      	ldr	r3, [r4, #8]
 80158dc:	4607      	mov	r7, r0
 80158de:	4691      	mov	r9, r2
 80158e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80158e4:	f108 0601 	add.w	r6, r8, #1
 80158e8:	42b3      	cmp	r3, r6
 80158ea:	db0b      	blt.n	8015904 <__lshift+0x38>
 80158ec:	4638      	mov	r0, r7
 80158ee:	f7ff fd95 	bl	801541c <_Balloc>
 80158f2:	4605      	mov	r5, r0
 80158f4:	b948      	cbnz	r0, 801590a <__lshift+0x3e>
 80158f6:	4602      	mov	r2, r0
 80158f8:	4b28      	ldr	r3, [pc, #160]	@ (801599c <__lshift+0xd0>)
 80158fa:	4829      	ldr	r0, [pc, #164]	@ (80159a0 <__lshift+0xd4>)
 80158fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015900:	f000 fc76 	bl	80161f0 <__assert_func>
 8015904:	3101      	adds	r1, #1
 8015906:	005b      	lsls	r3, r3, #1
 8015908:	e7ee      	b.n	80158e8 <__lshift+0x1c>
 801590a:	2300      	movs	r3, #0
 801590c:	f100 0114 	add.w	r1, r0, #20
 8015910:	f100 0210 	add.w	r2, r0, #16
 8015914:	4618      	mov	r0, r3
 8015916:	4553      	cmp	r3, sl
 8015918:	db33      	blt.n	8015982 <__lshift+0xb6>
 801591a:	6920      	ldr	r0, [r4, #16]
 801591c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015920:	f104 0314 	add.w	r3, r4, #20
 8015924:	f019 091f 	ands.w	r9, r9, #31
 8015928:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801592c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015930:	d02b      	beq.n	801598a <__lshift+0xbe>
 8015932:	f1c9 0e20 	rsb	lr, r9, #32
 8015936:	468a      	mov	sl, r1
 8015938:	2200      	movs	r2, #0
 801593a:	6818      	ldr	r0, [r3, #0]
 801593c:	fa00 f009 	lsl.w	r0, r0, r9
 8015940:	4310      	orrs	r0, r2
 8015942:	f84a 0b04 	str.w	r0, [sl], #4
 8015946:	f853 2b04 	ldr.w	r2, [r3], #4
 801594a:	459c      	cmp	ip, r3
 801594c:	fa22 f20e 	lsr.w	r2, r2, lr
 8015950:	d8f3      	bhi.n	801593a <__lshift+0x6e>
 8015952:	ebac 0304 	sub.w	r3, ip, r4
 8015956:	3b15      	subs	r3, #21
 8015958:	f023 0303 	bic.w	r3, r3, #3
 801595c:	3304      	adds	r3, #4
 801595e:	f104 0015 	add.w	r0, r4, #21
 8015962:	4584      	cmp	ip, r0
 8015964:	bf38      	it	cc
 8015966:	2304      	movcc	r3, #4
 8015968:	50ca      	str	r2, [r1, r3]
 801596a:	b10a      	cbz	r2, 8015970 <__lshift+0xa4>
 801596c:	f108 0602 	add.w	r6, r8, #2
 8015970:	3e01      	subs	r6, #1
 8015972:	4638      	mov	r0, r7
 8015974:	612e      	str	r6, [r5, #16]
 8015976:	4621      	mov	r1, r4
 8015978:	f7ff fd90 	bl	801549c <_Bfree>
 801597c:	4628      	mov	r0, r5
 801597e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015982:	f842 0f04 	str.w	r0, [r2, #4]!
 8015986:	3301      	adds	r3, #1
 8015988:	e7c5      	b.n	8015916 <__lshift+0x4a>
 801598a:	3904      	subs	r1, #4
 801598c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015990:	f841 2f04 	str.w	r2, [r1, #4]!
 8015994:	459c      	cmp	ip, r3
 8015996:	d8f9      	bhi.n	801598c <__lshift+0xc0>
 8015998:	e7ea      	b.n	8015970 <__lshift+0xa4>
 801599a:	bf00      	nop
 801599c:	08016b69 	.word	0x08016b69
 80159a0:	08016bda 	.word	0x08016bda

080159a4 <__mcmp>:
 80159a4:	690a      	ldr	r2, [r1, #16]
 80159a6:	4603      	mov	r3, r0
 80159a8:	6900      	ldr	r0, [r0, #16]
 80159aa:	1a80      	subs	r0, r0, r2
 80159ac:	b530      	push	{r4, r5, lr}
 80159ae:	d10e      	bne.n	80159ce <__mcmp+0x2a>
 80159b0:	3314      	adds	r3, #20
 80159b2:	3114      	adds	r1, #20
 80159b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80159b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80159bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80159c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80159c4:	4295      	cmp	r5, r2
 80159c6:	d003      	beq.n	80159d0 <__mcmp+0x2c>
 80159c8:	d205      	bcs.n	80159d6 <__mcmp+0x32>
 80159ca:	f04f 30ff 	mov.w	r0, #4294967295
 80159ce:	bd30      	pop	{r4, r5, pc}
 80159d0:	42a3      	cmp	r3, r4
 80159d2:	d3f3      	bcc.n	80159bc <__mcmp+0x18>
 80159d4:	e7fb      	b.n	80159ce <__mcmp+0x2a>
 80159d6:	2001      	movs	r0, #1
 80159d8:	e7f9      	b.n	80159ce <__mcmp+0x2a>
	...

080159dc <__mdiff>:
 80159dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159e0:	4689      	mov	r9, r1
 80159e2:	4606      	mov	r6, r0
 80159e4:	4611      	mov	r1, r2
 80159e6:	4648      	mov	r0, r9
 80159e8:	4614      	mov	r4, r2
 80159ea:	f7ff ffdb 	bl	80159a4 <__mcmp>
 80159ee:	1e05      	subs	r5, r0, #0
 80159f0:	d112      	bne.n	8015a18 <__mdiff+0x3c>
 80159f2:	4629      	mov	r1, r5
 80159f4:	4630      	mov	r0, r6
 80159f6:	f7ff fd11 	bl	801541c <_Balloc>
 80159fa:	4602      	mov	r2, r0
 80159fc:	b928      	cbnz	r0, 8015a0a <__mdiff+0x2e>
 80159fe:	4b3f      	ldr	r3, [pc, #252]	@ (8015afc <__mdiff+0x120>)
 8015a00:	f240 2137 	movw	r1, #567	@ 0x237
 8015a04:	483e      	ldr	r0, [pc, #248]	@ (8015b00 <__mdiff+0x124>)
 8015a06:	f000 fbf3 	bl	80161f0 <__assert_func>
 8015a0a:	2301      	movs	r3, #1
 8015a0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015a10:	4610      	mov	r0, r2
 8015a12:	b003      	add	sp, #12
 8015a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a18:	bfbc      	itt	lt
 8015a1a:	464b      	movlt	r3, r9
 8015a1c:	46a1      	movlt	r9, r4
 8015a1e:	4630      	mov	r0, r6
 8015a20:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015a24:	bfba      	itte	lt
 8015a26:	461c      	movlt	r4, r3
 8015a28:	2501      	movlt	r5, #1
 8015a2a:	2500      	movge	r5, #0
 8015a2c:	f7ff fcf6 	bl	801541c <_Balloc>
 8015a30:	4602      	mov	r2, r0
 8015a32:	b918      	cbnz	r0, 8015a3c <__mdiff+0x60>
 8015a34:	4b31      	ldr	r3, [pc, #196]	@ (8015afc <__mdiff+0x120>)
 8015a36:	f240 2145 	movw	r1, #581	@ 0x245
 8015a3a:	e7e3      	b.n	8015a04 <__mdiff+0x28>
 8015a3c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015a40:	6926      	ldr	r6, [r4, #16]
 8015a42:	60c5      	str	r5, [r0, #12]
 8015a44:	f109 0310 	add.w	r3, r9, #16
 8015a48:	f109 0514 	add.w	r5, r9, #20
 8015a4c:	f104 0e14 	add.w	lr, r4, #20
 8015a50:	f100 0b14 	add.w	fp, r0, #20
 8015a54:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015a58:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015a5c:	9301      	str	r3, [sp, #4]
 8015a5e:	46d9      	mov	r9, fp
 8015a60:	f04f 0c00 	mov.w	ip, #0
 8015a64:	9b01      	ldr	r3, [sp, #4]
 8015a66:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015a6a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015a6e:	9301      	str	r3, [sp, #4]
 8015a70:	fa1f f38a 	uxth.w	r3, sl
 8015a74:	4619      	mov	r1, r3
 8015a76:	b283      	uxth	r3, r0
 8015a78:	1acb      	subs	r3, r1, r3
 8015a7a:	0c00      	lsrs	r0, r0, #16
 8015a7c:	4463      	add	r3, ip
 8015a7e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015a82:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015a86:	b29b      	uxth	r3, r3
 8015a88:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015a8c:	4576      	cmp	r6, lr
 8015a8e:	f849 3b04 	str.w	r3, [r9], #4
 8015a92:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015a96:	d8e5      	bhi.n	8015a64 <__mdiff+0x88>
 8015a98:	1b33      	subs	r3, r6, r4
 8015a9a:	3b15      	subs	r3, #21
 8015a9c:	f023 0303 	bic.w	r3, r3, #3
 8015aa0:	3415      	adds	r4, #21
 8015aa2:	3304      	adds	r3, #4
 8015aa4:	42a6      	cmp	r6, r4
 8015aa6:	bf38      	it	cc
 8015aa8:	2304      	movcc	r3, #4
 8015aaa:	441d      	add	r5, r3
 8015aac:	445b      	add	r3, fp
 8015aae:	461e      	mov	r6, r3
 8015ab0:	462c      	mov	r4, r5
 8015ab2:	4544      	cmp	r4, r8
 8015ab4:	d30e      	bcc.n	8015ad4 <__mdiff+0xf8>
 8015ab6:	f108 0103 	add.w	r1, r8, #3
 8015aba:	1b49      	subs	r1, r1, r5
 8015abc:	f021 0103 	bic.w	r1, r1, #3
 8015ac0:	3d03      	subs	r5, #3
 8015ac2:	45a8      	cmp	r8, r5
 8015ac4:	bf38      	it	cc
 8015ac6:	2100      	movcc	r1, #0
 8015ac8:	440b      	add	r3, r1
 8015aca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015ace:	b191      	cbz	r1, 8015af6 <__mdiff+0x11a>
 8015ad0:	6117      	str	r7, [r2, #16]
 8015ad2:	e79d      	b.n	8015a10 <__mdiff+0x34>
 8015ad4:	f854 1b04 	ldr.w	r1, [r4], #4
 8015ad8:	46e6      	mov	lr, ip
 8015ada:	0c08      	lsrs	r0, r1, #16
 8015adc:	fa1c fc81 	uxtah	ip, ip, r1
 8015ae0:	4471      	add	r1, lr
 8015ae2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8015ae6:	b289      	uxth	r1, r1
 8015ae8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015aec:	f846 1b04 	str.w	r1, [r6], #4
 8015af0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015af4:	e7dd      	b.n	8015ab2 <__mdiff+0xd6>
 8015af6:	3f01      	subs	r7, #1
 8015af8:	e7e7      	b.n	8015aca <__mdiff+0xee>
 8015afa:	bf00      	nop
 8015afc:	08016b69 	.word	0x08016b69
 8015b00:	08016bda 	.word	0x08016bda

08015b04 <__ulp>:
 8015b04:	b082      	sub	sp, #8
 8015b06:	ed8d 0b00 	vstr	d0, [sp]
 8015b0a:	9a01      	ldr	r2, [sp, #4]
 8015b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8015b4c <__ulp+0x48>)
 8015b0e:	4013      	ands	r3, r2
 8015b10:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8015b14:	2b00      	cmp	r3, #0
 8015b16:	dc08      	bgt.n	8015b2a <__ulp+0x26>
 8015b18:	425b      	negs	r3, r3
 8015b1a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8015b1e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8015b22:	da04      	bge.n	8015b2e <__ulp+0x2a>
 8015b24:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8015b28:	4113      	asrs	r3, r2
 8015b2a:	2200      	movs	r2, #0
 8015b2c:	e008      	b.n	8015b40 <__ulp+0x3c>
 8015b2e:	f1a2 0314 	sub.w	r3, r2, #20
 8015b32:	2b1e      	cmp	r3, #30
 8015b34:	bfda      	itte	le
 8015b36:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8015b3a:	40da      	lsrle	r2, r3
 8015b3c:	2201      	movgt	r2, #1
 8015b3e:	2300      	movs	r3, #0
 8015b40:	4619      	mov	r1, r3
 8015b42:	4610      	mov	r0, r2
 8015b44:	ec41 0b10 	vmov	d0, r0, r1
 8015b48:	b002      	add	sp, #8
 8015b4a:	4770      	bx	lr
 8015b4c:	7ff00000 	.word	0x7ff00000

08015b50 <__b2d>:
 8015b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015b54:	6906      	ldr	r6, [r0, #16]
 8015b56:	f100 0814 	add.w	r8, r0, #20
 8015b5a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8015b5e:	1f37      	subs	r7, r6, #4
 8015b60:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015b64:	4610      	mov	r0, r2
 8015b66:	f7ff fd4b 	bl	8015600 <__hi0bits>
 8015b6a:	f1c0 0320 	rsb	r3, r0, #32
 8015b6e:	280a      	cmp	r0, #10
 8015b70:	600b      	str	r3, [r1, #0]
 8015b72:	491b      	ldr	r1, [pc, #108]	@ (8015be0 <__b2d+0x90>)
 8015b74:	dc15      	bgt.n	8015ba2 <__b2d+0x52>
 8015b76:	f1c0 0c0b 	rsb	ip, r0, #11
 8015b7a:	fa22 f30c 	lsr.w	r3, r2, ip
 8015b7e:	45b8      	cmp	r8, r7
 8015b80:	ea43 0501 	orr.w	r5, r3, r1
 8015b84:	bf34      	ite	cc
 8015b86:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015b8a:	2300      	movcs	r3, #0
 8015b8c:	3015      	adds	r0, #21
 8015b8e:	fa02 f000 	lsl.w	r0, r2, r0
 8015b92:	fa23 f30c 	lsr.w	r3, r3, ip
 8015b96:	4303      	orrs	r3, r0
 8015b98:	461c      	mov	r4, r3
 8015b9a:	ec45 4b10 	vmov	d0, r4, r5
 8015b9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ba2:	45b8      	cmp	r8, r7
 8015ba4:	bf3a      	itte	cc
 8015ba6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015baa:	f1a6 0708 	subcc.w	r7, r6, #8
 8015bae:	2300      	movcs	r3, #0
 8015bb0:	380b      	subs	r0, #11
 8015bb2:	d012      	beq.n	8015bda <__b2d+0x8a>
 8015bb4:	f1c0 0120 	rsb	r1, r0, #32
 8015bb8:	fa23 f401 	lsr.w	r4, r3, r1
 8015bbc:	4082      	lsls	r2, r0
 8015bbe:	4322      	orrs	r2, r4
 8015bc0:	4547      	cmp	r7, r8
 8015bc2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8015bc6:	bf8c      	ite	hi
 8015bc8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8015bcc:	2200      	movls	r2, #0
 8015bce:	4083      	lsls	r3, r0
 8015bd0:	40ca      	lsrs	r2, r1
 8015bd2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8015bd6:	4313      	orrs	r3, r2
 8015bd8:	e7de      	b.n	8015b98 <__b2d+0x48>
 8015bda:	ea42 0501 	orr.w	r5, r2, r1
 8015bde:	e7db      	b.n	8015b98 <__b2d+0x48>
 8015be0:	3ff00000 	.word	0x3ff00000

08015be4 <__d2b>:
 8015be4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015be8:	460f      	mov	r7, r1
 8015bea:	2101      	movs	r1, #1
 8015bec:	ec59 8b10 	vmov	r8, r9, d0
 8015bf0:	4616      	mov	r6, r2
 8015bf2:	f7ff fc13 	bl	801541c <_Balloc>
 8015bf6:	4604      	mov	r4, r0
 8015bf8:	b930      	cbnz	r0, 8015c08 <__d2b+0x24>
 8015bfa:	4602      	mov	r2, r0
 8015bfc:	4b23      	ldr	r3, [pc, #140]	@ (8015c8c <__d2b+0xa8>)
 8015bfe:	4824      	ldr	r0, [pc, #144]	@ (8015c90 <__d2b+0xac>)
 8015c00:	f240 310f 	movw	r1, #783	@ 0x30f
 8015c04:	f000 faf4 	bl	80161f0 <__assert_func>
 8015c08:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015c0c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015c10:	b10d      	cbz	r5, 8015c16 <__d2b+0x32>
 8015c12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8015c16:	9301      	str	r3, [sp, #4]
 8015c18:	f1b8 0300 	subs.w	r3, r8, #0
 8015c1c:	d023      	beq.n	8015c66 <__d2b+0x82>
 8015c1e:	4668      	mov	r0, sp
 8015c20:	9300      	str	r3, [sp, #0]
 8015c22:	f7ff fd0c 	bl	801563e <__lo0bits>
 8015c26:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015c2a:	b1d0      	cbz	r0, 8015c62 <__d2b+0x7e>
 8015c2c:	f1c0 0320 	rsb	r3, r0, #32
 8015c30:	fa02 f303 	lsl.w	r3, r2, r3
 8015c34:	430b      	orrs	r3, r1
 8015c36:	40c2      	lsrs	r2, r0
 8015c38:	6163      	str	r3, [r4, #20]
 8015c3a:	9201      	str	r2, [sp, #4]
 8015c3c:	9b01      	ldr	r3, [sp, #4]
 8015c3e:	61a3      	str	r3, [r4, #24]
 8015c40:	2b00      	cmp	r3, #0
 8015c42:	bf0c      	ite	eq
 8015c44:	2201      	moveq	r2, #1
 8015c46:	2202      	movne	r2, #2
 8015c48:	6122      	str	r2, [r4, #16]
 8015c4a:	b1a5      	cbz	r5, 8015c76 <__d2b+0x92>
 8015c4c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8015c50:	4405      	add	r5, r0
 8015c52:	603d      	str	r5, [r7, #0]
 8015c54:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8015c58:	6030      	str	r0, [r6, #0]
 8015c5a:	4620      	mov	r0, r4
 8015c5c:	b003      	add	sp, #12
 8015c5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015c62:	6161      	str	r1, [r4, #20]
 8015c64:	e7ea      	b.n	8015c3c <__d2b+0x58>
 8015c66:	a801      	add	r0, sp, #4
 8015c68:	f7ff fce9 	bl	801563e <__lo0bits>
 8015c6c:	9b01      	ldr	r3, [sp, #4]
 8015c6e:	6163      	str	r3, [r4, #20]
 8015c70:	3020      	adds	r0, #32
 8015c72:	2201      	movs	r2, #1
 8015c74:	e7e8      	b.n	8015c48 <__d2b+0x64>
 8015c76:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015c7a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015c7e:	6038      	str	r0, [r7, #0]
 8015c80:	6918      	ldr	r0, [r3, #16]
 8015c82:	f7ff fcbd 	bl	8015600 <__hi0bits>
 8015c86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015c8a:	e7e5      	b.n	8015c58 <__d2b+0x74>
 8015c8c:	08016b69 	.word	0x08016b69
 8015c90:	08016bda 	.word	0x08016bda

08015c94 <__ratio>:
 8015c94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c98:	4688      	mov	r8, r1
 8015c9a:	4669      	mov	r1, sp
 8015c9c:	4681      	mov	r9, r0
 8015c9e:	f7ff ff57 	bl	8015b50 <__b2d>
 8015ca2:	a901      	add	r1, sp, #4
 8015ca4:	4640      	mov	r0, r8
 8015ca6:	ec55 4b10 	vmov	r4, r5, d0
 8015caa:	f7ff ff51 	bl	8015b50 <__b2d>
 8015cae:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8015cb2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8015cb6:	1ad2      	subs	r2, r2, r3
 8015cb8:	e9dd 3100 	ldrd	r3, r1, [sp]
 8015cbc:	1a5b      	subs	r3, r3, r1
 8015cbe:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8015cc2:	ec57 6b10 	vmov	r6, r7, d0
 8015cc6:	2b00      	cmp	r3, #0
 8015cc8:	bfd6      	itet	le
 8015cca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015cce:	462a      	movgt	r2, r5
 8015cd0:	463a      	movle	r2, r7
 8015cd2:	46ab      	mov	fp, r5
 8015cd4:	46a2      	mov	sl, r4
 8015cd6:	bfce      	itee	gt
 8015cd8:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8015cdc:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8015ce0:	ee00 3a90 	vmovle	s1, r3
 8015ce4:	ec4b ab17 	vmov	d7, sl, fp
 8015ce8:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8015cec:	b003      	add	sp, #12
 8015cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015cf2 <__copybits>:
 8015cf2:	3901      	subs	r1, #1
 8015cf4:	b570      	push	{r4, r5, r6, lr}
 8015cf6:	1149      	asrs	r1, r1, #5
 8015cf8:	6914      	ldr	r4, [r2, #16]
 8015cfa:	3101      	adds	r1, #1
 8015cfc:	f102 0314 	add.w	r3, r2, #20
 8015d00:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015d04:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015d08:	1f05      	subs	r5, r0, #4
 8015d0a:	42a3      	cmp	r3, r4
 8015d0c:	d30c      	bcc.n	8015d28 <__copybits+0x36>
 8015d0e:	1aa3      	subs	r3, r4, r2
 8015d10:	3b11      	subs	r3, #17
 8015d12:	f023 0303 	bic.w	r3, r3, #3
 8015d16:	3211      	adds	r2, #17
 8015d18:	42a2      	cmp	r2, r4
 8015d1a:	bf88      	it	hi
 8015d1c:	2300      	movhi	r3, #0
 8015d1e:	4418      	add	r0, r3
 8015d20:	2300      	movs	r3, #0
 8015d22:	4288      	cmp	r0, r1
 8015d24:	d305      	bcc.n	8015d32 <__copybits+0x40>
 8015d26:	bd70      	pop	{r4, r5, r6, pc}
 8015d28:	f853 6b04 	ldr.w	r6, [r3], #4
 8015d2c:	f845 6f04 	str.w	r6, [r5, #4]!
 8015d30:	e7eb      	b.n	8015d0a <__copybits+0x18>
 8015d32:	f840 3b04 	str.w	r3, [r0], #4
 8015d36:	e7f4      	b.n	8015d22 <__copybits+0x30>

08015d38 <__any_on>:
 8015d38:	f100 0214 	add.w	r2, r0, #20
 8015d3c:	6900      	ldr	r0, [r0, #16]
 8015d3e:	114b      	asrs	r3, r1, #5
 8015d40:	4298      	cmp	r0, r3
 8015d42:	b510      	push	{r4, lr}
 8015d44:	db11      	blt.n	8015d6a <__any_on+0x32>
 8015d46:	dd0a      	ble.n	8015d5e <__any_on+0x26>
 8015d48:	f011 011f 	ands.w	r1, r1, #31
 8015d4c:	d007      	beq.n	8015d5e <__any_on+0x26>
 8015d4e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015d52:	fa24 f001 	lsr.w	r0, r4, r1
 8015d56:	fa00 f101 	lsl.w	r1, r0, r1
 8015d5a:	428c      	cmp	r4, r1
 8015d5c:	d10b      	bne.n	8015d76 <__any_on+0x3e>
 8015d5e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015d62:	4293      	cmp	r3, r2
 8015d64:	d803      	bhi.n	8015d6e <__any_on+0x36>
 8015d66:	2000      	movs	r0, #0
 8015d68:	bd10      	pop	{r4, pc}
 8015d6a:	4603      	mov	r3, r0
 8015d6c:	e7f7      	b.n	8015d5e <__any_on+0x26>
 8015d6e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015d72:	2900      	cmp	r1, #0
 8015d74:	d0f5      	beq.n	8015d62 <__any_on+0x2a>
 8015d76:	2001      	movs	r0, #1
 8015d78:	e7f6      	b.n	8015d68 <__any_on+0x30>

08015d7a <__ascii_wctomb>:
 8015d7a:	4603      	mov	r3, r0
 8015d7c:	4608      	mov	r0, r1
 8015d7e:	b141      	cbz	r1, 8015d92 <__ascii_wctomb+0x18>
 8015d80:	2aff      	cmp	r2, #255	@ 0xff
 8015d82:	d904      	bls.n	8015d8e <__ascii_wctomb+0x14>
 8015d84:	228a      	movs	r2, #138	@ 0x8a
 8015d86:	601a      	str	r2, [r3, #0]
 8015d88:	f04f 30ff 	mov.w	r0, #4294967295
 8015d8c:	4770      	bx	lr
 8015d8e:	700a      	strb	r2, [r1, #0]
 8015d90:	2001      	movs	r0, #1
 8015d92:	4770      	bx	lr

08015d94 <__ssputs_r>:
 8015d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d98:	688e      	ldr	r6, [r1, #8]
 8015d9a:	461f      	mov	r7, r3
 8015d9c:	42be      	cmp	r6, r7
 8015d9e:	680b      	ldr	r3, [r1, #0]
 8015da0:	4682      	mov	sl, r0
 8015da2:	460c      	mov	r4, r1
 8015da4:	4690      	mov	r8, r2
 8015da6:	d82d      	bhi.n	8015e04 <__ssputs_r+0x70>
 8015da8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015dac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015db0:	d026      	beq.n	8015e00 <__ssputs_r+0x6c>
 8015db2:	6965      	ldr	r5, [r4, #20]
 8015db4:	6909      	ldr	r1, [r1, #16]
 8015db6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015dba:	eba3 0901 	sub.w	r9, r3, r1
 8015dbe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015dc2:	1c7b      	adds	r3, r7, #1
 8015dc4:	444b      	add	r3, r9
 8015dc6:	106d      	asrs	r5, r5, #1
 8015dc8:	429d      	cmp	r5, r3
 8015dca:	bf38      	it	cc
 8015dcc:	461d      	movcc	r5, r3
 8015dce:	0553      	lsls	r3, r2, #21
 8015dd0:	d527      	bpl.n	8015e22 <__ssputs_r+0x8e>
 8015dd2:	4629      	mov	r1, r5
 8015dd4:	f7ff fa84 	bl	80152e0 <_malloc_r>
 8015dd8:	4606      	mov	r6, r0
 8015dda:	b360      	cbz	r0, 8015e36 <__ssputs_r+0xa2>
 8015ddc:	6921      	ldr	r1, [r4, #16]
 8015dde:	464a      	mov	r2, r9
 8015de0:	f7fe f8d9 	bl	8013f96 <memcpy>
 8015de4:	89a3      	ldrh	r3, [r4, #12]
 8015de6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015dea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015dee:	81a3      	strh	r3, [r4, #12]
 8015df0:	6126      	str	r6, [r4, #16]
 8015df2:	6165      	str	r5, [r4, #20]
 8015df4:	444e      	add	r6, r9
 8015df6:	eba5 0509 	sub.w	r5, r5, r9
 8015dfa:	6026      	str	r6, [r4, #0]
 8015dfc:	60a5      	str	r5, [r4, #8]
 8015dfe:	463e      	mov	r6, r7
 8015e00:	42be      	cmp	r6, r7
 8015e02:	d900      	bls.n	8015e06 <__ssputs_r+0x72>
 8015e04:	463e      	mov	r6, r7
 8015e06:	6820      	ldr	r0, [r4, #0]
 8015e08:	4632      	mov	r2, r6
 8015e0a:	4641      	mov	r1, r8
 8015e0c:	f000 f9c6 	bl	801619c <memmove>
 8015e10:	68a3      	ldr	r3, [r4, #8]
 8015e12:	1b9b      	subs	r3, r3, r6
 8015e14:	60a3      	str	r3, [r4, #8]
 8015e16:	6823      	ldr	r3, [r4, #0]
 8015e18:	4433      	add	r3, r6
 8015e1a:	6023      	str	r3, [r4, #0]
 8015e1c:	2000      	movs	r0, #0
 8015e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e22:	462a      	mov	r2, r5
 8015e24:	f000 fa16 	bl	8016254 <_realloc_r>
 8015e28:	4606      	mov	r6, r0
 8015e2a:	2800      	cmp	r0, #0
 8015e2c:	d1e0      	bne.n	8015df0 <__ssputs_r+0x5c>
 8015e2e:	6921      	ldr	r1, [r4, #16]
 8015e30:	4650      	mov	r0, sl
 8015e32:	f7fe fea7 	bl	8014b84 <_free_r>
 8015e36:	230c      	movs	r3, #12
 8015e38:	f8ca 3000 	str.w	r3, [sl]
 8015e3c:	89a3      	ldrh	r3, [r4, #12]
 8015e3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015e42:	81a3      	strh	r3, [r4, #12]
 8015e44:	f04f 30ff 	mov.w	r0, #4294967295
 8015e48:	e7e9      	b.n	8015e1e <__ssputs_r+0x8a>
	...

08015e4c <_svfiprintf_r>:
 8015e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e50:	4698      	mov	r8, r3
 8015e52:	898b      	ldrh	r3, [r1, #12]
 8015e54:	061b      	lsls	r3, r3, #24
 8015e56:	b09d      	sub	sp, #116	@ 0x74
 8015e58:	4607      	mov	r7, r0
 8015e5a:	460d      	mov	r5, r1
 8015e5c:	4614      	mov	r4, r2
 8015e5e:	d510      	bpl.n	8015e82 <_svfiprintf_r+0x36>
 8015e60:	690b      	ldr	r3, [r1, #16]
 8015e62:	b973      	cbnz	r3, 8015e82 <_svfiprintf_r+0x36>
 8015e64:	2140      	movs	r1, #64	@ 0x40
 8015e66:	f7ff fa3b 	bl	80152e0 <_malloc_r>
 8015e6a:	6028      	str	r0, [r5, #0]
 8015e6c:	6128      	str	r0, [r5, #16]
 8015e6e:	b930      	cbnz	r0, 8015e7e <_svfiprintf_r+0x32>
 8015e70:	230c      	movs	r3, #12
 8015e72:	603b      	str	r3, [r7, #0]
 8015e74:	f04f 30ff 	mov.w	r0, #4294967295
 8015e78:	b01d      	add	sp, #116	@ 0x74
 8015e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e7e:	2340      	movs	r3, #64	@ 0x40
 8015e80:	616b      	str	r3, [r5, #20]
 8015e82:	2300      	movs	r3, #0
 8015e84:	9309      	str	r3, [sp, #36]	@ 0x24
 8015e86:	2320      	movs	r3, #32
 8015e88:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015e8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8015e90:	2330      	movs	r3, #48	@ 0x30
 8015e92:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016030 <_svfiprintf_r+0x1e4>
 8015e96:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015e9a:	f04f 0901 	mov.w	r9, #1
 8015e9e:	4623      	mov	r3, r4
 8015ea0:	469a      	mov	sl, r3
 8015ea2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015ea6:	b10a      	cbz	r2, 8015eac <_svfiprintf_r+0x60>
 8015ea8:	2a25      	cmp	r2, #37	@ 0x25
 8015eaa:	d1f9      	bne.n	8015ea0 <_svfiprintf_r+0x54>
 8015eac:	ebba 0b04 	subs.w	fp, sl, r4
 8015eb0:	d00b      	beq.n	8015eca <_svfiprintf_r+0x7e>
 8015eb2:	465b      	mov	r3, fp
 8015eb4:	4622      	mov	r2, r4
 8015eb6:	4629      	mov	r1, r5
 8015eb8:	4638      	mov	r0, r7
 8015eba:	f7ff ff6b 	bl	8015d94 <__ssputs_r>
 8015ebe:	3001      	adds	r0, #1
 8015ec0:	f000 80a7 	beq.w	8016012 <_svfiprintf_r+0x1c6>
 8015ec4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015ec6:	445a      	add	r2, fp
 8015ec8:	9209      	str	r2, [sp, #36]	@ 0x24
 8015eca:	f89a 3000 	ldrb.w	r3, [sl]
 8015ece:	2b00      	cmp	r3, #0
 8015ed0:	f000 809f 	beq.w	8016012 <_svfiprintf_r+0x1c6>
 8015ed4:	2300      	movs	r3, #0
 8015ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8015eda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015ede:	f10a 0a01 	add.w	sl, sl, #1
 8015ee2:	9304      	str	r3, [sp, #16]
 8015ee4:	9307      	str	r3, [sp, #28]
 8015ee6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015eea:	931a      	str	r3, [sp, #104]	@ 0x68
 8015eec:	4654      	mov	r4, sl
 8015eee:	2205      	movs	r2, #5
 8015ef0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015ef4:	484e      	ldr	r0, [pc, #312]	@ (8016030 <_svfiprintf_r+0x1e4>)
 8015ef6:	f7ea fa1b 	bl	8000330 <memchr>
 8015efa:	9a04      	ldr	r2, [sp, #16]
 8015efc:	b9d8      	cbnz	r0, 8015f36 <_svfiprintf_r+0xea>
 8015efe:	06d0      	lsls	r0, r2, #27
 8015f00:	bf44      	itt	mi
 8015f02:	2320      	movmi	r3, #32
 8015f04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015f08:	0711      	lsls	r1, r2, #28
 8015f0a:	bf44      	itt	mi
 8015f0c:	232b      	movmi	r3, #43	@ 0x2b
 8015f0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015f12:	f89a 3000 	ldrb.w	r3, [sl]
 8015f16:	2b2a      	cmp	r3, #42	@ 0x2a
 8015f18:	d015      	beq.n	8015f46 <_svfiprintf_r+0xfa>
 8015f1a:	9a07      	ldr	r2, [sp, #28]
 8015f1c:	4654      	mov	r4, sl
 8015f1e:	2000      	movs	r0, #0
 8015f20:	f04f 0c0a 	mov.w	ip, #10
 8015f24:	4621      	mov	r1, r4
 8015f26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015f2a:	3b30      	subs	r3, #48	@ 0x30
 8015f2c:	2b09      	cmp	r3, #9
 8015f2e:	d94b      	bls.n	8015fc8 <_svfiprintf_r+0x17c>
 8015f30:	b1b0      	cbz	r0, 8015f60 <_svfiprintf_r+0x114>
 8015f32:	9207      	str	r2, [sp, #28]
 8015f34:	e014      	b.n	8015f60 <_svfiprintf_r+0x114>
 8015f36:	eba0 0308 	sub.w	r3, r0, r8
 8015f3a:	fa09 f303 	lsl.w	r3, r9, r3
 8015f3e:	4313      	orrs	r3, r2
 8015f40:	9304      	str	r3, [sp, #16]
 8015f42:	46a2      	mov	sl, r4
 8015f44:	e7d2      	b.n	8015eec <_svfiprintf_r+0xa0>
 8015f46:	9b03      	ldr	r3, [sp, #12]
 8015f48:	1d19      	adds	r1, r3, #4
 8015f4a:	681b      	ldr	r3, [r3, #0]
 8015f4c:	9103      	str	r1, [sp, #12]
 8015f4e:	2b00      	cmp	r3, #0
 8015f50:	bfbb      	ittet	lt
 8015f52:	425b      	neglt	r3, r3
 8015f54:	f042 0202 	orrlt.w	r2, r2, #2
 8015f58:	9307      	strge	r3, [sp, #28]
 8015f5a:	9307      	strlt	r3, [sp, #28]
 8015f5c:	bfb8      	it	lt
 8015f5e:	9204      	strlt	r2, [sp, #16]
 8015f60:	7823      	ldrb	r3, [r4, #0]
 8015f62:	2b2e      	cmp	r3, #46	@ 0x2e
 8015f64:	d10a      	bne.n	8015f7c <_svfiprintf_r+0x130>
 8015f66:	7863      	ldrb	r3, [r4, #1]
 8015f68:	2b2a      	cmp	r3, #42	@ 0x2a
 8015f6a:	d132      	bne.n	8015fd2 <_svfiprintf_r+0x186>
 8015f6c:	9b03      	ldr	r3, [sp, #12]
 8015f6e:	1d1a      	adds	r2, r3, #4
 8015f70:	681b      	ldr	r3, [r3, #0]
 8015f72:	9203      	str	r2, [sp, #12]
 8015f74:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015f78:	3402      	adds	r4, #2
 8015f7a:	9305      	str	r3, [sp, #20]
 8015f7c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016040 <_svfiprintf_r+0x1f4>
 8015f80:	7821      	ldrb	r1, [r4, #0]
 8015f82:	2203      	movs	r2, #3
 8015f84:	4650      	mov	r0, sl
 8015f86:	f7ea f9d3 	bl	8000330 <memchr>
 8015f8a:	b138      	cbz	r0, 8015f9c <_svfiprintf_r+0x150>
 8015f8c:	9b04      	ldr	r3, [sp, #16]
 8015f8e:	eba0 000a 	sub.w	r0, r0, sl
 8015f92:	2240      	movs	r2, #64	@ 0x40
 8015f94:	4082      	lsls	r2, r0
 8015f96:	4313      	orrs	r3, r2
 8015f98:	3401      	adds	r4, #1
 8015f9a:	9304      	str	r3, [sp, #16]
 8015f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015fa0:	4824      	ldr	r0, [pc, #144]	@ (8016034 <_svfiprintf_r+0x1e8>)
 8015fa2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015fa6:	2206      	movs	r2, #6
 8015fa8:	f7ea f9c2 	bl	8000330 <memchr>
 8015fac:	2800      	cmp	r0, #0
 8015fae:	d036      	beq.n	801601e <_svfiprintf_r+0x1d2>
 8015fb0:	4b21      	ldr	r3, [pc, #132]	@ (8016038 <_svfiprintf_r+0x1ec>)
 8015fb2:	bb1b      	cbnz	r3, 8015ffc <_svfiprintf_r+0x1b0>
 8015fb4:	9b03      	ldr	r3, [sp, #12]
 8015fb6:	3307      	adds	r3, #7
 8015fb8:	f023 0307 	bic.w	r3, r3, #7
 8015fbc:	3308      	adds	r3, #8
 8015fbe:	9303      	str	r3, [sp, #12]
 8015fc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015fc2:	4433      	add	r3, r6
 8015fc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8015fc6:	e76a      	b.n	8015e9e <_svfiprintf_r+0x52>
 8015fc8:	fb0c 3202 	mla	r2, ip, r2, r3
 8015fcc:	460c      	mov	r4, r1
 8015fce:	2001      	movs	r0, #1
 8015fd0:	e7a8      	b.n	8015f24 <_svfiprintf_r+0xd8>
 8015fd2:	2300      	movs	r3, #0
 8015fd4:	3401      	adds	r4, #1
 8015fd6:	9305      	str	r3, [sp, #20]
 8015fd8:	4619      	mov	r1, r3
 8015fda:	f04f 0c0a 	mov.w	ip, #10
 8015fde:	4620      	mov	r0, r4
 8015fe0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015fe4:	3a30      	subs	r2, #48	@ 0x30
 8015fe6:	2a09      	cmp	r2, #9
 8015fe8:	d903      	bls.n	8015ff2 <_svfiprintf_r+0x1a6>
 8015fea:	2b00      	cmp	r3, #0
 8015fec:	d0c6      	beq.n	8015f7c <_svfiprintf_r+0x130>
 8015fee:	9105      	str	r1, [sp, #20]
 8015ff0:	e7c4      	b.n	8015f7c <_svfiprintf_r+0x130>
 8015ff2:	fb0c 2101 	mla	r1, ip, r1, r2
 8015ff6:	4604      	mov	r4, r0
 8015ff8:	2301      	movs	r3, #1
 8015ffa:	e7f0      	b.n	8015fde <_svfiprintf_r+0x192>
 8015ffc:	ab03      	add	r3, sp, #12
 8015ffe:	9300      	str	r3, [sp, #0]
 8016000:	462a      	mov	r2, r5
 8016002:	4b0e      	ldr	r3, [pc, #56]	@ (801603c <_svfiprintf_r+0x1f0>)
 8016004:	a904      	add	r1, sp, #16
 8016006:	4638      	mov	r0, r7
 8016008:	f7fd fa52 	bl	80134b0 <_printf_float>
 801600c:	1c42      	adds	r2, r0, #1
 801600e:	4606      	mov	r6, r0
 8016010:	d1d6      	bne.n	8015fc0 <_svfiprintf_r+0x174>
 8016012:	89ab      	ldrh	r3, [r5, #12]
 8016014:	065b      	lsls	r3, r3, #25
 8016016:	f53f af2d 	bmi.w	8015e74 <_svfiprintf_r+0x28>
 801601a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801601c:	e72c      	b.n	8015e78 <_svfiprintf_r+0x2c>
 801601e:	ab03      	add	r3, sp, #12
 8016020:	9300      	str	r3, [sp, #0]
 8016022:	462a      	mov	r2, r5
 8016024:	4b05      	ldr	r3, [pc, #20]	@ (801603c <_svfiprintf_r+0x1f0>)
 8016026:	a904      	add	r1, sp, #16
 8016028:	4638      	mov	r0, r7
 801602a:	f7fd fcc9 	bl	80139c0 <_printf_i>
 801602e:	e7ed      	b.n	801600c <_svfiprintf_r+0x1c0>
 8016030:	08016d30 	.word	0x08016d30
 8016034:	08016d3a 	.word	0x08016d3a
 8016038:	080134b1 	.word	0x080134b1
 801603c:	08015d95 	.word	0x08015d95
 8016040:	08016d36 	.word	0x08016d36

08016044 <__sflush_r>:
 8016044:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801604c:	0716      	lsls	r6, r2, #28
 801604e:	4605      	mov	r5, r0
 8016050:	460c      	mov	r4, r1
 8016052:	d454      	bmi.n	80160fe <__sflush_r+0xba>
 8016054:	684b      	ldr	r3, [r1, #4]
 8016056:	2b00      	cmp	r3, #0
 8016058:	dc02      	bgt.n	8016060 <__sflush_r+0x1c>
 801605a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801605c:	2b00      	cmp	r3, #0
 801605e:	dd48      	ble.n	80160f2 <__sflush_r+0xae>
 8016060:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016062:	2e00      	cmp	r6, #0
 8016064:	d045      	beq.n	80160f2 <__sflush_r+0xae>
 8016066:	2300      	movs	r3, #0
 8016068:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801606c:	682f      	ldr	r7, [r5, #0]
 801606e:	6a21      	ldr	r1, [r4, #32]
 8016070:	602b      	str	r3, [r5, #0]
 8016072:	d030      	beq.n	80160d6 <__sflush_r+0x92>
 8016074:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8016076:	89a3      	ldrh	r3, [r4, #12]
 8016078:	0759      	lsls	r1, r3, #29
 801607a:	d505      	bpl.n	8016088 <__sflush_r+0x44>
 801607c:	6863      	ldr	r3, [r4, #4]
 801607e:	1ad2      	subs	r2, r2, r3
 8016080:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016082:	b10b      	cbz	r3, 8016088 <__sflush_r+0x44>
 8016084:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016086:	1ad2      	subs	r2, r2, r3
 8016088:	2300      	movs	r3, #0
 801608a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801608c:	6a21      	ldr	r1, [r4, #32]
 801608e:	4628      	mov	r0, r5
 8016090:	47b0      	blx	r6
 8016092:	1c43      	adds	r3, r0, #1
 8016094:	89a3      	ldrh	r3, [r4, #12]
 8016096:	d106      	bne.n	80160a6 <__sflush_r+0x62>
 8016098:	6829      	ldr	r1, [r5, #0]
 801609a:	291d      	cmp	r1, #29
 801609c:	d82b      	bhi.n	80160f6 <__sflush_r+0xb2>
 801609e:	4a2a      	ldr	r2, [pc, #168]	@ (8016148 <__sflush_r+0x104>)
 80160a0:	410a      	asrs	r2, r1
 80160a2:	07d6      	lsls	r6, r2, #31
 80160a4:	d427      	bmi.n	80160f6 <__sflush_r+0xb2>
 80160a6:	2200      	movs	r2, #0
 80160a8:	6062      	str	r2, [r4, #4]
 80160aa:	04d9      	lsls	r1, r3, #19
 80160ac:	6922      	ldr	r2, [r4, #16]
 80160ae:	6022      	str	r2, [r4, #0]
 80160b0:	d504      	bpl.n	80160bc <__sflush_r+0x78>
 80160b2:	1c42      	adds	r2, r0, #1
 80160b4:	d101      	bne.n	80160ba <__sflush_r+0x76>
 80160b6:	682b      	ldr	r3, [r5, #0]
 80160b8:	b903      	cbnz	r3, 80160bc <__sflush_r+0x78>
 80160ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80160bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80160be:	602f      	str	r7, [r5, #0]
 80160c0:	b1b9      	cbz	r1, 80160f2 <__sflush_r+0xae>
 80160c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80160c6:	4299      	cmp	r1, r3
 80160c8:	d002      	beq.n	80160d0 <__sflush_r+0x8c>
 80160ca:	4628      	mov	r0, r5
 80160cc:	f7fe fd5a 	bl	8014b84 <_free_r>
 80160d0:	2300      	movs	r3, #0
 80160d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80160d4:	e00d      	b.n	80160f2 <__sflush_r+0xae>
 80160d6:	2301      	movs	r3, #1
 80160d8:	4628      	mov	r0, r5
 80160da:	47b0      	blx	r6
 80160dc:	4602      	mov	r2, r0
 80160de:	1c50      	adds	r0, r2, #1
 80160e0:	d1c9      	bne.n	8016076 <__sflush_r+0x32>
 80160e2:	682b      	ldr	r3, [r5, #0]
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d0c6      	beq.n	8016076 <__sflush_r+0x32>
 80160e8:	2b1d      	cmp	r3, #29
 80160ea:	d001      	beq.n	80160f0 <__sflush_r+0xac>
 80160ec:	2b16      	cmp	r3, #22
 80160ee:	d11e      	bne.n	801612e <__sflush_r+0xea>
 80160f0:	602f      	str	r7, [r5, #0]
 80160f2:	2000      	movs	r0, #0
 80160f4:	e022      	b.n	801613c <__sflush_r+0xf8>
 80160f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80160fa:	b21b      	sxth	r3, r3
 80160fc:	e01b      	b.n	8016136 <__sflush_r+0xf2>
 80160fe:	690f      	ldr	r7, [r1, #16]
 8016100:	2f00      	cmp	r7, #0
 8016102:	d0f6      	beq.n	80160f2 <__sflush_r+0xae>
 8016104:	0793      	lsls	r3, r2, #30
 8016106:	680e      	ldr	r6, [r1, #0]
 8016108:	bf08      	it	eq
 801610a:	694b      	ldreq	r3, [r1, #20]
 801610c:	600f      	str	r7, [r1, #0]
 801610e:	bf18      	it	ne
 8016110:	2300      	movne	r3, #0
 8016112:	eba6 0807 	sub.w	r8, r6, r7
 8016116:	608b      	str	r3, [r1, #8]
 8016118:	f1b8 0f00 	cmp.w	r8, #0
 801611c:	dde9      	ble.n	80160f2 <__sflush_r+0xae>
 801611e:	6a21      	ldr	r1, [r4, #32]
 8016120:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016122:	4643      	mov	r3, r8
 8016124:	463a      	mov	r2, r7
 8016126:	4628      	mov	r0, r5
 8016128:	47b0      	blx	r6
 801612a:	2800      	cmp	r0, #0
 801612c:	dc08      	bgt.n	8016140 <__sflush_r+0xfc>
 801612e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016136:	81a3      	strh	r3, [r4, #12]
 8016138:	f04f 30ff 	mov.w	r0, #4294967295
 801613c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016140:	4407      	add	r7, r0
 8016142:	eba8 0800 	sub.w	r8, r8, r0
 8016146:	e7e7      	b.n	8016118 <__sflush_r+0xd4>
 8016148:	dfbffffe 	.word	0xdfbffffe

0801614c <_fflush_r>:
 801614c:	b538      	push	{r3, r4, r5, lr}
 801614e:	690b      	ldr	r3, [r1, #16]
 8016150:	4605      	mov	r5, r0
 8016152:	460c      	mov	r4, r1
 8016154:	b913      	cbnz	r3, 801615c <_fflush_r+0x10>
 8016156:	2500      	movs	r5, #0
 8016158:	4628      	mov	r0, r5
 801615a:	bd38      	pop	{r3, r4, r5, pc}
 801615c:	b118      	cbz	r0, 8016166 <_fflush_r+0x1a>
 801615e:	6a03      	ldr	r3, [r0, #32]
 8016160:	b90b      	cbnz	r3, 8016166 <_fflush_r+0x1a>
 8016162:	f7fd fdd9 	bl	8013d18 <__sinit>
 8016166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801616a:	2b00      	cmp	r3, #0
 801616c:	d0f3      	beq.n	8016156 <_fflush_r+0xa>
 801616e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016170:	07d0      	lsls	r0, r2, #31
 8016172:	d404      	bmi.n	801617e <_fflush_r+0x32>
 8016174:	0599      	lsls	r1, r3, #22
 8016176:	d402      	bmi.n	801617e <_fflush_r+0x32>
 8016178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801617a:	f7fd ff02 	bl	8013f82 <__retarget_lock_acquire_recursive>
 801617e:	4628      	mov	r0, r5
 8016180:	4621      	mov	r1, r4
 8016182:	f7ff ff5f 	bl	8016044 <__sflush_r>
 8016186:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016188:	07da      	lsls	r2, r3, #31
 801618a:	4605      	mov	r5, r0
 801618c:	d4e4      	bmi.n	8016158 <_fflush_r+0xc>
 801618e:	89a3      	ldrh	r3, [r4, #12]
 8016190:	059b      	lsls	r3, r3, #22
 8016192:	d4e1      	bmi.n	8016158 <_fflush_r+0xc>
 8016194:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016196:	f7fd fef5 	bl	8013f84 <__retarget_lock_release_recursive>
 801619a:	e7dd      	b.n	8016158 <_fflush_r+0xc>

0801619c <memmove>:
 801619c:	4288      	cmp	r0, r1
 801619e:	b510      	push	{r4, lr}
 80161a0:	eb01 0402 	add.w	r4, r1, r2
 80161a4:	d902      	bls.n	80161ac <memmove+0x10>
 80161a6:	4284      	cmp	r4, r0
 80161a8:	4623      	mov	r3, r4
 80161aa:	d807      	bhi.n	80161bc <memmove+0x20>
 80161ac:	1e43      	subs	r3, r0, #1
 80161ae:	42a1      	cmp	r1, r4
 80161b0:	d008      	beq.n	80161c4 <memmove+0x28>
 80161b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80161b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80161ba:	e7f8      	b.n	80161ae <memmove+0x12>
 80161bc:	4402      	add	r2, r0
 80161be:	4601      	mov	r1, r0
 80161c0:	428a      	cmp	r2, r1
 80161c2:	d100      	bne.n	80161c6 <memmove+0x2a>
 80161c4:	bd10      	pop	{r4, pc}
 80161c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80161ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80161ce:	e7f7      	b.n	80161c0 <memmove+0x24>

080161d0 <_sbrk_r>:
 80161d0:	b538      	push	{r3, r4, r5, lr}
 80161d2:	4d06      	ldr	r5, [pc, #24]	@ (80161ec <_sbrk_r+0x1c>)
 80161d4:	2300      	movs	r3, #0
 80161d6:	4604      	mov	r4, r0
 80161d8:	4608      	mov	r0, r1
 80161da:	602b      	str	r3, [r5, #0]
 80161dc:	f7ec f846 	bl	800226c <_sbrk>
 80161e0:	1c43      	adds	r3, r0, #1
 80161e2:	d102      	bne.n	80161ea <_sbrk_r+0x1a>
 80161e4:	682b      	ldr	r3, [r5, #0]
 80161e6:	b103      	cbz	r3, 80161ea <_sbrk_r+0x1a>
 80161e8:	6023      	str	r3, [r4, #0]
 80161ea:	bd38      	pop	{r3, r4, r5, pc}
 80161ec:	24004c60 	.word	0x24004c60

080161f0 <__assert_func>:
 80161f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80161f2:	4614      	mov	r4, r2
 80161f4:	461a      	mov	r2, r3
 80161f6:	4b09      	ldr	r3, [pc, #36]	@ (801621c <__assert_func+0x2c>)
 80161f8:	681b      	ldr	r3, [r3, #0]
 80161fa:	4605      	mov	r5, r0
 80161fc:	68d8      	ldr	r0, [r3, #12]
 80161fe:	b954      	cbnz	r4, 8016216 <__assert_func+0x26>
 8016200:	4b07      	ldr	r3, [pc, #28]	@ (8016220 <__assert_func+0x30>)
 8016202:	461c      	mov	r4, r3
 8016204:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016208:	9100      	str	r1, [sp, #0]
 801620a:	462b      	mov	r3, r5
 801620c:	4905      	ldr	r1, [pc, #20]	@ (8016224 <__assert_func+0x34>)
 801620e:	f000 f84f 	bl	80162b0 <fiprintf>
 8016212:	f000 f85f 	bl	80162d4 <abort>
 8016216:	4b04      	ldr	r3, [pc, #16]	@ (8016228 <__assert_func+0x38>)
 8016218:	e7f4      	b.n	8016204 <__assert_func+0x14>
 801621a:	bf00      	nop
 801621c:	2400027c 	.word	0x2400027c
 8016220:	08016d7c 	.word	0x08016d7c
 8016224:	08016d4e 	.word	0x08016d4e
 8016228:	08016d41 	.word	0x08016d41

0801622c <_calloc_r>:
 801622c:	b570      	push	{r4, r5, r6, lr}
 801622e:	fba1 5402 	umull	r5, r4, r1, r2
 8016232:	b93c      	cbnz	r4, 8016244 <_calloc_r+0x18>
 8016234:	4629      	mov	r1, r5
 8016236:	f7ff f853 	bl	80152e0 <_malloc_r>
 801623a:	4606      	mov	r6, r0
 801623c:	b928      	cbnz	r0, 801624a <_calloc_r+0x1e>
 801623e:	2600      	movs	r6, #0
 8016240:	4630      	mov	r0, r6
 8016242:	bd70      	pop	{r4, r5, r6, pc}
 8016244:	220c      	movs	r2, #12
 8016246:	6002      	str	r2, [r0, #0]
 8016248:	e7f9      	b.n	801623e <_calloc_r+0x12>
 801624a:	462a      	mov	r2, r5
 801624c:	4621      	mov	r1, r4
 801624e:	f7fd fdfc 	bl	8013e4a <memset>
 8016252:	e7f5      	b.n	8016240 <_calloc_r+0x14>

08016254 <_realloc_r>:
 8016254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016258:	4680      	mov	r8, r0
 801625a:	4615      	mov	r5, r2
 801625c:	460c      	mov	r4, r1
 801625e:	b921      	cbnz	r1, 801626a <_realloc_r+0x16>
 8016260:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016264:	4611      	mov	r1, r2
 8016266:	f7ff b83b 	b.w	80152e0 <_malloc_r>
 801626a:	b92a      	cbnz	r2, 8016278 <_realloc_r+0x24>
 801626c:	f7fe fc8a 	bl	8014b84 <_free_r>
 8016270:	2400      	movs	r4, #0
 8016272:	4620      	mov	r0, r4
 8016274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016278:	f000 f833 	bl	80162e2 <_malloc_usable_size_r>
 801627c:	4285      	cmp	r5, r0
 801627e:	4606      	mov	r6, r0
 8016280:	d802      	bhi.n	8016288 <_realloc_r+0x34>
 8016282:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8016286:	d8f4      	bhi.n	8016272 <_realloc_r+0x1e>
 8016288:	4629      	mov	r1, r5
 801628a:	4640      	mov	r0, r8
 801628c:	f7ff f828 	bl	80152e0 <_malloc_r>
 8016290:	4607      	mov	r7, r0
 8016292:	2800      	cmp	r0, #0
 8016294:	d0ec      	beq.n	8016270 <_realloc_r+0x1c>
 8016296:	42b5      	cmp	r5, r6
 8016298:	462a      	mov	r2, r5
 801629a:	4621      	mov	r1, r4
 801629c:	bf28      	it	cs
 801629e:	4632      	movcs	r2, r6
 80162a0:	f7fd fe79 	bl	8013f96 <memcpy>
 80162a4:	4621      	mov	r1, r4
 80162a6:	4640      	mov	r0, r8
 80162a8:	f7fe fc6c 	bl	8014b84 <_free_r>
 80162ac:	463c      	mov	r4, r7
 80162ae:	e7e0      	b.n	8016272 <_realloc_r+0x1e>

080162b0 <fiprintf>:
 80162b0:	b40e      	push	{r1, r2, r3}
 80162b2:	b503      	push	{r0, r1, lr}
 80162b4:	4601      	mov	r1, r0
 80162b6:	ab03      	add	r3, sp, #12
 80162b8:	4805      	ldr	r0, [pc, #20]	@ (80162d0 <fiprintf+0x20>)
 80162ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80162be:	6800      	ldr	r0, [r0, #0]
 80162c0:	9301      	str	r3, [sp, #4]
 80162c2:	f000 f83f 	bl	8016344 <_vfiprintf_r>
 80162c6:	b002      	add	sp, #8
 80162c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80162cc:	b003      	add	sp, #12
 80162ce:	4770      	bx	lr
 80162d0:	2400027c 	.word	0x2400027c

080162d4 <abort>:
 80162d4:	b508      	push	{r3, lr}
 80162d6:	2006      	movs	r0, #6
 80162d8:	f000 fa08 	bl	80166ec <raise>
 80162dc:	2001      	movs	r0, #1
 80162de:	f7eb ff4d 	bl	800217c <_exit>

080162e2 <_malloc_usable_size_r>:
 80162e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80162e6:	1f18      	subs	r0, r3, #4
 80162e8:	2b00      	cmp	r3, #0
 80162ea:	bfbc      	itt	lt
 80162ec:	580b      	ldrlt	r3, [r1, r0]
 80162ee:	18c0      	addlt	r0, r0, r3
 80162f0:	4770      	bx	lr

080162f2 <__sfputc_r>:
 80162f2:	6893      	ldr	r3, [r2, #8]
 80162f4:	3b01      	subs	r3, #1
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	b410      	push	{r4}
 80162fa:	6093      	str	r3, [r2, #8]
 80162fc:	da08      	bge.n	8016310 <__sfputc_r+0x1e>
 80162fe:	6994      	ldr	r4, [r2, #24]
 8016300:	42a3      	cmp	r3, r4
 8016302:	db01      	blt.n	8016308 <__sfputc_r+0x16>
 8016304:	290a      	cmp	r1, #10
 8016306:	d103      	bne.n	8016310 <__sfputc_r+0x1e>
 8016308:	f85d 4b04 	ldr.w	r4, [sp], #4
 801630c:	f000 b932 	b.w	8016574 <__swbuf_r>
 8016310:	6813      	ldr	r3, [r2, #0]
 8016312:	1c58      	adds	r0, r3, #1
 8016314:	6010      	str	r0, [r2, #0]
 8016316:	7019      	strb	r1, [r3, #0]
 8016318:	4608      	mov	r0, r1
 801631a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801631e:	4770      	bx	lr

08016320 <__sfputs_r>:
 8016320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016322:	4606      	mov	r6, r0
 8016324:	460f      	mov	r7, r1
 8016326:	4614      	mov	r4, r2
 8016328:	18d5      	adds	r5, r2, r3
 801632a:	42ac      	cmp	r4, r5
 801632c:	d101      	bne.n	8016332 <__sfputs_r+0x12>
 801632e:	2000      	movs	r0, #0
 8016330:	e007      	b.n	8016342 <__sfputs_r+0x22>
 8016332:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016336:	463a      	mov	r2, r7
 8016338:	4630      	mov	r0, r6
 801633a:	f7ff ffda 	bl	80162f2 <__sfputc_r>
 801633e:	1c43      	adds	r3, r0, #1
 8016340:	d1f3      	bne.n	801632a <__sfputs_r+0xa>
 8016342:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016344 <_vfiprintf_r>:
 8016344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016348:	460d      	mov	r5, r1
 801634a:	b09d      	sub	sp, #116	@ 0x74
 801634c:	4614      	mov	r4, r2
 801634e:	4698      	mov	r8, r3
 8016350:	4606      	mov	r6, r0
 8016352:	b118      	cbz	r0, 801635c <_vfiprintf_r+0x18>
 8016354:	6a03      	ldr	r3, [r0, #32]
 8016356:	b90b      	cbnz	r3, 801635c <_vfiprintf_r+0x18>
 8016358:	f7fd fcde 	bl	8013d18 <__sinit>
 801635c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801635e:	07d9      	lsls	r1, r3, #31
 8016360:	d405      	bmi.n	801636e <_vfiprintf_r+0x2a>
 8016362:	89ab      	ldrh	r3, [r5, #12]
 8016364:	059a      	lsls	r2, r3, #22
 8016366:	d402      	bmi.n	801636e <_vfiprintf_r+0x2a>
 8016368:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801636a:	f7fd fe0a 	bl	8013f82 <__retarget_lock_acquire_recursive>
 801636e:	89ab      	ldrh	r3, [r5, #12]
 8016370:	071b      	lsls	r3, r3, #28
 8016372:	d501      	bpl.n	8016378 <_vfiprintf_r+0x34>
 8016374:	692b      	ldr	r3, [r5, #16]
 8016376:	b99b      	cbnz	r3, 80163a0 <_vfiprintf_r+0x5c>
 8016378:	4629      	mov	r1, r5
 801637a:	4630      	mov	r0, r6
 801637c:	f000 f938 	bl	80165f0 <__swsetup_r>
 8016380:	b170      	cbz	r0, 80163a0 <_vfiprintf_r+0x5c>
 8016382:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016384:	07dc      	lsls	r4, r3, #31
 8016386:	d504      	bpl.n	8016392 <_vfiprintf_r+0x4e>
 8016388:	f04f 30ff 	mov.w	r0, #4294967295
 801638c:	b01d      	add	sp, #116	@ 0x74
 801638e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016392:	89ab      	ldrh	r3, [r5, #12]
 8016394:	0598      	lsls	r0, r3, #22
 8016396:	d4f7      	bmi.n	8016388 <_vfiprintf_r+0x44>
 8016398:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801639a:	f7fd fdf3 	bl	8013f84 <__retarget_lock_release_recursive>
 801639e:	e7f3      	b.n	8016388 <_vfiprintf_r+0x44>
 80163a0:	2300      	movs	r3, #0
 80163a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80163a4:	2320      	movs	r3, #32
 80163a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80163aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80163ae:	2330      	movs	r3, #48	@ 0x30
 80163b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016560 <_vfiprintf_r+0x21c>
 80163b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80163b8:	f04f 0901 	mov.w	r9, #1
 80163bc:	4623      	mov	r3, r4
 80163be:	469a      	mov	sl, r3
 80163c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80163c4:	b10a      	cbz	r2, 80163ca <_vfiprintf_r+0x86>
 80163c6:	2a25      	cmp	r2, #37	@ 0x25
 80163c8:	d1f9      	bne.n	80163be <_vfiprintf_r+0x7a>
 80163ca:	ebba 0b04 	subs.w	fp, sl, r4
 80163ce:	d00b      	beq.n	80163e8 <_vfiprintf_r+0xa4>
 80163d0:	465b      	mov	r3, fp
 80163d2:	4622      	mov	r2, r4
 80163d4:	4629      	mov	r1, r5
 80163d6:	4630      	mov	r0, r6
 80163d8:	f7ff ffa2 	bl	8016320 <__sfputs_r>
 80163dc:	3001      	adds	r0, #1
 80163de:	f000 80a7 	beq.w	8016530 <_vfiprintf_r+0x1ec>
 80163e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80163e4:	445a      	add	r2, fp
 80163e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80163e8:	f89a 3000 	ldrb.w	r3, [sl]
 80163ec:	2b00      	cmp	r3, #0
 80163ee:	f000 809f 	beq.w	8016530 <_vfiprintf_r+0x1ec>
 80163f2:	2300      	movs	r3, #0
 80163f4:	f04f 32ff 	mov.w	r2, #4294967295
 80163f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80163fc:	f10a 0a01 	add.w	sl, sl, #1
 8016400:	9304      	str	r3, [sp, #16]
 8016402:	9307      	str	r3, [sp, #28]
 8016404:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016408:	931a      	str	r3, [sp, #104]	@ 0x68
 801640a:	4654      	mov	r4, sl
 801640c:	2205      	movs	r2, #5
 801640e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016412:	4853      	ldr	r0, [pc, #332]	@ (8016560 <_vfiprintf_r+0x21c>)
 8016414:	f7e9 ff8c 	bl	8000330 <memchr>
 8016418:	9a04      	ldr	r2, [sp, #16]
 801641a:	b9d8      	cbnz	r0, 8016454 <_vfiprintf_r+0x110>
 801641c:	06d1      	lsls	r1, r2, #27
 801641e:	bf44      	itt	mi
 8016420:	2320      	movmi	r3, #32
 8016422:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016426:	0713      	lsls	r3, r2, #28
 8016428:	bf44      	itt	mi
 801642a:	232b      	movmi	r3, #43	@ 0x2b
 801642c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016430:	f89a 3000 	ldrb.w	r3, [sl]
 8016434:	2b2a      	cmp	r3, #42	@ 0x2a
 8016436:	d015      	beq.n	8016464 <_vfiprintf_r+0x120>
 8016438:	9a07      	ldr	r2, [sp, #28]
 801643a:	4654      	mov	r4, sl
 801643c:	2000      	movs	r0, #0
 801643e:	f04f 0c0a 	mov.w	ip, #10
 8016442:	4621      	mov	r1, r4
 8016444:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016448:	3b30      	subs	r3, #48	@ 0x30
 801644a:	2b09      	cmp	r3, #9
 801644c:	d94b      	bls.n	80164e6 <_vfiprintf_r+0x1a2>
 801644e:	b1b0      	cbz	r0, 801647e <_vfiprintf_r+0x13a>
 8016450:	9207      	str	r2, [sp, #28]
 8016452:	e014      	b.n	801647e <_vfiprintf_r+0x13a>
 8016454:	eba0 0308 	sub.w	r3, r0, r8
 8016458:	fa09 f303 	lsl.w	r3, r9, r3
 801645c:	4313      	orrs	r3, r2
 801645e:	9304      	str	r3, [sp, #16]
 8016460:	46a2      	mov	sl, r4
 8016462:	e7d2      	b.n	801640a <_vfiprintf_r+0xc6>
 8016464:	9b03      	ldr	r3, [sp, #12]
 8016466:	1d19      	adds	r1, r3, #4
 8016468:	681b      	ldr	r3, [r3, #0]
 801646a:	9103      	str	r1, [sp, #12]
 801646c:	2b00      	cmp	r3, #0
 801646e:	bfbb      	ittet	lt
 8016470:	425b      	neglt	r3, r3
 8016472:	f042 0202 	orrlt.w	r2, r2, #2
 8016476:	9307      	strge	r3, [sp, #28]
 8016478:	9307      	strlt	r3, [sp, #28]
 801647a:	bfb8      	it	lt
 801647c:	9204      	strlt	r2, [sp, #16]
 801647e:	7823      	ldrb	r3, [r4, #0]
 8016480:	2b2e      	cmp	r3, #46	@ 0x2e
 8016482:	d10a      	bne.n	801649a <_vfiprintf_r+0x156>
 8016484:	7863      	ldrb	r3, [r4, #1]
 8016486:	2b2a      	cmp	r3, #42	@ 0x2a
 8016488:	d132      	bne.n	80164f0 <_vfiprintf_r+0x1ac>
 801648a:	9b03      	ldr	r3, [sp, #12]
 801648c:	1d1a      	adds	r2, r3, #4
 801648e:	681b      	ldr	r3, [r3, #0]
 8016490:	9203      	str	r2, [sp, #12]
 8016492:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016496:	3402      	adds	r4, #2
 8016498:	9305      	str	r3, [sp, #20]
 801649a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016570 <_vfiprintf_r+0x22c>
 801649e:	7821      	ldrb	r1, [r4, #0]
 80164a0:	2203      	movs	r2, #3
 80164a2:	4650      	mov	r0, sl
 80164a4:	f7e9 ff44 	bl	8000330 <memchr>
 80164a8:	b138      	cbz	r0, 80164ba <_vfiprintf_r+0x176>
 80164aa:	9b04      	ldr	r3, [sp, #16]
 80164ac:	eba0 000a 	sub.w	r0, r0, sl
 80164b0:	2240      	movs	r2, #64	@ 0x40
 80164b2:	4082      	lsls	r2, r0
 80164b4:	4313      	orrs	r3, r2
 80164b6:	3401      	adds	r4, #1
 80164b8:	9304      	str	r3, [sp, #16]
 80164ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80164be:	4829      	ldr	r0, [pc, #164]	@ (8016564 <_vfiprintf_r+0x220>)
 80164c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80164c4:	2206      	movs	r2, #6
 80164c6:	f7e9 ff33 	bl	8000330 <memchr>
 80164ca:	2800      	cmp	r0, #0
 80164cc:	d03f      	beq.n	801654e <_vfiprintf_r+0x20a>
 80164ce:	4b26      	ldr	r3, [pc, #152]	@ (8016568 <_vfiprintf_r+0x224>)
 80164d0:	bb1b      	cbnz	r3, 801651a <_vfiprintf_r+0x1d6>
 80164d2:	9b03      	ldr	r3, [sp, #12]
 80164d4:	3307      	adds	r3, #7
 80164d6:	f023 0307 	bic.w	r3, r3, #7
 80164da:	3308      	adds	r3, #8
 80164dc:	9303      	str	r3, [sp, #12]
 80164de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80164e0:	443b      	add	r3, r7
 80164e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80164e4:	e76a      	b.n	80163bc <_vfiprintf_r+0x78>
 80164e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80164ea:	460c      	mov	r4, r1
 80164ec:	2001      	movs	r0, #1
 80164ee:	e7a8      	b.n	8016442 <_vfiprintf_r+0xfe>
 80164f0:	2300      	movs	r3, #0
 80164f2:	3401      	adds	r4, #1
 80164f4:	9305      	str	r3, [sp, #20]
 80164f6:	4619      	mov	r1, r3
 80164f8:	f04f 0c0a 	mov.w	ip, #10
 80164fc:	4620      	mov	r0, r4
 80164fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016502:	3a30      	subs	r2, #48	@ 0x30
 8016504:	2a09      	cmp	r2, #9
 8016506:	d903      	bls.n	8016510 <_vfiprintf_r+0x1cc>
 8016508:	2b00      	cmp	r3, #0
 801650a:	d0c6      	beq.n	801649a <_vfiprintf_r+0x156>
 801650c:	9105      	str	r1, [sp, #20]
 801650e:	e7c4      	b.n	801649a <_vfiprintf_r+0x156>
 8016510:	fb0c 2101 	mla	r1, ip, r1, r2
 8016514:	4604      	mov	r4, r0
 8016516:	2301      	movs	r3, #1
 8016518:	e7f0      	b.n	80164fc <_vfiprintf_r+0x1b8>
 801651a:	ab03      	add	r3, sp, #12
 801651c:	9300      	str	r3, [sp, #0]
 801651e:	462a      	mov	r2, r5
 8016520:	4b12      	ldr	r3, [pc, #72]	@ (801656c <_vfiprintf_r+0x228>)
 8016522:	a904      	add	r1, sp, #16
 8016524:	4630      	mov	r0, r6
 8016526:	f7fc ffc3 	bl	80134b0 <_printf_float>
 801652a:	4607      	mov	r7, r0
 801652c:	1c78      	adds	r0, r7, #1
 801652e:	d1d6      	bne.n	80164de <_vfiprintf_r+0x19a>
 8016530:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016532:	07d9      	lsls	r1, r3, #31
 8016534:	d405      	bmi.n	8016542 <_vfiprintf_r+0x1fe>
 8016536:	89ab      	ldrh	r3, [r5, #12]
 8016538:	059a      	lsls	r2, r3, #22
 801653a:	d402      	bmi.n	8016542 <_vfiprintf_r+0x1fe>
 801653c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801653e:	f7fd fd21 	bl	8013f84 <__retarget_lock_release_recursive>
 8016542:	89ab      	ldrh	r3, [r5, #12]
 8016544:	065b      	lsls	r3, r3, #25
 8016546:	f53f af1f 	bmi.w	8016388 <_vfiprintf_r+0x44>
 801654a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801654c:	e71e      	b.n	801638c <_vfiprintf_r+0x48>
 801654e:	ab03      	add	r3, sp, #12
 8016550:	9300      	str	r3, [sp, #0]
 8016552:	462a      	mov	r2, r5
 8016554:	4b05      	ldr	r3, [pc, #20]	@ (801656c <_vfiprintf_r+0x228>)
 8016556:	a904      	add	r1, sp, #16
 8016558:	4630      	mov	r0, r6
 801655a:	f7fd fa31 	bl	80139c0 <_printf_i>
 801655e:	e7e4      	b.n	801652a <_vfiprintf_r+0x1e6>
 8016560:	08016d30 	.word	0x08016d30
 8016564:	08016d3a 	.word	0x08016d3a
 8016568:	080134b1 	.word	0x080134b1
 801656c:	08016321 	.word	0x08016321
 8016570:	08016d36 	.word	0x08016d36

08016574 <__swbuf_r>:
 8016574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016576:	460e      	mov	r6, r1
 8016578:	4614      	mov	r4, r2
 801657a:	4605      	mov	r5, r0
 801657c:	b118      	cbz	r0, 8016586 <__swbuf_r+0x12>
 801657e:	6a03      	ldr	r3, [r0, #32]
 8016580:	b90b      	cbnz	r3, 8016586 <__swbuf_r+0x12>
 8016582:	f7fd fbc9 	bl	8013d18 <__sinit>
 8016586:	69a3      	ldr	r3, [r4, #24]
 8016588:	60a3      	str	r3, [r4, #8]
 801658a:	89a3      	ldrh	r3, [r4, #12]
 801658c:	071a      	lsls	r2, r3, #28
 801658e:	d501      	bpl.n	8016594 <__swbuf_r+0x20>
 8016590:	6923      	ldr	r3, [r4, #16]
 8016592:	b943      	cbnz	r3, 80165a6 <__swbuf_r+0x32>
 8016594:	4621      	mov	r1, r4
 8016596:	4628      	mov	r0, r5
 8016598:	f000 f82a 	bl	80165f0 <__swsetup_r>
 801659c:	b118      	cbz	r0, 80165a6 <__swbuf_r+0x32>
 801659e:	f04f 37ff 	mov.w	r7, #4294967295
 80165a2:	4638      	mov	r0, r7
 80165a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80165a6:	6823      	ldr	r3, [r4, #0]
 80165a8:	6922      	ldr	r2, [r4, #16]
 80165aa:	1a98      	subs	r0, r3, r2
 80165ac:	6963      	ldr	r3, [r4, #20]
 80165ae:	b2f6      	uxtb	r6, r6
 80165b0:	4283      	cmp	r3, r0
 80165b2:	4637      	mov	r7, r6
 80165b4:	dc05      	bgt.n	80165c2 <__swbuf_r+0x4e>
 80165b6:	4621      	mov	r1, r4
 80165b8:	4628      	mov	r0, r5
 80165ba:	f7ff fdc7 	bl	801614c <_fflush_r>
 80165be:	2800      	cmp	r0, #0
 80165c0:	d1ed      	bne.n	801659e <__swbuf_r+0x2a>
 80165c2:	68a3      	ldr	r3, [r4, #8]
 80165c4:	3b01      	subs	r3, #1
 80165c6:	60a3      	str	r3, [r4, #8]
 80165c8:	6823      	ldr	r3, [r4, #0]
 80165ca:	1c5a      	adds	r2, r3, #1
 80165cc:	6022      	str	r2, [r4, #0]
 80165ce:	701e      	strb	r6, [r3, #0]
 80165d0:	6962      	ldr	r2, [r4, #20]
 80165d2:	1c43      	adds	r3, r0, #1
 80165d4:	429a      	cmp	r2, r3
 80165d6:	d004      	beq.n	80165e2 <__swbuf_r+0x6e>
 80165d8:	89a3      	ldrh	r3, [r4, #12]
 80165da:	07db      	lsls	r3, r3, #31
 80165dc:	d5e1      	bpl.n	80165a2 <__swbuf_r+0x2e>
 80165de:	2e0a      	cmp	r6, #10
 80165e0:	d1df      	bne.n	80165a2 <__swbuf_r+0x2e>
 80165e2:	4621      	mov	r1, r4
 80165e4:	4628      	mov	r0, r5
 80165e6:	f7ff fdb1 	bl	801614c <_fflush_r>
 80165ea:	2800      	cmp	r0, #0
 80165ec:	d0d9      	beq.n	80165a2 <__swbuf_r+0x2e>
 80165ee:	e7d6      	b.n	801659e <__swbuf_r+0x2a>

080165f0 <__swsetup_r>:
 80165f0:	b538      	push	{r3, r4, r5, lr}
 80165f2:	4b29      	ldr	r3, [pc, #164]	@ (8016698 <__swsetup_r+0xa8>)
 80165f4:	4605      	mov	r5, r0
 80165f6:	6818      	ldr	r0, [r3, #0]
 80165f8:	460c      	mov	r4, r1
 80165fa:	b118      	cbz	r0, 8016604 <__swsetup_r+0x14>
 80165fc:	6a03      	ldr	r3, [r0, #32]
 80165fe:	b90b      	cbnz	r3, 8016604 <__swsetup_r+0x14>
 8016600:	f7fd fb8a 	bl	8013d18 <__sinit>
 8016604:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016608:	0719      	lsls	r1, r3, #28
 801660a:	d422      	bmi.n	8016652 <__swsetup_r+0x62>
 801660c:	06da      	lsls	r2, r3, #27
 801660e:	d407      	bmi.n	8016620 <__swsetup_r+0x30>
 8016610:	2209      	movs	r2, #9
 8016612:	602a      	str	r2, [r5, #0]
 8016614:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016618:	81a3      	strh	r3, [r4, #12]
 801661a:	f04f 30ff 	mov.w	r0, #4294967295
 801661e:	e033      	b.n	8016688 <__swsetup_r+0x98>
 8016620:	0758      	lsls	r0, r3, #29
 8016622:	d512      	bpl.n	801664a <__swsetup_r+0x5a>
 8016624:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016626:	b141      	cbz	r1, 801663a <__swsetup_r+0x4a>
 8016628:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801662c:	4299      	cmp	r1, r3
 801662e:	d002      	beq.n	8016636 <__swsetup_r+0x46>
 8016630:	4628      	mov	r0, r5
 8016632:	f7fe faa7 	bl	8014b84 <_free_r>
 8016636:	2300      	movs	r3, #0
 8016638:	6363      	str	r3, [r4, #52]	@ 0x34
 801663a:	89a3      	ldrh	r3, [r4, #12]
 801663c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8016640:	81a3      	strh	r3, [r4, #12]
 8016642:	2300      	movs	r3, #0
 8016644:	6063      	str	r3, [r4, #4]
 8016646:	6923      	ldr	r3, [r4, #16]
 8016648:	6023      	str	r3, [r4, #0]
 801664a:	89a3      	ldrh	r3, [r4, #12]
 801664c:	f043 0308 	orr.w	r3, r3, #8
 8016650:	81a3      	strh	r3, [r4, #12]
 8016652:	6923      	ldr	r3, [r4, #16]
 8016654:	b94b      	cbnz	r3, 801666a <__swsetup_r+0x7a>
 8016656:	89a3      	ldrh	r3, [r4, #12]
 8016658:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801665c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016660:	d003      	beq.n	801666a <__swsetup_r+0x7a>
 8016662:	4621      	mov	r1, r4
 8016664:	4628      	mov	r0, r5
 8016666:	f000 f883 	bl	8016770 <__smakebuf_r>
 801666a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801666e:	f013 0201 	ands.w	r2, r3, #1
 8016672:	d00a      	beq.n	801668a <__swsetup_r+0x9a>
 8016674:	2200      	movs	r2, #0
 8016676:	60a2      	str	r2, [r4, #8]
 8016678:	6962      	ldr	r2, [r4, #20]
 801667a:	4252      	negs	r2, r2
 801667c:	61a2      	str	r2, [r4, #24]
 801667e:	6922      	ldr	r2, [r4, #16]
 8016680:	b942      	cbnz	r2, 8016694 <__swsetup_r+0xa4>
 8016682:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8016686:	d1c5      	bne.n	8016614 <__swsetup_r+0x24>
 8016688:	bd38      	pop	{r3, r4, r5, pc}
 801668a:	0799      	lsls	r1, r3, #30
 801668c:	bf58      	it	pl
 801668e:	6962      	ldrpl	r2, [r4, #20]
 8016690:	60a2      	str	r2, [r4, #8]
 8016692:	e7f4      	b.n	801667e <__swsetup_r+0x8e>
 8016694:	2000      	movs	r0, #0
 8016696:	e7f7      	b.n	8016688 <__swsetup_r+0x98>
 8016698:	2400027c 	.word	0x2400027c

0801669c <_raise_r>:
 801669c:	291f      	cmp	r1, #31
 801669e:	b538      	push	{r3, r4, r5, lr}
 80166a0:	4605      	mov	r5, r0
 80166a2:	460c      	mov	r4, r1
 80166a4:	d904      	bls.n	80166b0 <_raise_r+0x14>
 80166a6:	2316      	movs	r3, #22
 80166a8:	6003      	str	r3, [r0, #0]
 80166aa:	f04f 30ff 	mov.w	r0, #4294967295
 80166ae:	bd38      	pop	{r3, r4, r5, pc}
 80166b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80166b2:	b112      	cbz	r2, 80166ba <_raise_r+0x1e>
 80166b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80166b8:	b94b      	cbnz	r3, 80166ce <_raise_r+0x32>
 80166ba:	4628      	mov	r0, r5
 80166bc:	f000 f830 	bl	8016720 <_getpid_r>
 80166c0:	4622      	mov	r2, r4
 80166c2:	4601      	mov	r1, r0
 80166c4:	4628      	mov	r0, r5
 80166c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80166ca:	f000 b817 	b.w	80166fc <_kill_r>
 80166ce:	2b01      	cmp	r3, #1
 80166d0:	d00a      	beq.n	80166e8 <_raise_r+0x4c>
 80166d2:	1c59      	adds	r1, r3, #1
 80166d4:	d103      	bne.n	80166de <_raise_r+0x42>
 80166d6:	2316      	movs	r3, #22
 80166d8:	6003      	str	r3, [r0, #0]
 80166da:	2001      	movs	r0, #1
 80166dc:	e7e7      	b.n	80166ae <_raise_r+0x12>
 80166de:	2100      	movs	r1, #0
 80166e0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80166e4:	4620      	mov	r0, r4
 80166e6:	4798      	blx	r3
 80166e8:	2000      	movs	r0, #0
 80166ea:	e7e0      	b.n	80166ae <_raise_r+0x12>

080166ec <raise>:
 80166ec:	4b02      	ldr	r3, [pc, #8]	@ (80166f8 <raise+0xc>)
 80166ee:	4601      	mov	r1, r0
 80166f0:	6818      	ldr	r0, [r3, #0]
 80166f2:	f7ff bfd3 	b.w	801669c <_raise_r>
 80166f6:	bf00      	nop
 80166f8:	2400027c 	.word	0x2400027c

080166fc <_kill_r>:
 80166fc:	b538      	push	{r3, r4, r5, lr}
 80166fe:	4d07      	ldr	r5, [pc, #28]	@ (801671c <_kill_r+0x20>)
 8016700:	2300      	movs	r3, #0
 8016702:	4604      	mov	r4, r0
 8016704:	4608      	mov	r0, r1
 8016706:	4611      	mov	r1, r2
 8016708:	602b      	str	r3, [r5, #0]
 801670a:	f7eb fd27 	bl	800215c <_kill>
 801670e:	1c43      	adds	r3, r0, #1
 8016710:	d102      	bne.n	8016718 <_kill_r+0x1c>
 8016712:	682b      	ldr	r3, [r5, #0]
 8016714:	b103      	cbz	r3, 8016718 <_kill_r+0x1c>
 8016716:	6023      	str	r3, [r4, #0]
 8016718:	bd38      	pop	{r3, r4, r5, pc}
 801671a:	bf00      	nop
 801671c:	24004c60 	.word	0x24004c60

08016720 <_getpid_r>:
 8016720:	f7eb bd14 	b.w	800214c <_getpid>

08016724 <__swhatbuf_r>:
 8016724:	b570      	push	{r4, r5, r6, lr}
 8016726:	460c      	mov	r4, r1
 8016728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801672c:	2900      	cmp	r1, #0
 801672e:	b096      	sub	sp, #88	@ 0x58
 8016730:	4615      	mov	r5, r2
 8016732:	461e      	mov	r6, r3
 8016734:	da0d      	bge.n	8016752 <__swhatbuf_r+0x2e>
 8016736:	89a3      	ldrh	r3, [r4, #12]
 8016738:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801673c:	f04f 0100 	mov.w	r1, #0
 8016740:	bf14      	ite	ne
 8016742:	2340      	movne	r3, #64	@ 0x40
 8016744:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016748:	2000      	movs	r0, #0
 801674a:	6031      	str	r1, [r6, #0]
 801674c:	602b      	str	r3, [r5, #0]
 801674e:	b016      	add	sp, #88	@ 0x58
 8016750:	bd70      	pop	{r4, r5, r6, pc}
 8016752:	466a      	mov	r2, sp
 8016754:	f000 f848 	bl	80167e8 <_fstat_r>
 8016758:	2800      	cmp	r0, #0
 801675a:	dbec      	blt.n	8016736 <__swhatbuf_r+0x12>
 801675c:	9901      	ldr	r1, [sp, #4]
 801675e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8016762:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8016766:	4259      	negs	r1, r3
 8016768:	4159      	adcs	r1, r3
 801676a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801676e:	e7eb      	b.n	8016748 <__swhatbuf_r+0x24>

08016770 <__smakebuf_r>:
 8016770:	898b      	ldrh	r3, [r1, #12]
 8016772:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016774:	079d      	lsls	r5, r3, #30
 8016776:	4606      	mov	r6, r0
 8016778:	460c      	mov	r4, r1
 801677a:	d507      	bpl.n	801678c <__smakebuf_r+0x1c>
 801677c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016780:	6023      	str	r3, [r4, #0]
 8016782:	6123      	str	r3, [r4, #16]
 8016784:	2301      	movs	r3, #1
 8016786:	6163      	str	r3, [r4, #20]
 8016788:	b003      	add	sp, #12
 801678a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801678c:	ab01      	add	r3, sp, #4
 801678e:	466a      	mov	r2, sp
 8016790:	f7ff ffc8 	bl	8016724 <__swhatbuf_r>
 8016794:	9f00      	ldr	r7, [sp, #0]
 8016796:	4605      	mov	r5, r0
 8016798:	4639      	mov	r1, r7
 801679a:	4630      	mov	r0, r6
 801679c:	f7fe fda0 	bl	80152e0 <_malloc_r>
 80167a0:	b948      	cbnz	r0, 80167b6 <__smakebuf_r+0x46>
 80167a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80167a6:	059a      	lsls	r2, r3, #22
 80167a8:	d4ee      	bmi.n	8016788 <__smakebuf_r+0x18>
 80167aa:	f023 0303 	bic.w	r3, r3, #3
 80167ae:	f043 0302 	orr.w	r3, r3, #2
 80167b2:	81a3      	strh	r3, [r4, #12]
 80167b4:	e7e2      	b.n	801677c <__smakebuf_r+0xc>
 80167b6:	89a3      	ldrh	r3, [r4, #12]
 80167b8:	6020      	str	r0, [r4, #0]
 80167ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80167be:	81a3      	strh	r3, [r4, #12]
 80167c0:	9b01      	ldr	r3, [sp, #4]
 80167c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80167c6:	b15b      	cbz	r3, 80167e0 <__smakebuf_r+0x70>
 80167c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80167cc:	4630      	mov	r0, r6
 80167ce:	f000 f81d 	bl	801680c <_isatty_r>
 80167d2:	b128      	cbz	r0, 80167e0 <__smakebuf_r+0x70>
 80167d4:	89a3      	ldrh	r3, [r4, #12]
 80167d6:	f023 0303 	bic.w	r3, r3, #3
 80167da:	f043 0301 	orr.w	r3, r3, #1
 80167de:	81a3      	strh	r3, [r4, #12]
 80167e0:	89a3      	ldrh	r3, [r4, #12]
 80167e2:	431d      	orrs	r5, r3
 80167e4:	81a5      	strh	r5, [r4, #12]
 80167e6:	e7cf      	b.n	8016788 <__smakebuf_r+0x18>

080167e8 <_fstat_r>:
 80167e8:	b538      	push	{r3, r4, r5, lr}
 80167ea:	4d07      	ldr	r5, [pc, #28]	@ (8016808 <_fstat_r+0x20>)
 80167ec:	2300      	movs	r3, #0
 80167ee:	4604      	mov	r4, r0
 80167f0:	4608      	mov	r0, r1
 80167f2:	4611      	mov	r1, r2
 80167f4:	602b      	str	r3, [r5, #0]
 80167f6:	f7eb fd11 	bl	800221c <_fstat>
 80167fa:	1c43      	adds	r3, r0, #1
 80167fc:	d102      	bne.n	8016804 <_fstat_r+0x1c>
 80167fe:	682b      	ldr	r3, [r5, #0]
 8016800:	b103      	cbz	r3, 8016804 <_fstat_r+0x1c>
 8016802:	6023      	str	r3, [r4, #0]
 8016804:	bd38      	pop	{r3, r4, r5, pc}
 8016806:	bf00      	nop
 8016808:	24004c60 	.word	0x24004c60

0801680c <_isatty_r>:
 801680c:	b538      	push	{r3, r4, r5, lr}
 801680e:	4d06      	ldr	r5, [pc, #24]	@ (8016828 <_isatty_r+0x1c>)
 8016810:	2300      	movs	r3, #0
 8016812:	4604      	mov	r4, r0
 8016814:	4608      	mov	r0, r1
 8016816:	602b      	str	r3, [r5, #0]
 8016818:	f7eb fd10 	bl	800223c <_isatty>
 801681c:	1c43      	adds	r3, r0, #1
 801681e:	d102      	bne.n	8016826 <_isatty_r+0x1a>
 8016820:	682b      	ldr	r3, [r5, #0]
 8016822:	b103      	cbz	r3, 8016826 <_isatty_r+0x1a>
 8016824:	6023      	str	r3, [r4, #0]
 8016826:	bd38      	pop	{r3, r4, r5, pc}
 8016828:	24004c60 	.word	0x24004c60

0801682c <_init>:
 801682c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801682e:	bf00      	nop
 8016830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016832:	bc08      	pop	{r3}
 8016834:	469e      	mov	lr, r3
 8016836:	4770      	bx	lr

08016838 <_fini>:
 8016838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801683a:	bf00      	nop
 801683c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801683e:	bc08      	pop	{r3}
 8016840:	469e      	mov	lr, r3
 8016842:	4770      	bx	lr
