$date
	Wed Jul 30 14:23:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_my_comparator $end
$var wire 1 ! c3 $end
$var wire 1 " c2 $end
$var wire 1 # c1 $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module dut $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 # C1 $end
$var wire 1 " C2 $end
$var wire 1 ! C3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#10
0!
1"
1%
#20
1#
0"
0%
1$
#30
0#
1!
1%
#40
