
tetris_from_example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017f28  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000105b0  08018108  08018108  00028108  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080286b8  080286b8  00040560  2**0
                  CONTENTS
  4 .ARM          00000008  080286b8  080286b8  000386b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080286c0  080286c0  00040560  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080286c0  080286c0  000386c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080286c4  080286c4  000386c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000560  20000000  080286c8  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002fac  20000560  08028c28  00040560  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000350c  08028c28  0004350c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040560  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00040590  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003f028  00000000  00000000  000405d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000091ef  00000000  00000000  0007f5fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000037f8  00000000  00000000  000887f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002ab8  00000000  00000000  0008bfe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00039fa5  00000000  00000000  0008eaa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00044d3c  00000000  00000000  000c8a45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00149ec8  00000000  00000000  0010d781  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000103fc  00000000  00000000  0025764c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00267a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000560 	.word	0x20000560
 80001fc:	00000000 	.word	0x00000000
 8000200:	080180f0 	.word	0x080180f0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000564 	.word	0x20000564
 800021c:	080180f0 	.word	0x080180f0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cec:	f000 b9a6 	b.w	800103c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9e08      	ldr	r6, [sp, #32]
 8000d7a:	460d      	mov	r5, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	460f      	mov	r7, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4694      	mov	ip, r2
 8000d88:	d965      	bls.n	8000e56 <__udivmoddi4+0xe2>
 8000d8a:	fab2 f382 	clz	r3, r2
 8000d8e:	b143      	cbz	r3, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d94:	f1c3 0220 	rsb	r2, r3, #32
 8000d98:	409f      	lsls	r7, r3
 8000d9a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d9e:	4317      	orrs	r7, r2
 8000da0:	409c      	lsls	r4, r3
 8000da2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000da6:	fa1f f58c 	uxth.w	r5, ip
 8000daa:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dae:	0c22      	lsrs	r2, r4, #16
 8000db0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000db4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000db8:	fb01 f005 	mul.w	r0, r1, r5
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc0:	eb1c 0202 	adds.w	r2, ip, r2
 8000dc4:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000dc8:	f080 811c 	bcs.w	8001004 <__udivmoddi4+0x290>
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	f240 8119 	bls.w	8001004 <__udivmoddi4+0x290>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	4462      	add	r2, ip
 8000dd6:	1a12      	subs	r2, r2, r0
 8000dd8:	b2a4      	uxth	r4, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000de6:	fb00 f505 	mul.w	r5, r0, r5
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	d90a      	bls.n	8000e04 <__udivmoddi4+0x90>
 8000dee:	eb1c 0404 	adds.w	r4, ip, r4
 8000df2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000df6:	f080 8107 	bcs.w	8001008 <__udivmoddi4+0x294>
 8000dfa:	42a5      	cmp	r5, r4
 8000dfc:	f240 8104 	bls.w	8001008 <__udivmoddi4+0x294>
 8000e00:	4464      	add	r4, ip
 8000e02:	3802      	subs	r0, #2
 8000e04:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e08:	1b64      	subs	r4, r4, r5
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11e      	cbz	r6, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40dc      	lsrs	r4, r3
 8000e10:	2300      	movs	r3, #0
 8000e12:	e9c6 4300 	strd	r4, r3, [r6]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0xbc>
 8000e1e:	2e00      	cmp	r6, #0
 8000e20:	f000 80ed 	beq.w	8000ffe <__udivmoddi4+0x28a>
 8000e24:	2100      	movs	r1, #0
 8000e26:	e9c6 0500 	strd	r0, r5, [r6]
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e30:	fab3 f183 	clz	r1, r3
 8000e34:	2900      	cmp	r1, #0
 8000e36:	d149      	bne.n	8000ecc <__udivmoddi4+0x158>
 8000e38:	42ab      	cmp	r3, r5
 8000e3a:	d302      	bcc.n	8000e42 <__udivmoddi4+0xce>
 8000e3c:	4282      	cmp	r2, r0
 8000e3e:	f200 80f8 	bhi.w	8001032 <__udivmoddi4+0x2be>
 8000e42:	1a84      	subs	r4, r0, r2
 8000e44:	eb65 0203 	sbc.w	r2, r5, r3
 8000e48:	2001      	movs	r0, #1
 8000e4a:	4617      	mov	r7, r2
 8000e4c:	2e00      	cmp	r6, #0
 8000e4e:	d0e2      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	e9c6 4700 	strd	r4, r7, [r6]
 8000e54:	e7df      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e56:	b902      	cbnz	r2, 8000e5a <__udivmoddi4+0xe6>
 8000e58:	deff      	udf	#255	; 0xff
 8000e5a:	fab2 f382 	clz	r3, r2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f040 8090 	bne.w	8000f84 <__udivmoddi4+0x210>
 8000e64:	1a8a      	subs	r2, r1, r2
 8000e66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e6a:	fa1f fe8c 	uxth.w	lr, ip
 8000e6e:	2101      	movs	r1, #1
 8000e70:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e74:	fb07 2015 	mls	r0, r7, r5, r2
 8000e78:	0c22      	lsrs	r2, r4, #16
 8000e7a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e7e:	fb0e f005 	mul.w	r0, lr, r5
 8000e82:	4290      	cmp	r0, r2
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x124>
 8000e86:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e8e:	d202      	bcs.n	8000e96 <__udivmoddi4+0x122>
 8000e90:	4290      	cmp	r0, r2
 8000e92:	f200 80cb 	bhi.w	800102c <__udivmoddi4+0x2b8>
 8000e96:	4645      	mov	r5, r8
 8000e98:	1a12      	subs	r2, r2, r0
 8000e9a:	b2a4      	uxth	r4, r4
 8000e9c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ea0:	fb07 2210 	mls	r2, r7, r0, r2
 8000ea4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ea8:	fb0e fe00 	mul.w	lr, lr, r0
 8000eac:	45a6      	cmp	lr, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x14e>
 8000eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb4:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000eb8:	d202      	bcs.n	8000ec0 <__udivmoddi4+0x14c>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f200 80bb 	bhi.w	8001036 <__udivmoddi4+0x2c2>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	eba4 040e 	sub.w	r4, r4, lr
 8000ec6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eca:	e79f      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ecc:	f1c1 0720 	rsb	r7, r1, #32
 8000ed0:	408b      	lsls	r3, r1
 8000ed2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ed6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eda:	fa05 f401 	lsl.w	r4, r5, r1
 8000ede:	fa20 f307 	lsr.w	r3, r0, r7
 8000ee2:	40fd      	lsrs	r5, r7
 8000ee4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee8:	4323      	orrs	r3, r4
 8000eea:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eee:	fa1f fe8c 	uxth.w	lr, ip
 8000ef2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ef6:	0c1c      	lsrs	r4, r3, #16
 8000ef8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000efc:	fb08 f50e 	mul.w	r5, r8, lr
 8000f00:	42a5      	cmp	r5, r4
 8000f02:	fa02 f201 	lsl.w	r2, r2, r1
 8000f06:	fa00 f001 	lsl.w	r0, r0, r1
 8000f0a:	d90b      	bls.n	8000f24 <__udivmoddi4+0x1b0>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000f14:	f080 8088 	bcs.w	8001028 <__udivmoddi4+0x2b4>
 8000f18:	42a5      	cmp	r5, r4
 8000f1a:	f240 8085 	bls.w	8001028 <__udivmoddi4+0x2b4>
 8000f1e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f22:	4464      	add	r4, ip
 8000f24:	1b64      	subs	r4, r4, r5
 8000f26:	b29d      	uxth	r5, r3
 8000f28:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f2c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f30:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f34:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f38:	45a6      	cmp	lr, r4
 8000f3a:	d908      	bls.n	8000f4e <__udivmoddi4+0x1da>
 8000f3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f40:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000f44:	d26c      	bcs.n	8001020 <__udivmoddi4+0x2ac>
 8000f46:	45a6      	cmp	lr, r4
 8000f48:	d96a      	bls.n	8001020 <__udivmoddi4+0x2ac>
 8000f4a:	3b02      	subs	r3, #2
 8000f4c:	4464      	add	r4, ip
 8000f4e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f52:	fba3 9502 	umull	r9, r5, r3, r2
 8000f56:	eba4 040e 	sub.w	r4, r4, lr
 8000f5a:	42ac      	cmp	r4, r5
 8000f5c:	46c8      	mov	r8, r9
 8000f5e:	46ae      	mov	lr, r5
 8000f60:	d356      	bcc.n	8001010 <__udivmoddi4+0x29c>
 8000f62:	d053      	beq.n	800100c <__udivmoddi4+0x298>
 8000f64:	b156      	cbz	r6, 8000f7c <__udivmoddi4+0x208>
 8000f66:	ebb0 0208 	subs.w	r2, r0, r8
 8000f6a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f6e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f72:	40ca      	lsrs	r2, r1
 8000f74:	40cc      	lsrs	r4, r1
 8000f76:	4317      	orrs	r7, r2
 8000f78:	e9c6 7400 	strd	r7, r4, [r6]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	2100      	movs	r1, #0
 8000f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f84:	f1c3 0120 	rsb	r1, r3, #32
 8000f88:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f8c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f90:	fa25 f101 	lsr.w	r1, r5, r1
 8000f94:	409d      	lsls	r5, r3
 8000f96:	432a      	orrs	r2, r5
 8000f98:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f9c:	fa1f fe8c 	uxth.w	lr, ip
 8000fa0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fa4:	fb07 1510 	mls	r5, r7, r0, r1
 8000fa8:	0c11      	lsrs	r1, r2, #16
 8000faa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fae:	fb00 f50e 	mul.w	r5, r0, lr
 8000fb2:	428d      	cmp	r5, r1
 8000fb4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fb8:	d908      	bls.n	8000fcc <__udivmoddi4+0x258>
 8000fba:	eb1c 0101 	adds.w	r1, ip, r1
 8000fbe:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000fc2:	d22f      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000fc4:	428d      	cmp	r5, r1
 8000fc6:	d92d      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000fc8:	3802      	subs	r0, #2
 8000fca:	4461      	add	r1, ip
 8000fcc:	1b49      	subs	r1, r1, r5
 8000fce:	b292      	uxth	r2, r2
 8000fd0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fd4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fd8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fdc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fe0:	4291      	cmp	r1, r2
 8000fe2:	d908      	bls.n	8000ff6 <__udivmoddi4+0x282>
 8000fe4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fe8:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000fec:	d216      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000fee:	4291      	cmp	r1, r2
 8000ff0:	d914      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000ff2:	3d02      	subs	r5, #2
 8000ff4:	4462      	add	r2, ip
 8000ff6:	1a52      	subs	r2, r2, r1
 8000ff8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ffc:	e738      	b.n	8000e70 <__udivmoddi4+0xfc>
 8000ffe:	4631      	mov	r1, r6
 8001000:	4630      	mov	r0, r6
 8001002:	e708      	b.n	8000e16 <__udivmoddi4+0xa2>
 8001004:	4639      	mov	r1, r7
 8001006:	e6e6      	b.n	8000dd6 <__udivmoddi4+0x62>
 8001008:	4610      	mov	r0, r2
 800100a:	e6fb      	b.n	8000e04 <__udivmoddi4+0x90>
 800100c:	4548      	cmp	r0, r9
 800100e:	d2a9      	bcs.n	8000f64 <__udivmoddi4+0x1f0>
 8001010:	ebb9 0802 	subs.w	r8, r9, r2
 8001014:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001018:	3b01      	subs	r3, #1
 800101a:	e7a3      	b.n	8000f64 <__udivmoddi4+0x1f0>
 800101c:	4645      	mov	r5, r8
 800101e:	e7ea      	b.n	8000ff6 <__udivmoddi4+0x282>
 8001020:	462b      	mov	r3, r5
 8001022:	e794      	b.n	8000f4e <__udivmoddi4+0x1da>
 8001024:	4640      	mov	r0, r8
 8001026:	e7d1      	b.n	8000fcc <__udivmoddi4+0x258>
 8001028:	46d0      	mov	r8, sl
 800102a:	e77b      	b.n	8000f24 <__udivmoddi4+0x1b0>
 800102c:	3d02      	subs	r5, #2
 800102e:	4462      	add	r2, ip
 8001030:	e732      	b.n	8000e98 <__udivmoddi4+0x124>
 8001032:	4608      	mov	r0, r1
 8001034:	e70a      	b.n	8000e4c <__udivmoddi4+0xd8>
 8001036:	4464      	add	r4, ip
 8001038:	3802      	subs	r0, #2
 800103a:	e742      	b.n	8000ec2 <__udivmoddi4+0x14e>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc3;
ADC_HandleTypeDef hadc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08c      	sub	sp, #48	; 0x30
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001046:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	2220      	movs	r2, #32
 8001056:	2100      	movs	r1, #0
 8001058:	4618      	mov	r0, r3
 800105a:	f013 fc10 	bl	801487e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800105e:	4b32      	ldr	r3, [pc, #200]	; (8001128 <MX_ADC1_Init+0xe8>)
 8001060:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001064:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001066:	4b30      	ldr	r3, [pc, #192]	; (8001128 <MX_ADC1_Init+0xe8>)
 8001068:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800106c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800106e:	4b2e      	ldr	r3, [pc, #184]	; (8001128 <MX_ADC1_Init+0xe8>)
 8001070:	2200      	movs	r2, #0
 8001072:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001074:	4b2c      	ldr	r3, [pc, #176]	; (8001128 <MX_ADC1_Init+0xe8>)
 8001076:	2200      	movs	r2, #0
 8001078:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800107a:	4b2b      	ldr	r3, [pc, #172]	; (8001128 <MX_ADC1_Init+0xe8>)
 800107c:	2200      	movs	r2, #0
 800107e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001080:	4b29      	ldr	r3, [pc, #164]	; (8001128 <MX_ADC1_Init+0xe8>)
 8001082:	2200      	movs	r2, #0
 8001084:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001086:	4b28      	ldr	r3, [pc, #160]	; (8001128 <MX_ADC1_Init+0xe8>)
 8001088:	2204      	movs	r2, #4
 800108a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800108c:	4b26      	ldr	r3, [pc, #152]	; (8001128 <MX_ADC1_Init+0xe8>)
 800108e:	2200      	movs	r2, #0
 8001090:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001092:	4b25      	ldr	r3, [pc, #148]	; (8001128 <MX_ADC1_Init+0xe8>)
 8001094:	2200      	movs	r2, #0
 8001096:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001098:	4b23      	ldr	r3, [pc, #140]	; (8001128 <MX_ADC1_Init+0xe8>)
 800109a:	2201      	movs	r2, #1
 800109c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800109e:	4b22      	ldr	r3, [pc, #136]	; (8001128 <MX_ADC1_Init+0xe8>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a6:	4b20      	ldr	r3, [pc, #128]	; (8001128 <MX_ADC1_Init+0xe8>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010ac:	4b1e      	ldr	r3, [pc, #120]	; (8001128 <MX_ADC1_Init+0xe8>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010b2:	4b1d      	ldr	r3, [pc, #116]	; (8001128 <MX_ADC1_Init+0xe8>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010ba:	4b1b      	ldr	r3, [pc, #108]	; (8001128 <MX_ADC1_Init+0xe8>)
 80010bc:	2200      	movs	r2, #0
 80010be:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010c0:	4b19      	ldr	r3, [pc, #100]	; (8001128 <MX_ADC1_Init+0xe8>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010c8:	4817      	ldr	r0, [pc, #92]	; (8001128 <MX_ADC1_Init+0xe8>)
 80010ca:	f004 fa27 	bl	800551c <HAL_ADC_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80010d4:	f002 f89f 	bl	8003216 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010d8:	2300      	movs	r3, #0
 80010da:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010e0:	4619      	mov	r1, r3
 80010e2:	4811      	ldr	r0, [pc, #68]	; (8001128 <MX_ADC1_Init+0xe8>)
 80010e4:	f005 fbec 	bl	80068c0 <HAL_ADCEx_MultiModeConfigChannel>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010ee:	f002 f892 	bl	8003216 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80010f2:	4b0e      	ldr	r3, [pc, #56]	; (800112c <MX_ADC1_Init+0xec>)
 80010f4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f6:	2306      	movs	r3, #6
 80010f8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010fa:	2300      	movs	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010fe:	237f      	movs	r3, #127	; 0x7f
 8001100:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001102:	2304      	movs	r3, #4
 8001104:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800110a:	1d3b      	adds	r3, r7, #4
 800110c:	4619      	mov	r1, r3
 800110e:	4806      	ldr	r0, [pc, #24]	; (8001128 <MX_ADC1_Init+0xe8>)
 8001110:	f004 fdf2 	bl	8005cf8 <HAL_ADC_ConfigChannel>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800111a:	f002 f87c 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800111e:	bf00      	nop
 8001120:	3730      	adds	r7, #48	; 0x30
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	2000057c 	.word	0x2000057c
 800112c:	08600004 	.word	0x08600004

08001130 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b088      	sub	sp, #32
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001136:	463b      	mov	r3, r7
 8001138:	2220      	movs	r2, #32
 800113a:	2100      	movs	r1, #0
 800113c:	4618      	mov	r0, r3
 800113e:	f013 fb9e 	bl	801487e <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001142:	4b2b      	ldr	r3, [pc, #172]	; (80011f0 <MX_ADC2_Init+0xc0>)
 8001144:	4a2b      	ldr	r2, [pc, #172]	; (80011f4 <MX_ADC2_Init+0xc4>)
 8001146:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001148:	4b29      	ldr	r3, [pc, #164]	; (80011f0 <MX_ADC2_Init+0xc0>)
 800114a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800114e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001150:	4b27      	ldr	r3, [pc, #156]	; (80011f0 <MX_ADC2_Init+0xc0>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001156:	4b26      	ldr	r3, [pc, #152]	; (80011f0 <MX_ADC2_Init+0xc0>)
 8001158:	2200      	movs	r2, #0
 800115a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800115c:	4b24      	ldr	r3, [pc, #144]	; (80011f0 <MX_ADC2_Init+0xc0>)
 800115e:	2200      	movs	r2, #0
 8001160:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001162:	4b23      	ldr	r3, [pc, #140]	; (80011f0 <MX_ADC2_Init+0xc0>)
 8001164:	2200      	movs	r2, #0
 8001166:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001168:	4b21      	ldr	r3, [pc, #132]	; (80011f0 <MX_ADC2_Init+0xc0>)
 800116a:	2204      	movs	r2, #4
 800116c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800116e:	4b20      	ldr	r3, [pc, #128]	; (80011f0 <MX_ADC2_Init+0xc0>)
 8001170:	2200      	movs	r2, #0
 8001172:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001174:	4b1e      	ldr	r3, [pc, #120]	; (80011f0 <MX_ADC2_Init+0xc0>)
 8001176:	2200      	movs	r2, #0
 8001178:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800117a:	4b1d      	ldr	r3, [pc, #116]	; (80011f0 <MX_ADC2_Init+0xc0>)
 800117c:	2201      	movs	r2, #1
 800117e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001180:	4b1b      	ldr	r3, [pc, #108]	; (80011f0 <MX_ADC2_Init+0xc0>)
 8001182:	2200      	movs	r2, #0
 8001184:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001188:	4b19      	ldr	r3, [pc, #100]	; (80011f0 <MX_ADC2_Init+0xc0>)
 800118a:	2200      	movs	r2, #0
 800118c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800118e:	4b18      	ldr	r3, [pc, #96]	; (80011f0 <MX_ADC2_Init+0xc0>)
 8001190:	2200      	movs	r2, #0
 8001192:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001194:	4b16      	ldr	r3, [pc, #88]	; (80011f0 <MX_ADC2_Init+0xc0>)
 8001196:	2200      	movs	r2, #0
 8001198:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800119c:	4b14      	ldr	r3, [pc, #80]	; (80011f0 <MX_ADC2_Init+0xc0>)
 800119e:	2200      	movs	r2, #0
 80011a0:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80011a2:	4b13      	ldr	r3, [pc, #76]	; (80011f0 <MX_ADC2_Init+0xc0>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011aa:	4811      	ldr	r0, [pc, #68]	; (80011f0 <MX_ADC2_Init+0xc0>)
 80011ac:	f004 f9b6 	bl	800551c <HAL_ADC_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80011b6:	f002 f82e 	bl	8003216 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80011ba:	4b0f      	ldr	r3, [pc, #60]	; (80011f8 <MX_ADC2_Init+0xc8>)
 80011bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011be:	2306      	movs	r3, #6
 80011c0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80011c2:	2300      	movs	r3, #0
 80011c4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011c6:	237f      	movs	r3, #127	; 0x7f
 80011c8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011ca:	2304      	movs	r3, #4
 80011cc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80011ce:	2300      	movs	r3, #0
 80011d0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011d2:	463b      	mov	r3, r7
 80011d4:	4619      	mov	r1, r3
 80011d6:	4806      	ldr	r0, [pc, #24]	; (80011f0 <MX_ADC2_Init+0xc0>)
 80011d8:	f004 fd8e 	bl	8005cf8 <HAL_ADC_ConfigChannel>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80011e2:	f002 f818 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80011e6:	bf00      	nop
 80011e8:	3720      	adds	r7, #32
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200005e8 	.word	0x200005e8
 80011f4:	50000100 	.word	0x50000100
 80011f8:	14f00020 	.word	0x14f00020

080011fc <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08c      	sub	sp, #48	; 0x30
 8001200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001202:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	605a      	str	r2, [r3, #4]
 800120c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800120e:	1d3b      	adds	r3, r7, #4
 8001210:	2220      	movs	r2, #32
 8001212:	2100      	movs	r1, #0
 8001214:	4618      	mov	r0, r3
 8001216:	f013 fb32 	bl	801487e <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800121a:	4b31      	ldr	r3, [pc, #196]	; (80012e0 <MX_ADC3_Init+0xe4>)
 800121c:	4a31      	ldr	r2, [pc, #196]	; (80012e4 <MX_ADC3_Init+0xe8>)
 800121e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001220:	4b2f      	ldr	r3, [pc, #188]	; (80012e0 <MX_ADC3_Init+0xe4>)
 8001222:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001226:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001228:	4b2d      	ldr	r3, [pc, #180]	; (80012e0 <MX_ADC3_Init+0xe4>)
 800122a:	2200      	movs	r2, #0
 800122c:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800122e:	4b2c      	ldr	r3, [pc, #176]	; (80012e0 <MX_ADC3_Init+0xe4>)
 8001230:	2200      	movs	r2, #0
 8001232:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8001234:	4b2a      	ldr	r3, [pc, #168]	; (80012e0 <MX_ADC3_Init+0xe4>)
 8001236:	2200      	movs	r2, #0
 8001238:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800123a:	4b29      	ldr	r3, [pc, #164]	; (80012e0 <MX_ADC3_Init+0xe4>)
 800123c:	2200      	movs	r2, #0
 800123e:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001240:	4b27      	ldr	r3, [pc, #156]	; (80012e0 <MX_ADC3_Init+0xe4>)
 8001242:	2204      	movs	r2, #4
 8001244:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001246:	4b26      	ldr	r3, [pc, #152]	; (80012e0 <MX_ADC3_Init+0xe4>)
 8001248:	2200      	movs	r2, #0
 800124a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800124c:	4b24      	ldr	r3, [pc, #144]	; (80012e0 <MX_ADC3_Init+0xe4>)
 800124e:	2200      	movs	r2, #0
 8001250:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 1;
 8001252:	4b23      	ldr	r3, [pc, #140]	; (80012e0 <MX_ADC3_Init+0xe4>)
 8001254:	2201      	movs	r2, #1
 8001256:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001258:	4b21      	ldr	r3, [pc, #132]	; (80012e0 <MX_ADC3_Init+0xe4>)
 800125a:	2200      	movs	r2, #0
 800125c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001260:	4b1f      	ldr	r3, [pc, #124]	; (80012e0 <MX_ADC3_Init+0xe4>)
 8001262:	2200      	movs	r2, #0
 8001264:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001266:	4b1e      	ldr	r3, [pc, #120]	; (80012e0 <MX_ADC3_Init+0xe4>)
 8001268:	2200      	movs	r2, #0
 800126a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800126c:	4b1c      	ldr	r3, [pc, #112]	; (80012e0 <MX_ADC3_Init+0xe4>)
 800126e:	2200      	movs	r2, #0
 8001270:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001274:	4b1a      	ldr	r3, [pc, #104]	; (80012e0 <MX_ADC3_Init+0xe4>)
 8001276:	2200      	movs	r2, #0
 8001278:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 800127a:	4b19      	ldr	r3, [pc, #100]	; (80012e0 <MX_ADC3_Init+0xe4>)
 800127c:	2200      	movs	r2, #0
 800127e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001282:	4817      	ldr	r0, [pc, #92]	; (80012e0 <MX_ADC3_Init+0xe4>)
 8001284:	f004 f94a 	bl	800551c <HAL_ADC_Init>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 800128e:	f001 ffc2 	bl	8003216 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001292:	2300      	movs	r3, #0
 8001294:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001296:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800129a:	4619      	mov	r1, r3
 800129c:	4810      	ldr	r0, [pc, #64]	; (80012e0 <MX_ADC3_Init+0xe4>)
 800129e:	f005 fb0f 	bl	80068c0 <HAL_ADCEx_MultiModeConfigChannel>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 80012a8:	f001 ffb5 	bl	8003216 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80012ac:	4b0e      	ldr	r3, [pc, #56]	; (80012e8 <MX_ADC3_Init+0xec>)
 80012ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012b0:	2306      	movs	r3, #6
 80012b2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012b8:	237f      	movs	r3, #127	; 0x7f
 80012ba:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012bc:	2304      	movs	r3, #4
 80012be:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012c4:	1d3b      	adds	r3, r7, #4
 80012c6:	4619      	mov	r1, r3
 80012c8:	4805      	ldr	r0, [pc, #20]	; (80012e0 <MX_ADC3_Init+0xe4>)
 80012ca:	f004 fd15 	bl	8005cf8 <HAL_ADC_ConfigChannel>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 80012d4:	f001 ff9f 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80012d8:	bf00      	nop
 80012da:	3730      	adds	r7, #48	; 0x30
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	20000654 	.word	0x20000654
 80012e4:	50000400 	.word	0x50000400
 80012e8:	21800100 	.word	0x21800100

080012ec <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b088      	sub	sp, #32
 80012f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012f2:	463b      	mov	r3, r7
 80012f4:	2220      	movs	r2, #32
 80012f6:	2100      	movs	r1, #0
 80012f8:	4618      	mov	r0, r3
 80012fa:	f013 fac0 	bl	801487e <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 80012fe:	4b34      	ldr	r3, [pc, #208]	; (80013d0 <MX_ADC4_Init+0xe4>)
 8001300:	4a34      	ldr	r2, [pc, #208]	; (80013d4 <MX_ADC4_Init+0xe8>)
 8001302:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001304:	4b32      	ldr	r3, [pc, #200]	; (80013d0 <MX_ADC4_Init+0xe4>)
 8001306:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800130a:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 800130c:	4b30      	ldr	r3, [pc, #192]	; (80013d0 <MX_ADC4_Init+0xe4>)
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001312:	4b2f      	ldr	r3, [pc, #188]	; (80013d0 <MX_ADC4_Init+0xe4>)
 8001314:	2200      	movs	r2, #0
 8001316:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 8001318:	4b2d      	ldr	r3, [pc, #180]	; (80013d0 <MX_ADC4_Init+0xe4>)
 800131a:	2200      	movs	r2, #0
 800131c:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800131e:	4b2c      	ldr	r3, [pc, #176]	; (80013d0 <MX_ADC4_Init+0xe4>)
 8001320:	2201      	movs	r2, #1
 8001322:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001324:	4b2a      	ldr	r3, [pc, #168]	; (80013d0 <MX_ADC4_Init+0xe4>)
 8001326:	2204      	movs	r2, #4
 8001328:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800132a:	4b29      	ldr	r3, [pc, #164]	; (80013d0 <MX_ADC4_Init+0xe4>)
 800132c:	2200      	movs	r2, #0
 800132e:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = DISABLE;
 8001330:	4b27      	ldr	r3, [pc, #156]	; (80013d0 <MX_ADC4_Init+0xe4>)
 8001332:	2200      	movs	r2, #0
 8001334:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 2;
 8001336:	4b26      	ldr	r3, [pc, #152]	; (80013d0 <MX_ADC4_Init+0xe4>)
 8001338:	2202      	movs	r2, #2
 800133a:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = ENABLE;
 800133c:	4b24      	ldr	r3, [pc, #144]	; (80013d0 <MX_ADC4_Init+0xe4>)
 800133e:	2201      	movs	r2, #1
 8001340:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc4.Init.NbrOfDiscConversion = 1;
 8001344:	4b22      	ldr	r3, [pc, #136]	; (80013d0 <MX_ADC4_Init+0xe4>)
 8001346:	2201      	movs	r2, #1
 8001348:	629a      	str	r2, [r3, #40]	; 0x28
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800134a:	4b21      	ldr	r3, [pc, #132]	; (80013d0 <MX_ADC4_Init+0xe4>)
 800134c:	2200      	movs	r2, #0
 800134e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001350:	4b1f      	ldr	r3, [pc, #124]	; (80013d0 <MX_ADC4_Init+0xe4>)
 8001352:	2200      	movs	r2, #0
 8001354:	631a      	str	r2, [r3, #48]	; 0x30
  hadc4.Init.DMAContinuousRequests = DISABLE;
 8001356:	4b1e      	ldr	r3, [pc, #120]	; (80013d0 <MX_ADC4_Init+0xe4>)
 8001358:	2200      	movs	r2, #0
 800135a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800135e:	4b1c      	ldr	r3, [pc, #112]	; (80013d0 <MX_ADC4_Init+0xe4>)
 8001360:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001364:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8001366:	4b1a      	ldr	r3, [pc, #104]	; (80013d0 <MX_ADC4_Init+0xe4>)
 8001368:	2200      	movs	r2, #0
 800136a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 800136e:	4818      	ldr	r0, [pc, #96]	; (80013d0 <MX_ADC4_Init+0xe4>)
 8001370:	f004 f8d4 	bl	800551c <HAL_ADC_Init>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_ADC4_Init+0x92>
  {
    Error_Handler();
 800137a:	f001 ff4c 	bl	8003216 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800137e:	4b16      	ldr	r3, [pc, #88]	; (80013d8 <MX_ADC4_Init+0xec>)
 8001380:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001382:	2306      	movs	r3, #6
 8001384:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8001386:	2305      	movs	r3, #5
 8001388:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800138a:	237f      	movs	r3, #127	; 0x7f
 800138c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800138e:	2304      	movs	r3, #4
 8001390:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001392:	2300      	movs	r3, #0
 8001394:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001396:	463b      	mov	r3, r7
 8001398:	4619      	mov	r1, r3
 800139a:	480d      	ldr	r0, [pc, #52]	; (80013d0 <MX_ADC4_Init+0xe4>)
 800139c:	f004 fcac 	bl	8005cf8 <HAL_ADC_ConfigChannel>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_ADC4_Init+0xbe>
  {
    Error_Handler();
 80013a6:	f001 ff36 	bl	8003216 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80013aa:	4b0c      	ldr	r3, [pc, #48]	; (80013dc <MX_ADC4_Init+0xf0>)
 80013ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80013ae:	230c      	movs	r3, #12
 80013b0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80013b2:	463b      	mov	r3, r7
 80013b4:	4619      	mov	r1, r3
 80013b6:	4806      	ldr	r0, [pc, #24]	; (80013d0 <MX_ADC4_Init+0xe4>)
 80013b8:	f004 fc9e 	bl	8005cf8 <HAL_ADC_ConfigChannel>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_ADC4_Init+0xda>
  {
    Error_Handler();
 80013c2:	f001 ff28 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 80013c6:	bf00      	nop
 80013c8:	3720      	adds	r7, #32
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	200006c0 	.word	0x200006c0
 80013d4:	50000500 	.word	0x50000500
 80013d8:	10c00010 	.word	0x10c00010
 80013dc:	14f00020 	.word	0x14f00020

080013e0 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
static uint32_t HAL_RCC_ADC345_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b0a8      	sub	sp, #160	; 0xa0
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013f8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80013fc:	2254      	movs	r2, #84	; 0x54
 80013fe:	2100      	movs	r1, #0
 8001400:	4618      	mov	r0, r3
 8001402:	f013 fa3c 	bl	801487e <memset>
  if(adcHandle->Instance==ADC1)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800140e:	d141      	bne.n	8001494 <HAL_ADC_MspInit+0xb4>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001410:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001414:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001416:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800141a:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800141c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001420:	4618      	mov	r0, r3
 8001422:	f008 ffd3 	bl	800a3cc <HAL_RCCEx_PeriphCLKConfig>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800142c:	f001 fef3 	bl	8003216 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001430:	4bae      	ldr	r3, [pc, #696]	; (80016ec <HAL_ADC_MspInit+0x30c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	3301      	adds	r3, #1
 8001436:	4aad      	ldr	r2, [pc, #692]	; (80016ec <HAL_ADC_MspInit+0x30c>)
 8001438:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800143a:	4bac      	ldr	r3, [pc, #688]	; (80016ec <HAL_ADC_MspInit+0x30c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d10b      	bne.n	800145a <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001442:	4bab      	ldr	r3, [pc, #684]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001444:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001446:	4aaa      	ldr	r2, [pc, #680]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001448:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800144c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800144e:	4ba8      	ldr	r3, [pc, #672]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001452:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001456:	637b      	str	r3, [r7, #52]	; 0x34
 8001458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800145a:	4ba5      	ldr	r3, [pc, #660]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 800145c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800145e:	4aa4      	ldr	r2, [pc, #656]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001466:	4ba2      	ldr	r3, [pc, #648]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	633b      	str	r3, [r7, #48]	; 0x30
 8001470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001472:	230f      	movs	r3, #15
 8001474:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001478:	2303      	movs	r3, #3
 800147a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001484:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001488:	4619      	mov	r1, r3
 800148a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800148e:	f006 f917 	bl	80076c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 8001492:	e127      	b.n	80016e4 <HAL_ADC_MspInit+0x304>
  else if(adcHandle->Instance==ADC2)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a96      	ldr	r2, [pc, #600]	; (80016f4 <HAL_ADC_MspInit+0x314>)
 800149a:	4293      	cmp	r3, r2
 800149c:	f040 8093 	bne.w	80015c6 <HAL_ADC_MspInit+0x1e6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80014a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014a4:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80014a6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80014aa:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ac:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80014b0:	4618      	mov	r0, r3
 80014b2:	f008 ff8b 	bl	800a3cc <HAL_RCCEx_PeriphCLKConfig>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <HAL_ADC_MspInit+0xe0>
      Error_Handler();
 80014bc:	f001 feab 	bl	8003216 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80014c0:	4b8a      	ldr	r3, [pc, #552]	; (80016ec <HAL_ADC_MspInit+0x30c>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	3301      	adds	r3, #1
 80014c6:	4a89      	ldr	r2, [pc, #548]	; (80016ec <HAL_ADC_MspInit+0x30c>)
 80014c8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80014ca:	4b88      	ldr	r3, [pc, #544]	; (80016ec <HAL_ADC_MspInit+0x30c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d10b      	bne.n	80014ea <HAL_ADC_MspInit+0x10a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80014d2:	4b87      	ldr	r3, [pc, #540]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 80014d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d6:	4a86      	ldr	r2, [pc, #536]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 80014d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80014dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014de:	4b84      	ldr	r3, [pc, #528]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 80014e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80014e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80014e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80014ea:	4b81      	ldr	r3, [pc, #516]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 80014ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ee:	4a80      	ldr	r2, [pc, #512]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 80014f0:	f043 0320 	orr.w	r3, r3, #32
 80014f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014f6:	4b7e      	ldr	r3, [pc, #504]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 80014f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fa:	f003 0320 	and.w	r3, r3, #32
 80014fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8001500:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001502:	4b7b      	ldr	r3, [pc, #492]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001506:	4a7a      	ldr	r2, [pc, #488]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800150e:	4b78      	ldr	r3, [pc, #480]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001510:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	627b      	str	r3, [r7, #36]	; 0x24
 8001518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800151a:	4b75      	ldr	r3, [pc, #468]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 800151c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800151e:	4a74      	ldr	r2, [pc, #464]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001520:	f043 0304 	orr.w	r3, r3, #4
 8001524:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001526:	4b72      	ldr	r3, [pc, #456]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800152a:	f003 0304 	and.w	r3, r3, #4
 800152e:	623b      	str	r3, [r7, #32]
 8001530:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001532:	4b6f      	ldr	r3, [pc, #444]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001536:	4a6e      	ldr	r2, [pc, #440]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001538:	f043 0302 	orr.w	r3, r3, #2
 800153c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800153e:	4b6c      	ldr	r3, [pc, #432]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001542:	f003 0302 	and.w	r3, r3, #2
 8001546:	61fb      	str	r3, [r7, #28]
 8001548:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800154a:	2302      	movs	r3, #2
 800154c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001550:	2303      	movs	r3, #3
 8001552:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001556:	2300      	movs	r3, #0
 8001558:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800155c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001560:	4619      	mov	r1, r3
 8001562:	4865      	ldr	r0, [pc, #404]	; (80016f8 <HAL_ADC_MspInit+0x318>)
 8001564:	f006 f8ac 	bl	80076c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001568:	2320      	movs	r3, #32
 800156a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800156e:	2303      	movs	r3, #3
 8001570:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800157a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800157e:	4619      	mov	r1, r3
 8001580:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001584:	f006 f89c 	bl	80076c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001588:	2330      	movs	r3, #48	; 0x30
 800158a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800158e:	2303      	movs	r3, #3
 8001590:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800159a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800159e:	4619      	mov	r1, r3
 80015a0:	4856      	ldr	r0, [pc, #344]	; (80016fc <HAL_ADC_MspInit+0x31c>)
 80015a2:	f006 f88d 	bl	80076c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80015a6:	2304      	movs	r3, #4
 80015a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015ac:	2303      	movs	r3, #3
 80015ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b2:	2300      	movs	r3, #0
 80015b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80015bc:	4619      	mov	r1, r3
 80015be:	4850      	ldr	r0, [pc, #320]	; (8001700 <HAL_ADC_MspInit+0x320>)
 80015c0:	f006 f87e 	bl	80076c0 <HAL_GPIO_Init>
}
 80015c4:	e08e      	b.n	80016e4 <HAL_ADC_MspInit+0x304>
  else if(adcHandle->Instance==ADC3)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a4e      	ldr	r2, [pc, #312]	; (8001704 <HAL_ADC_MspInit+0x324>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d142      	bne.n	8001656 <HAL_ADC_MspInit+0x276>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80015d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015d4:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80015d6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80015da:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015de:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80015e2:	4618      	mov	r0, r3
 80015e4:	f008 fef2 	bl	800a3cc <HAL_RCCEx_PeriphCLKConfig>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <HAL_ADC_MspInit+0x212>
      Error_Handler();
 80015ee:	f001 fe12 	bl	8003216 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80015f2:	4b45      	ldr	r3, [pc, #276]	; (8001708 <HAL_ADC_MspInit+0x328>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	3301      	adds	r3, #1
 80015f8:	4a43      	ldr	r2, [pc, #268]	; (8001708 <HAL_ADC_MspInit+0x328>)
 80015fa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80015fc:	4b42      	ldr	r3, [pc, #264]	; (8001708 <HAL_ADC_MspInit+0x328>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2b01      	cmp	r3, #1
 8001602:	d10b      	bne.n	800161c <HAL_ADC_MspInit+0x23c>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8001604:	4b3a      	ldr	r3, [pc, #232]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001606:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001608:	4a39      	ldr	r2, [pc, #228]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 800160a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800160e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001610:	4b37      	ldr	r3, [pc, #220]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001612:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001614:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001618:	61bb      	str	r3, [r7, #24]
 800161a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800161c:	4b34      	ldr	r3, [pc, #208]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 800161e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001620:	4a33      	ldr	r2, [pc, #204]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001622:	f043 0308 	orr.w	r3, r3, #8
 8001626:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001628:	4b31      	ldr	r3, [pc, #196]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 800162a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800162c:	f003 0308 	and.w	r3, r3, #8
 8001630:	617b      	str	r3, [r7, #20]
 8001632:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8001634:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001638:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800163c:	2303      	movs	r3, #3
 800163e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001648:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800164c:	4619      	mov	r1, r3
 800164e:	482f      	ldr	r0, [pc, #188]	; (800170c <HAL_ADC_MspInit+0x32c>)
 8001650:	f006 f836 	bl	80076c0 <HAL_GPIO_Init>
}
 8001654:	e046      	b.n	80016e4 <HAL_ADC_MspInit+0x304>
  else if(adcHandle->Instance==ADC4)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a2d      	ldr	r2, [pc, #180]	; (8001710 <HAL_ADC_MspInit+0x330>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d141      	bne.n	80016e4 <HAL_ADC_MspInit+0x304>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001660:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001664:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001666:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800166a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800166e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001672:	4618      	mov	r0, r3
 8001674:	f008 feaa 	bl	800a3cc <HAL_RCCEx_PeriphCLKConfig>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <HAL_ADC_MspInit+0x2a2>
      Error_Handler();
 800167e:	f001 fdca 	bl	8003216 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8001682:	4b21      	ldr	r3, [pc, #132]	; (8001708 <HAL_ADC_MspInit+0x328>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	3301      	adds	r3, #1
 8001688:	4a1f      	ldr	r2, [pc, #124]	; (8001708 <HAL_ADC_MspInit+0x328>)
 800168a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 800168c:	4b1e      	ldr	r3, [pc, #120]	; (8001708 <HAL_ADC_MspInit+0x328>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2b01      	cmp	r3, #1
 8001692:	d10b      	bne.n	80016ac <HAL_ADC_MspInit+0x2cc>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8001694:	4b16      	ldr	r3, [pc, #88]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 8001696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001698:	4a15      	ldr	r2, [pc, #84]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 800169a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800169e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016a0:	4b13      	ldr	r3, [pc, #76]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 80016a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016a8:	613b      	str	r3, [r7, #16]
 80016aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ac:	4b10      	ldr	r3, [pc, #64]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 80016ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b0:	4a0f      	ldr	r2, [pc, #60]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 80016b2:	f043 0302 	orr.w	r3, r3, #2
 80016b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016b8:	4b0d      	ldr	r3, [pc, #52]	; (80016f0 <HAL_ADC_MspInit+0x310>)
 80016ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016bc:	f003 0302 	and.w	r3, r3, #2
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80016c4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80016c8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016cc:	2303      	movs	r3, #3
 80016ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80016dc:	4619      	mov	r1, r3
 80016de:	4808      	ldr	r0, [pc, #32]	; (8001700 <HAL_ADC_MspInit+0x320>)
 80016e0:	f005 ffee 	bl	80076c0 <HAL_GPIO_Init>
}
 80016e4:	bf00      	nop
 80016e6:	37a0      	adds	r7, #160	; 0xa0
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	2000072c 	.word	0x2000072c
 80016f0:	40021000 	.word	0x40021000
 80016f4:	50000100 	.word	0x50000100
 80016f8:	48001400 	.word	0x48001400
 80016fc:	48000800 	.word	0x48000800
 8001700:	48000400 	.word	0x48000400
 8001704:	50000400 	.word	0x50000400
 8001708:	20000730 	.word	0x20000730
 800170c:	48000c00 	.word	0x48000c00
 8001710:	50000500 	.word	0x50000500

08001714 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001718:	4b0d      	ldr	r3, [pc, #52]	; (8001750 <MX_CRC_Init+0x3c>)
 800171a:	4a0e      	ldr	r2, [pc, #56]	; (8001754 <MX_CRC_Init+0x40>)
 800171c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800171e:	4b0c      	ldr	r3, [pc, #48]	; (8001750 <MX_CRC_Init+0x3c>)
 8001720:	2200      	movs	r2, #0
 8001722:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001724:	4b0a      	ldr	r3, [pc, #40]	; (8001750 <MX_CRC_Init+0x3c>)
 8001726:	2200      	movs	r2, #0
 8001728:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800172a:	4b09      	ldr	r3, [pc, #36]	; (8001750 <MX_CRC_Init+0x3c>)
 800172c:	2200      	movs	r2, #0
 800172e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001730:	4b07      	ldr	r3, [pc, #28]	; (8001750 <MX_CRC_Init+0x3c>)
 8001732:	2200      	movs	r2, #0
 8001734:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001736:	4b06      	ldr	r3, [pc, #24]	; (8001750 <MX_CRC_Init+0x3c>)
 8001738:	2201      	movs	r2, #1
 800173a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800173c:	4804      	ldr	r0, [pc, #16]	; (8001750 <MX_CRC_Init+0x3c>)
 800173e:	f005 fad7 	bl	8006cf0 <HAL_CRC_Init>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8001748:	f001 fd65 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800174c:	bf00      	nop
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20000734 	.word	0x20000734
 8001754:	40023000 	.word	0x40023000

08001758 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a0a      	ldr	r2, [pc, #40]	; (8001790 <HAL_CRC_MspInit+0x38>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d10b      	bne.n	8001782 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800176a:	4b0a      	ldr	r3, [pc, #40]	; (8001794 <HAL_CRC_MspInit+0x3c>)
 800176c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800176e:	4a09      	ldr	r2, [pc, #36]	; (8001794 <HAL_CRC_MspInit+0x3c>)
 8001770:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001774:	6493      	str	r3, [r2, #72]	; 0x48
 8001776:	4b07      	ldr	r3, [pc, #28]	; (8001794 <HAL_CRC_MspInit+0x3c>)
 8001778:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800177a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8001782:	bf00      	nop
 8001784:	3714      	adds	r7, #20
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	40023000 	.word	0x40023000
 8001794:	40021000 	.word	0x40021000

08001798 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DAC_HandleTypeDef hdac2;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08c      	sub	sp, #48	; 0x30
 800179c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800179e:	463b      	mov	r3, r7
 80017a0:	2230      	movs	r2, #48	; 0x30
 80017a2:	2100      	movs	r1, #0
 80017a4:	4618      	mov	r0, r3
 80017a6:	f013 f86a 	bl	801487e <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80017aa:	4b16      	ldr	r3, [pc, #88]	; (8001804 <MX_DAC1_Init+0x6c>)
 80017ac:	4a16      	ldr	r2, [pc, #88]	; (8001808 <MX_DAC1_Init+0x70>)
 80017ae:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80017b0:	4814      	ldr	r0, [pc, #80]	; (8001804 <MX_DAC1_Init+0x6c>)
 80017b2:	f005 fb87 	bl	8006ec4 <HAL_DAC_Init>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80017bc:	f001 fd2b 	bl	8003216 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80017c0:	2302      	movs	r3, #2
 80017c2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80017c4:	2300      	movs	r3, #0
 80017c6:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80017c8:	2300      	movs	r3, #0
 80017ca:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80017cc:	2300      	movs	r3, #0
 80017ce:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80017d0:	2300      	movs	r3, #0
 80017d2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80017d4:	2300      	movs	r3, #0
 80017d6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80017d8:	2300      	movs	r3, #0
 80017da:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80017dc:	2301      	movs	r3, #1
 80017de:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80017e0:	2300      	movs	r3, #0
 80017e2:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80017e4:	463b      	mov	r3, r7
 80017e6:	2200      	movs	r2, #0
 80017e8:	4619      	mov	r1, r3
 80017ea:	4806      	ldr	r0, [pc, #24]	; (8001804 <MX_DAC1_Init+0x6c>)
 80017ec:	f005 fbf0 	bl	8006fd0 <HAL_DAC_ConfigChannel>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80017f6:	f001 fd0e 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80017fa:	bf00      	nop
 80017fc:	3730      	adds	r7, #48	; 0x30
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000758 	.word	0x20000758
 8001808:	50000800 	.word	0x50000800

0800180c <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b08c      	sub	sp, #48	; 0x30
 8001810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001812:	463b      	mov	r3, r7
 8001814:	2230      	movs	r2, #48	; 0x30
 8001816:	2100      	movs	r1, #0
 8001818:	4618      	mov	r0, r3
 800181a:	f013 f830 	bl	801487e <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 800181e:	4b16      	ldr	r3, [pc, #88]	; (8001878 <MX_DAC2_Init+0x6c>)
 8001820:	4a16      	ldr	r2, [pc, #88]	; (800187c <MX_DAC2_Init+0x70>)
 8001822:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8001824:	4814      	ldr	r0, [pc, #80]	; (8001878 <MX_DAC2_Init+0x6c>)
 8001826:	f005 fb4d 	bl	8006ec4 <HAL_DAC_Init>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8001830:	f001 fcf1 	bl	8003216 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001834:	2302      	movs	r3, #2
 8001836:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001838:	2300      	movs	r3, #0
 800183a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800183c:	2300      	movs	r3, #0
 800183e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001840:	2300      	movs	r3, #0
 8001842:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001844:	2300      	movs	r3, #0
 8001846:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001848:	2300      	movs	r3, #0
 800184a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001850:	2301      	movs	r3, #1
 8001852:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001854:	2300      	movs	r3, #0
 8001856:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001858:	463b      	mov	r3, r7
 800185a:	2200      	movs	r2, #0
 800185c:	4619      	mov	r1, r3
 800185e:	4806      	ldr	r0, [pc, #24]	; (8001878 <MX_DAC2_Init+0x6c>)
 8001860:	f005 fbb6 	bl	8006fd0 <HAL_DAC_ConfigChannel>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 800186a:	f001 fcd4 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 800186e:	bf00      	nop
 8001870:	3730      	adds	r7, #48	; 0x30
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	2000076c 	.word	0x2000076c
 800187c:	50000c00 	.word	0x50000c00

08001880 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08c      	sub	sp, #48	; 0x30
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	f107 031c 	add.w	r3, r7, #28
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a2f      	ldr	r2, [pc, #188]	; (800195c <HAL_DAC_MspInit+0xdc>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d12d      	bne.n	80018fe <HAL_DAC_MspInit+0x7e>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80018a2:	4b2f      	ldr	r3, [pc, #188]	; (8001960 <HAL_DAC_MspInit+0xe0>)
 80018a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a6:	4a2e      	ldr	r2, [pc, #184]	; (8001960 <HAL_DAC_MspInit+0xe0>)
 80018a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ae:	4b2c      	ldr	r3, [pc, #176]	; (8001960 <HAL_DAC_MspInit+0xe0>)
 80018b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018b6:	61bb      	str	r3, [r7, #24]
 80018b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ba:	4b29      	ldr	r3, [pc, #164]	; (8001960 <HAL_DAC_MspInit+0xe0>)
 80018bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018be:	4a28      	ldr	r2, [pc, #160]	; (8001960 <HAL_DAC_MspInit+0xe0>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018c6:	4b26      	ldr	r3, [pc, #152]	; (8001960 <HAL_DAC_MspInit+0xe0>)
 80018c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	617b      	str	r3, [r7, #20]
 80018d0:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018d2:	2310      	movs	r3, #16
 80018d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018d6:	2303      	movs	r3, #3
 80018d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018da:	2300      	movs	r3, #0
 80018dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018de:	f107 031c 	add.w	r3, r7, #28
 80018e2:	4619      	mov	r1, r3
 80018e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018e8:	f005 feea 	bl	80076c0 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 80018ec:	2200      	movs	r2, #0
 80018ee:	210f      	movs	r1, #15
 80018f0:	2036      	movs	r0, #54	; 0x36
 80018f2:	f005 f9c8 	bl	8006c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80018f6:	2036      	movs	r0, #54	; 0x36
 80018f8:	f005 f9df 	bl	8006cba <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 80018fc:	e029      	b.n	8001952 <HAL_DAC_MspInit+0xd2>
  else if(dacHandle->Instance==DAC2)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a18      	ldr	r2, [pc, #96]	; (8001964 <HAL_DAC_MspInit+0xe4>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d124      	bne.n	8001952 <HAL_DAC_MspInit+0xd2>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8001908:	4b15      	ldr	r3, [pc, #84]	; (8001960 <HAL_DAC_MspInit+0xe0>)
 800190a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800190c:	4a14      	ldr	r2, [pc, #80]	; (8001960 <HAL_DAC_MspInit+0xe0>)
 800190e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001912:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001914:	4b12      	ldr	r3, [pc, #72]	; (8001960 <HAL_DAC_MspInit+0xe0>)
 8001916:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001918:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800191c:	613b      	str	r3, [r7, #16]
 800191e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001920:	4b0f      	ldr	r3, [pc, #60]	; (8001960 <HAL_DAC_MspInit+0xe0>)
 8001922:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001924:	4a0e      	ldr	r2, [pc, #56]	; (8001960 <HAL_DAC_MspInit+0xe0>)
 8001926:	f043 0301 	orr.w	r3, r3, #1
 800192a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800192c:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <HAL_DAC_MspInit+0xe0>)
 800192e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001930:	f003 0301 	and.w	r3, r3, #1
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001938:	2340      	movs	r3, #64	; 0x40
 800193a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800193c:	2303      	movs	r3, #3
 800193e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001944:	f107 031c 	add.w	r3, r7, #28
 8001948:	4619      	mov	r1, r3
 800194a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800194e:	f005 feb7 	bl	80076c0 <HAL_GPIO_Init>
}
 8001952:	bf00      	nop
 8001954:	3730      	adds	r7, #48	; 0x30
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	50000800 	.word	0x50000800
 8001960:	40021000 	.word	0x40021000
 8001964:	50000c00 	.word	0x50000c00

08001968 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800196c:	4b04      	ldr	r3, [pc, #16]	; (8001980 <__NVIC_GetPriorityGrouping+0x18>)
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	0a1b      	lsrs	r3, r3, #8
 8001972:	f003 0307 	and.w	r3, r3, #7
}
 8001976:	4618      	mov	r0, r3
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	e000ed00 	.word	0xe000ed00

08001984 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800198e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001992:	2b00      	cmp	r3, #0
 8001994:	db0b      	blt.n	80019ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	f003 021f 	and.w	r2, r3, #31
 800199c:	4907      	ldr	r1, [pc, #28]	; (80019bc <__NVIC_EnableIRQ+0x38>)
 800199e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a2:	095b      	lsrs	r3, r3, #5
 80019a4:	2001      	movs	r0, #1
 80019a6:	fa00 f202 	lsl.w	r2, r0, r2
 80019aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019ae:	bf00      	nop
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	e000e100 	.word	0xe000e100

080019c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	6039      	str	r1, [r7, #0]
 80019ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	db0a      	blt.n	80019ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	b2da      	uxtb	r2, r3
 80019d8:	490c      	ldr	r1, [pc, #48]	; (8001a0c <__NVIC_SetPriority+0x4c>)
 80019da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019de:	0112      	lsls	r2, r2, #4
 80019e0:	b2d2      	uxtb	r2, r2
 80019e2:	440b      	add	r3, r1
 80019e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019e8:	e00a      	b.n	8001a00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	4908      	ldr	r1, [pc, #32]	; (8001a10 <__NVIC_SetPriority+0x50>)
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	f003 030f 	and.w	r3, r3, #15
 80019f6:	3b04      	subs	r3, #4
 80019f8:	0112      	lsls	r2, r2, #4
 80019fa:	b2d2      	uxtb	r2, r2
 80019fc:	440b      	add	r3, r1
 80019fe:	761a      	strb	r2, [r3, #24]
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000e100 	.word	0xe000e100
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b089      	sub	sp, #36	; 0x24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	f003 0307 	and.w	r3, r3, #7
 8001a26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	f1c3 0307 	rsb	r3, r3, #7
 8001a2e:	2b04      	cmp	r3, #4
 8001a30:	bf28      	it	cs
 8001a32:	2304      	movcs	r3, #4
 8001a34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	3304      	adds	r3, #4
 8001a3a:	2b06      	cmp	r3, #6
 8001a3c:	d902      	bls.n	8001a44 <NVIC_EncodePriority+0x30>
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	3b03      	subs	r3, #3
 8001a42:	e000      	b.n	8001a46 <NVIC_EncodePriority+0x32>
 8001a44:	2300      	movs	r3, #0
 8001a46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a48:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a52:	43da      	mvns	r2, r3
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	401a      	ands	r2, r3
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a5c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	fa01 f303 	lsl.w	r3, r1, r3
 8001a66:	43d9      	mvns	r1, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a6c:	4313      	orrs	r3, r2
         );
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3724      	adds	r7, #36	; 0x24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
	...

08001a7c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001a82:	4b1e      	ldr	r3, [pc, #120]	; (8001afc <MX_DMA_Init+0x80>)
 8001a84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a86:	4a1d      	ldr	r2, [pc, #116]	; (8001afc <MX_DMA_Init+0x80>)
 8001a88:	f043 0304 	orr.w	r3, r3, #4
 8001a8c:	6493      	str	r3, [r2, #72]	; 0x48
 8001a8e:	4b1b      	ldr	r3, [pc, #108]	; (8001afc <MX_DMA_Init+0x80>)
 8001a90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a92:	f003 0304 	and.w	r3, r3, #4
 8001a96:	607b      	str	r3, [r7, #4]
 8001a98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a9a:	4b18      	ldr	r3, [pc, #96]	; (8001afc <MX_DMA_Init+0x80>)
 8001a9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a9e:	4a17      	ldr	r2, [pc, #92]	; (8001afc <MX_DMA_Init+0x80>)
 8001aa0:	f043 0301 	orr.w	r3, r3, #1
 8001aa4:	6493      	str	r3, [r2, #72]	; 0x48
 8001aa6:	4b15      	ldr	r3, [pc, #84]	; (8001afc <MX_DMA_Init+0x80>)
 8001aa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	603b      	str	r3, [r7, #0]
 8001ab0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001ab2:	f7ff ff59 	bl	8001968 <__NVIC_GetPriorityGrouping>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2200      	movs	r2, #0
 8001aba:	2100      	movs	r1, #0
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff ffa9 	bl	8001a14 <NVIC_EncodePriority>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	200b      	movs	r0, #11
 8001ac8:	f7ff ff7a 	bl	80019c0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001acc:	200b      	movs	r0, #11
 8001ace:	f7ff ff59 	bl	8001984 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001ad2:	f7ff ff49 	bl	8001968 <__NVIC_GetPriorityGrouping>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2200      	movs	r2, #0
 8001ada:	2100      	movs	r1, #0
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff ff99 	bl	8001a14 <NVIC_EncodePriority>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	200c      	movs	r0, #12
 8001ae8:	f7ff ff6a 	bl	80019c0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001aec:	200c      	movs	r0, #12
 8001aee:	f7ff ff49 	bl	8001984 <__NVIC_EnableIRQ>

}
 8001af2:	bf00      	nop
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40021000 	.word	0x40021000

08001b00 <MX_FDCAN2_Init>:

FDCAN_HandleTypeDef hfdcan2;

/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001b04:	4b1f      	ldr	r3, [pc, #124]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b06:	4a20      	ldr	r2, [pc, #128]	; (8001b88 <MX_FDCAN2_Init+0x88>)
 8001b08:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001b0a:	4b1e      	ldr	r3, [pc, #120]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001b10:	4b1c      	ldr	r3, [pc, #112]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001b16:	4b1b      	ldr	r3, [pc, #108]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8001b1c:	4b19      	ldr	r3, [pc, #100]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8001b22:	4b18      	ldr	r3, [pc, #96]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001b28:	4b16      	ldr	r3, [pc, #88]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8001b2e:	4b15      	ldr	r3, [pc, #84]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b30:	2201      	movs	r2, #1
 8001b32:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8001b34:	4b13      	ldr	r3, [pc, #76]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b36:	2201      	movs	r2, #1
 8001b38:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8001b3a:	4b12      	ldr	r3, [pc, #72]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b3c:	2202      	movs	r2, #2
 8001b3e:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8001b40:	4b10      	ldr	r3, [pc, #64]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b42:	2202      	movs	r2, #2
 8001b44:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001b46:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b48:	2201      	movs	r2, #1
 8001b4a:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8001b4c:	4b0d      	ldr	r3, [pc, #52]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b4e:	2201      	movs	r2, #1
 8001b50:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8001b52:	4b0c      	ldr	r3, [pc, #48]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b54:	2201      	movs	r2, #1
 8001b56:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8001b58:	4b0a      	ldr	r3, [pc, #40]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 8001b5e:	4b09      	ldr	r3, [pc, #36]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8001b64:	4b07      	ldr	r3, [pc, #28]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001b6a:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001b70:	4804      	ldr	r0, [pc, #16]	; (8001b84 <MX_FDCAN2_Init+0x84>)
 8001b72:	f005 fbdf 	bl	8007334 <HAL_FDCAN_Init>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 8001b7c:	f001 fb4b 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001b80:	bf00      	nop
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20000780 	.word	0x20000780
 8001b88:	40006800 	.word	0x40006800

08001b8c <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b09e      	sub	sp, #120	; 0x78
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b94:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	60da      	str	r2, [r3, #12]
 8001ba2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ba4:	f107 0310 	add.w	r3, r7, #16
 8001ba8:	2254      	movs	r2, #84	; 0x54
 8001baa:	2100      	movs	r1, #0
 8001bac:	4618      	mov	r0, r3
 8001bae:	f012 fe66 	bl	801487e <memset>
  if(fdcanHandle->Instance==FDCAN2)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a20      	ldr	r2, [pc, #128]	; (8001c38 <HAL_FDCAN_MspInit+0xac>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d138      	bne.n	8001c2e <HAL_FDCAN_MspInit+0xa2>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001bbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bc0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001bc2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001bc6:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bc8:	f107 0310 	add.w	r3, r7, #16
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f008 fbfd 	bl	800a3cc <HAL_RCCEx_PeriphCLKConfig>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001bd8:	f001 fb1d 	bl	8003216 <Error_Handler>
    }

    /* FDCAN2 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001bdc:	4b17      	ldr	r3, [pc, #92]	; (8001c3c <HAL_FDCAN_MspInit+0xb0>)
 8001bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be0:	4a16      	ldr	r2, [pc, #88]	; (8001c3c <HAL_FDCAN_MspInit+0xb0>)
 8001be2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001be6:	6593      	str	r3, [r2, #88]	; 0x58
 8001be8:	4b14      	ldr	r3, [pc, #80]	; (8001c3c <HAL_FDCAN_MspInit+0xb0>)
 8001bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf4:	4b11      	ldr	r3, [pc, #68]	; (8001c3c <HAL_FDCAN_MspInit+0xb0>)
 8001bf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf8:	4a10      	ldr	r2, [pc, #64]	; (8001c3c <HAL_FDCAN_MspInit+0xb0>)
 8001bfa:	f043 0302 	orr.w	r3, r3, #2
 8001bfe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c00:	4b0e      	ldr	r3, [pc, #56]	; (8001c3c <HAL_FDCAN_MspInit+0xb0>)
 8001c02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	60bb      	str	r3, [r7, #8]
 8001c0a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001c0c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001c10:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c12:	2302      	movs	r3, #2
 8001c14:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c16:	2300      	movs	r3, #0
 8001c18:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001c1e:	2309      	movs	r3, #9
 8001c20:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c22:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001c26:	4619      	mov	r1, r3
 8001c28:	4805      	ldr	r0, [pc, #20]	; (8001c40 <HAL_FDCAN_MspInit+0xb4>)
 8001c2a:	f005 fd49 	bl	80076c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8001c2e:	bf00      	nop
 8001c30:	3778      	adds	r7, #120	; 0x78
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40006800 	.word	0x40006800
 8001c3c:	40021000 	.word	0x40021000
 8001c40:	48000400 	.word	0x48000400

08001c44 <MX_FMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b088      	sub	sp, #32
 8001c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8001c4a:	463b      	mov	r3, r7
 8001c4c:	2220      	movs	r2, #32
 8001c4e:	2100      	movs	r1, #0
 8001c50:	4618      	mov	r0, r3
 8001c52:	f012 fe14 	bl	801487e <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8001c56:	4b2d      	ldr	r3, [pc, #180]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001c58:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001c5c:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8001c5e:	4b2b      	ldr	r3, [pc, #172]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001c60:	4a2b      	ldr	r2, [pc, #172]	; (8001d10 <MX_FMC_Init+0xcc>)
 8001c62:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8001c64:	4b29      	ldr	r3, [pc, #164]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8001c6a:	4b28      	ldr	r3, [pc, #160]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8001c70:	4b26      	ldr	r3, [pc, #152]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001c76:	4b25      	ldr	r3, [pc, #148]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001c78:	2210      	movs	r2, #16
 8001c7a:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8001c7c:	4b23      	ldr	r3, [pc, #140]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8001c82:	4b22      	ldr	r3, [pc, #136]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8001c88:	4b20      	ldr	r3, [pc, #128]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001c8e:	4b1f      	ldr	r3, [pc, #124]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001c90:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c94:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8001c96:	4b1d      	ldr	r3, [pc, #116]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8001c9c:	4b1b      	ldr	r3, [pc, #108]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001ca2:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8001ca8:	4b18      	ldr	r3, [pc, #96]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001cae:	4b17      	ldr	r3, [pc, #92]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8001cb4:	4b15      	ldr	r3, [pc, #84]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8001cba:	4b14      	ldr	r3, [pc, #80]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8001cc0:	4b12      	ldr	r3, [pc, #72]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 8001cc6:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  /* Timing */
  Timing.AddressSetupTime = 1;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8001cd2:	230f      	movs	r3, #15
 8001cd4:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 1;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 1;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 1;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001ce2:	2310      	movs	r3, #16
 8001ce4:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001ce6:	2311      	movs	r3, #17
 8001ce8:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8001cea:	2300      	movs	r3, #0
 8001cec:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001cee:	463b      	mov	r3, r7
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4805      	ldr	r0, [pc, #20]	; (8001d0c <MX_FMC_Init+0xc8>)
 8001cf6:	f008 fe62 	bl	800a9be <HAL_SRAM_Init>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <MX_FMC_Init+0xc0>
  {
    Error_Handler( );
 8001d00:	f001 fa89 	bl	8003216 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001d04:	bf00      	nop
 8001d06:	3720      	adds	r7, #32
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	200007e4 	.word	0x200007e4
 8001d10:	a0000104 	.word	0xa0000104

08001d14 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1a:	1d3b      	adds	r3, r7, #4
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
 8001d22:	609a      	str	r2, [r3, #8]
 8001d24:	60da      	str	r2, [r3, #12]
 8001d26:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001d28:	4b23      	ldr	r3, [pc, #140]	; (8001db8 <HAL_FMC_MspInit+0xa4>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d13e      	bne.n	8001dae <HAL_FMC_MspInit+0x9a>
    return;
  }
  FMC_Initialized = 1;
 8001d30:	4b21      	ldr	r3, [pc, #132]	; (8001db8 <HAL_FMC_MspInit+0xa4>)
 8001d32:	2201      	movs	r2, #1
 8001d34:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001d36:	4b21      	ldr	r3, [pc, #132]	; (8001dbc <HAL_FMC_MspInit+0xa8>)
 8001d38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d3a:	4a20      	ldr	r2, [pc, #128]	; (8001dbc <HAL_FMC_MspInit+0xa8>)
 8001d3c:	f043 0301 	orr.w	r3, r3, #1
 8001d40:	6513      	str	r3, [r2, #80]	; 0x50
 8001d42:	4b1e      	ldr	r3, [pc, #120]	; (8001dbc <HAL_FMC_MspInit+0xa8>)
 8001d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	603b      	str	r3, [r7, #0]
 8001d4c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001d4e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001d52:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d54:	2302      	movs	r3, #2
 8001d56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d60:	230c      	movs	r3, #12
 8001d62:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d64:	1d3b      	adds	r3, r7, #4
 8001d66:	4619      	mov	r1, r3
 8001d68:	4815      	ldr	r0, [pc, #84]	; (8001dc0 <HAL_FMC_MspInit+0xac>)
 8001d6a:	f005 fca9 	bl	80076c0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001d6e:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8001d72:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d74:	2302      	movs	r3, #2
 8001d76:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d80:	230c      	movs	r3, #12
 8001d82:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d84:	1d3b      	adds	r3, r7, #4
 8001d86:	4619      	mov	r1, r3
 8001d88:	480e      	ldr	r0, [pc, #56]	; (8001dc4 <HAL_FMC_MspInit+0xb0>)
 8001d8a:	f005 fc99 	bl	80076c0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001d8e:	2320      	movs	r3, #32
 8001d90:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d92:	2302      	movs	r3, #2
 8001d94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d96:	2300      	movs	r3, #0
 8001d98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d9e:	230c      	movs	r3, #12
 8001da0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001da2:	1d3b      	adds	r3, r7, #4
 8001da4:	4619      	mov	r1, r3
 8001da6:	4808      	ldr	r0, [pc, #32]	; (8001dc8 <HAL_FMC_MspInit+0xb4>)
 8001da8:	f005 fc8a 	bl	80076c0 <HAL_GPIO_Init>
 8001dac:	e000      	b.n	8001db0 <HAL_FMC_MspInit+0x9c>
    return;
 8001dae:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001db0:	3718      	adds	r7, #24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	2000083c 	.word	0x2000083c
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	48001000 	.word	0x48001000
 8001dc4:	48000c00 	.word	0x48000c00
 8001dc8:	48001800 	.word	0x48001800

08001dcc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001dd4:	f7ff ff9e 	bl	8001d14 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001dd8:	bf00      	nop
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <__NVIC_GetPriorityGrouping>:
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001de4:	4b04      	ldr	r3, [pc, #16]	; (8001df8 <__NVIC_GetPriorityGrouping+0x18>)
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	0a1b      	lsrs	r3, r3, #8
 8001dea:	f003 0307 	and.w	r3, r3, #7
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr
 8001df8:	e000ed00 	.word	0xe000ed00

08001dfc <__NVIC_EnableIRQ>:
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	db0b      	blt.n	8001e26 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e0e:	79fb      	ldrb	r3, [r7, #7]
 8001e10:	f003 021f 	and.w	r2, r3, #31
 8001e14:	4907      	ldr	r1, [pc, #28]	; (8001e34 <__NVIC_EnableIRQ+0x38>)
 8001e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1a:	095b      	lsrs	r3, r3, #5
 8001e1c:	2001      	movs	r0, #1
 8001e1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	e000e100 	.word	0xe000e100

08001e38 <__NVIC_SetPriority>:
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	4603      	mov	r3, r0
 8001e40:	6039      	str	r1, [r7, #0]
 8001e42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	db0a      	blt.n	8001e62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	b2da      	uxtb	r2, r3
 8001e50:	490c      	ldr	r1, [pc, #48]	; (8001e84 <__NVIC_SetPriority+0x4c>)
 8001e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e56:	0112      	lsls	r2, r2, #4
 8001e58:	b2d2      	uxtb	r2, r2
 8001e5a:	440b      	add	r3, r1
 8001e5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001e60:	e00a      	b.n	8001e78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	b2da      	uxtb	r2, r3
 8001e66:	4908      	ldr	r1, [pc, #32]	; (8001e88 <__NVIC_SetPriority+0x50>)
 8001e68:	79fb      	ldrb	r3, [r7, #7]
 8001e6a:	f003 030f 	and.w	r3, r3, #15
 8001e6e:	3b04      	subs	r3, #4
 8001e70:	0112      	lsls	r2, r2, #4
 8001e72:	b2d2      	uxtb	r2, r2
 8001e74:	440b      	add	r3, r1
 8001e76:	761a      	strb	r2, [r3, #24]
}
 8001e78:	bf00      	nop
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	e000e100 	.word	0xe000e100
 8001e88:	e000ed00 	.word	0xe000ed00

08001e8c <NVIC_EncodePriority>:
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b089      	sub	sp, #36	; 0x24
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f003 0307 	and.w	r3, r3, #7
 8001e9e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	f1c3 0307 	rsb	r3, r3, #7
 8001ea6:	2b04      	cmp	r3, #4
 8001ea8:	bf28      	it	cs
 8001eaa:	2304      	movcs	r3, #4
 8001eac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	3304      	adds	r3, #4
 8001eb2:	2b06      	cmp	r3, #6
 8001eb4:	d902      	bls.n	8001ebc <NVIC_EncodePriority+0x30>
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	3b03      	subs	r3, #3
 8001eba:	e000      	b.n	8001ebe <NVIC_EncodePriority+0x32>
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ec0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ec4:	69bb      	ldr	r3, [r7, #24]
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	43da      	mvns	r2, r3
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	401a      	ands	r2, r3
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ed4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	fa01 f303 	lsl.w	r3, r1, r3
 8001ede:	43d9      	mvns	r1, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ee4:	4313      	orrs	r3, r2
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3724      	adds	r7, #36	; 0x24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
	...

08001ef4 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b087      	sub	sp, #28
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8001efe:	4a18      	ldr	r2, [pc, #96]	; (8001f60 <LL_SYSCFG_SetEXTISource+0x6c>)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	f003 0303 	and.w	r3, r3, #3
 8001f06:	3302      	adds	r3, #2
 8001f08:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	0c1b      	lsrs	r3, r3, #16
 8001f10:	43db      	mvns	r3, r3
 8001f12:	ea02 0103 	and.w	r1, r2, r3
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	0c1b      	lsrs	r3, r3, #16
 8001f1a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	fa93 f3a3 	rbit	r3, r3
 8001f22:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d101      	bne.n	8001f32 <LL_SYSCFG_SetEXTISource+0x3e>
  {
    return 32U;
 8001f2e:	2320      	movs	r3, #32
 8001f30:	e003      	b.n	8001f3a <LL_SYSCFG_SetEXTISource+0x46>
  }
  return __builtin_clz(value);
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	fab3 f383 	clz	r3, r3
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	f003 031f 	and.w	r3, r3, #31
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	409a      	lsls	r2, r3
 8001f42:	4807      	ldr	r0, [pc, #28]	; (8001f60 <LL_SYSCFG_SetEXTISource+0x6c>)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	f003 0303 	and.w	r3, r3, #3
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	3302      	adds	r3, #2
 8001f4e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001f52:	bf00      	nop
 8001f54:	371c      	adds	r7, #28
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	40010000 	.word	0x40010000

08001f64 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b08b      	sub	sp, #44	; 0x2c
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	fa93 f3a3 	rbit	r3, r3
 8001f7e:	613b      	str	r3, [r7, #16]
  return result;
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001f8a:	2320      	movs	r3, #32
 8001f8c:	e003      	b.n	8001f96 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	fab3 f383 	clz	r3, r3
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	2103      	movs	r1, #3
 8001f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	401a      	ands	r2, r3
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa6:	6a3b      	ldr	r3, [r7, #32]
 8001fa8:	fa93 f3a3 	rbit	r3, r3
 8001fac:	61fb      	str	r3, [r7, #28]
  return result;
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d101      	bne.n	8001fbc <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001fb8:	2320      	movs	r3, #32
 8001fba:	e003      	b.n	8001fc4 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8001fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fbe:	fab3 f383 	clz	r3, r3
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	6879      	ldr	r1, [r7, #4]
 8001fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fcc:	431a      	orrs	r2, r3
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	601a      	str	r2, [r3, #0]
}
 8001fd2:	bf00      	nop
 8001fd4:	372c      	adds	r7, #44	; 0x2c
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	b08b      	sub	sp, #44	; 0x2c
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	60f8      	str	r0, [r7, #12]
 8001fe6:	60b9      	str	r1, [r7, #8]
 8001fe8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	68da      	ldr	r2, [r3, #12]
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	fa93 f3a3 	rbit	r3, r3
 8001ff8:	613b      	str	r3, [r7, #16]
  return result;
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d101      	bne.n	8002008 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8002004:	2320      	movs	r3, #32
 8002006:	e003      	b.n	8002010 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	fab3 f383 	clz	r3, r3
 800200e:	b2db      	uxtb	r3, r3
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	2103      	movs	r1, #3
 8002014:	fa01 f303 	lsl.w	r3, r1, r3
 8002018:	43db      	mvns	r3, r3
 800201a:	401a      	ands	r2, r3
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002020:	6a3b      	ldr	r3, [r7, #32]
 8002022:	fa93 f3a3 	rbit	r3, r3
 8002026:	61fb      	str	r3, [r7, #28]
  return result;
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800202c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800202e:	2b00      	cmp	r3, #0
 8002030:	d101      	bne.n	8002036 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8002032:	2320      	movs	r3, #32
 8002034:	e003      	b.n	800203e <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002038:	fab3 f383 	clz	r3, r3
 800203c:	b2db      	uxtb	r3, r3
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	6879      	ldr	r1, [r7, #4]
 8002042:	fa01 f303 	lsl.w	r3, r1, r3
 8002046:	431a      	orrs	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	60da      	str	r2, [r3, #12]
}
 800204c:	bf00      	nop
 800204e:	372c      	adds	r7, #44	; 0x2c
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	683a      	ldr	r2, [r7, #0]
 8002066:	619a      	str	r2, [r3, #24]
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	683a      	ldr	r2, [r7, #0]
 8002082:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002090:	b480      	push	{r7}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002098:	4b08      	ldr	r3, [pc, #32]	; (80020bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 800209a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800209c:	4907      	ldr	r1, [pc, #28]	; (80020bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80020a4:	4b05      	ldr	r3, [pc, #20]	; (80020bc <LL_AHB2_GRP1_EnableClock+0x2c>)
 80020a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4013      	ands	r3, r2
 80020ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020ae:	68fb      	ldr	r3, [r7, #12]
}
 80020b0:	bf00      	nop
 80020b2:	3714      	adds	r7, #20
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	40021000 	.word	0x40021000

080020c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08a      	sub	sp, #40	; 0x28
 80020c4:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80020c6:	f107 031c 	add.w	r3, r7, #28
 80020ca:	2200      	movs	r2, #0
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	605a      	str	r2, [r3, #4]
 80020d0:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d2:	1d3b      	adds	r3, r7, #4
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]
 80020e0:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 80020e2:	2010      	movs	r0, #16
 80020e4:	f7ff ffd4 	bl	8002090 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80020e8:	2004      	movs	r0, #4
 80020ea:	f7ff ffd1 	bl	8002090 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 80020ee:	2020      	movs	r0, #32
 80020f0:	f7ff ffce 	bl	8002090 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80020f4:	2001      	movs	r0, #1
 80020f6:	f7ff ffcb 	bl	8002090 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80020fa:	2002      	movs	r0, #2
 80020fc:	f7ff ffc8 	bl	8002090 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8002100:	2008      	movs	r0, #8
 8002102:	f7ff ffc5 	bl	8002090 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
 8002106:	2040      	movs	r0, #64	; 0x40
 8002108:	f7ff ffc2 	bl	8002090 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED1_GPIO_Port, LED1_Pin);
 800210c:	2108      	movs	r1, #8
 800210e:	48bc      	ldr	r0, [pc, #752]	; (8002400 <MX_GPIO_Init+0x340>)
 8002110:	f7ff ffb0 	bl	8002074 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8002114:	2110      	movs	r1, #16
 8002116:	48ba      	ldr	r0, [pc, #744]	; (8002400 <MX_GPIO_Init+0x340>)
 8002118:	f7ff ffac 	bl	8002074 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED3_GPIO_Port, LED3_Pin);
 800211c:	2120      	movs	r1, #32
 800211e:	48b8      	ldr	r0, [pc, #736]	; (8002400 <MX_GPIO_Init+0x340>)
 8002120:	f7ff ffa8 	bl	8002074 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED4_GPIO_Port, LED4_Pin);
 8002124:	2101      	movs	r1, #1
 8002126:	48b7      	ldr	r0, [pc, #732]	; (8002404 <MX_GPIO_Init+0x344>)
 8002128:	f7ff ffa4 	bl	8002074 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED5_GPIO_Port, LED5_Pin);
 800212c:	2102      	movs	r1, #2
 800212e:	48b5      	ldr	r0, [pc, #724]	; (8002404 <MX_GPIO_Init+0x344>)
 8002130:	f7ff ffa0 	bl	8002074 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED6_GPIO_Port, LED6_Pin);
 8002134:	2104      	movs	r1, #4
 8002136:	48b3      	ldr	r0, [pc, #716]	; (8002404 <MX_GPIO_Init+0x344>)
 8002138:	f7ff ff9c 	bl	8002074 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED7_GPIO_Port, LED7_Pin);
 800213c:	2108      	movs	r1, #8
 800213e:	48b1      	ldr	r0, [pc, #708]	; (8002404 <MX_GPIO_Init+0x344>)
 8002140:	f7ff ff98 	bl	8002074 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED0_GPIO_Port, LED0_Pin);
 8002144:	2104      	movs	r1, #4
 8002146:	48ae      	ldr	r0, [pc, #696]	; (8002400 <MX_GPIO_Init+0x340>)
 8002148:	f7ff ff94 	bl	8002074 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(ARDUINO_CS_GPIO_Port, ARDUINO_CS_Pin);
 800214c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002150:	48ab      	ldr	r0, [pc, #684]	; (8002400 <MX_GPIO_Init+0x340>)
 8002152:	f7ff ff8f 	bl	8002074 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CAN_STBY_GPIO_Port, CAN_STBY_Pin);
 8002156:	2180      	movs	r1, #128	; 0x80
 8002158:	48ab      	ldr	r0, [pc, #684]	; (8002408 <MX_GPIO_Init+0x348>)
 800215a:	f7ff ff8b 	bl	8002074 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LCD_RST_GPIO_Port, LCD_RST_Pin);
 800215e:	2108      	movs	r1, #8
 8002160:	48aa      	ldr	r0, [pc, #680]	; (800240c <MX_GPIO_Init+0x34c>)
 8002162:	f7ff ff87 	bl	8002074 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LIN_SLP_GPIO_Port, LIN_SLP_Pin);
 8002166:	2120      	movs	r1, #32
 8002168:	48a9      	ldr	r0, [pc, #676]	; (8002410 <MX_GPIO_Init+0x350>)
 800216a:	f7ff ff83 	bl	8002074 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LCD_BKLT_GPIO_Port, LCD_BKLT_Pin);
 800216e:	2140      	movs	r1, #64	; 0x40
 8002170:	48a7      	ldr	r0, [pc, #668]	; (8002410 <MX_GPIO_Init+0x350>)
 8002172:	f7ff ff7f 	bl	8002074 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(FLASH_CS_GPIO_Port, FLASH_CS_Pin);
 8002176:	2101      	movs	r1, #1
 8002178:	48a6      	ldr	r0, [pc, #664]	; (8002414 <MX_GPIO_Init+0x354>)
 800217a:	f7ff ff7b 	bl	8002074 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin);
 800217e:	2102      	movs	r1, #2
 8002180:	48a4      	ldr	r0, [pc, #656]	; (8002414 <MX_GPIO_Init+0x354>)
 8002182:	f7ff ff69 	bl	8002058 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = JOY_BTN_Pin;
 8002186:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800218a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800218c:	2300      	movs	r3, #0
 800218e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002190:	2301      	movs	r3, #1
 8002192:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(JOY_BTN_GPIO_Port, &GPIO_InitStruct);
 8002194:	1d3b      	adds	r3, r7, #4
 8002196:	4619      	mov	r1, r3
 8002198:	489a      	ldr	r0, [pc, #616]	; (8002404 <MX_GPIO_Init+0x344>)
 800219a:	f00a ffc0 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_OK_Pin;
 800219e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021a2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80021a8:	2301      	movs	r3, #1
 80021aa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(BTN_OK_GPIO_Port, &GPIO_InitStruct);
 80021ac:	1d3b      	adds	r3, r7, #4
 80021ae:	4619      	mov	r1, r3
 80021b0:	4894      	ldr	r0, [pc, #592]	; (8002404 <MX_GPIO_Init+0x344>)
 80021b2:	f00a ffb4 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED1_Pin;
 80021b6:	2308      	movs	r3, #8
 80021b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80021ba:	2301      	movs	r3, #1
 80021bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80021be:	2300      	movs	r3, #0
 80021c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80021c2:	2300      	movs	r3, #0
 80021c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80021c6:	2300      	movs	r3, #0
 80021c8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80021ca:	1d3b      	adds	r3, r7, #4
 80021cc:	4619      	mov	r1, r3
 80021ce:	488c      	ldr	r0, [pc, #560]	; (8002400 <MX_GPIO_Init+0x340>)
 80021d0:	f00a ffa5 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED2_Pin;
 80021d4:	2310      	movs	r3, #16
 80021d6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80021d8:	2301      	movs	r3, #1
 80021da:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80021dc:	2300      	movs	r3, #0
 80021de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80021e4:	2300      	movs	r3, #0
 80021e6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80021e8:	1d3b      	adds	r3, r7, #4
 80021ea:	4619      	mov	r1, r3
 80021ec:	4884      	ldr	r0, [pc, #528]	; (8002400 <MX_GPIO_Init+0x340>)
 80021ee:	f00a ff96 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin;
 80021f2:	2320      	movs	r3, #32
 80021f4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80021f6:	2301      	movs	r3, #1
 80021f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80021fa:	2300      	movs	r3, #0
 80021fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002202:	2300      	movs	r3, #0
 8002204:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8002206:	1d3b      	adds	r3, r7, #4
 8002208:	4619      	mov	r1, r3
 800220a:	487d      	ldr	r0, [pc, #500]	; (8002400 <MX_GPIO_Init+0x340>)
 800220c:	f00a ff87 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED4_Pin;
 8002210:	2301      	movs	r3, #1
 8002212:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002214:	2301      	movs	r3, #1
 8002216:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002218:	2300      	movs	r3, #0
 800221a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800221c:	2300      	movs	r3, #0
 800221e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002220:	2300      	movs	r3, #0
 8002222:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 8002224:	1d3b      	adds	r3, r7, #4
 8002226:	4619      	mov	r1, r3
 8002228:	4876      	ldr	r0, [pc, #472]	; (8002404 <MX_GPIO_Init+0x344>)
 800222a:	f00a ff78 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED5_Pin;
 800222e:	2302      	movs	r3, #2
 8002230:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002232:	2301      	movs	r3, #1
 8002234:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002236:	2300      	movs	r3, #0
 8002238:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800223a:	2300      	movs	r3, #0
 800223c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800223e:	2300      	movs	r3, #0
 8002240:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED5_GPIO_Port, &GPIO_InitStruct);
 8002242:	1d3b      	adds	r3, r7, #4
 8002244:	4619      	mov	r1, r3
 8002246:	486f      	ldr	r0, [pc, #444]	; (8002404 <MX_GPIO_Init+0x344>)
 8002248:	f00a ff69 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED6_Pin;
 800224c:	2304      	movs	r3, #4
 800224e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002250:	2301      	movs	r3, #1
 8002252:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002254:	2300      	movs	r3, #0
 8002256:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800225c:	2300      	movs	r3, #0
 800225e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED6_GPIO_Port, &GPIO_InitStruct);
 8002260:	1d3b      	adds	r3, r7, #4
 8002262:	4619      	mov	r1, r3
 8002264:	4867      	ldr	r0, [pc, #412]	; (8002404 <MX_GPIO_Init+0x344>)
 8002266:	f00a ff5a 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED7_Pin;
 800226a:	2308      	movs	r3, #8
 800226c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800226e:	2301      	movs	r3, #1
 8002270:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002272:	2300      	movs	r3, #0
 8002274:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800227a:	2300      	movs	r3, #0
 800227c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED7_GPIO_Port, &GPIO_InitStruct);
 800227e:	1d3b      	adds	r3, r7, #4
 8002280:	4619      	mov	r1, r3
 8002282:	4860      	ldr	r0, [pc, #384]	; (8002404 <MX_GPIO_Init+0x344>)
 8002284:	f00a ff4b 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED0_Pin;
 8002288:	2304      	movs	r3, #4
 800228a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800228c:	2301      	movs	r3, #1
 800228e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002290:	2303      	movs	r3, #3
 8002292:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002294:	2300      	movs	r3, #0
 8002296:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002298:	2300      	movs	r3, #0
 800229a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 800229c:	1d3b      	adds	r3, r7, #4
 800229e:	4619      	mov	r1, r3
 80022a0:	4857      	ldr	r0, [pc, #348]	; (8002400 <MX_GPIO_Init+0x340>)
 80022a2:	f00a ff3c 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ARDUINO_CS_Pin;
 80022a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022aa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80022ac:	2301      	movs	r3, #1
 80022ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80022b0:	2300      	movs	r3, #0
 80022b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022b4:	2300      	movs	r3, #0
 80022b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80022b8:	2300      	movs	r3, #0
 80022ba:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(ARDUINO_CS_GPIO_Port, &GPIO_InitStruct);
 80022bc:	1d3b      	adds	r3, r7, #4
 80022be:	4619      	mov	r1, r3
 80022c0:	484f      	ldr	r0, [pc, #316]	; (8002400 <MX_GPIO_Init+0x340>)
 80022c2:	f00a ff2c 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_UP_Pin;
 80022c6:	2301      	movs	r3, #1
 80022c8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80022ca:	2300      	movs	r3, #0
 80022cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80022ce:	2301      	movs	r3, #1
 80022d0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(BTN_UP_GPIO_Port, &GPIO_InitStruct);
 80022d2:	1d3b      	adds	r3, r7, #4
 80022d4:	4619      	mov	r1, r3
 80022d6:	484c      	ldr	r0, [pc, #304]	; (8002408 <MX_GPIO_Init+0x348>)
 80022d8:	f00a ff21 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_DOWN_Pin;
 80022dc:	2302      	movs	r3, #2
 80022de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80022e0:	2300      	movs	r3, #0
 80022e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80022e4:	2301      	movs	r3, #1
 80022e6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(BTN_DOWN_GPIO_Port, &GPIO_InitStruct);
 80022e8:	1d3b      	adds	r3, r7, #4
 80022ea:	4619      	mov	r1, r3
 80022ec:	4846      	ldr	r0, [pc, #280]	; (8002408 <MX_GPIO_Init+0x348>)
 80022ee:	f00a ff16 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_LEFT_Pin;
 80022f2:	2340      	movs	r3, #64	; 0x40
 80022f4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80022f6:	2300      	movs	r3, #0
 80022f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80022fa:	2301      	movs	r3, #1
 80022fc:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(BTN_LEFT_GPIO_Port, &GPIO_InitStruct);
 80022fe:	1d3b      	adds	r3, r7, #4
 8002300:	4619      	mov	r1, r3
 8002302:	4841      	ldr	r0, [pc, #260]	; (8002408 <MX_GPIO_Init+0x348>)
 8002304:	f00a ff0b 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CAN_STBY_Pin;
 8002308:	2380      	movs	r3, #128	; 0x80
 800230a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800230c:	2301      	movs	r3, #1
 800230e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002310:	2300      	movs	r3, #0
 8002312:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002314:	2300      	movs	r3, #0
 8002316:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002318:	2300      	movs	r3, #0
 800231a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CAN_STBY_GPIO_Port, &GPIO_InitStruct);
 800231c:	1d3b      	adds	r3, r7, #4
 800231e:	4619      	mov	r1, r3
 8002320:	4839      	ldr	r0, [pc, #228]	; (8002408 <MX_GPIO_Init+0x348>)
 8002322:	f00a fefc 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BTN_RIGHT_Pin;
 8002326:	f44f 7380 	mov.w	r3, #256	; 0x100
 800232a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800232c:	2300      	movs	r3, #0
 800232e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002330:	2301      	movs	r3, #1
 8002332:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(BTN_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8002334:	1d3b      	adds	r3, r7, #4
 8002336:	4619      	mov	r1, r3
 8002338:	4833      	ldr	r0, [pc, #204]	; (8002408 <MX_GPIO_Init+0x348>)
 800233a:	f00a fef0 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 800233e:	2308      	movs	r3, #8
 8002340:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002342:	2301      	movs	r3, #1
 8002344:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002346:	2300      	movs	r3, #0
 8002348:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800234a:	2300      	movs	r3, #0
 800234c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800234e:	2300      	movs	r3, #0
 8002350:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8002352:	1d3b      	adds	r3, r7, #4
 8002354:	4619      	mov	r1, r3
 8002356:	482d      	ldr	r0, [pc, #180]	; (800240c <MX_GPIO_Init+0x34c>)
 8002358:	f00a fee1 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LIN_SLP_Pin;
 800235c:	2320      	movs	r3, #32
 800235e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002360:	2301      	movs	r3, #1
 8002362:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002364:	2300      	movs	r3, #0
 8002366:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002368:	2300      	movs	r3, #0
 800236a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LIN_SLP_GPIO_Port, &GPIO_InitStruct);
 8002370:	1d3b      	adds	r3, r7, #4
 8002372:	4619      	mov	r1, r3
 8002374:	4826      	ldr	r0, [pc, #152]	; (8002410 <MX_GPIO_Init+0x350>)
 8002376:	f00a fed2 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LCD_BKLT_Pin;
 800237a:	2340      	movs	r3, #64	; 0x40
 800237c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800237e:	2301      	movs	r3, #1
 8002380:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002382:	2300      	movs	r3, #0
 8002384:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002386:	2300      	movs	r3, #0
 8002388:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800238a:	2300      	movs	r3, #0
 800238c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(LCD_BKLT_GPIO_Port, &GPIO_InitStruct);
 800238e:	1d3b      	adds	r3, r7, #4
 8002390:	4619      	mov	r1, r3
 8002392:	481f      	ldr	r0, [pc, #124]	; (8002410 <MX_GPIO_Init+0x350>)
 8002394:	f00a fec3 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 8002398:	2301      	movs	r3, #1
 800239a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800239c:	2301      	movs	r3, #1
 800239e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80023a0:	2300      	movs	r3, #0
 80023a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80023a8:	2300      	movs	r3, #0
 80023aa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 80023ac:	1d3b      	adds	r3, r7, #4
 80023ae:	4619      	mov	r1, r3
 80023b0:	4818      	ldr	r0, [pc, #96]	; (8002414 <MX_GPIO_Init+0x354>)
 80023b2:	f00a feb4 	bl	800d11e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TOUCH_CS_Pin;
 80023b6:	2302      	movs	r3, #2
 80023b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80023ba:	2301      	movs	r3, #1
 80023bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80023be:	2302      	movs	r3, #2
 80023c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80023c6:	2301      	movs	r3, #1
 80023c8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TOUCH_CS_GPIO_Port, &GPIO_InitStruct);
 80023ca:	1d3b      	adds	r3, r7, #4
 80023cc:	4619      	mov	r1, r3
 80023ce:	4811      	ldr	r0, [pc, #68]	; (8002414 <MX_GPIO_Init+0x354>)
 80023d0:	f00a fea5 	bl	800d11e <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 80023d4:	4910      	ldr	r1, [pc, #64]	; (8002418 <MX_GPIO_Init+0x358>)
 80023d6:	2002      	movs	r0, #2
 80023d8:	f7ff fd8c 	bl	8001ef4 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTD, LL_SYSCFG_EXTI_LINE6);
 80023dc:	490f      	ldr	r1, [pc, #60]	; (800241c <MX_GPIO_Init+0x35c>)
 80023de:	2003      	movs	r0, #3
 80023e0:	f7ff fd88 	bl	8001ef4 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 80023e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80023e8:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80023ea:	2301      	movs	r3, #1
 80023ec:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80023f0:	2300      	movs	r3, #0
 80023f2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80023f6:	2302      	movs	r3, #2
 80023f8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80023fc:	e010      	b.n	8002420 <MX_GPIO_Init+0x360>
 80023fe:	bf00      	nop
 8002400:	48001400 	.word	0x48001400
 8002404:	48000800 	.word	0x48000800
 8002408:	48001800 	.word	0x48001800
 800240c:	48000c00 	.word	0x48000c00
 8002410:	48000400 	.word	0x48000400
 8002414:	48001000 	.word	0x48001000
 8002418:	0f000003 	.word	0x0f000003
 800241c:	0f000001 	.word	0x0f000001
  LL_EXTI_Init(&EXTI_InitStruct);
 8002420:	f107 031c 	add.w	r3, r7, #28
 8002424:	4618      	mov	r0, r3
 8002426:	f00a fadf 	bl	800c9e8 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_6;
 800242a:	2340      	movs	r3, #64	; 0x40
 800242c:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 800242e:	2301      	movs	r3, #1
 8002430:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002434:	2300      	movs	r3, #0
 8002436:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800243a:	2302      	movs	r3, #2
 800243c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8002440:	f107 031c 	add.w	r3, r7, #28
 8002444:	4618      	mov	r0, r3
 8002446:	f00a facf 	bl	800c9e8 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN_ESC_GPIO_Port, BTN_ESC_Pin, LL_GPIO_PULL_UP);
 800244a:	2201      	movs	r2, #1
 800244c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002450:	481b      	ldr	r0, [pc, #108]	; (80024c0 <MX_GPIO_Init+0x400>)
 8002452:	f7ff fdc4 	bl	8001fde <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(TOUCH_IRQ_GPIO_Port, TOUCH_IRQ_Pin, LL_GPIO_PULL_UP);
 8002456:	2201      	movs	r2, #1
 8002458:	2140      	movs	r1, #64	; 0x40
 800245a:	481a      	ldr	r0, [pc, #104]	; (80024c4 <MX_GPIO_Init+0x404>)
 800245c:	f7ff fdbf 	bl	8001fde <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN_ESC_GPIO_Port, BTN_ESC_Pin, LL_GPIO_MODE_INPUT);
 8002460:	2200      	movs	r2, #0
 8002462:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002466:	4816      	ldr	r0, [pc, #88]	; (80024c0 <MX_GPIO_Init+0x400>)
 8002468:	f7ff fd7c 	bl	8001f64 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(TOUCH_IRQ_GPIO_Port, TOUCH_IRQ_Pin, LL_GPIO_MODE_INPUT);
 800246c:	2200      	movs	r2, #0
 800246e:	2140      	movs	r1, #64	; 0x40
 8002470:	4814      	ldr	r0, [pc, #80]	; (80024c4 <MX_GPIO_Init+0x404>)
 8002472:	f7ff fd77 	bl	8001f64 <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI9_5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002476:	f7ff fcb3 	bl	8001de0 <__NVIC_GetPriorityGrouping>
 800247a:	4603      	mov	r3, r0
 800247c:	2200      	movs	r2, #0
 800247e:	2100      	movs	r1, #0
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff fd03 	bl	8001e8c <NVIC_EncodePriority>
 8002486:	4603      	mov	r3, r0
 8002488:	4619      	mov	r1, r3
 800248a:	2017      	movs	r0, #23
 800248c:	f7ff fcd4 	bl	8001e38 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002490:	2017      	movs	r0, #23
 8002492:	f7ff fcb3 	bl	8001dfc <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002496:	f7ff fca3 	bl	8001de0 <__NVIC_GetPriorityGrouping>
 800249a:	4603      	mov	r3, r0
 800249c:	2200      	movs	r2, #0
 800249e:	2100      	movs	r1, #0
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7ff fcf3 	bl	8001e8c <NVIC_EncodePriority>
 80024a6:	4603      	mov	r3, r0
 80024a8:	4619      	mov	r1, r3
 80024aa:	2028      	movs	r0, #40	; 0x28
 80024ac:	f7ff fcc4 	bl	8001e38 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 80024b0:	2028      	movs	r0, #40	; 0x28
 80024b2:	f7ff fca3 	bl	8001dfc <__NVIC_EnableIRQ>

}
 80024b6:	bf00      	nop
 80024b8:	3728      	adds	r7, #40	; 0x28
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	48000800 	.word	0x48000800
 80024c4:	48000c00 	.word	0x48000c00

080024c8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80024cc:	4b1b      	ldr	r3, [pc, #108]	; (800253c <MX_I2C1_Init+0x74>)
 80024ce:	4a1c      	ldr	r2, [pc, #112]	; (8002540 <MX_I2C1_Init+0x78>)
 80024d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 80024d2:	4b1a      	ldr	r3, [pc, #104]	; (800253c <MX_I2C1_Init+0x74>)
 80024d4:	4a1b      	ldr	r2, [pc, #108]	; (8002544 <MX_I2C1_Init+0x7c>)
 80024d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80024d8:	4b18      	ldr	r3, [pc, #96]	; (800253c <MX_I2C1_Init+0x74>)
 80024da:	2200      	movs	r2, #0
 80024dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024de:	4b17      	ldr	r3, [pc, #92]	; (800253c <MX_I2C1_Init+0x74>)
 80024e0:	2201      	movs	r2, #1
 80024e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024e4:	4b15      	ldr	r3, [pc, #84]	; (800253c <MX_I2C1_Init+0x74>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80024ea:	4b14      	ldr	r3, [pc, #80]	; (800253c <MX_I2C1_Init+0x74>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80024f0:	4b12      	ldr	r3, [pc, #72]	; (800253c <MX_I2C1_Init+0x74>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024f6:	4b11      	ldr	r3, [pc, #68]	; (800253c <MX_I2C1_Init+0x74>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024fc:	4b0f      	ldr	r3, [pc, #60]	; (800253c <MX_I2C1_Init+0x74>)
 80024fe:	2200      	movs	r2, #0
 8002500:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002502:	480e      	ldr	r0, [pc, #56]	; (800253c <MX_I2C1_Init+0x74>)
 8002504:	f005 fa5e 	bl	80079c4 <HAL_I2C_Init>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d001      	beq.n	8002512 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800250e:	f000 fe82 	bl	8003216 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002512:	2100      	movs	r1, #0
 8002514:	4809      	ldr	r0, [pc, #36]	; (800253c <MX_I2C1_Init+0x74>)
 8002516:	f005 fae4 	bl	8007ae2 <HAL_I2CEx_ConfigAnalogFilter>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002520:	f000 fe79 	bl	8003216 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002524:	2100      	movs	r1, #0
 8002526:	4805      	ldr	r0, [pc, #20]	; (800253c <MX_I2C1_Init+0x74>)
 8002528:	f005 fb26 	bl	8007b78 <HAL_I2CEx_ConfigDigitalFilter>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002532:	f000 fe70 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002536:	bf00      	nop
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	20000840 	.word	0x20000840
 8002540:	40005400 	.word	0x40005400
 8002544:	30a0a7fb 	.word	0x30a0a7fb

08002548 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800254c:	4b1b      	ldr	r3, [pc, #108]	; (80025bc <MX_I2C2_Init+0x74>)
 800254e:	4a1c      	ldr	r2, [pc, #112]	; (80025c0 <MX_I2C2_Init+0x78>)
 8002550:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A0A7FB;
 8002552:	4b1a      	ldr	r3, [pc, #104]	; (80025bc <MX_I2C2_Init+0x74>)
 8002554:	4a1b      	ldr	r2, [pc, #108]	; (80025c4 <MX_I2C2_Init+0x7c>)
 8002556:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002558:	4b18      	ldr	r3, [pc, #96]	; (80025bc <MX_I2C2_Init+0x74>)
 800255a:	2200      	movs	r2, #0
 800255c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800255e:	4b17      	ldr	r3, [pc, #92]	; (80025bc <MX_I2C2_Init+0x74>)
 8002560:	2201      	movs	r2, #1
 8002562:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002564:	4b15      	ldr	r3, [pc, #84]	; (80025bc <MX_I2C2_Init+0x74>)
 8002566:	2200      	movs	r2, #0
 8002568:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800256a:	4b14      	ldr	r3, [pc, #80]	; (80025bc <MX_I2C2_Init+0x74>)
 800256c:	2200      	movs	r2, #0
 800256e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002570:	4b12      	ldr	r3, [pc, #72]	; (80025bc <MX_I2C2_Init+0x74>)
 8002572:	2200      	movs	r2, #0
 8002574:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002576:	4b11      	ldr	r3, [pc, #68]	; (80025bc <MX_I2C2_Init+0x74>)
 8002578:	2200      	movs	r2, #0
 800257a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800257c:	4b0f      	ldr	r3, [pc, #60]	; (80025bc <MX_I2C2_Init+0x74>)
 800257e:	2200      	movs	r2, #0
 8002580:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002582:	480e      	ldr	r0, [pc, #56]	; (80025bc <MX_I2C2_Init+0x74>)
 8002584:	f005 fa1e 	bl	80079c4 <HAL_I2C_Init>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800258e:	f000 fe42 	bl	8003216 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002592:	2100      	movs	r1, #0
 8002594:	4809      	ldr	r0, [pc, #36]	; (80025bc <MX_I2C2_Init+0x74>)
 8002596:	f005 faa4 	bl	8007ae2 <HAL_I2CEx_ConfigAnalogFilter>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80025a0:	f000 fe39 	bl	8003216 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80025a4:	2100      	movs	r1, #0
 80025a6:	4805      	ldr	r0, [pc, #20]	; (80025bc <MX_I2C2_Init+0x74>)
 80025a8:	f005 fae6 	bl	8007b78 <HAL_I2CEx_ConfigDigitalFilter>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80025b2:	f000 fe30 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	2000088c 	.word	0x2000088c
 80025c0:	40005800 	.word	0x40005800
 80025c4:	30a0a7fb 	.word	0x30a0a7fb

080025c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b0a2      	sub	sp, #136	; 0x88
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	605a      	str	r2, [r3, #4]
 80025da:	609a      	str	r2, [r3, #8]
 80025dc:	60da      	str	r2, [r3, #12]
 80025de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025e0:	f107 0320 	add.w	r3, r7, #32
 80025e4:	2254      	movs	r2, #84	; 0x54
 80025e6:	2100      	movs	r1, #0
 80025e8:	4618      	mov	r0, r3
 80025ea:	f012 f948 	bl	801487e <memset>
  if(i2cHandle->Instance==I2C1)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a4f      	ldr	r2, [pc, #316]	; (8002730 <HAL_I2C_MspInit+0x168>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d158      	bne.n	80026aa <HAL_I2C_MspInit+0xe2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80025f8:	2340      	movs	r3, #64	; 0x40
 80025fa:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80025fc:	2300      	movs	r3, #0
 80025fe:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002600:	f107 0320 	add.w	r3, r7, #32
 8002604:	4618      	mov	r0, r3
 8002606:	f007 fee1 	bl	800a3cc <HAL_RCCEx_PeriphCLKConfig>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002610:	f000 fe01 	bl	8003216 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002614:	4b47      	ldr	r3, [pc, #284]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 8002616:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002618:	4a46      	ldr	r2, [pc, #280]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 800261a:	f043 0301 	orr.w	r3, r3, #1
 800261e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002620:	4b44      	ldr	r3, [pc, #272]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 8002622:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002624:	f003 0301 	and.w	r3, r3, #1
 8002628:	61fb      	str	r3, [r7, #28]
 800262a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800262c:	4b41      	ldr	r3, [pc, #260]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 800262e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002630:	4a40      	ldr	r2, [pc, #256]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 8002632:	f043 0302 	orr.w	r3, r3, #2
 8002636:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002638:	4b3e      	ldr	r3, [pc, #248]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 800263a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	61bb      	str	r3, [r7, #24]
 8002642:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002644:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002648:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800264a:	2312      	movs	r3, #18
 800264c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264e:	2300      	movs	r3, #0
 8002650:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002652:	2300      	movs	r3, #0
 8002654:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002658:	2304      	movs	r3, #4
 800265a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800265e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002662:	4619      	mov	r1, r3
 8002664:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002668:	f005 f82a 	bl	80076c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800266c:	2380      	movs	r3, #128	; 0x80
 800266e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002670:	2312      	movs	r3, #18
 8002672:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002674:	2300      	movs	r3, #0
 8002676:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002678:	2300      	movs	r3, #0
 800267a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800267e:	2304      	movs	r3, #4
 8002680:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002684:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002688:	4619      	mov	r1, r3
 800268a:	482b      	ldr	r0, [pc, #172]	; (8002738 <HAL_I2C_MspInit+0x170>)
 800268c:	f005 f818 	bl	80076c0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002690:	4b28      	ldr	r3, [pc, #160]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 8002692:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002694:	4a27      	ldr	r2, [pc, #156]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 8002696:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800269a:	6593      	str	r3, [r2, #88]	; 0x58
 800269c:	4b25      	ldr	r3, [pc, #148]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 800269e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026a4:	617b      	str	r3, [r7, #20]
 80026a6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80026a8:	e03e      	b.n	8002728 <HAL_I2C_MspInit+0x160>
  else if(i2cHandle->Instance==I2C2)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a23      	ldr	r2, [pc, #140]	; (800273c <HAL_I2C_MspInit+0x174>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d139      	bne.n	8002728 <HAL_I2C_MspInit+0x160>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80026b4:	2380      	movs	r3, #128	; 0x80
 80026b6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80026b8:	2300      	movs	r3, #0
 80026ba:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026bc:	f107 0320 	add.w	r3, r7, #32
 80026c0:	4618      	mov	r0, r3
 80026c2:	f007 fe83 	bl	800a3cc <HAL_RCCEx_PeriphCLKConfig>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <HAL_I2C_MspInit+0x108>
      Error_Handler();
 80026cc:	f000 fda3 	bl	8003216 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d0:	4b18      	ldr	r3, [pc, #96]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 80026d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026d4:	4a17      	ldr	r2, [pc, #92]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 80026d6:	f043 0301 	orr.w	r3, r3, #1
 80026da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026dc:	4b15      	ldr	r3, [pc, #84]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 80026de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	613b      	str	r3, [r7, #16]
 80026e6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80026e8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80026ec:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026ee:	2312      	movs	r3, #18
 80026f0:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026f2:	2301      	movs	r3, #1
 80026f4:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f6:	2300      	movs	r3, #0
 80026f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80026fc:	2304      	movs	r3, #4
 80026fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002702:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002706:	4619      	mov	r1, r3
 8002708:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800270c:	f004 ffd8 	bl	80076c0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002710:	4b08      	ldr	r3, [pc, #32]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 8002712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002714:	4a07      	ldr	r2, [pc, #28]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 8002716:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800271a:	6593      	str	r3, [r2, #88]	; 0x58
 800271c:	4b05      	ldr	r3, [pc, #20]	; (8002734 <HAL_I2C_MspInit+0x16c>)
 800271e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002720:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	68fb      	ldr	r3, [r7, #12]
}
 8002728:	bf00      	nop
 800272a:	3788      	adds	r7, #136	; 0x88
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	40005400 	.word	0x40005400
 8002734:	40021000 	.word	0x40021000
 8002738:	48000400 	.word	0x48000400
 800273c:	40005800 	.word	0x40005800

08002740 <joystick_init>:
 *      Author: marko
 */
#include "joystick.h"

void joystick_init(joystick_t *joystick)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
	joystick->raw_min.x = 780;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f44f 7243 	mov.w	r2, #780	; 0x30c
 800274e:	601a      	str	r2, [r3, #0]
	joystick->raw_max.x = 3330;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f640 5202 	movw	r2, #3330	; 0xd02
 8002756:	609a      	str	r2, [r3, #8]
	joystick->raw_min.y = 780;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f44f 7243 	mov.w	r2, #780	; 0x30c
 800275e:	605a      	str	r2, [r3, #4]
	joystick->raw_max.y = 3330;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f640 5202 	movw	r2, #3330	; 0xd02
 8002766:	60da      	str	r2, [r3, #12]
	joystick->out_max.x = 90;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	225a      	movs	r2, #90	; 0x5a
 800276c:	611a      	str	r2, [r3, #16]
	joystick->out_max.y = 90;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	225a      	movs	r2, #90	; 0x5a
 8002772:	615a      	str	r2, [r3, #20]


	joystick->x_k = (float) joystick->out_max.x / (joystick->raw_max.x - joystick->raw_min.x);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	691b      	ldr	r3, [r3, #16]
 8002778:	ee07 3a90 	vmov	s15, r3
 800277c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	ee07 3a90 	vmov	s15, r3
 800278e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002792:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	edc3 7a06 	vstr	s15, [r3, #24]
	joystick->y_k = (float) joystick->out_max.y / (joystick->raw_max.y - joystick->raw_min.y);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	695b      	ldr	r3, [r3, #20]
 80027a0:	ee07 3a90 	vmov	s15, r3
 80027a4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68da      	ldr	r2, [r3, #12]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	ee07 3a90 	vmov	s15, r3
 80027b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	edc3 7a07 	vstr	s15, [r3, #28]
	joystick->n.x = (joystick->raw_max.x+joystick->raw_min.x)/2;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4413      	add	r3, r2
 80027ce:	0fda      	lsrs	r2, r3, #31
 80027d0:	4413      	add	r3, r2
 80027d2:	105b      	asrs	r3, r3, #1
 80027d4:	461a      	mov	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	621a      	str	r2, [r3, #32]
	joystick->n.y = (joystick->raw_max.y+joystick->raw_min.y)/2;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	4413      	add	r3, r2
 80027e4:	0fda      	lsrs	r2, r3, #31
 80027e6:	4413      	add	r3, r2
 80027e8:	105b      	asrs	r3, r3, #1
 80027ea:	461a      	mov	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	625a      	str	r2, [r3, #36]	; 0x24

}
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <joystick_get>:

void joystick_get(coord_t *raw, coord_t *out, joystick_t *joystick)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
	out->x = joystick->x_k*(raw->x-joystick->n.x);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	ed93 7a06 	vldr	s14, [r3, #24]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6a1b      	ldr	r3, [r3, #32]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	ee07 3a90 	vmov	s15, r3
 800281c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002820:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002824:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002828:	ee17 2a90 	vmov	r2, s15
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	601a      	str	r2, [r3, #0]
	out->y = -joystick->y_k*(raw->y-joystick->n.y);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	edd3 7a07 	vldr	s15, [r3, #28]
 8002836:	eeb1 7a67 	vneg.f32	s14, s15
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	685a      	ldr	r2, [r3, #4]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	ee07 3a90 	vmov	s15, r3
 8002848:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800284c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002850:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002854:	ee17 2a90 	vmov	r2, s15
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	605a      	str	r2, [r3, #4]
}
 800285c:	bf00      	nop
 800285e:	3714      	adds	r7, #20
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <UserPixelSetFunction>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	607a      	str	r2, [r7, #4]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 8002874:	68f8      	ldr	r0, [r7, #12]
 8002876:	68b9      	ldr	r1, [r7, #8]
 8002878:	2301      	movs	r3, #1
 800287a:	2201      	movs	r2, #1
 800287c:	f00d fe2e 	bl	80104dc <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 8002880:	1d3b      	adds	r3, r7, #4
 8002882:	2101      	movs	r1, #1
 8002884:	4618      	mov	r0, r3
 8002886:	f00d fdb0 	bl	80103ea <ILI9341_SendData>
}
 800288a:	bf00      	nop
 800288c:	3710      	adds	r7, #16
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}

08002892 <_HW_FillFrame_>:

UG_RESULT _HW_FillFrame_(UG_S16 x, UG_S16 y, UG_S16 w, UG_S16 h, UG_COLOR c)
{
 8002892:	b590      	push	{r4, r7, lr}
 8002894:	b087      	sub	sp, #28
 8002896:	af02      	add	r7, sp, #8
 8002898:	60f8      	str	r0, [r7, #12]
 800289a:	60b9      	str	r1, [r7, #8]
 800289c:	607a      	str	r2, [r7, #4]
 800289e:	603b      	str	r3, [r7, #0]
	LCD_FillRect(x, y, w, h, c);
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	68b9      	ldr	r1, [r7, #8]
 80028a4:	687a      	ldr	r2, [r7, #4]
 80028a6:	683c      	ldr	r4, [r7, #0]
 80028a8:	6a3b      	ldr	r3, [r7, #32]
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	9300      	str	r3, [sp, #0]
 80028ae:	4623      	mov	r3, r4
 80028b0:	f00d fc32 	bl	8010118 <LCD_FillRect>

	return UG_RESULT_OK;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3714      	adds	r7, #20
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd90      	pop	{r4, r7, pc}
	...

080028c0 <initFA>:
    GAMING_SCREEN,
    GAME_OVER_SCREEN
} GameState;

// field array has a wall of 1 cells around
void initFA() {
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
	for (int y = 0; y < 25; y++) {
 80028c6:	2300      	movs	r3, #0
 80028c8:	607b      	str	r3, [r7, #4]
 80028ca:	e02d      	b.n	8002928 <initFA+0x68>
		for (int x = 0; x < 34; x++) {
 80028cc:	2300      	movs	r3, #0
 80028ce:	603b      	str	r3, [r7, #0]
 80028d0:	e024      	b.n	800291c <initFA+0x5c>
			if (x==0 || x==33 || y==24) {
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d005      	beq.n	80028e4 <initFA+0x24>
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	2b21      	cmp	r3, #33	; 0x21
 80028dc:	d002      	beq.n	80028e4 <initFA+0x24>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2b18      	cmp	r3, #24
 80028e2:	d10c      	bne.n	80028fe <initFA+0x3e>
				fieldArray[y*34+x] = 1;
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	4613      	mov	r3, r2
 80028e8:	011b      	lsls	r3, r3, #4
 80028ea:	4413      	add	r3, r2
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	461a      	mov	r2, r3
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	4413      	add	r3, r2
 80028f4:	4a11      	ldr	r2, [pc, #68]	; (800293c <initFA+0x7c>)
 80028f6:	2101      	movs	r1, #1
 80028f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80028fc:	e00b      	b.n	8002916 <initFA+0x56>
			}
			else fieldArray[y*34+x] = 0;
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	4613      	mov	r3, r2
 8002902:	011b      	lsls	r3, r3, #4
 8002904:	4413      	add	r3, r2
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	461a      	mov	r2, r3
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	4413      	add	r3, r2
 800290e:	4a0b      	ldr	r2, [pc, #44]	; (800293c <initFA+0x7c>)
 8002910:	2100      	movs	r1, #0
 8002912:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int x = 0; x < 34; x++) {
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	3301      	adds	r3, #1
 800291a:	603b      	str	r3, [r7, #0]
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	2b21      	cmp	r3, #33	; 0x21
 8002920:	ddd7      	ble.n	80028d2 <initFA+0x12>
	for (int y = 0; y < 25; y++) {
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	3301      	adds	r3, #1
 8002926:	607b      	str	r3, [r7, #4]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b18      	cmp	r3, #24
 800292c:	ddce      	ble.n	80028cc <initFA+0xc>
		}
	}
}
 800292e:	bf00      	nop
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	200009cc 	.word	0x200009cc

08002940 <initFR>:

void initFR() {
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
	for (int i = 0; i < 24; i++) {
 8002946:	2300      	movs	r3, #0
 8002948:	607b      	str	r3, [r7, #4]
 800294a:	e007      	b.n	800295c <initFR+0x1c>
		fullRow[i] = 0;
 800294c:	4a08      	ldr	r2, [pc, #32]	; (8002970 <initFR+0x30>)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2100      	movs	r1, #0
 8002952:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 24; i++) {
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	3301      	adds	r3, #1
 800295a:	607b      	str	r3, [r7, #4]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2b17      	cmp	r3, #23
 8002960:	ddf4      	ble.n	800294c <initFR+0xc>
	}
}
 8002962:	bf00      	nop
 8002964:	bf00      	nop
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	2000096c 	.word	0x2000096c

08002974 <writeToFA>:


void writeToFA(Tetromino t) {
 8002974:	b084      	sub	sp, #16
 8002976:	b580      	push	{r7, lr}
 8002978:	b084      	sub	sp, #16
 800297a:	af00      	add	r7, sp, #0
 800297c:	f107 0c18 	add.w	ip, r7, #24
 8002980:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    for (int y = 0; y < 4; y++) {
 8002984:	2300      	movs	r3, #0
 8002986:	60fb      	str	r3, [r7, #12]
 8002988:	e046      	b.n	8002a18 <writeToFA+0xa4>
        for (int x = 0; x < 4; x++) {
 800298a:	2300      	movs	r3, #0
 800298c:	60bb      	str	r3, [r7, #8]
 800298e:	e03d      	b.n	8002a0c <writeToFA+0x98>
            int i = (t.y+y) * 34 + t.x+x;
 8002990:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	441a      	add	r2, r3
 8002996:	4613      	mov	r3, r2
 8002998:	011b      	lsls	r3, r3, #4
 800299a:	4413      	add	r3, r2
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	461a      	mov	r2, r3
 80029a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029a2:	4413      	add	r3, r2
 80029a4:	68ba      	ldr	r2, [r7, #8]
 80029a6:	4413      	add	r3, r2
 80029a8:	607b      	str	r3, [r7, #4]
            uint16_t tetrominoValue = t.grid[rotateTetromino(x, y, t.rotation)];
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	461a      	mov	r2, r3
 80029ae:	68f9      	ldr	r1, [r7, #12]
 80029b0:	68b8      	ldr	r0, [r7, #8]
 80029b2:	f000 ff2d 	bl	8003810 <rotateTetromino>
 80029b6:	4603      	mov	r3, r0
 80029b8:	005b      	lsls	r3, r3, #1
 80029ba:	3318      	adds	r3, #24
 80029bc:	443b      	add	r3, r7
 80029be:	88db      	ldrh	r3, [r3, #6]
 80029c0:	807b      	strh	r3, [r7, #2]
            if (tetrominoValue != 0) {
 80029c2:	887b      	ldrh	r3, [r7, #2]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d01e      	beq.n	8002a06 <writeToFA+0x92>
            	fieldArray[i] = tetrominoValue;
 80029c8:	4919      	ldr	r1, [pc, #100]	; (8002a30 <writeToFA+0xbc>)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	887a      	ldrh	r2, [r7, #2]
 80029ce:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            	fullRow[t.y+y] += 1;
 80029d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	4413      	add	r3, r2
 80029d8:	4a16      	ldr	r2, [pc, #88]	; (8002a34 <writeToFA+0xc0>)
 80029da:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80029de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	440b      	add	r3, r1
 80029e4:	3201      	adds	r2, #1
 80029e6:	4913      	ldr	r1, [pc, #76]	; (8002a34 <writeToFA+0xc0>)
 80029e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            	if (fullRow[t.y+y] == 32) score++;
 80029ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	4413      	add	r3, r2
 80029f2:	4a10      	ldr	r2, [pc, #64]	; (8002a34 <writeToFA+0xc0>)
 80029f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029f8:	2b20      	cmp	r3, #32
 80029fa:	d104      	bne.n	8002a06 <writeToFA+0x92>
 80029fc:	4b0e      	ldr	r3, [pc, #56]	; (8002a38 <writeToFA+0xc4>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	3301      	adds	r3, #1
 8002a02:	4a0d      	ldr	r2, [pc, #52]	; (8002a38 <writeToFA+0xc4>)
 8002a04:	6013      	str	r3, [r2, #0]
        for (int x = 0; x < 4; x++) {
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	3301      	adds	r3, #1
 8002a0a:	60bb      	str	r3, [r7, #8]
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	2b03      	cmp	r3, #3
 8002a10:	ddbe      	ble.n	8002990 <writeToFA+0x1c>
    for (int y = 0; y < 4; y++) {
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	3301      	adds	r3, #1
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2b03      	cmp	r3, #3
 8002a1c:	ddb5      	ble.n	800298a <writeToFA+0x16>
            }
        }
    }
}
 8002a1e:	bf00      	nop
 8002a20:	bf00      	nop
 8002a22:	3710      	adds	r7, #16
 8002a24:	46bd      	mov	sp, r7
 8002a26:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002a2a:	b004      	add	sp, #16
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	200009cc 	.word	0x200009cc
 8002a34:	2000096c 	.word	0x2000096c
 8002a38:	20000964 	.word	0x20000964

08002a3c <collisions>:

// checks if the next position has collisions
int collisions(Tetromino t, int tx, int ty, int rotation) {
 8002a3c:	b084      	sub	sp, #16
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b084      	sub	sp, #16
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	f107 0c18 	add.w	ip, r7, #24
 8002a48:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	for (int y = 0; y < 4; y++) {
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	e042      	b.n	8002ad8 <collisions+0x9c>
		for (int x = 0; x < 4; x++) {
 8002a52:	2300      	movs	r3, #0
 8002a54:	60bb      	str	r3, [r7, #8]
 8002a56:	e039      	b.n	8002acc <collisions+0x90>

			uint16_t tValue = t.grid[rotateTetromino(x, y, rotation)];
 8002a58:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002a5a:	68f9      	ldr	r1, [r7, #12]
 8002a5c:	68b8      	ldr	r0, [r7, #8]
 8002a5e:	f000 fed7 	bl	8003810 <rotateTetromino>
 8002a62:	4603      	mov	r3, r0
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	3318      	adds	r3, #24
 8002a68:	443b      	add	r3, r7
 8002a6a:	88db      	ldrh	r3, [r3, #6]
 8002a6c:	80fb      	strh	r3, [r7, #6]
			int fieldIndex = (ty + y) * 34 + (tx + x);
 8002a6e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	441a      	add	r2, r3
 8002a74:	4613      	mov	r3, r2
 8002a76:	011b      	lsls	r3, r3, #4
 8002a78:	4413      	add	r3, r2
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	4413      	add	r3, r2
 8002a84:	440b      	add	r3, r1
 8002a86:	603b      	str	r3, [r7, #0]

			if (tx+x >= 0 && tx+x < 34) {
 8002a88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	db19      	blt.n	8002ac6 <collisions+0x8a>
 8002a92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	4413      	add	r3, r2
 8002a98:	2b21      	cmp	r3, #33	; 0x21
 8002a9a:	dc14      	bgt.n	8002ac6 <collisions+0x8a>
				if (ty + y >= 0 && ty + y < 25) {
 8002a9c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	db0f      	blt.n	8002ac6 <collisions+0x8a>
 8002aa6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4413      	add	r3, r2
 8002aac:	2b18      	cmp	r3, #24
 8002aae:	dc0a      	bgt.n	8002ac6 <collisions+0x8a>

					if (tValue != 0 && fieldArray[fieldIndex] != 0) {
 8002ab0:	88fb      	ldrh	r3, [r7, #6]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d007      	beq.n	8002ac6 <collisions+0x8a>
 8002ab6:	4a0e      	ldr	r2, [pc, #56]	; (8002af0 <collisions+0xb4>)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <collisions+0x8a>
					// we get collision
						return 1;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e00c      	b.n	8002ae0 <collisions+0xa4>
		for (int x = 0; x < 4; x++) {
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	60bb      	str	r3, [r7, #8]
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	2b03      	cmp	r3, #3
 8002ad0:	ddc2      	ble.n	8002a58 <collisions+0x1c>
	for (int y = 0; y < 4; y++) {
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	60fb      	str	r3, [r7, #12]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2b03      	cmp	r3, #3
 8002adc:	ddb9      	ble.n	8002a52 <collisions+0x16>

				}
			}
		}
	}
	return 0;
 8002ade:	2300      	movs	r3, #0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3710      	adds	r7, #16
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002aea:	b004      	add	sp, #16
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	200009cc 	.word	0x200009cc

08002af4 <pseudoRandom>:


int pseudoRandom(int diviser) {
 8002af4:	b480      	push	{r7}
 8002af6:	b087      	sub	sp, #28
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
    // Constants for a commonly-used LCG from Numerical Recipes
    const unsigned int m = 0x7fffffff;  // 2^31-1
 8002afc:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8002b00:	617b      	str	r3, [r7, #20]
    const unsigned int a = 1664525;
 8002b02:	4b12      	ldr	r3, [pc, #72]	; (8002b4c <pseudoRandom+0x58>)
 8002b04:	613b      	str	r3, [r7, #16]
    const unsigned int c = 1013904223;
 8002b06:	4b12      	ldr	r3, [pc, #72]	; (8002b50 <pseudoRandom+0x5c>)
 8002b08:	60fb      	str	r3, [r7, #12]

    seed = (a * seed + c) % m;
 8002b0a:	4b12      	ldr	r3, [pc, #72]	; (8002b54 <pseudoRandom+0x60>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	461a      	mov	r2, r3
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	fb03 f202 	mul.w	r2, r3, r2
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	4413      	add	r3, r2
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	fbb3 f2f2 	udiv	r2, r3, r2
 8002b20:	6979      	ldr	r1, [r7, #20]
 8002b22:	fb01 f202 	mul.w	r2, r1, r2
 8002b26:	1a9b      	subs	r3, r3, r2
 8002b28:	461a      	mov	r2, r3
 8002b2a:	4b0a      	ldr	r3, [pc, #40]	; (8002b54 <pseudoRandom+0x60>)
 8002b2c:	601a      	str	r2, [r3, #0]

    return seed % diviser;
 8002b2e:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <pseudoRandom+0x60>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	fb93 f2f2 	sdiv	r2, r3, r2
 8002b38:	6879      	ldr	r1, [r7, #4]
 8002b3a:	fb01 f202 	mul.w	r2, r1, r2
 8002b3e:	1a9b      	subs	r3, r3, r2
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	371c      	adds	r7, #28
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr
 8002b4c:	0019660d 	.word	0x0019660d
 8002b50:	3c6ef35f 	.word	0x3c6ef35f
 8002b54:	20000004 	.word	0x20000004

08002b58 <isButtonPressed>:




int isButtonPressed(ButtonState* button) {
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
    int currentState = !KBD_get_button_state(button->name);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f010 f951 	bl	8012e0c <KBD_get_button_state>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	bf0c      	ite	eq
 8002b70:	2301      	moveq	r3, #1
 8002b72:	2300      	movne	r3, #0
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	613b      	str	r3, [r7, #16]
    uint32_t debounceInterval = 15;
 8002b78:	230f      	movs	r3, #15
 8002b7a:	60fb      	str	r3, [r7, #12]
    uint32_t currentTick = HAL_GetTick();
 8002b7c:	f002 fa22 	bl	8004fc4 <HAL_GetTick>
 8002b80:	60b8      	str	r0, [r7, #8]
    int isPressed = 0; // false by default
 8002b82:	2300      	movs	r3, #0
 8002b84:	617b      	str	r3, [r7, #20]

    if (currentState && !button->previousState && (currentTick - button->lastPressTime > debounceInterval)) {
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d00f      	beq.n	8002bac <isButtonPressed+0x54>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d10b      	bne.n	8002bac <isButtonPressed+0x54>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	68ba      	ldr	r2, [r7, #8]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	68fa      	ldr	r2, [r7, #12]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d204      	bcs.n	8002bac <isButtonPressed+0x54>
            button->lastPressTime = currentTick; // Update the last press time
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	68ba      	ldr	r2, [r7, #8]
 8002ba6:	609a      	str	r2, [r3, #8]
            isPressed = 1;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	617b      	str	r3, [r7, #20]
        }


    button->previousState = currentState;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	605a      	str	r2, [r3, #4]
    return isPressed;
 8002bb2:	697b      	ldr	r3, [r7, #20]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3718      	adds	r7, #24
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <handleButtons>:

int handleButtons() {
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  if (isButtonPressed(&right)) return 1;
 8002bc0:	4819      	ldr	r0, [pc, #100]	; (8002c28 <handleButtons+0x6c>)
 8002bc2:	f7ff ffc9 	bl	8002b58 <isButtonPressed>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d001      	beq.n	8002bd0 <handleButtons+0x14>
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e028      	b.n	8002c22 <handleButtons+0x66>
  if (isButtonPressed(&left)) return 3;
 8002bd0:	4816      	ldr	r0, [pc, #88]	; (8002c2c <handleButtons+0x70>)
 8002bd2:	f7ff ffc1 	bl	8002b58 <isButtonPressed>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <handleButtons+0x24>
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e020      	b.n	8002c22 <handleButtons+0x66>
  if (isButtonPressed(&up)) return 0;
 8002be0:	4813      	ldr	r0, [pc, #76]	; (8002c30 <handleButtons+0x74>)
 8002be2:	f7ff ffb9 	bl	8002b58 <isButtonPressed>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <handleButtons+0x34>
 8002bec:	2300      	movs	r3, #0
 8002bee:	e018      	b.n	8002c22 <handleButtons+0x66>
  if (isButtonPressed(&down)) return 2;
 8002bf0:	4810      	ldr	r0, [pc, #64]	; (8002c34 <handleButtons+0x78>)
 8002bf2:	f7ff ffb1 	bl	8002b58 <isButtonPressed>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <handleButtons+0x44>
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	e010      	b.n	8002c22 <handleButtons+0x66>
  if (isButtonPressed(&ok)) return 5;
 8002c00:	480d      	ldr	r0, [pc, #52]	; (8002c38 <handleButtons+0x7c>)
 8002c02:	f7ff ffa9 	bl	8002b58 <isButtonPressed>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <handleButtons+0x54>
 8002c0c:	2305      	movs	r3, #5
 8002c0e:	e008      	b.n	8002c22 <handleButtons+0x66>
  if (isButtonPressed(&esc)) return 6;
 8002c10:	480a      	ldr	r0, [pc, #40]	; (8002c3c <handleButtons+0x80>)
 8002c12:	f7ff ffa1 	bl	8002b58 <isButtonPressed>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <handleButtons+0x64>
 8002c1c:	2306      	movs	r3, #6
 8002c1e:	e000      	b.n	8002c22 <handleButtons+0x66>
  else return 4;
 8002c20:	2304      	movs	r3, #4
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	20000014 	.word	0x20000014
 8002c2c:	2000002c 	.word	0x2000002c
 8002c30:	20000008 	.word	0x20000008
 8002c34:	20000020 	.word	0x20000020
 8002c38:	200010a8 	.word	0x200010a8
 8002c3c:	20000038 	.word	0x20000038

08002c40 <handleJoystick>:


int handleJoystick() {
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc4);
 8002c44:	481a      	ldr	r0, [pc, #104]	; (8002cb0 <handleJoystick+0x70>)
 8002c46:	f002 fe2b 	bl	80058a0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc4,10);// Waiting for ADC conversion
 8002c4a:	210a      	movs	r1, #10
 8002c4c:	4818      	ldr	r0, [pc, #96]	; (8002cb0 <handleJoystick+0x70>)
 8002c4e:	f002 ff3f 	bl	8005ad0 <HAL_ADC_PollForConversion>
	joystick_raw.x=HAL_ADC_GetValue(&hadc4);
 8002c52:	4817      	ldr	r0, [pc, #92]	; (8002cb0 <handleJoystick+0x70>)
 8002c54:	f003 f842 	bl	8005cdc <HAL_ADC_GetValue>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	4b15      	ldr	r3, [pc, #84]	; (8002cb4 <handleJoystick+0x74>)
 8002c5e:	601a      	str	r2, [r3, #0]

	HAL_ADC_Start(&hadc4);
 8002c60:	4813      	ldr	r0, [pc, #76]	; (8002cb0 <handleJoystick+0x70>)
 8002c62:	f002 fe1d 	bl	80058a0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc4,10);// Waiting for ADC conversion
 8002c66:	210a      	movs	r1, #10
 8002c68:	4811      	ldr	r0, [pc, #68]	; (8002cb0 <handleJoystick+0x70>)
 8002c6a:	f002 ff31 	bl	8005ad0 <HAL_ADC_PollForConversion>
	joystick_raw.y=HAL_ADC_GetValue(&hadc4);
 8002c6e:	4810      	ldr	r0, [pc, #64]	; (8002cb0 <handleJoystick+0x70>)
 8002c70:	f003 f834 	bl	8005cdc <HAL_ADC_GetValue>
 8002c74:	4603      	mov	r3, r0
 8002c76:	461a      	mov	r2, r3
 8002c78:	4b0e      	ldr	r3, [pc, #56]	; (8002cb4 <handleJoystick+0x74>)
 8002c7a:	605a      	str	r2, [r3, #4]
	HAL_ADC_Stop(&hadc4);
 8002c7c:	480c      	ldr	r0, [pc, #48]	; (8002cb0 <handleJoystick+0x70>)
 8002c7e:	f002 fef3 	bl	8005a68 <HAL_ADC_Stop>

	joystick_get(&joystick_raw, &joystick_out, &joystick);
 8002c82:	4a0d      	ldr	r2, [pc, #52]	; (8002cb8 <handleJoystick+0x78>)
 8002c84:	490d      	ldr	r1, [pc, #52]	; (8002cbc <handleJoystick+0x7c>)
 8002c86:	480b      	ldr	r0, [pc, #44]	; (8002cb4 <handleJoystick+0x74>)
 8002c88:	f7ff fdb8 	bl	80027fc <joystick_get>
	if (joystick_out.x > 0) return 1;
 8002c8c:	4b0b      	ldr	r3, [pc, #44]	; (8002cbc <handleJoystick+0x7c>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	dd01      	ble.n	8002c98 <handleJoystick+0x58>
 8002c94:	2301      	movs	r3, #1
 8002c96:	e008      	b.n	8002caa <handleJoystick+0x6a>
	else if (joystick_out.x <-18) return -1;
 8002c98:	4b08      	ldr	r3, [pc, #32]	; (8002cbc <handleJoystick+0x7c>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f113 0f12 	cmn.w	r3, #18
 8002ca0:	da02      	bge.n	8002ca8 <handleJoystick+0x68>
 8002ca2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ca6:	e000      	b.n	8002caa <handleJoystick+0x6a>
	return 0;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	200006c0 	.word	0x200006c0
 8002cb4:	20001070 	.word	0x20001070
 8002cb8:	20001080 	.word	0x20001080
 8002cbc:	20001078 	.word	0x20001078

08002cc0 <DrawStartScreen>:


void DrawStartScreen()
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
		UG_FontSelect(&FONT_32X53);
 8002cc4:	4822      	ldr	r0, [pc, #136]	; (8002d50 <DrawStartScreen+0x90>)
 8002cc6:	f00d fda5 	bl	8010814 <UG_FontSelect>
		UG_SetForecolor(C_GREEN);
 8002cca:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8002cce:	f00d feb1 	bl	8010a34 <UG_SetForecolor>
		UG_PutString(p_x-2,p_y,"TETRIS");
 8002cd2:	4b20      	ldr	r3, [pc, #128]	; (8002d54 <DrawStartScreen+0x94>)
 8002cd4:	881b      	ldrh	r3, [r3, #0]
 8002cd6:	3b02      	subs	r3, #2
 8002cd8:	4a1f      	ldr	r2, [pc, #124]	; (8002d58 <DrawStartScreen+0x98>)
 8002cda:	8812      	ldrh	r2, [r2, #0]
 8002cdc:	4611      	mov	r1, r2
 8002cde:	4a1f      	ldr	r2, [pc, #124]	; (8002d5c <DrawStartScreen+0x9c>)
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f00d fe1d 	bl	8010920 <UG_PutString>
		UG_FontSelect(&FONT_12X16);
 8002ce6:	481e      	ldr	r0, [pc, #120]	; (8002d60 <DrawStartScreen+0xa0>)
 8002ce8:	f00d fd94 	bl	8010814 <UG_FontSelect>
		UG_SetForecolor(C_WHITE);
 8002cec:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002cf0:	f00d fea0 	bl	8010a34 <UG_SetForecolor>
		UG_PutString(p_x-8, p_y + 100,"PRESS OK TO PLAY");
 8002cf4:	4b17      	ldr	r3, [pc, #92]	; (8002d54 <DrawStartScreen+0x94>)
 8002cf6:	881b      	ldrh	r3, [r3, #0]
 8002cf8:	3b08      	subs	r3, #8
 8002cfa:	4a17      	ldr	r2, [pc, #92]	; (8002d58 <DrawStartScreen+0x98>)
 8002cfc:	8812      	ldrh	r2, [r2, #0]
 8002cfe:	f102 0164 	add.w	r1, r2, #100	; 0x64
 8002d02:	4a18      	ldr	r2, [pc, #96]	; (8002d64 <DrawStartScreen+0xa4>)
 8002d04:	4618      	mov	r0, r3
 8002d06:	f00d fe0b 	bl	8010920 <UG_PutString>
		if (rotations == 1) UG_PutString(p_x-20, p_y + 150,"ROTATIONS ENABLED");
 8002d0a:	4b17      	ldr	r3, [pc, #92]	; (8002d68 <DrawStartScreen+0xa8>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d10a      	bne.n	8002d28 <DrawStartScreen+0x68>
 8002d12:	4b10      	ldr	r3, [pc, #64]	; (8002d54 <DrawStartScreen+0x94>)
 8002d14:	881b      	ldrh	r3, [r3, #0]
 8002d16:	3b14      	subs	r3, #20
 8002d18:	4a0f      	ldr	r2, [pc, #60]	; (8002d58 <DrawStartScreen+0x98>)
 8002d1a:	8812      	ldrh	r2, [r2, #0]
 8002d1c:	f102 0196 	add.w	r1, r2, #150	; 0x96
 8002d20:	4a12      	ldr	r2, [pc, #72]	; (8002d6c <DrawStartScreen+0xac>)
 8002d22:	4618      	mov	r0, r3
 8002d24:	f00d fdfc 	bl	8010920 <UG_PutString>
		if (rotations == 0) UG_PutString(p_x-20, p_y + 150,"ROTATIONS DISABLED");
 8002d28:	4b0f      	ldr	r3, [pc, #60]	; (8002d68 <DrawStartScreen+0xa8>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d10a      	bne.n	8002d46 <DrawStartScreen+0x86>
 8002d30:	4b08      	ldr	r3, [pc, #32]	; (8002d54 <DrawStartScreen+0x94>)
 8002d32:	881b      	ldrh	r3, [r3, #0]
 8002d34:	3b14      	subs	r3, #20
 8002d36:	4a08      	ldr	r2, [pc, #32]	; (8002d58 <DrawStartScreen+0x98>)
 8002d38:	8812      	ldrh	r2, [r2, #0]
 8002d3a:	f102 0196 	add.w	r1, r2, #150	; 0x96
 8002d3e:	4a0c      	ldr	r2, [pc, #48]	; (8002d70 <DrawStartScreen+0xb0>)
 8002d40:	4618      	mov	r0, r3
 8002d42:	f00d fded 	bl	8010920 <UG_PutString>
		HAL_Delay(100);
 8002d46:	2064      	movs	r0, #100	; 0x64
 8002d48:	f002 f948 	bl	8004fdc <HAL_Delay>

}
 8002d4c:	bf00      	nop
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	08028274 	.word	0x08028274
 8002d54:	20000002 	.word	0x20000002
 8002d58:	20000000 	.word	0x20000000
 8002d5c:	08018108 	.word	0x08018108
 8002d60:	08028258 	.word	0x08028258
 8002d64:	08018110 	.word	0x08018110
 8002d68:	20000968 	.word	0x20000968
 8002d6c:	08018124 	.word	0x08018124
 8002d70:	08018138 	.word	0x08018138

08002d74 <DrawGameOverScreen>:


void DrawGameOverScreen()
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
		UG_FontSelect(&FONT_32X53);
 8002d7a:	481d      	ldr	r0, [pc, #116]	; (8002df0 <DrawGameOverScreen+0x7c>)
 8002d7c:	f00d fd4a 	bl	8010814 <UG_FontSelect>

		char scoreString[10];
		sprintf(scoreString, "%d", score);
 8002d80:	4b1c      	ldr	r3, [pc, #112]	; (8002df4 <DrawGameOverScreen+0x80>)
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	1d3b      	adds	r3, r7, #4
 8002d86:	491c      	ldr	r1, [pc, #112]	; (8002df8 <DrawGameOverScreen+0x84>)
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f011 fd15 	bl	80147b8 <siprintf>

		UG_SetForecolor(C_RED);
 8002d8e:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8002d92:	f00d fe4f 	bl	8010a34 <UG_SetForecolor>
		UG_PutString(10,p_y,"GAME OVER");
 8002d96:	4b19      	ldr	r3, [pc, #100]	; (8002dfc <DrawGameOverScreen+0x88>)
 8002d98:	881b      	ldrh	r3, [r3, #0]
 8002d9a:	4a19      	ldr	r2, [pc, #100]	; (8002e00 <DrawGameOverScreen+0x8c>)
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	200a      	movs	r0, #10
 8002da0:	f00d fdbe 	bl	8010920 <UG_PutString>
		UG_FontSelect(&FONT_12X16);
 8002da4:	4817      	ldr	r0, [pc, #92]	; (8002e04 <DrawGameOverScreen+0x90>)
 8002da6:	f00d fd35 	bl	8010814 <UG_FontSelect>
		UG_SetForecolor(C_WHITE);
 8002daa:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002dae:	f00d fe41 	bl	8010a34 <UG_SetForecolor>
		UG_PutString(100,p_y + 100,"SCORE:");
 8002db2:	4b12      	ldr	r3, [pc, #72]	; (8002dfc <DrawGameOverScreen+0x88>)
 8002db4:	881b      	ldrh	r3, [r3, #0]
 8002db6:	3364      	adds	r3, #100	; 0x64
 8002db8:	4a13      	ldr	r2, [pc, #76]	; (8002e08 <DrawGameOverScreen+0x94>)
 8002dba:	4619      	mov	r1, r3
 8002dbc:	2064      	movs	r0, #100	; 0x64
 8002dbe:	f00d fdaf 	bl	8010920 <UG_PutString>
		UG_PutString(190,p_y + 100, scoreString);
 8002dc2:	4b0e      	ldr	r3, [pc, #56]	; (8002dfc <DrawGameOverScreen+0x88>)
 8002dc4:	881b      	ldrh	r3, [r3, #0]
 8002dc6:	3364      	adds	r3, #100	; 0x64
 8002dc8:	1d3a      	adds	r2, r7, #4
 8002dca:	4619      	mov	r1, r3
 8002dcc:	20be      	movs	r0, #190	; 0xbe
 8002dce:	f00d fda7 	bl	8010920 <UG_PutString>
		UG_PutString(21,p_y + 180,"PRESS OK TO TRY AGAIN");
 8002dd2:	4b0a      	ldr	r3, [pc, #40]	; (8002dfc <DrawGameOverScreen+0x88>)
 8002dd4:	881b      	ldrh	r3, [r3, #0]
 8002dd6:	33b4      	adds	r3, #180	; 0xb4
 8002dd8:	4a0c      	ldr	r2, [pc, #48]	; (8002e0c <DrawGameOverScreen+0x98>)
 8002dda:	4619      	mov	r1, r3
 8002ddc:	2015      	movs	r0, #21
 8002dde:	f00d fd9f 	bl	8010920 <UG_PutString>
		HAL_Delay(100);
 8002de2:	2064      	movs	r0, #100	; 0x64
 8002de4:	f002 f8fa 	bl	8004fdc <HAL_Delay>

}
 8002de8:	bf00      	nop
 8002dea:	3710      	adds	r7, #16
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	08028274 	.word	0x08028274
 8002df4:	20000964 	.word	0x20000964
 8002df8:	0801814c 	.word	0x0801814c
 8002dfc:	20000000 	.word	0x20000000
 8002e00:	08018150 	.word	0x08018150
 8002e04:	08028258 	.word	0x08028258
 8002e08:	0801815c 	.word	0x0801815c
 8002e0c:	08018164 	.word	0x08018164

08002e10 <toggle>:

int toggle(int rotations) {
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
	if (rotations == 1) return 0;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d101      	bne.n	8002e22 <toggle+0x12>
 8002e1e:	2300      	movs	r3, #0
 8002e20:	e004      	b.n	8002e2c <toggle+0x1c>
	if (rotations == 0) return 1;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d101      	bne.n	8002e2c <toggle+0x1c>
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e7ff      	b.n	8002e2c <toggle+0x1c>
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <main>:
  * @retval int
  */

// main game loop
int main(void)
{
 8002e38:	b5b0      	push	{r4, r5, r7, lr}
 8002e3a:	b0ae      	sub	sp, #184	; 0xb8
 8002e3c:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE BEGIN 1 */
	int rotationInput;
	Tetromino t;
	GameState currentState = START_SCREEN;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e44:	f002 f859 	bl	8004efa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e48:	f000 f99a 	bl	8003180 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e4c:	f7ff f938 	bl	80020c0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002e50:	f7fe f8f6 	bl	8001040 <MX_ADC1_Init>
  MX_ADC2_Init();
 8002e54:	f7fe f96c 	bl	8001130 <MX_ADC2_Init>
  MX_FMC_Init();
 8002e58:	f7fe fef4 	bl	8001c44 <MX_FMC_Init>
  MX_I2C2_Init();
 8002e5c:	f7ff fb74 	bl	8002548 <MX_I2C2_Init>
  MX_UART4_Init();
 8002e60:	f001 fcb8 	bl	80047d4 <MX_UART4_Init>
  MX_UART5_Init();
 8002e64:	f001 fd02 	bl	800486c <MX_UART5_Init>
  MX_USART1_UART_Init();
 8002e68:	f001 fd4c 	bl	8004904 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002e6c:	f001 fe36 	bl	8004adc <MX_USART2_UART_Init>
  MX_QUADSPI1_Init();
 8002e70:	f000 f9d6 	bl	8003220 <MX_QUADSPI1_Init>
  MX_SPI1_Init();
 8002e74:	f000 fa96 	bl	80033a4 <MX_SPI1_Init>
  MX_TIM5_Init();
 8002e78:	f000 fe66 	bl	8003b48 <MX_TIM5_Init>
  MX_TIM8_Init();
 8002e7c:	f000 ff32 	bl	8003ce4 <MX_TIM8_Init>
  MX_TIM20_Init();
 8002e80:	f001 f8b2 	bl	8003fe8 <MX_TIM20_Init>
  MX_ADC3_Init();
 8002e84:	f7fe f9ba 	bl	80011fc <MX_ADC3_Init>
  MX_DAC1_Init();
 8002e88:	f7fe fc86 	bl	8001798 <MX_DAC1_Init>
  MX_DAC2_Init();
 8002e8c:	f7fe fcbe 	bl	800180c <MX_DAC2_Init>
  MX_FDCAN2_Init();
 8002e90:	f7fe fe36 	bl	8001b00 <MX_FDCAN2_Init>
  MX_I2C1_Init();
 8002e94:	f7ff fb18 	bl	80024c8 <MX_I2C1_Init>
  MX_TIM15_Init();
 8002e98:	f001 f802 	bl	8003ea0 <MX_TIM15_Init>
  MX_USART3_UART_Init();
 8002e9c:	f001 fe6a 	bl	8004b74 <MX_USART3_UART_Init>
  MX_ADC4_Init();
 8002ea0:	f7fe fa24 	bl	80012ec <MX_ADC4_Init>
  MX_USB_Device_Init();
 8002ea4:	f00f ffce 	bl	8012e44 <MX_USB_Device_Init>
  MX_DMA_Init();
 8002ea8:	f7fe fde8 	bl	8001a7c <MX_DMA_Init>
  MX_CRC_Init();
 8002eac:	f7fe fc32 	bl	8001714 <MX_CRC_Init>
  MX_TIM6_Init();
 8002eb0:	f000 fede 	bl	8003c70 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  LED_init();
 8002eb4:	f00f fd04 	bl	80128c0 <LED_init>
  KBD_init();
 8002eb8:	f00f fed4 	bl	8012c64 <KBD_init>
  SCI_init();
 8002ebc:	f00f fdbe 	bl	8012a3c <SCI_init>
  joystick_init(&joystick);
 8002ec0:	48a5      	ldr	r0, [pc, #660]	; (8003158 <main+0x320>)
 8002ec2:	f7ff fc3d 	bl	8002740 <joystick_init>
//	  LEDs_on(0xFF);
//	  HAL_Delay(250);
//	  LEDs_off(0xFF);
//  }

  LCD_Init();
 8002ec6:	f00d fa1f 	bl	8010308 <LCD_Init>
  UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 8002eca:	2000      	movs	r0, #0
 8002ecc:	f00d fbf2 	bl	80106b4 <ILI9341_GetParam>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	461c      	mov	r4, r3
 8002ed4:	2001      	movs	r0, #1
 8002ed6:	f00d fbed 	bl	80106b4 <ILI9341_GetParam>
 8002eda:	4603      	mov	r3, r0
 8002edc:	4622      	mov	r2, r4
 8002ede:	499f      	ldr	r1, [pc, #636]	; (800315c <main+0x324>)
 8002ee0:	489f      	ldr	r0, [pc, #636]	; (8003160 <main+0x328>)
 8002ee2:	f00d fc17 	bl	8010714 <UG_Init>
  UG_FontSelect(&FONT_8X12);
 8002ee6:	489f      	ldr	r0, [pc, #636]	; (8003164 <main+0x32c>)
 8002ee8:	f00d fc94 	bl	8010814 <UG_FontSelect>
  UG_SetForecolor(C_WHITE);
 8002eec:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002ef0:	f00d fda0 	bl	8010a34 <UG_SetForecolor>
  UG_SetBackcolor(C_BLACK);
 8002ef4:	2000      	movs	r0, #0
 8002ef6:	f00d fdad 	bl	8010a54 <UG_SetBackcolor>
  UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
 8002efa:	499b      	ldr	r1, [pc, #620]	; (8003168 <main+0x330>)
 8002efc:	2001      	movs	r0, #1
 8002efe:	f00e f85d 	bl	8010fbc <UG_DriverRegister>
  UG_DriverEnable(DRIVER_FILL_FRAME);
 8002f02:	2001      	movs	r0, #1
 8002f04:	f00e f87c 	bl	8011000 <UG_DriverEnable>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch (currentState) {
 8002f08:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	f000 810e 	beq.w	800312e <main+0x2f6>
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	dcf8      	bgt.n	8002f08 <main+0xd0>
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d002      	beq.n	8002f20 <main+0xe8>
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d03b      	beq.n	8002f96 <main+0x15e>
 8002f1e:	e7f3      	b.n	8002f08 <main+0xd0>
	  	  // ---------- START-STATE----------
        case START_SCREEN:

        	score = 0;
 8002f20:	4b92      	ldr	r3, [pc, #584]	; (800316c <main+0x334>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	601a      	str	r2, [r3, #0]
        	initFA();
 8002f26:	f7ff fccb 	bl	80028c0 <initFA>
        	initFR();
 8002f2a:	f7ff fd09 	bl	8002940 <initFR>
			DrawStartScreen();
 8002f2e:	f7ff fec7 	bl	8002cc0 <DrawStartScreen>
			int buttonPressed = handleButtons();
 8002f32:	f7ff fe43 	bl	8002bbc <handleButtons>
 8002f36:	6678      	str	r0, [r7, #100]	; 0x64
			if (buttonPressed < 4) {
 8002f38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f3a:	2b03      	cmp	r3, #3
 8002f3c:	dc0f      	bgt.n	8002f5e <main+0x126>
				rotations = toggle(rotations);
 8002f3e:	4b8c      	ldr	r3, [pc, #560]	; (8003170 <main+0x338>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7ff ff64 	bl	8002e10 <toggle>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	4a89      	ldr	r2, [pc, #548]	; (8003170 <main+0x338>)
 8002f4c:	6013      	str	r3, [r2, #0]
				seed++;
 8002f4e:	4b89      	ldr	r3, [pc, #548]	; (8003174 <main+0x33c>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	3301      	adds	r3, #1
 8002f54:	4a87      	ldr	r2, [pc, #540]	; (8003174 <main+0x33c>)
 8002f56:	6013      	str	r3, [r2, #0]
				UG_FillScreen(C_BLACK);
 8002f58:	2000      	movs	r0, #0
 8002f5a:	f00d fc73 	bl	8010844 <UG_FillScreen>
			}

			if (!KBD_get_button_state(BTN_OK)) {
 8002f5e:	2000      	movs	r0, #0
 8002f60:	f00f ff54 	bl	8012e0c <KBD_get_button_state>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	f040 80f0 	bne.w	800314c <main+0x314>
				UG_FillScreen(C_BLACK);
 8002f6c:	2000      	movs	r0, #0
 8002f6e:	f00d fc69 	bl	8010844 <UG_FillScreen>
				t = generateTetromino(pseudoRandom(7), pseudoRandom(4), 16);
 8002f72:	2007      	movs	r0, #7
 8002f74:	f7ff fdbe 	bl	8002af4 <pseudoRandom>
 8002f78:	4604      	mov	r4, r0
 8002f7a:	2004      	movs	r0, #4
 8002f7c:	f7ff fdba 	bl	8002af4 <pseudoRandom>
 8002f80:	4602      	mov	r2, r0
 8002f82:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8002f86:	2310      	movs	r3, #16
 8002f88:	4621      	mov	r1, r4
 8002f8a:	f000 fc7f 	bl	800388c <generateTetromino>
				//t = generateTetromino(0, 0, 16);
				currentState = GAMING_SCREEN;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
				break;
 8002f94:	e0df      	b.n	8003156 <main+0x31e>
			}
			break;
        // ---------- GAME-STATE----------
	       case GAMING_SCREEN:

			  LCD_TetrisFrame(t, fieldArray, fullRow);
 8002f96:	4b78      	ldr	r3, [pc, #480]	; (8003178 <main+0x340>)
 8002f98:	9309      	str	r3, [sp, #36]	; 0x24
 8002f9a:	4b78      	ldr	r3, [pc, #480]	; (800317c <main+0x344>)
 8002f9c:	9308      	str	r3, [sp, #32]
 8002f9e:	466d      	mov	r5, sp
 8002fa0:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8002fa4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fa6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fa8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002fac:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002fb0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002fb4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fb6:	f00d f987 	bl	80102c8 <LCD_TetrisFrame>
			  HAL_Delay(10);
 8002fba:	200a      	movs	r0, #10
 8002fbc:	f002 f80e 	bl	8004fdc <HAL_Delay>
			  int input = handleButtons();
 8002fc0:	f7ff fdfc 	bl	8002bbc <handleButtons>
 8002fc4:	67b8      	str	r0, [r7, #120]	; 0x78
			  int inputJ = handleJoystick();
 8002fc6:	f7ff fe3b 	bl	8002c40 <handleJoystick>
 8002fca:	6778      	str	r0, [r7, #116]	; 0x74
			  if (input == 6) {
 8002fcc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002fce:	2b06      	cmp	r3, #6
 8002fd0:	d10a      	bne.n	8002fe8 <main+0x1b0>
				  LCD_ClearScreen();
 8002fd2:	f00d f9c5 	bl	8010360 <LCD_ClearScreen>
				  rotations = 0;
 8002fd6:	4b66      	ldr	r3, [pc, #408]	; (8003170 <main+0x338>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
				  UG_FillScreen(C_BLACK);
 8002fdc:	2000      	movs	r0, #0
 8002fde:	f00d fc31 	bl	8010844 <UG_FillScreen>
				  currentState = START_SCREEN;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			  }
			  HAL_Delay(200);
 8002fe8:	20c8      	movs	r0, #200	; 0xc8
 8002fea:	f001 fff7 	bl	8004fdc <HAL_Delay>

			  int tetrominoLanded = 0;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	67fb      	str	r3, [r7, #124]	; 0x7c
			  rotationInput = t.rotation;
 8002ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ff4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			  if (rotations == 1 && t.shape != 'O') {
 8002ff8:	4b5d      	ldr	r3, [pc, #372]	; (8003170 <main+0x338>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d10f      	bne.n	8003020 <main+0x1e8>
 8003000:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8003004:	2b4f      	cmp	r3, #79	; 0x4f
 8003006:	d00b      	beq.n	8003020 <main+0x1e8>
				  rotationInput += (input < 4) ? 1 : 0;
 8003008:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800300a:	2b03      	cmp	r3, #3
 800300c:	bfd4      	ite	le
 800300e:	2301      	movle	r3, #1
 8003010:	2300      	movgt	r3, #0
 8003012:	b2db      	uxtb	r3, r3
 8003014:	461a      	mov	r2, r3
 8003016:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800301a:	4413      	add	r3, r2
 800301c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			  }


			  // checks collisions
			  t.x += (inputJ != 0 && collisions(t, t.x+inputJ, t.y, rotationInput) == 1) ? 0 : inputJ;
 8003020:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003022:	2b00      	cmp	r3, #0
 8003024:	d019      	beq.n	800305a <main+0x222>
 8003026:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003028:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800302a:	4413      	add	r3, r2
 800302c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800302e:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8003032:	910a      	str	r1, [sp, #40]	; 0x28
 8003034:	9209      	str	r2, [sp, #36]	; 0x24
 8003036:	9308      	str	r3, [sp, #32]
 8003038:	466d      	mov	r5, sp
 800303a:	f107 0444 	add.w	r4, r7, #68	; 0x44
 800303e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003040:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003042:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003046:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800304a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800304e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003050:	f7ff fcf4 	bl	8002a3c <collisions>
 8003054:	4603      	mov	r3, r0
 8003056:	2b01      	cmp	r3, #1
 8003058:	d001      	beq.n	800305e <main+0x226>
 800305a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800305c:	e000      	b.n	8003060 <main+0x228>
 800305e:	2300      	movs	r3, #0
 8003060:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003062:	4413      	add	r3, r2
 8003064:	65fb      	str	r3, [r7, #92]	; 0x5c
			  if (collisions(t, t.x, t.y+1, rotationInput) == 1) {
 8003066:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003068:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800306a:	3201      	adds	r2, #1
 800306c:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8003070:	910a      	str	r1, [sp, #40]	; 0x28
 8003072:	9209      	str	r2, [sp, #36]	; 0x24
 8003074:	9308      	str	r3, [sp, #32]
 8003076:	466d      	mov	r5, sp
 8003078:	f107 0444 	add.w	r4, r7, #68	; 0x44
 800307c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800307e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003080:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003084:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003088:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800308c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800308e:	f7ff fcd5 	bl	8002a3c <collisions>
 8003092:	4603      	mov	r3, r0
 8003094:	2b01      	cmp	r3, #1
 8003096:	d113      	bne.n	80030c0 <main+0x288>
				  t.rotation = rotationInput;
 8003098:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800309c:	637b      	str	r3, [r7, #52]	; 0x34
				  writeToFA(t);
 800309e:	466d      	mov	r5, sp
 80030a0:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80030a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030a8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80030ac:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80030b0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80030b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030b6:	f7ff fc5d 	bl	8002974 <writeToFA>
				  tetrominoLanded = 1;
 80030ba:	2301      	movs	r3, #1
 80030bc:	67fb      	str	r3, [r7, #124]	; 0x7c
 80030be:	e005      	b.n	80030cc <main+0x294>
			  }
			  else {
				  t.rotation = rotationInput;
 80030c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80030c4:	637b      	str	r3, [r7, #52]	; 0x34
				  t.y++;
 80030c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80030c8:	3301      	adds	r3, #1
 80030ca:	663b      	str	r3, [r7, #96]	; 0x60
			  }


			  LCD_ClearScreen();
 80030cc:	f00d f948 	bl	8010360 <LCD_ClearScreen>

			  if (tetrominoLanded == 1) {
 80030d0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d13c      	bne.n	8003150 <main+0x318>
				LCD_PlayingField(fieldArray, fullRow);
 80030d6:	4928      	ldr	r1, [pc, #160]	; (8003178 <main+0x340>)
 80030d8:	4828      	ldr	r0, [pc, #160]	; (800317c <main+0x344>)
 80030da:	f00d f896 	bl	801020a <LCD_PlayingField>
				if (t.y == 0) {
 80030de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d105      	bne.n	80030f0 <main+0x2b8>
					LCD_ClearScreen();
 80030e4:	f00d f93c 	bl	8010360 <LCD_ClearScreen>
					currentState = GAME_OVER_SCREEN;
 80030e8:	2302      	movs	r3, #2
 80030ea:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
					break;
 80030ee:	e032      	b.n	8003156 <main+0x31e>
				}

				int s = pseudoRandom(7);
 80030f0:	2007      	movs	r0, #7
 80030f2:	f7ff fcff 	bl	8002af4 <pseudoRandom>
 80030f6:	6738      	str	r0, [r7, #112]	; 0x70
				int r = pseudoRandom(4);
 80030f8:	2004      	movs	r0, #4
 80030fa:	f7ff fcfb 	bl	8002af4 <pseudoRandom>
 80030fe:	66f8      	str	r0, [r7, #108]	; 0x6c
				int p = pseudoRandom(28);
 8003100:	201c      	movs	r0, #28
 8003102:	f7ff fcf7 	bl	8002af4 <pseudoRandom>
 8003106:	66b8      	str	r0, [r7, #104]	; 0x68
				// generates new tetromino
				t = generateTetromino(s, r, p+1);
 8003108:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800310a:	3301      	adds	r3, #1
 800310c:	4638      	mov	r0, r7
 800310e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003110:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8003112:	f000 fbbb 	bl	800388c <generateTetromino>
 8003116:	f107 0434 	add.w	r4, r7, #52	; 0x34
 800311a:	463d      	mov	r5, r7
 800311c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800311e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003120:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003122:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003124:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003128:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				//t = generateTetromino(0, 0, 16);
			  }
	            break;
 800312c:	e010      	b.n	8003150 <main+0x318>
          // ---------- GAME-OVER ----------
	       case GAME_OVER_SCREEN:
	    	   	DrawGameOverScreen();
 800312e:	f7ff fe21 	bl	8002d74 <DrawGameOverScreen>
				if (!KBD_get_button_state(BTN_OK)) {
 8003132:	2000      	movs	r0, #0
 8003134:	f00f fe6a 	bl	8012e0c <KBD_get_button_state>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d10a      	bne.n	8003154 <main+0x31c>
					UG_FillScreen(C_BLACK);
 800313e:	2000      	movs	r0, #0
 8003140:	f00d fb80 	bl	8010844 <UG_FillScreen>
					currentState = START_SCREEN;
 8003144:	2300      	movs	r3, #0
 8003146:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
					break;
 800314a:	e004      	b.n	8003156 <main+0x31e>
			break;
 800314c:	bf00      	nop
 800314e:	e6db      	b.n	8002f08 <main+0xd0>
	            break;
 8003150:	bf00      	nop
 8003152:	e6d9      	b.n	8002f08 <main+0xd0>
				}
	            break;
 8003154:	bf00      	nop
	  switch (currentState) {
 8003156:	e6d7      	b.n	8002f08 <main+0xd0>
 8003158:	20001080 	.word	0x20001080
 800315c:	08002869 	.word	0x08002869
 8003160:	200008d8 	.word	0x200008d8
 8003164:	0802823c 	.word	0x0802823c
 8003168:	08002893 	.word	0x08002893
 800316c:	20000964 	.word	0x20000964
 8003170:	20000968 	.word	0x20000968
 8003174:	20000004 	.word	0x20000004
 8003178:	2000096c 	.word	0x2000096c
 800317c:	200009cc 	.word	0x200009cc

08003180 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b094      	sub	sp, #80	; 0x50
 8003184:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003186:	f107 0318 	add.w	r3, r7, #24
 800318a:	2238      	movs	r2, #56	; 0x38
 800318c:	2100      	movs	r1, #0
 800318e:	4618      	mov	r0, r3
 8003190:	f011 fb75 	bl	801487e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003194:	1d3b      	adds	r3, r7, #4
 8003196:	2200      	movs	r2, #0
 8003198:	601a      	str	r2, [r3, #0]
 800319a:	605a      	str	r2, [r3, #4]
 800319c:	609a      	str	r2, [r3, #8]
 800319e:	60da      	str	r2, [r3, #12]
 80031a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80031a2:	2000      	movs	r0, #0
 80031a4:	f006 fa68 	bl	8009678 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80031a8:	2321      	movs	r3, #33	; 0x21
 80031aa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80031ac:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80031b0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80031b2:	2301      	movs	r3, #1
 80031b4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80031b6:	2302      	movs	r3, #2
 80031b8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80031ba:	2303      	movs	r3, #3
 80031bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80031be:	2302      	movs	r3, #2
 80031c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80031c2:	2355      	movs	r3, #85	; 0x55
 80031c4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80031c6:	2302      	movs	r3, #2
 80031c8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 80031ca:	2306      	movs	r3, #6
 80031cc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80031ce:	2302      	movs	r3, #2
 80031d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031d2:	f107 0318 	add.w	r3, r7, #24
 80031d6:	4618      	mov	r0, r3
 80031d8:	f006 fbc4 	bl	8009964 <HAL_RCC_OscConfig>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80031e2:	f000 f818 	bl	8003216 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031e6:	230f      	movs	r3, #15
 80031e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031ea:	2303      	movs	r3, #3
 80031ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80031ee:	2300      	movs	r3, #0
 80031f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80031f2:	2300      	movs	r3, #0
 80031f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80031f6:	2300      	movs	r3, #0
 80031f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80031fa:	1d3b      	adds	r3, r7, #4
 80031fc:	2104      	movs	r1, #4
 80031fe:	4618      	mov	r0, r3
 8003200:	f006 fec8 	bl	8009f94 <HAL_RCC_ClockConfig>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d001      	beq.n	800320e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800320a:	f000 f804 	bl	8003216 <Error_Handler>
  }
}
 800320e:	bf00      	nop
 8003210:	3750      	adds	r7, #80	; 0x50
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003216:	b480      	push	{r7}
 8003218:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800321a:	b672      	cpsid	i
}
 800321c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800321e:	e7fe      	b.n	800321e <Error_Handler+0x8>

08003220 <MX_QUADSPI1_Init>:

QSPI_HandleTypeDef hqspi1;

/* QUADSPI1 init function */
void MX_QUADSPI1_Init(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI1_Init 0 */

  /* USER CODE BEGIN QUADSPI1_Init 1 */

  /* USER CODE END QUADSPI1_Init 1 */
  hqspi1.Instance = QUADSPI;
 8003224:	4b12      	ldr	r3, [pc, #72]	; (8003270 <MX_QUADSPI1_Init+0x50>)
 8003226:	4a13      	ldr	r2, [pc, #76]	; (8003274 <MX_QUADSPI1_Init+0x54>)
 8003228:	601a      	str	r2, [r3, #0]
  hqspi1.Init.ClockPrescaler = 255;
 800322a:	4b11      	ldr	r3, [pc, #68]	; (8003270 <MX_QUADSPI1_Init+0x50>)
 800322c:	22ff      	movs	r2, #255	; 0xff
 800322e:	605a      	str	r2, [r3, #4]
  hqspi1.Init.FifoThreshold = 1;
 8003230:	4b0f      	ldr	r3, [pc, #60]	; (8003270 <MX_QUADSPI1_Init+0x50>)
 8003232:	2201      	movs	r2, #1
 8003234:	609a      	str	r2, [r3, #8]
  hqspi1.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8003236:	4b0e      	ldr	r3, [pc, #56]	; (8003270 <MX_QUADSPI1_Init+0x50>)
 8003238:	2200      	movs	r2, #0
 800323a:	60da      	str	r2, [r3, #12]
  hqspi1.Init.FlashSize = 1;
 800323c:	4b0c      	ldr	r3, [pc, #48]	; (8003270 <MX_QUADSPI1_Init+0x50>)
 800323e:	2201      	movs	r2, #1
 8003240:	611a      	str	r2, [r3, #16]
  hqspi1.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8003242:	4b0b      	ldr	r3, [pc, #44]	; (8003270 <MX_QUADSPI1_Init+0x50>)
 8003244:	2200      	movs	r2, #0
 8003246:	615a      	str	r2, [r3, #20]
  hqspi1.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8003248:	4b09      	ldr	r3, [pc, #36]	; (8003270 <MX_QUADSPI1_Init+0x50>)
 800324a:	2200      	movs	r2, #0
 800324c:	619a      	str	r2, [r3, #24]
  hqspi1.Init.FlashID = QSPI_FLASH_ID_1;
 800324e:	4b08      	ldr	r3, [pc, #32]	; (8003270 <MX_QUADSPI1_Init+0x50>)
 8003250:	2200      	movs	r2, #0
 8003252:	61da      	str	r2, [r3, #28]
  hqspi1.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8003254:	4b06      	ldr	r3, [pc, #24]	; (8003270 <MX_QUADSPI1_Init+0x50>)
 8003256:	2200      	movs	r2, #0
 8003258:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi1) != HAL_OK)
 800325a:	4805      	ldr	r0, [pc, #20]	; (8003270 <MX_QUADSPI1_Init+0x50>)
 800325c:	f006 fac0 	bl	80097e0 <HAL_QSPI_Init>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <MX_QUADSPI1_Init+0x4a>
  {
    Error_Handler();
 8003266:	f7ff ffd6 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI1_Init 2 */

  /* USER CODE END QUADSPI1_Init 2 */

}
 800326a:	bf00      	nop
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	200010b4 	.word	0x200010b4
 8003274:	a0001000 	.word	0xa0001000

08003278 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b0a0      	sub	sp, #128	; 0x80
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003280:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003284:	2200      	movs	r2, #0
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	605a      	str	r2, [r3, #4]
 800328a:	609a      	str	r2, [r3, #8]
 800328c:	60da      	str	r2, [r3, #12]
 800328e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003290:	f107 0318 	add.w	r3, r7, #24
 8003294:	2254      	movs	r2, #84	; 0x54
 8003296:	2100      	movs	r1, #0
 8003298:	4618      	mov	r0, r3
 800329a:	f011 faf0 	bl	801487e <memset>
  if(qspiHandle->Instance==QUADSPI)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a3c      	ldr	r2, [pc, #240]	; (8003394 <HAL_QSPI_MspInit+0x11c>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d170      	bne.n	800338a <HAL_QSPI_MspInit+0x112>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 80032a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80032ac:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.QspiClockSelection = RCC_QSPICLKSOURCE_SYSCLK;
 80032ae:	2300      	movs	r3, #0
 80032b0:	667b      	str	r3, [r7, #100]	; 0x64

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032b2:	f107 0318 	add.w	r3, r7, #24
 80032b6:	4618      	mov	r0, r3
 80032b8:	f007 f888 	bl	800a3cc <HAL_RCCEx_PeriphCLKConfig>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <HAL_QSPI_MspInit+0x4e>
    {
      Error_Handler();
 80032c2:	f7ff ffa8 	bl	8003216 <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80032c6:	4b34      	ldr	r3, [pc, #208]	; (8003398 <HAL_QSPI_MspInit+0x120>)
 80032c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032ca:	4a33      	ldr	r2, [pc, #204]	; (8003398 <HAL_QSPI_MspInit+0x120>)
 80032cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032d0:	6513      	str	r3, [r2, #80]	; 0x50
 80032d2:	4b31      	ldr	r3, [pc, #196]	; (8003398 <HAL_QSPI_MspInit+0x120>)
 80032d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032da:	617b      	str	r3, [r7, #20]
 80032dc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032de:	4b2e      	ldr	r3, [pc, #184]	; (8003398 <HAL_QSPI_MspInit+0x120>)
 80032e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032e2:	4a2d      	ldr	r2, [pc, #180]	; (8003398 <HAL_QSPI_MspInit+0x120>)
 80032e4:	f043 0301 	orr.w	r3, r3, #1
 80032e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032ea:	4b2b      	ldr	r3, [pc, #172]	; (8003398 <HAL_QSPI_MspInit+0x120>)
 80032ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032ee:	f003 0301 	and.w	r3, r3, #1
 80032f2:	613b      	str	r3, [r7, #16]
 80032f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032f6:	4b28      	ldr	r3, [pc, #160]	; (8003398 <HAL_QSPI_MspInit+0x120>)
 80032f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032fa:	4a27      	ldr	r2, [pc, #156]	; (8003398 <HAL_QSPI_MspInit+0x120>)
 80032fc:	f043 0302 	orr.w	r3, r3, #2
 8003300:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003302:	4b25      	ldr	r3, [pc, #148]	; (8003398 <HAL_QSPI_MspInit+0x120>)
 8003304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	60fb      	str	r3, [r7, #12]
 800330c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800330e:	4b22      	ldr	r3, [pc, #136]	; (8003398 <HAL_QSPI_MspInit+0x120>)
 8003310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003312:	4a21      	ldr	r2, [pc, #132]	; (8003398 <HAL_QSPI_MspInit+0x120>)
 8003314:	f043 0320 	orr.w	r3, r3, #32
 8003318:	64d3      	str	r3, [r2, #76]	; 0x4c
 800331a:	4b1f      	ldr	r3, [pc, #124]	; (8003398 <HAL_QSPI_MspInit+0x120>)
 800331c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800331e:	f003 0320 	and.w	r3, r3, #32
 8003322:	60bb      	str	r3, [r7, #8]
 8003324:	68bb      	ldr	r3, [r7, #8]
    PB1     ------> QUADSPI1_BK1_IO0
    PB10     ------> QUADSPI1_CLK
    PB11     ------> QUADSPI1_BK1_NCS
    PF6     ------> QUADSPI1_BK1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003326:	2380      	movs	r3, #128	; 0x80
 8003328:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800332a:	2302      	movs	r3, #2
 800332c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800332e:	2300      	movs	r3, #0
 8003330:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003332:	2300      	movs	r3, #0
 8003334:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003336:	230a      	movs	r3, #10
 8003338:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800333a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800333e:	4619      	mov	r1, r3
 8003340:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003344:	f004 f9bc 	bl	80076c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11;
 8003348:	f640 4303 	movw	r3, #3075	; 0xc03
 800334c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800334e:	2302      	movs	r3, #2
 8003350:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003352:	2300      	movs	r3, #0
 8003354:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003356:	2300      	movs	r3, #0
 8003358:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800335a:	230a      	movs	r3, #10
 800335c:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800335e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003362:	4619      	mov	r1, r3
 8003364:	480d      	ldr	r0, [pc, #52]	; (800339c <HAL_QSPI_MspInit+0x124>)
 8003366:	f004 f9ab 	bl	80076c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800336a:	2340      	movs	r3, #64	; 0x40
 800336c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800336e:	2302      	movs	r3, #2
 8003370:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003372:	2300      	movs	r3, #0
 8003374:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003376:	2300      	movs	r3, #0
 8003378:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800337a:	230a      	movs	r3, #10
 800337c:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800337e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003382:	4619      	mov	r1, r3
 8003384:	4806      	ldr	r0, [pc, #24]	; (80033a0 <HAL_QSPI_MspInit+0x128>)
 8003386:	f004 f99b 	bl	80076c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 800338a:	bf00      	nop
 800338c:	3780      	adds	r7, #128	; 0x80
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	a0001000 	.word	0xa0001000
 8003398:	40021000 	.word	0x40021000
 800339c:	48000400 	.word	0x48000400
 80033a0:	48001400 	.word	0x48001400

080033a4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80033a8:	4b1b      	ldr	r3, [pc, #108]	; (8003418 <MX_SPI1_Init+0x74>)
 80033aa:	4a1c      	ldr	r2, [pc, #112]	; (800341c <MX_SPI1_Init+0x78>)
 80033ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80033ae:	4b1a      	ldr	r3, [pc, #104]	; (8003418 <MX_SPI1_Init+0x74>)
 80033b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80033b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80033b6:	4b18      	ldr	r3, [pc, #96]	; (8003418 <MX_SPI1_Init+0x74>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80033bc:	4b16      	ldr	r3, [pc, #88]	; (8003418 <MX_SPI1_Init+0x74>)
 80033be:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80033c2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80033c4:	4b14      	ldr	r3, [pc, #80]	; (8003418 <MX_SPI1_Init+0x74>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80033ca:	4b13      	ldr	r3, [pc, #76]	; (8003418 <MX_SPI1_Init+0x74>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80033d0:	4b11      	ldr	r3, [pc, #68]	; (8003418 <MX_SPI1_Init+0x74>)
 80033d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80033d8:	4b0f      	ldr	r3, [pc, #60]	; (8003418 <MX_SPI1_Init+0x74>)
 80033da:	2228      	movs	r2, #40	; 0x28
 80033dc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80033de:	4b0e      	ldr	r3, [pc, #56]	; (8003418 <MX_SPI1_Init+0x74>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80033e4:	4b0c      	ldr	r3, [pc, #48]	; (8003418 <MX_SPI1_Init+0x74>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033ea:	4b0b      	ldr	r3, [pc, #44]	; (8003418 <MX_SPI1_Init+0x74>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80033f0:	4b09      	ldr	r3, [pc, #36]	; (8003418 <MX_SPI1_Init+0x74>)
 80033f2:	2207      	movs	r2, #7
 80033f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80033f6:	4b08      	ldr	r3, [pc, #32]	; (8003418 <MX_SPI1_Init+0x74>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80033fc:	4b06      	ldr	r3, [pc, #24]	; (8003418 <MX_SPI1_Init+0x74>)
 80033fe:	2200      	movs	r2, #0
 8003400:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003402:	4805      	ldr	r0, [pc, #20]	; (8003418 <MX_SPI1_Init+0x74>)
 8003404:	f007 fa30 	bl	800a868 <HAL_SPI_Init>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d001      	beq.n	8003412 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800340e:	f7ff ff02 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003412:	bf00      	nop
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	20001100 	.word	0x20001100
 800341c:	40013000 	.word	0x40013000

08003420 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b08a      	sub	sp, #40	; 0x28
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003428:	f107 0314 	add.w	r3, r7, #20
 800342c:	2200      	movs	r2, #0
 800342e:	601a      	str	r2, [r3, #0]
 8003430:	605a      	str	r2, [r3, #4]
 8003432:	609a      	str	r2, [r3, #8]
 8003434:	60da      	str	r2, [r3, #12]
 8003436:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a17      	ldr	r2, [pc, #92]	; (800349c <HAL_SPI_MspInit+0x7c>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d127      	bne.n	8003492 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003442:	4b17      	ldr	r3, [pc, #92]	; (80034a0 <HAL_SPI_MspInit+0x80>)
 8003444:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003446:	4a16      	ldr	r2, [pc, #88]	; (80034a0 <HAL_SPI_MspInit+0x80>)
 8003448:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800344c:	6613      	str	r3, [r2, #96]	; 0x60
 800344e:	4b14      	ldr	r3, [pc, #80]	; (80034a0 <HAL_SPI_MspInit+0x80>)
 8003450:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003452:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003456:	613b      	str	r3, [r7, #16]
 8003458:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800345a:	4b11      	ldr	r3, [pc, #68]	; (80034a0 <HAL_SPI_MspInit+0x80>)
 800345c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800345e:	4a10      	ldr	r2, [pc, #64]	; (80034a0 <HAL_SPI_MspInit+0x80>)
 8003460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003464:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003466:	4b0e      	ldr	r3, [pc, #56]	; (80034a0 <HAL_SPI_MspInit+0x80>)
 8003468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800346a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800346e:	60fb      	str	r3, [r7, #12]
 8003470:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PG2     ------> SPI1_SCK
    PG3     ------> SPI1_MISO
    PG4     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8003472:	231c      	movs	r3, #28
 8003474:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003476:	2302      	movs	r3, #2
 8003478:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800347a:	2300      	movs	r3, #0
 800347c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800347e:	2300      	movs	r3, #0
 8003480:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003482:	2305      	movs	r3, #5
 8003484:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003486:	f107 0314 	add.w	r3, r7, #20
 800348a:	4619      	mov	r1, r3
 800348c:	4805      	ldr	r0, [pc, #20]	; (80034a4 <HAL_SPI_MspInit+0x84>)
 800348e:	f004 f917 	bl	80076c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003492:	bf00      	nop
 8003494:	3728      	adds	r7, #40	; 0x28
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	40013000 	.word	0x40013000
 80034a0:	40021000 	.word	0x40021000
 80034a4:	48001800 	.word	0x48001800

080034a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034ae:	4b0f      	ldr	r3, [pc, #60]	; (80034ec <HAL_MspInit+0x44>)
 80034b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034b2:	4a0e      	ldr	r2, [pc, #56]	; (80034ec <HAL_MspInit+0x44>)
 80034b4:	f043 0301 	orr.w	r3, r3, #1
 80034b8:	6613      	str	r3, [r2, #96]	; 0x60
 80034ba:	4b0c      	ldr	r3, [pc, #48]	; (80034ec <HAL_MspInit+0x44>)
 80034bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034be:	f003 0301 	and.w	r3, r3, #1
 80034c2:	607b      	str	r3, [r7, #4]
 80034c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034c6:	4b09      	ldr	r3, [pc, #36]	; (80034ec <HAL_MspInit+0x44>)
 80034c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ca:	4a08      	ldr	r2, [pc, #32]	; (80034ec <HAL_MspInit+0x44>)
 80034cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034d0:	6593      	str	r3, [r2, #88]	; 0x58
 80034d2:	4b06      	ldr	r3, [pc, #24]	; (80034ec <HAL_MspInit+0x44>)
 80034d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034da:	603b      	str	r3, [r7, #0]
 80034dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80034de:	f006 f96f 	bl	80097c0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034e2:	bf00      	nop
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	40021000 	.word	0x40021000

080034f0 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f06f 0201 	mvn.w	r2, #1
 80034fe:	611a      	str	r2, [r3, #16]
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	691b      	ldr	r3, [r3, #16]
 8003518:	f003 0301 	and.w	r3, r3, #1
 800351c:	2b01      	cmp	r3, #1
 800351e:	d101      	bne.n	8003524 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8003520:	2301      	movs	r3, #1
 8003522:	e000      	b.n	8003526 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	370c      	adds	r7, #12
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr

08003532 <LL_TIM_IsEnabledIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
{
 8003532:	b480      	push	{r7}
 8003534:	b083      	sub	sp, #12
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b01      	cmp	r3, #1
 8003544:	d101      	bne.n	800354a <LL_TIM_IsEnabledIT_UPDATE+0x18>
 8003546:	2301      	movs	r3, #1
 8003548:	e000      	b.n	800354c <LL_TIM_IsEnabledIT_UPDATE+0x1a>
 800354a:	2300      	movs	r3, #0
}
 800354c:	4618      	mov	r0, r3
 800354e:	370c      	adds	r7, #12
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr

08003558 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8003560:	4b07      	ldr	r3, [pc, #28]	; (8003580 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8003562:	695a      	ldr	r2, [r3, #20]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4013      	ands	r3, r2
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	429a      	cmp	r2, r3
 800356c:	d101      	bne.n	8003572 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 800356e:	2301      	movs	r3, #1
 8003570:	e000      	b.n	8003574 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8003572:	2300      	movs	r3, #0
}
 8003574:	4618      	mov	r0, r3
 8003576:	370c      	adds	r7, #12
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr
 8003580:	40010400 	.word	0x40010400

08003584 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800358c:	4a04      	ldr	r2, [pc, #16]	; (80035a0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6153      	str	r3, [r2, #20]
}
 8003592:	bf00      	nop
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	40010400 	.word	0x40010400

080035a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80035a8:	e7fe      	b.n	80035a8 <NMI_Handler+0x4>

080035aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035aa:	b480      	push	{r7}
 80035ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035ae:	e7fe      	b.n	80035ae <HardFault_Handler+0x4>

080035b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035b0:	b480      	push	{r7}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035b4:	e7fe      	b.n	80035b4 <MemManage_Handler+0x4>

080035b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035b6:	b480      	push	{r7}
 80035b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035ba:	e7fe      	b.n	80035ba <BusFault_Handler+0x4>

080035bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035c0:	e7fe      	b.n	80035c0 <UsageFault_Handler+0x4>

080035c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80035c2:	b480      	push	{r7}
 80035c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80035c6:	bf00      	nop
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr

080035d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035d4:	bf00      	nop
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr

080035de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035de:	b480      	push	{r7}
 80035e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035e2:	bf00      	nop
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035f0:	f001 fcd6 	bl	8004fa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80035f4:	bf00      	nop
 80035f6:	bd80      	pop	{r7, pc}

080035f8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80035f8:	b480      	push	{r7}
 80035fa:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80035fc:	bf00      	nop
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr

08003606 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003606:	b480      	push	{r7}
 8003608:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800360a:	bf00      	nop
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr

08003614 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003618:	4802      	ldr	r0, [pc, #8]	; (8003624 <USB_LP_IRQHandler+0x10>)
 800361a:	f004 fc00 	bl	8007e1e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 800361e:	bf00      	nop
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	20002eac 	.word	0x20002eac

08003628 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_6) != RESET)
 800362c:	2040      	movs	r0, #64	; 0x40
 800362e:	f7ff ff93 	bl	8003558 <LL_EXTI_IsActiveFlag_0_31>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d002      	beq.n	800363e <EXTI9_5_IRQHandler+0x16>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_6);
 8003638:	2040      	movs	r0, #64	; 0x40
 800363a:	f7ff ffa3 	bl	8003584 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_6 */
  }
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800363e:	bf00      	nop
 8003640:	bd80      	pop	{r7, pc}

08003642 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003642:	b580      	push	{r7, lr}
 8003644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 8003646:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800364a:	f7ff ff85 	bl	8003558 <LL_EXTI_IsActiveFlag_0_31>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d003      	beq.n	800365c <EXTI15_10_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 8003654:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003658:	f7ff ff94 	bl	8003584 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800365c:	bf00      	nop
 800365e:	bd80      	pop	{r7, pc}

08003660 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	// First check if this specific IRQ even enabled,
	if( LL_TIM_IsEnabledIT_UPDATE(TIM6) )
 8003664:	480a      	ldr	r0, [pc, #40]	; (8003690 <TIM6_DAC_IRQHandler+0x30>)
 8003666:	f7ff ff64 	bl	8003532 <LL_TIM_IsEnabledIT_UPDATE>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00a      	beq.n	8003686 <TIM6_DAC_IRQHandler+0x26>
	{
		// then check if the corresponding flag is set.
		if( LL_TIM_IsActiveFlag_UPDATE(TIM6) )
 8003670:	4807      	ldr	r0, [pc, #28]	; (8003690 <TIM6_DAC_IRQHandler+0x30>)
 8003672:	f7ff ff4b 	bl	800350c <LL_TIM_IsActiveFlag_UPDATE>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d004      	beq.n	8003686 <TIM6_DAC_IRQHandler+0x26>
		{
			// Clear the flag.
			LL_TIM_ClearFlag_UPDATE(TIM6);
 800367c:	4804      	ldr	r0, [pc, #16]	; (8003690 <TIM6_DAC_IRQHandler+0x30>)
 800367e:	f7ff ff37 	bl	80034f0 <LL_TIM_ClearFlag_UPDATE>

			// If the specific IRQs is enabled and its flag is set, then respond via the callback function.
			KBD_scan_Callback();
 8003682:	f00f fbd9 	bl	8012e38 <KBD_scan_Callback>

		}
	}
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8003686:	4803      	ldr	r0, [pc, #12]	; (8003694 <TIM6_DAC_IRQHandler+0x34>)
 8003688:	f003 fc3e 	bl	8006f08 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800368c:	bf00      	nop
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40001000 	.word	0x40001000
 8003694:	20000758 	.word	0x20000758

08003698 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003698:	b480      	push	{r7}
 800369a:	af00      	add	r7, sp, #0
	return 1;
 800369c:	2301      	movs	r3, #1
}
 800369e:	4618      	mov	r0, r3
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <_kill>:

int _kill(int pid, int sig)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80036b2:	f011 f937 	bl	8014924 <__errno>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2216      	movs	r2, #22
 80036ba:	601a      	str	r2, [r3, #0]
	return -1;
 80036bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3708      	adds	r7, #8
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <_exit>:

void _exit (int status)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80036d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f7ff ffe7 	bl	80036a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80036da:	e7fe      	b.n	80036da <_exit+0x12>

080036dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036e8:	2300      	movs	r3, #0
 80036ea:	617b      	str	r3, [r7, #20]
 80036ec:	e00a      	b.n	8003704 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80036ee:	f3af 8000 	nop.w
 80036f2:	4601      	mov	r1, r0
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	1c5a      	adds	r2, r3, #1
 80036f8:	60ba      	str	r2, [r7, #8]
 80036fa:	b2ca      	uxtb	r2, r1
 80036fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	3301      	adds	r3, #1
 8003702:	617b      	str	r3, [r7, #20]
 8003704:	697a      	ldr	r2, [r7, #20]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	429a      	cmp	r2, r3
 800370a:	dbf0      	blt.n	80036ee <_read+0x12>
	}

return len;
 800370c:	687b      	ldr	r3, [r7, #4]
}
 800370e:	4618      	mov	r0, r3
 8003710:	3718      	adds	r7, #24
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}

08003716 <_close>:
	}
	return len;
}

int _close(int file)
{
 8003716:	b480      	push	{r7}
 8003718:	b083      	sub	sp, #12
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
	return -1;
 800371e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003722:	4618      	mov	r0, r3
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr

0800372e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800372e:	b480      	push	{r7}
 8003730:	b083      	sub	sp, #12
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]
 8003736:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800373e:	605a      	str	r2, [r3, #4]
	return 0;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	370c      	adds	r7, #12
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr

0800374e <_isatty>:

int _isatty(int file)
{
 800374e:	b480      	push	{r7}
 8003750:	b083      	sub	sp, #12
 8003752:	af00      	add	r7, sp, #0
 8003754:	6078      	str	r0, [r7, #4]
	return 1;
 8003756:	2301      	movs	r3, #1
}
 8003758:	4618      	mov	r0, r3
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003764:	b480      	push	{r7}
 8003766:	b085      	sub	sp, #20
 8003768:	af00      	add	r7, sp, #0
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	60b9      	str	r1, [r7, #8]
 800376e:	607a      	str	r2, [r7, #4]
	return 0;
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	3714      	adds	r7, #20
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
	...

08003780 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b086      	sub	sp, #24
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003788:	4a14      	ldr	r2, [pc, #80]	; (80037dc <_sbrk+0x5c>)
 800378a:	4b15      	ldr	r3, [pc, #84]	; (80037e0 <_sbrk+0x60>)
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003794:	4b13      	ldr	r3, [pc, #76]	; (80037e4 <_sbrk+0x64>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d102      	bne.n	80037a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800379c:	4b11      	ldr	r3, [pc, #68]	; (80037e4 <_sbrk+0x64>)
 800379e:	4a12      	ldr	r2, [pc, #72]	; (80037e8 <_sbrk+0x68>)
 80037a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037a2:	4b10      	ldr	r3, [pc, #64]	; (80037e4 <_sbrk+0x64>)
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4413      	add	r3, r2
 80037aa:	693a      	ldr	r2, [r7, #16]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d207      	bcs.n	80037c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037b0:	f011 f8b8 	bl	8014924 <__errno>
 80037b4:	4603      	mov	r3, r0
 80037b6:	220c      	movs	r2, #12
 80037b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80037be:	e009      	b.n	80037d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037c0:	4b08      	ldr	r3, [pc, #32]	; (80037e4 <_sbrk+0x64>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037c6:	4b07      	ldr	r3, [pc, #28]	; (80037e4 <_sbrk+0x64>)
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4413      	add	r3, r2
 80037ce:	4a05      	ldr	r2, [pc, #20]	; (80037e4 <_sbrk+0x64>)
 80037d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80037d2:	68fb      	ldr	r3, [r7, #12]
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3718      	adds	r7, #24
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	20020000 	.word	0x20020000
 80037e0:	00000400 	.word	0x00000400
 80037e4:	20001164 	.word	0x20001164
 80037e8:	20003510 	.word	0x20003510

080037ec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80037ec:	b480      	push	{r7}
 80037ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80037f0:	4b06      	ldr	r3, [pc, #24]	; (800380c <SystemInit+0x20>)
 80037f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037f6:	4a05      	ldr	r2, [pc, #20]	; (800380c <SystemInit+0x20>)
 80037f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80037fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003800:	bf00      	nop
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
 800380a:	bf00      	nop
 800380c:	e000ed00 	.word	0xe000ed00

08003810 <rotateTetromino>:
    0, 0, 0, 0,
    0, 0, 0, 0
    }   
};

int rotateTetromino(int x, int y, int r) {
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
    switch (r % 4) {
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	425a      	negs	r2, r3
 8003820:	f003 0303 	and.w	r3, r3, #3
 8003824:	f002 0203 	and.w	r2, r2, #3
 8003828:	bf58      	it	pl
 800382a:	4253      	negpl	r3, r2
 800382c:	2b03      	cmp	r3, #3
 800382e:	d825      	bhi.n	800387c <rotateTetromino+0x6c>
 8003830:	a201      	add	r2, pc, #4	; (adr r2, 8003838 <rotateTetromino+0x28>)
 8003832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003836:	bf00      	nop
 8003838:	08003849 	.word	0x08003849
 800383c:	08003853 	.word	0x08003853
 8003840:	08003861 	.word	0x08003861
 8003844:	0800386f 	.word	0x0800386f
        case 0: return (y * 4) + x; //0
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	009a      	lsls	r2, r3, #2
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	4413      	add	r3, r2
 8003850:	e015      	b.n	800387e <rotateTetromino+0x6e>
        case 1: return 12 + y - (x * 4); //90
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	f103 020c 	add.w	r2, r3, #12
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	e00e      	b.n	800387e <rotateTetromino+0x6e>
        case 2: return 15 - (y * 4) - x; //180
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	f1c3 020f 	rsb	r2, r3, #15
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	e007      	b.n	800387e <rotateTetromino+0x6e>
        case 3: return 3 - y + (x * 4); //270
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	f1c3 0203 	rsb	r2, r3, #3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	4413      	add	r3, r2
 800387a:	e000      	b.n	800387e <rotateTetromino+0x6e>
    }
    return 0;
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	3714      	adds	r7, #20
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop

0800388c <generateTetromino>:


Tetromino generateTetromino(int s, int r, int p) {
 800388c:	b4b0      	push	{r4, r5, r7}
 800388e:	b093      	sub	sp, #76	; 0x4c
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	607a      	str	r2, [r7, #4]
 8003898:	603b      	str	r3, [r7, #0]
    Tetromino tetromino;
    uint16_t c;
    switch (s) {
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	2b06      	cmp	r3, #6
 800389e:	d841      	bhi.n	8003924 <generateTetromino+0x98>
 80038a0:	a201      	add	r2, pc, #4	; (adr r2, 80038a8 <generateTetromino+0x1c>)
 80038a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a6:	bf00      	nop
 80038a8:	080038c5 	.word	0x080038c5
 80038ac:	080038d3 	.word	0x080038d3
 80038b0:	080038e1 	.word	0x080038e1
 80038b4:	080038ef 	.word	0x080038ef
 80038b8:	080038fb 	.word	0x080038fb
 80038bc:	08003909 	.word	0x08003909
 80038c0:	08003917 	.word	0x08003917
            case 0:
            	c = C_CYAN;
 80038c4:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80038c8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            	tetromino.shape = 'I';
 80038cc:	2349      	movs	r3, #73	; 0x49
 80038ce:	753b      	strb	r3, [r7, #20]
            break;
 80038d0:	e028      	b.n	8003924 <generateTetromino+0x98>
            case 1:
            	c = C_PURPLE;
 80038d2:	f248 0310 	movw	r3, #32784	; 0x8010
 80038d6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            	tetromino.shape = 'T';
 80038da:	2354      	movs	r3, #84	; 0x54
 80038dc:	753b      	strb	r3, [r7, #20]
            break;
 80038de:	e021      	b.n	8003924 <generateTetromino+0x98>
            case 2:
            	c = C_YELLOW;
 80038e0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80038e4:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            	tetromino.shape = 'O';
 80038e8:	234f      	movs	r3, #79	; 0x4f
 80038ea:	753b      	strb	r3, [r7, #20]
            	break;
 80038ec:	e01a      	b.n	8003924 <generateTetromino+0x98>
            case 3:
            	c = C_BLUE;
 80038ee:	231f      	movs	r3, #31
 80038f0:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            	tetromino.shape = 'J';
 80038f4:	234a      	movs	r3, #74	; 0x4a
 80038f6:	753b      	strb	r3, [r7, #20]
            	break;
 80038f8:	e014      	b.n	8003924 <generateTetromino+0x98>
            case 4:
            	c = C_ORANGE;
 80038fa:	f64f 5320 	movw	r3, #64800	; 0xfd20
 80038fe:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            	tetromino.shape = 'L';
 8003902:	234c      	movs	r3, #76	; 0x4c
 8003904:	753b      	strb	r3, [r7, #20]
            	break;
 8003906:	e00d      	b.n	8003924 <generateTetromino+0x98>
            case 5:
            	c = C_GREEN;
 8003908:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800390c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            	tetromino.shape = 'S';
 8003910:	2353      	movs	r3, #83	; 0x53
 8003912:	753b      	strb	r3, [r7, #20]
            	break;
 8003914:	e006      	b.n	8003924 <generateTetromino+0x98>
            case 6:
            	c = C_RED;
 8003916:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800391a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            	tetromino.shape = 'Z';
 800391e:	235a      	movs	r3, #90	; 0x5a
 8003920:	753b      	strb	r3, [r7, #20]
            	break;
 8003922:	bf00      	nop
        }

    for (int i = 0; i < 16; i++) {
 8003924:	2300      	movs	r3, #0
 8003926:	643b      	str	r3, [r7, #64]	; 0x40
 8003928:	e01b      	b.n	8003962 <generateTetromino+0xd6>
    	if (tetrominoShapes[s][i] == 1) {
 800392a:	491b      	ldr	r1, [pc, #108]	; (8003998 <generateTetromino+0x10c>)
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	011a      	lsls	r2, r3, #4
 8003930:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003932:	4413      	add	r3, r2
 8003934:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d108      	bne.n	800394e <generateTetromino+0xc2>
    		tetromino.grid[i] = c;
 800393c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800393e:	005b      	lsls	r3, r3, #1
 8003940:	3348      	adds	r3, #72	; 0x48
 8003942:	443b      	add	r3, r7
 8003944:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8003948:	f823 2c32 	strh.w	r2, [r3, #-50]
 800394c:	e006      	b.n	800395c <generateTetromino+0xd0>
    	}
    	else tetromino.grid[i] = 0;
 800394e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003950:	005b      	lsls	r3, r3, #1
 8003952:	3348      	adds	r3, #72	; 0x48
 8003954:	443b      	add	r3, r7
 8003956:	2200      	movs	r2, #0
 8003958:	f823 2c32 	strh.w	r2, [r3, #-50]
    for (int i = 0; i < 16; i++) {
 800395c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800395e:	3301      	adds	r3, #1
 8003960:	643b      	str	r3, [r7, #64]	; 0x40
 8003962:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003964:	2b0f      	cmp	r3, #15
 8003966:	dde0      	ble.n	800392a <generateTetromino+0x9e>
    }

    tetromino.x = p;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	63bb      	str	r3, [r7, #56]	; 0x38
    tetromino.y = 0;
 800396c:	2300      	movs	r3, #0
 800396e:	63fb      	str	r3, [r7, #60]	; 0x3c
    tetromino.rotation = r;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	613b      	str	r3, [r7, #16]
    return tetromino;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	461d      	mov	r5, r3
 8003978:	f107 0410 	add.w	r4, r7, #16
 800397c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800397e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003980:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003982:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003984:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003988:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 800398c:	68f8      	ldr	r0, [r7, #12]
 800398e:	374c      	adds	r7, #76	; 0x4c
 8003990:	46bd      	mov	sp, r7
 8003992:	bcb0      	pop	{r4, r5, r7}
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	20000048 	.word	0x20000048

0800399c <__NVIC_GetPriorityGrouping>:
{
 800399c:	b480      	push	{r7}
 800399e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039a0:	4b04      	ldr	r3, [pc, #16]	; (80039b4 <__NVIC_GetPriorityGrouping+0x18>)
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	0a1b      	lsrs	r3, r3, #8
 80039a6:	f003 0307 	and.w	r3, r3, #7
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr
 80039b4:	e000ed00 	.word	0xe000ed00

080039b8 <__NVIC_EnableIRQ>:
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	4603      	mov	r3, r0
 80039c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	db0b      	blt.n	80039e2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039ca:	79fb      	ldrb	r3, [r7, #7]
 80039cc:	f003 021f 	and.w	r2, r3, #31
 80039d0:	4907      	ldr	r1, [pc, #28]	; (80039f0 <__NVIC_EnableIRQ+0x38>)
 80039d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039d6:	095b      	lsrs	r3, r3, #5
 80039d8:	2001      	movs	r0, #1
 80039da:	fa00 f202 	lsl.w	r2, r0, r2
 80039de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80039e2:	bf00      	nop
 80039e4:	370c      	adds	r7, #12
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	e000e100 	.word	0xe000e100

080039f4 <__NVIC_SetPriority>:
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	4603      	mov	r3, r0
 80039fc:	6039      	str	r1, [r7, #0]
 80039fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	db0a      	blt.n	8003a1e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	b2da      	uxtb	r2, r3
 8003a0c:	490c      	ldr	r1, [pc, #48]	; (8003a40 <__NVIC_SetPriority+0x4c>)
 8003a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a12:	0112      	lsls	r2, r2, #4
 8003a14:	b2d2      	uxtb	r2, r2
 8003a16:	440b      	add	r3, r1
 8003a18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003a1c:	e00a      	b.n	8003a34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	b2da      	uxtb	r2, r3
 8003a22:	4908      	ldr	r1, [pc, #32]	; (8003a44 <__NVIC_SetPriority+0x50>)
 8003a24:	79fb      	ldrb	r3, [r7, #7]
 8003a26:	f003 030f 	and.w	r3, r3, #15
 8003a2a:	3b04      	subs	r3, #4
 8003a2c:	0112      	lsls	r2, r2, #4
 8003a2e:	b2d2      	uxtb	r2, r2
 8003a30:	440b      	add	r3, r1
 8003a32:	761a      	strb	r2, [r3, #24]
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr
 8003a40:	e000e100 	.word	0xe000e100
 8003a44:	e000ed00 	.word	0xe000ed00

08003a48 <NVIC_EncodePriority>:
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b089      	sub	sp, #36	; 0x24
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f003 0307 	and.w	r3, r3, #7
 8003a5a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	f1c3 0307 	rsb	r3, r3, #7
 8003a62:	2b04      	cmp	r3, #4
 8003a64:	bf28      	it	cs
 8003a66:	2304      	movcs	r3, #4
 8003a68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	3304      	adds	r3, #4
 8003a6e:	2b06      	cmp	r3, #6
 8003a70:	d902      	bls.n	8003a78 <NVIC_EncodePriority+0x30>
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	3b03      	subs	r3, #3
 8003a76:	e000      	b.n	8003a7a <NVIC_EncodePriority+0x32>
 8003a78:	2300      	movs	r3, #0
 8003a7a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	fa02 f303 	lsl.w	r3, r2, r3
 8003a86:	43da      	mvns	r2, r3
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	401a      	ands	r2, r3
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a90:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	fa01 f303 	lsl.w	r3, r1, r3
 8003a9a:	43d9      	mvns	r1, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aa0:	4313      	orrs	r3, r2
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3724      	adds	r7, #36	; 0x24
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr

08003aae <LL_TIM_EnableARRPreload>:
{
 8003aae:	b480      	push	{r7}
 8003ab0:	b083      	sub	sp, #12
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	601a      	str	r2, [r3, #0]
}
 8003ac2:	bf00      	nop
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr

08003ace <LL_TIM_SetTriggerOutput>:
{
 8003ace:	b480      	push	{r7}
 8003ad0:	b083      	sub	sp, #12
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
 8003ad6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003ae0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	431a      	orrs	r2, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	605a      	str	r2, [r3, #4]
}
 8003aec:	bf00      	nop
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <LL_TIM_DisableMasterSlaveMode>:
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	609a      	str	r2, [r3, #8]
}
 8003b0c:	bf00      	nop
 8003b0e:	370c      	adds	r7, #12
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b085      	sub	sp, #20
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003b20:	4b08      	ldr	r3, [pc, #32]	; (8003b44 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003b22:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003b24:	4907      	ldr	r1, [pc, #28]	; (8003b44 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003b2c:	4b05      	ldr	r3, [pc, #20]	; (8003b44 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003b2e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	4013      	ands	r3, r2
 8003b34:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003b36:	68fb      	ldr	r3, [r7, #12]
}
 8003b38:	bf00      	nop
 8003b3a:	3714      	adds	r7, #20
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr
 8003b44:	40021000 	.word	0x40021000

08003b48 <MX_TIM5_Init>:
TIM_HandleTypeDef htim15;
TIM_HandleTypeDef htim20;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b08e      	sub	sp, #56	; 0x38
 8003b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b4e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b52:	2200      	movs	r2, #0
 8003b54:	601a      	str	r2, [r3, #0]
 8003b56:	605a      	str	r2, [r3, #4]
 8003b58:	609a      	str	r2, [r3, #8]
 8003b5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b5c:	f107 031c 	add.w	r3, r7, #28
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]
 8003b64:	605a      	str	r2, [r3, #4]
 8003b66:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b68:	463b      	mov	r3, r7
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	601a      	str	r2, [r3, #0]
 8003b6e:	605a      	str	r2, [r3, #4]
 8003b70:	609a      	str	r2, [r3, #8]
 8003b72:	60da      	str	r2, [r3, #12]
 8003b74:	611a      	str	r2, [r3, #16]
 8003b76:	615a      	str	r2, [r3, #20]
 8003b78:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003b7a:	4b3b      	ldr	r3, [pc, #236]	; (8003c68 <MX_TIM5_Init+0x120>)
 8003b7c:	4a3b      	ldr	r2, [pc, #236]	; (8003c6c <MX_TIM5_Init+0x124>)
 8003b7e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 10;
 8003b80:	4b39      	ldr	r3, [pc, #228]	; (8003c68 <MX_TIM5_Init+0x120>)
 8003b82:	220a      	movs	r2, #10
 8003b84:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b86:	4b38      	ldr	r3, [pc, #224]	; (8003c68 <MX_TIM5_Init+0x120>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000;
 8003b8c:	4b36      	ldr	r3, [pc, #216]	; (8003c68 <MX_TIM5_Init+0x120>)
 8003b8e:	f242 7210 	movw	r2, #10000	; 0x2710
 8003b92:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b94:	4b34      	ldr	r3, [pc, #208]	; (8003c68 <MX_TIM5_Init+0x120>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003b9a:	4b33      	ldr	r3, [pc, #204]	; (8003c68 <MX_TIM5_Init+0x120>)
 8003b9c:	2280      	movs	r2, #128	; 0x80
 8003b9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003ba0:	4831      	ldr	r0, [pc, #196]	; (8003c68 <MX_TIM5_Init+0x120>)
 8003ba2:	f006 ff54 	bl	800aa4e <HAL_TIM_Base_Init>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d001      	beq.n	8003bb0 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8003bac:	f7ff fb33 	bl	8003216 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bb4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003bb6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003bba:	4619      	mov	r1, r3
 8003bbc:	482a      	ldr	r0, [pc, #168]	; (8003c68 <MX_TIM5_Init+0x120>)
 8003bbe:	f007 f913 	bl	800ade8 <HAL_TIM_ConfigClockSource>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8003bc8:	f7ff fb25 	bl	8003216 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003bcc:	4826      	ldr	r0, [pc, #152]	; (8003c68 <MX_TIM5_Init+0x120>)
 8003bce:	f006 ff95 	bl	800aafc <HAL_TIM_PWM_Init>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d001      	beq.n	8003bdc <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8003bd8:	f7ff fb1d 	bl	8003216 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003be0:	2300      	movs	r3, #0
 8003be2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003be4:	f107 031c 	add.w	r3, r7, #28
 8003be8:	4619      	mov	r1, r3
 8003bea:	481f      	ldr	r0, [pc, #124]	; (8003c68 <MX_TIM5_Init+0x120>)
 8003bec:	f007 fe80 	bl	800b8f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8003bf6:	f7ff fb0e 	bl	8003216 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003bfa:	2360      	movs	r3, #96	; 0x60
 8003bfc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 200;
 8003bfe:	23c8      	movs	r3, #200	; 0xc8
 8003c00:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c02:	2300      	movs	r3, #0
 8003c04:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c06:	2300      	movs	r3, #0
 8003c08:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003c0a:	463b      	mov	r3, r7
 8003c0c:	2204      	movs	r2, #4
 8003c0e:	4619      	mov	r1, r3
 8003c10:	4815      	ldr	r0, [pc, #84]	; (8003c68 <MX_TIM5_Init+0x120>)
 8003c12:	f006 ffd5 	bl	800abc0 <HAL_TIM_PWM_ConfigChannel>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8003c1c:	f7ff fafb 	bl	8003216 <Error_Handler>
  }
  sConfigOC.Pulse = 400;
 8003c20:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8003c24:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003c26:	463b      	mov	r3, r7
 8003c28:	2208      	movs	r2, #8
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	480e      	ldr	r0, [pc, #56]	; (8003c68 <MX_TIM5_Init+0x120>)
 8003c2e:	f006 ffc7 	bl	800abc0 <HAL_TIM_PWM_ConfigChannel>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <MX_TIM5_Init+0xf4>
  {
    Error_Handler();
 8003c38:	f7ff faed 	bl	8003216 <Error_Handler>
  }
  sConfigOC.Pulse = 600;
 8003c3c:	f44f 7316 	mov.w	r3, #600	; 0x258
 8003c40:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003c42:	463b      	mov	r3, r7
 8003c44:	220c      	movs	r2, #12
 8003c46:	4619      	mov	r1, r3
 8003c48:	4807      	ldr	r0, [pc, #28]	; (8003c68 <MX_TIM5_Init+0x120>)
 8003c4a:	f006 ffb9 	bl	800abc0 <HAL_TIM_PWM_ConfigChannel>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d001      	beq.n	8003c58 <MX_TIM5_Init+0x110>
  {
    Error_Handler();
 8003c54:	f7ff fadf 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8003c58:	4803      	ldr	r0, [pc, #12]	; (8003c68 <MX_TIM5_Init+0x120>)
 8003c5a:	f000 faff 	bl	800425c <HAL_TIM_MspPostInit>

}
 8003c5e:	bf00      	nop
 8003c60:	3738      	adds	r7, #56	; 0x38
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	20001168 	.word	0x20001168
 8003c6c:	40000c00 	.word	0x40000c00

08003c70 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003c76:	1d3b      	adds	r3, r7, #4
 8003c78:	2200      	movs	r2, #0
 8003c7a:	601a      	str	r2, [r3, #0]
 8003c7c:	605a      	str	r2, [r3, #4]
 8003c7e:	609a      	str	r2, [r3, #8]
 8003c80:	60da      	str	r2, [r3, #12]
 8003c82:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8003c84:	2010      	movs	r0, #16
 8003c86:	f7ff ff47 	bl	8003b18 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8003c8a:	f7ff fe87 	bl	800399c <__NVIC_GetPriorityGrouping>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2200      	movs	r2, #0
 8003c92:	210f      	movs	r1, #15
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7ff fed7 	bl	8003a48 <NVIC_EncodePriority>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	2036      	movs	r0, #54	; 0x36
 8003ca0:	f7ff fea8 	bl	80039f4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003ca4:	2036      	movs	r0, #54	; 0x36
 8003ca6:	f7ff fe87 	bl	80039b8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 170;
 8003caa:	23aa      	movs	r3, #170	; 0xaa
 8003cac:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 49999;
 8003cb2:	f24c 334f 	movw	r3, #49999	; 0xc34f
 8003cb6:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8003cb8:	1d3b      	adds	r3, r7, #4
 8003cba:	4619      	mov	r1, r3
 8003cbc:	4808      	ldr	r0, [pc, #32]	; (8003ce0 <MX_TIM6_Init+0x70>)
 8003cbe:	f009 fd7f 	bl	800d7c0 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM6);
 8003cc2:	4807      	ldr	r0, [pc, #28]	; (8003ce0 <MX_TIM6_Init+0x70>)
 8003cc4:	f7ff fef3 	bl	8003aae <LL_TIM_EnableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8003cc8:	2100      	movs	r1, #0
 8003cca:	4805      	ldr	r0, [pc, #20]	; (8003ce0 <MX_TIM6_Init+0x70>)
 8003ccc:	f7ff feff 	bl	8003ace <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8003cd0:	4803      	ldr	r0, [pc, #12]	; (8003ce0 <MX_TIM6_Init+0x70>)
 8003cd2:	f7ff ff11 	bl	8003af8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003cd6:	bf00      	nop
 8003cd8:	3718      	adds	r7, #24
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	40001000 	.word	0x40001000

08003ce4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b09c      	sub	sp, #112	; 0x70
 8003ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003cea:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003cee:	2200      	movs	r2, #0
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	605a      	str	r2, [r3, #4]
 8003cf4:	609a      	str	r2, [r3, #8]
 8003cf6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cf8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	601a      	str	r2, [r3, #0]
 8003d00:	605a      	str	r2, [r3, #4]
 8003d02:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d04:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003d08:	2200      	movs	r2, #0
 8003d0a:	601a      	str	r2, [r3, #0]
 8003d0c:	605a      	str	r2, [r3, #4]
 8003d0e:	609a      	str	r2, [r3, #8]
 8003d10:	60da      	str	r2, [r3, #12]
 8003d12:	611a      	str	r2, [r3, #16]
 8003d14:	615a      	str	r2, [r3, #20]
 8003d16:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003d18:	1d3b      	adds	r3, r7, #4
 8003d1a:	2234      	movs	r2, #52	; 0x34
 8003d1c:	2100      	movs	r1, #0
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f010 fdad 	bl	801487e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003d24:	4b5c      	ldr	r3, [pc, #368]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003d26:	4a5d      	ldr	r2, [pc, #372]	; (8003e9c <MX_TIM8_Init+0x1b8>)
 8003d28:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003d2a:	4b5b      	ldr	r3, [pc, #364]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d30:	4b59      	ldr	r3, [pc, #356]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003d36:	4b58      	ldr	r3, [pc, #352]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003d38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d3c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d3e:	4b56      	ldr	r3, [pc, #344]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003d44:	4b54      	ldr	r3, [pc, #336]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003d46:	2200      	movs	r2, #0
 8003d48:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d4a:	4b53      	ldr	r3, [pc, #332]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003d50:	4851      	ldr	r0, [pc, #324]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003d52:	f006 fe7c 	bl	800aa4e <HAL_TIM_Base_Init>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d001      	beq.n	8003d60 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8003d5c:	f7ff fa5b 	bl	8003216 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d64:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003d66:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	484a      	ldr	r0, [pc, #296]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003d6e:	f007 f83b 	bl	800ade8 <HAL_TIM_ConfigClockSource>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d001      	beq.n	8003d7c <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8003d78:	f7ff fa4d 	bl	8003216 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003d7c:	4846      	ldr	r0, [pc, #280]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003d7e:	f006 febd 	bl	800aafc <HAL_TIM_PWM_Init>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d001      	beq.n	8003d8c <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8003d88:	f7ff fa45 	bl	8003216 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003d90:	2300      	movs	r3, #0
 8003d92:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d94:	2300      	movs	r3, #0
 8003d96:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003d98:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003d9c:	4619      	mov	r1, r3
 8003d9e:	483e      	ldr	r0, [pc, #248]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003da0:	f007 fda6 	bl	800b8f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d001      	beq.n	8003dae <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8003daa:	f7ff fa34 	bl	8003216 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003dae:	2360      	movs	r3, #96	; 0x60
 8003db0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 1000;
 8003db2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003db6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003db8:	2300      	movs	r3, #0
 8003dba:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003dcc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	4830      	ldr	r0, [pc, #192]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003dd6:	f006 fef3 	bl	800abc0 <HAL_TIM_PWM_ConfigChannel>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d001      	beq.n	8003de4 <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 8003de0:	f7ff fa19 	bl	8003216 <Error_Handler>
  }
  sConfigOC.Pulse = 2000;
 8003de4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003de8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003dea:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003dee:	2204      	movs	r2, #4
 8003df0:	4619      	mov	r1, r3
 8003df2:	4829      	ldr	r0, [pc, #164]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003df4:	f006 fee4 	bl	800abc0 <HAL_TIM_PWM_ConfigChannel>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <MX_TIM8_Init+0x11e>
  {
    Error_Handler();
 8003dfe:	f7ff fa0a 	bl	8003216 <Error_Handler>
  }
  sConfigOC.Pulse = 4000;
 8003e02:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8003e06:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003e08:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e0c:	2208      	movs	r2, #8
 8003e0e:	4619      	mov	r1, r3
 8003e10:	4821      	ldr	r0, [pc, #132]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003e12:	f006 fed5 	bl	800abc0 <HAL_TIM_PWM_ConfigChannel>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d001      	beq.n	8003e20 <MX_TIM8_Init+0x13c>
  {
    Error_Handler();
 8003e1c:	f7ff f9fb 	bl	8003216 <Error_Handler>
  }
  sConfigOC.Pulse = 8000;
 8003e20:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8003e24:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003e26:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e2a:	220c      	movs	r2, #12
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	481a      	ldr	r0, [pc, #104]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003e30:	f006 fec6 	bl	800abc0 <HAL_TIM_PWM_ConfigChannel>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <MX_TIM8_Init+0x15a>
  {
    Error_Handler();
 8003e3a:	f7ff f9ec 	bl	8003216 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003e42:	2300      	movs	r3, #0
 8003e44:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003e46:	2300      	movs	r3, #0
 8003e48:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003e52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e56:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003e60:	2300      	movs	r3, #0
 8003e62:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003e64:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e68:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003e72:	2300      	movs	r3, #0
 8003e74:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003e76:	1d3b      	adds	r3, r7, #4
 8003e78:	4619      	mov	r1, r3
 8003e7a:	4807      	ldr	r0, [pc, #28]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003e7c:	f007 fdce 	bl	800ba1c <HAL_TIMEx_ConfigBreakDeadTime>
 8003e80:	4603      	mov	r3, r0
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d001      	beq.n	8003e8a <MX_TIM8_Init+0x1a6>
  {
    Error_Handler();
 8003e86:	f7ff f9c6 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003e8a:	4803      	ldr	r0, [pc, #12]	; (8003e98 <MX_TIM8_Init+0x1b4>)
 8003e8c:	f000 f9e6 	bl	800425c <HAL_TIM_MspPostInit>

}
 8003e90:	bf00      	nop
 8003e92:	3770      	adds	r7, #112	; 0x70
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	200011b4 	.word	0x200011b4
 8003e9c:	40013400 	.word	0x40013400

08003ea0 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b09c      	sub	sp, #112	; 0x70
 8003ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ea6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003eaa:	2200      	movs	r2, #0
 8003eac:	601a      	str	r2, [r3, #0]
 8003eae:	605a      	str	r2, [r3, #4]
 8003eb0:	609a      	str	r2, [r3, #8]
 8003eb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003eb4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003eb8:	2200      	movs	r2, #0
 8003eba:	601a      	str	r2, [r3, #0]
 8003ebc:	605a      	str	r2, [r3, #4]
 8003ebe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ec0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	601a      	str	r2, [r3, #0]
 8003ec8:	605a      	str	r2, [r3, #4]
 8003eca:	609a      	str	r2, [r3, #8]
 8003ecc:	60da      	str	r2, [r3, #12]
 8003ece:	611a      	str	r2, [r3, #16]
 8003ed0:	615a      	str	r2, [r3, #20]
 8003ed2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003ed4:	1d3b      	adds	r3, r7, #4
 8003ed6:	2234      	movs	r2, #52	; 0x34
 8003ed8:	2100      	movs	r1, #0
 8003eda:	4618      	mov	r0, r3
 8003edc:	f010 fccf 	bl	801487e <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8003ee0:	4b3f      	ldr	r3, [pc, #252]	; (8003fe0 <MX_TIM15_Init+0x140>)
 8003ee2:	4a40      	ldr	r2, [pc, #256]	; (8003fe4 <MX_TIM15_Init+0x144>)
 8003ee4:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8003ee6:	4b3e      	ldr	r3, [pc, #248]	; (8003fe0 <MX_TIM15_Init+0x140>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003eec:	4b3c      	ldr	r3, [pc, #240]	; (8003fe0 <MX_TIM15_Init+0x140>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 32768;
 8003ef2:	4b3b      	ldr	r3, [pc, #236]	; (8003fe0 <MX_TIM15_Init+0x140>)
 8003ef4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003ef8:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003efa:	4b39      	ldr	r3, [pc, #228]	; (8003fe0 <MX_TIM15_Init+0x140>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8003f00:	4b37      	ldr	r3, [pc, #220]	; (8003fe0 <MX_TIM15_Init+0x140>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f06:	4b36      	ldr	r3, [pc, #216]	; (8003fe0 <MX_TIM15_Init+0x140>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8003f0c:	4834      	ldr	r0, [pc, #208]	; (8003fe0 <MX_TIM15_Init+0x140>)
 8003f0e:	f006 fd9e 	bl	800aa4e <HAL_TIM_Base_Init>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d001      	beq.n	8003f1c <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8003f18:	f7ff f97d 	bl	8003216 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f20:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8003f22:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003f26:	4619      	mov	r1, r3
 8003f28:	482d      	ldr	r0, [pc, #180]	; (8003fe0 <MX_TIM15_Init+0x140>)
 8003f2a:	f006 ff5d 	bl	800ade8 <HAL_TIM_ConfigClockSource>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d001      	beq.n	8003f38 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 8003f34:	f7ff f96f 	bl	8003216 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8003f38:	4829      	ldr	r0, [pc, #164]	; (8003fe0 <MX_TIM15_Init+0x140>)
 8003f3a:	f006 fddf 	bl	800aafc <HAL_TIM_PWM_Init>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d001      	beq.n	8003f48 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 8003f44:	f7ff f967 	bl	8003216 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8003f50:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003f54:	4619      	mov	r1, r3
 8003f56:	4822      	ldr	r0, [pc, #136]	; (8003fe0 <MX_TIM15_Init+0x140>)
 8003f58:	f007 fcca 	bl	800b8f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 8003f62:	f7ff f958 	bl	8003216 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003f66:	2360      	movs	r3, #96	; 0x60
 8003f68:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 16000;
 8003f6a:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 8003f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f70:	2300      	movs	r3, #0
 8003f72:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003f74:	2300      	movs	r3, #0
 8003f76:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003f80:	2300      	movs	r3, #0
 8003f82:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003f84:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003f88:	2204      	movs	r2, #4
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	4814      	ldr	r0, [pc, #80]	; (8003fe0 <MX_TIM15_Init+0x140>)
 8003f8e:	f006 fe17 	bl	800abc0 <HAL_TIM_PWM_ConfigChannel>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d001      	beq.n	8003f9c <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8003f98:	f7ff f93d 	bl	8003216 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003fac:	2300      	movs	r3, #0
 8003fae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003fb0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003fb4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8003fbe:	1d3b      	adds	r3, r7, #4
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	4807      	ldr	r0, [pc, #28]	; (8003fe0 <MX_TIM15_Init+0x140>)
 8003fc4:	f007 fd2a 	bl	800ba1c <HAL_TIMEx_ConfigBreakDeadTime>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d001      	beq.n	8003fd2 <MX_TIM15_Init+0x132>
  {
    Error_Handler();
 8003fce:	f7ff f922 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8003fd2:	4803      	ldr	r0, [pc, #12]	; (8003fe0 <MX_TIM15_Init+0x140>)
 8003fd4:	f000 f942 	bl	800425c <HAL_TIM_MspPostInit>

}
 8003fd8:	bf00      	nop
 8003fda:	3770      	adds	r7, #112	; 0x70
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	20001200 	.word	0x20001200
 8003fe4:	40014000 	.word	0x40014000

08003fe8 <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b09c      	sub	sp, #112	; 0x70
 8003fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003fee:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	601a      	str	r2, [r3, #0]
 8003ff6:	605a      	str	r2, [r3, #4]
 8003ff8:	609a      	str	r2, [r3, #8]
 8003ffa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ffc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]
 8004004:	605a      	str	r2, [r3, #4]
 8004006:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004008:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800400c:	2200      	movs	r2, #0
 800400e:	601a      	str	r2, [r3, #0]
 8004010:	605a      	str	r2, [r3, #4]
 8004012:	609a      	str	r2, [r3, #8]
 8004014:	60da      	str	r2, [r3, #12]
 8004016:	611a      	str	r2, [r3, #16]
 8004018:	615a      	str	r2, [r3, #20]
 800401a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800401c:	1d3b      	adds	r3, r7, #4
 800401e:	2234      	movs	r2, #52	; 0x34
 8004020:	2100      	movs	r1, #0
 8004022:	4618      	mov	r0, r3
 8004024:	f010 fc2b 	bl	801487e <memset>

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 8004028:	4b5c      	ldr	r3, [pc, #368]	; (800419c <MX_TIM20_Init+0x1b4>)
 800402a:	4a5d      	ldr	r2, [pc, #372]	; (80041a0 <MX_TIM20_Init+0x1b8>)
 800402c:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 0;
 800402e:	4b5b      	ldr	r3, [pc, #364]	; (800419c <MX_TIM20_Init+0x1b4>)
 8004030:	2200      	movs	r2, #0
 8004032:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004034:	4b59      	ldr	r3, [pc, #356]	; (800419c <MX_TIM20_Init+0x1b4>)
 8004036:	2200      	movs	r2, #0
 8004038:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 16000;
 800403a:	4b58      	ldr	r3, [pc, #352]	; (800419c <MX_TIM20_Init+0x1b4>)
 800403c:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8004040:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004042:	4b56      	ldr	r3, [pc, #344]	; (800419c <MX_TIM20_Init+0x1b4>)
 8004044:	2200      	movs	r2, #0
 8004046:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 8004048:	4b54      	ldr	r3, [pc, #336]	; (800419c <MX_TIM20_Init+0x1b4>)
 800404a:	2200      	movs	r2, #0
 800404c:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800404e:	4b53      	ldr	r3, [pc, #332]	; (800419c <MX_TIM20_Init+0x1b4>)
 8004050:	2200      	movs	r2, #0
 8004052:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8004054:	4851      	ldr	r0, [pc, #324]	; (800419c <MX_TIM20_Init+0x1b4>)
 8004056:	f006 fcfa 	bl	800aa4e <HAL_TIM_Base_Init>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d001      	beq.n	8004064 <MX_TIM20_Init+0x7c>
  {
    Error_Handler();
 8004060:	f7ff f8d9 	bl	8003216 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004064:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004068:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim20, &sClockSourceConfig) != HAL_OK)
 800406a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800406e:	4619      	mov	r1, r3
 8004070:	484a      	ldr	r0, [pc, #296]	; (800419c <MX_TIM20_Init+0x1b4>)
 8004072:	f006 feb9 	bl	800ade8 <HAL_TIM_ConfigClockSource>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	d001      	beq.n	8004080 <MX_TIM20_Init+0x98>
  {
    Error_Handler();
 800407c:	f7ff f8cb 	bl	8003216 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim20) != HAL_OK)
 8004080:	4846      	ldr	r0, [pc, #280]	; (800419c <MX_TIM20_Init+0x1b4>)
 8004082:	f006 fd3b 	bl	800aafc <HAL_TIM_PWM_Init>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d001      	beq.n	8004090 <MX_TIM20_Init+0xa8>
  {
    Error_Handler();
 800408c:	f7ff f8c3 	bl	8003216 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004090:	2300      	movs	r3, #0
 8004092:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004094:	2300      	movs	r3, #0
 8004096:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004098:	2300      	movs	r3, #0
 800409a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 800409c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80040a0:	4619      	mov	r1, r3
 80040a2:	483e      	ldr	r0, [pc, #248]	; (800419c <MX_TIM20_Init+0x1b4>)
 80040a4:	f007 fc24 	bl	800b8f0 <HAL_TIMEx_MasterConfigSynchronization>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d001      	beq.n	80040b2 <MX_TIM20_Init+0xca>
  {
    Error_Handler();
 80040ae:	f7ff f8b2 	bl	8003216 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040b2:	2360      	movs	r3, #96	; 0x60
 80040b4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 8000;
 80040b6:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80040ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80040bc:	2300      	movs	r3, #0
 80040be:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80040c0:	2300      	movs	r3, #0
 80040c2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80040c4:	2300      	movs	r3, #0
 80040c6:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80040c8:	2300      	movs	r3, #0
 80040ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80040cc:	2300      	movs	r3, #0
 80040ce:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80040d0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80040d4:	2200      	movs	r2, #0
 80040d6:	4619      	mov	r1, r3
 80040d8:	4830      	ldr	r0, [pc, #192]	; (800419c <MX_TIM20_Init+0x1b4>)
 80040da:	f006 fd71 	bl	800abc0 <HAL_TIM_PWM_ConfigChannel>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d001      	beq.n	80040e8 <MX_TIM20_Init+0x100>
  {
    Error_Handler();
 80040e4:	f7ff f897 	bl	8003216 <Error_Handler>
  }
  sConfigOC.Pulse = 10000;
 80040e8:	f242 7310 	movw	r3, #10000	; 0x2710
 80040ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80040ee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80040f2:	2204      	movs	r2, #4
 80040f4:	4619      	mov	r1, r3
 80040f6:	4829      	ldr	r0, [pc, #164]	; (800419c <MX_TIM20_Init+0x1b4>)
 80040f8:	f006 fd62 	bl	800abc0 <HAL_TIM_PWM_ConfigChannel>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <MX_TIM20_Init+0x11e>
  {
    Error_Handler();
 8004102:	f7ff f888 	bl	8003216 <Error_Handler>
  }
  sConfigOC.Pulse = 12000;
 8004106:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800410a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800410c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004110:	2208      	movs	r2, #8
 8004112:	4619      	mov	r1, r3
 8004114:	4821      	ldr	r0, [pc, #132]	; (800419c <MX_TIM20_Init+0x1b4>)
 8004116:	f006 fd53 	bl	800abc0 <HAL_TIM_PWM_ConfigChannel>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <MX_TIM20_Init+0x13c>
  {
    Error_Handler();
 8004120:	f7ff f879 	bl	8003216 <Error_Handler>
  }
  sConfigOC.Pulse = 15000;
 8004124:	f643 2398 	movw	r3, #15000	; 0x3a98
 8004128:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800412a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800412e:	220c      	movs	r2, #12
 8004130:	4619      	mov	r1, r3
 8004132:	481a      	ldr	r0, [pc, #104]	; (800419c <MX_TIM20_Init+0x1b4>)
 8004134:	f006 fd44 	bl	800abc0 <HAL_TIM_PWM_ConfigChannel>
 8004138:	4603      	mov	r3, r0
 800413a:	2b00      	cmp	r3, #0
 800413c:	d001      	beq.n	8004142 <MX_TIM20_Init+0x15a>
  {
    Error_Handler();
 800413e:	f7ff f86a 	bl	8003216 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004142:	2300      	movs	r3, #0
 8004144:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004146:	2300      	movs	r3, #0
 8004148:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800414a:	2300      	movs	r3, #0
 800414c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800414e:	2300      	movs	r3, #0
 8004150:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004152:	2300      	movs	r3, #0
 8004154:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004156:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800415a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800415c:	2300      	movs	r3, #0
 800415e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8004160:	2300      	movs	r3, #0
 8004162:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004164:	2300      	movs	r3, #0
 8004166:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004168:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800416c:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800416e:	2300      	movs	r3, #0
 8004170:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8004172:	2300      	movs	r3, #0
 8004174:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004176:	2300      	movs	r3, #0
 8004178:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim20, &sBreakDeadTimeConfig) != HAL_OK)
 800417a:	1d3b      	adds	r3, r7, #4
 800417c:	4619      	mov	r1, r3
 800417e:	4807      	ldr	r0, [pc, #28]	; (800419c <MX_TIM20_Init+0x1b4>)
 8004180:	f007 fc4c 	bl	800ba1c <HAL_TIMEx_ConfigBreakDeadTime>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d001      	beq.n	800418e <MX_TIM20_Init+0x1a6>
  {
    Error_Handler();
 800418a:	f7ff f844 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */
  HAL_TIM_MspPostInit(&htim20);
 800418e:	4803      	ldr	r0, [pc, #12]	; (800419c <MX_TIM20_Init+0x1b4>)
 8004190:	f000 f864 	bl	800425c <HAL_TIM_MspPostInit>

}
 8004194:	bf00      	nop
 8004196:	3770      	adds	r7, #112	; 0x70
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	2000124c 	.word	0x2000124c
 80041a0:	40015000 	.word	0x40015000

080041a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b087      	sub	sp, #28
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a25      	ldr	r2, [pc, #148]	; (8004248 <HAL_TIM_Base_MspInit+0xa4>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d10c      	bne.n	80041d0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80041b6:	4b25      	ldr	r3, [pc, #148]	; (800424c <HAL_TIM_Base_MspInit+0xa8>)
 80041b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ba:	4a24      	ldr	r2, [pc, #144]	; (800424c <HAL_TIM_Base_MspInit+0xa8>)
 80041bc:	f043 0308 	orr.w	r3, r3, #8
 80041c0:	6593      	str	r3, [r2, #88]	; 0x58
 80041c2:	4b22      	ldr	r3, [pc, #136]	; (800424c <HAL_TIM_Base_MspInit+0xa8>)
 80041c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041c6:	f003 0308 	and.w	r3, r3, #8
 80041ca:	617b      	str	r3, [r7, #20]
 80041cc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM20_CLK_ENABLE();
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 80041ce:	e034      	b.n	800423a <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM8)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a1e      	ldr	r2, [pc, #120]	; (8004250 <HAL_TIM_Base_MspInit+0xac>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d10c      	bne.n	80041f4 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80041da:	4b1c      	ldr	r3, [pc, #112]	; (800424c <HAL_TIM_Base_MspInit+0xa8>)
 80041dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041de:	4a1b      	ldr	r2, [pc, #108]	; (800424c <HAL_TIM_Base_MspInit+0xa8>)
 80041e0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80041e4:	6613      	str	r3, [r2, #96]	; 0x60
 80041e6:	4b19      	ldr	r3, [pc, #100]	; (800424c <HAL_TIM_Base_MspInit+0xa8>)
 80041e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041ee:	613b      	str	r3, [r7, #16]
 80041f0:	693b      	ldr	r3, [r7, #16]
}
 80041f2:	e022      	b.n	800423a <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM15)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a16      	ldr	r2, [pc, #88]	; (8004254 <HAL_TIM_Base_MspInit+0xb0>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d10c      	bne.n	8004218 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80041fe:	4b13      	ldr	r3, [pc, #76]	; (800424c <HAL_TIM_Base_MspInit+0xa8>)
 8004200:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004202:	4a12      	ldr	r2, [pc, #72]	; (800424c <HAL_TIM_Base_MspInit+0xa8>)
 8004204:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004208:	6613      	str	r3, [r2, #96]	; 0x60
 800420a:	4b10      	ldr	r3, [pc, #64]	; (800424c <HAL_TIM_Base_MspInit+0xa8>)
 800420c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800420e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004212:	60fb      	str	r3, [r7, #12]
 8004214:	68fb      	ldr	r3, [r7, #12]
}
 8004216:	e010      	b.n	800423a <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM20)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a0e      	ldr	r2, [pc, #56]	; (8004258 <HAL_TIM_Base_MspInit+0xb4>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d10b      	bne.n	800423a <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM20_CLK_ENABLE();
 8004222:	4b0a      	ldr	r3, [pc, #40]	; (800424c <HAL_TIM_Base_MspInit+0xa8>)
 8004224:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004226:	4a09      	ldr	r2, [pc, #36]	; (800424c <HAL_TIM_Base_MspInit+0xa8>)
 8004228:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800422c:	6613      	str	r3, [r2, #96]	; 0x60
 800422e:	4b07      	ldr	r3, [pc, #28]	; (800424c <HAL_TIM_Base_MspInit+0xa8>)
 8004230:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004232:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004236:	60bb      	str	r3, [r7, #8]
 8004238:	68bb      	ldr	r3, [r7, #8]
}
 800423a:	bf00      	nop
 800423c:	371c      	adds	r7, #28
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	40000c00 	.word	0x40000c00
 800424c:	40021000 	.word	0x40021000
 8004250:	40013400 	.word	0x40013400
 8004254:	40014000 	.word	0x40014000
 8004258:	40015000 	.word	0x40015000

0800425c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b08c      	sub	sp, #48	; 0x30
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004264:	f107 031c 	add.w	r3, r7, #28
 8004268:	2200      	movs	r2, #0
 800426a:	601a      	str	r2, [r3, #0]
 800426c:	605a      	str	r2, [r3, #4]
 800426e:	609a      	str	r2, [r3, #8]
 8004270:	60da      	str	r2, [r3, #12]
 8004272:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM5)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a46      	ldr	r2, [pc, #280]	; (8004394 <HAL_TIM_MspPostInit+0x138>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d11d      	bne.n	80042ba <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800427e:	4b46      	ldr	r3, [pc, #280]	; (8004398 <HAL_TIM_MspPostInit+0x13c>)
 8004280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004282:	4a45      	ldr	r2, [pc, #276]	; (8004398 <HAL_TIM_MspPostInit+0x13c>)
 8004284:	f043 0320 	orr.w	r3, r3, #32
 8004288:	64d3      	str	r3, [r2, #76]	; 0x4c
 800428a:	4b43      	ldr	r3, [pc, #268]	; (8004398 <HAL_TIM_MspPostInit+0x13c>)
 800428c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800428e:	f003 0320 	and.w	r3, r3, #32
 8004292:	61bb      	str	r3, [r7, #24]
 8004294:	69bb      	ldr	r3, [r7, #24]
    /**TIM5 GPIO Configuration
    PF7     ------> TIM5_CH2
    PF8     ------> TIM5_CH3
    PF9     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8004296:	f44f 7360 	mov.w	r3, #896	; 0x380
 800429a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800429c:	2302      	movs	r3, #2
 800429e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a0:	2300      	movs	r3, #0
 80042a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042a4:	2300      	movs	r3, #0
 80042a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM5;
 80042a8:	2306      	movs	r3, #6
 80042aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80042ac:	f107 031c 	add.w	r3, r7, #28
 80042b0:	4619      	mov	r1, r3
 80042b2:	483a      	ldr	r0, [pc, #232]	; (800439c <HAL_TIM_MspPostInit+0x140>)
 80042b4:	f003 fa04 	bl	80076c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM20_MspPostInit 1 */

  /* USER CODE END TIM20_MspPostInit 1 */
  }

}
 80042b8:	e067      	b.n	800438a <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM8)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a38      	ldr	r2, [pc, #224]	; (80043a0 <HAL_TIM_MspPostInit+0x144>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d11d      	bne.n	8004300 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042c4:	4b34      	ldr	r3, [pc, #208]	; (8004398 <HAL_TIM_MspPostInit+0x13c>)
 80042c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042c8:	4a33      	ldr	r2, [pc, #204]	; (8004398 <HAL_TIM_MspPostInit+0x13c>)
 80042ca:	f043 0304 	orr.w	r3, r3, #4
 80042ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80042d0:	4b31      	ldr	r3, [pc, #196]	; (8004398 <HAL_TIM_MspPostInit+0x13c>)
 80042d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042d4:	f003 0304 	and.w	r3, r3, #4
 80042d8:	617b      	str	r3, [r7, #20]
 80042da:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80042dc:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80042e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042e2:	2302      	movs	r3, #2
 80042e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042e6:	2300      	movs	r3, #0
 80042e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042ea:	2300      	movs	r3, #0
 80042ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80042ee:	2304      	movs	r3, #4
 80042f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042f2:	f107 031c 	add.w	r3, r7, #28
 80042f6:	4619      	mov	r1, r3
 80042f8:	482a      	ldr	r0, [pc, #168]	; (80043a4 <HAL_TIM_MspPostInit+0x148>)
 80042fa:	f003 f9e1 	bl	80076c0 <HAL_GPIO_Init>
}
 80042fe:	e044      	b.n	800438a <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM15)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a28      	ldr	r2, [pc, #160]	; (80043a8 <HAL_TIM_MspPostInit+0x14c>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d11d      	bne.n	8004346 <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800430a:	4b23      	ldr	r3, [pc, #140]	; (8004398 <HAL_TIM_MspPostInit+0x13c>)
 800430c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800430e:	4a22      	ldr	r2, [pc, #136]	; (8004398 <HAL_TIM_MspPostInit+0x13c>)
 8004310:	f043 0320 	orr.w	r3, r3, #32
 8004314:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004316:	4b20      	ldr	r3, [pc, #128]	; (8004398 <HAL_TIM_MspPostInit+0x13c>)
 8004318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800431a:	f003 0320 	and.w	r3, r3, #32
 800431e:	613b      	str	r3, [r7, #16]
 8004320:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004322:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004328:	2302      	movs	r3, #2
 800432a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800432c:	2300      	movs	r3, #0
 800432e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004330:	2300      	movs	r3, #0
 8004332:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM15;
 8004334:	2303      	movs	r3, #3
 8004336:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004338:	f107 031c 	add.w	r3, r7, #28
 800433c:	4619      	mov	r1, r3
 800433e:	4817      	ldr	r0, [pc, #92]	; (800439c <HAL_TIM_MspPostInit+0x140>)
 8004340:	f003 f9be 	bl	80076c0 <HAL_GPIO_Init>
}
 8004344:	e021      	b.n	800438a <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM20)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a18      	ldr	r2, [pc, #96]	; (80043ac <HAL_TIM_MspPostInit+0x150>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d11c      	bne.n	800438a <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004350:	4b11      	ldr	r3, [pc, #68]	; (8004398 <HAL_TIM_MspPostInit+0x13c>)
 8004352:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004354:	4a10      	ldr	r2, [pc, #64]	; (8004398 <HAL_TIM_MspPostInit+0x13c>)
 8004356:	f043 0320 	orr.w	r3, r3, #32
 800435a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800435c:	4b0e      	ldr	r3, [pc, #56]	; (8004398 <HAL_TIM_MspPostInit+0x13c>)
 800435e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004360:	f003 0320 	and.w	r3, r3, #32
 8004364:	60fb      	str	r3, [r7, #12]
 8004366:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004368:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800436c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800436e:	2302      	movs	r3, #2
 8004370:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004372:	2300      	movs	r3, #0
 8004374:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004376:	2300      	movs	r3, #0
 8004378:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM20;
 800437a:	2302      	movs	r3, #2
 800437c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800437e:	f107 031c 	add.w	r3, r7, #28
 8004382:	4619      	mov	r1, r3
 8004384:	4805      	ldr	r0, [pc, #20]	; (800439c <HAL_TIM_MspPostInit+0x140>)
 8004386:	f003 f99b 	bl	80076c0 <HAL_GPIO_Init>
}
 800438a:	bf00      	nop
 800438c:	3730      	adds	r7, #48	; 0x30
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	40000c00 	.word	0x40000c00
 8004398:	40021000 	.word	0x40021000
 800439c:	48001400 	.word	0x48001400
 80043a0:	40013400 	.word	0x40013400
 80043a4:	48000800 	.word	0x48000800
 80043a8:	40014000 	.word	0x40014000
 80043ac:	40015000 	.word	0x40015000

080043b0 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f043 0201 	orr.w	r2, r3, #1
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	601a      	str	r2, [r3, #0]
}
 80043c4:	bf00      	nop
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr

080043d0 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	601a      	str	r2, [r3, #0]
}
 80043e4:	bf00      	nop
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b089      	sub	sp, #36	; 0x24
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	3308      	adds	r3, #8
 80043fe:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	e853 3f00 	ldrex	r3, [r3]
 8004406:	60bb      	str	r3, [r7, #8]
   return(result);
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	075b      	lsls	r3, r3, #29
 8004412:	4313      	orrs	r3, r2
 8004414:	61fb      	str	r3, [r7, #28]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	3308      	adds	r3, #8
 800441a:	69fa      	ldr	r2, [r7, #28]
 800441c:	61ba      	str	r2, [r7, #24]
 800441e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004420:	6979      	ldr	r1, [r7, #20]
 8004422:	69ba      	ldr	r2, [r7, #24]
 8004424:	e841 2300 	strex	r3, r2, [r1]
 8004428:	613b      	str	r3, [r7, #16]
   return(result);
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d1e4      	bne.n	80043fa <LL_USART_SetTXFIFOThreshold+0xa>
}
 8004430:	bf00      	nop
 8004432:	bf00      	nop
 8004434:	3724      	adds	r7, #36	; 0x24
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr

0800443e <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 800443e:	b480      	push	{r7}
 8004440:	b089      	sub	sp, #36	; 0x24
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
 8004446:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	3308      	adds	r3, #8
 800444c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	e853 3f00 	ldrex	r3, [r3]
 8004454:	60bb      	str	r3, [r7, #8]
   return(result);
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	065b      	lsls	r3, r3, #25
 8004460:	4313      	orrs	r3, r2
 8004462:	61fb      	str	r3, [r7, #28]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	3308      	adds	r3, #8
 8004468:	69fa      	ldr	r2, [r7, #28]
 800446a:	61ba      	str	r2, [r7, #24]
 800446c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800446e:	6979      	ldr	r1, [r7, #20]
 8004470:	69ba      	ldr	r2, [r7, #24]
 8004472:	e841 2300 	strex	r3, r2, [r1]
 8004476:	613b      	str	r3, [r7, #16]
   return(result);
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1e4      	bne.n	8004448 <LL_USART_SetRXFIFOThreshold+0xa>
}
 800447e:	bf00      	nop
 8004480:	bf00      	nop
 8004482:	3724      	adds	r7, #36	; 0x24
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	609a      	str	r2, [r3, #8]
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	69db      	ldr	r3, [r3, #28]
 80044c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80044cc:	d101      	bne.n	80044d2 <LL_USART_IsActiveFlag_TEACK+0x1a>
 80044ce:	2301      	movs	r3, #1
 80044d0:	e000      	b.n	80044d4 <LL_USART_IsActiveFlag_TEACK+0x1c>
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	69db      	ldr	r3, [r3, #28]
 80044ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044f4:	d101      	bne.n	80044fa <LL_USART_IsActiveFlag_REACK+0x1a>
 80044f6:	2301      	movs	r3, #1
 80044f8:	e000      	b.n	80044fc <LL_USART_IsActiveFlag_REACK+0x1c>
 80044fa:	2300      	movs	r3, #0
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	370c      	adds	r7, #12
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr

08004508 <LL_AHB2_GRP1_EnableClock>:
{
 8004508:	b480      	push	{r7}
 800450a:	b085      	sub	sp, #20
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004510:	4b08      	ldr	r3, [pc, #32]	; (8004534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004512:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004514:	4907      	ldr	r1, [pc, #28]	; (8004534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4313      	orrs	r3, r2
 800451a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800451c:	4b05      	ldr	r3, [pc, #20]	; (8004534 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800451e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4013      	ands	r3, r2
 8004524:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004526:	68fb      	ldr	r3, [r7, #12]
}
 8004528:	bf00      	nop
 800452a:	3714      	adds	r7, #20
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr
 8004534:	40021000 	.word	0x40021000

08004538 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8004540:	4b08      	ldr	r3, [pc, #32]	; (8004564 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004542:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004544:	4907      	ldr	r1, [pc, #28]	; (8004564 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4313      	orrs	r3, r2
 800454a:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800454c:	4b05      	ldr	r3, [pc, #20]	; (8004564 <LL_APB2_GRP1_EnableClock+0x2c>)
 800454e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	4013      	ands	r3, r2
 8004554:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004556:	68fb      	ldr	r3, [r7, #12]
}
 8004558:	bf00      	nop
 800455a:	3714      	adds	r7, #20
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr
 8004564:	40021000 	.word	0x40021000

08004568 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8004568:	b480      	push	{r7}
 800456a:	b087      	sub	sp, #28
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004578:	4a0e      	ldr	r2, [pc, #56]	; (80045b4 <LL_DMA_SetDataTransferDirection+0x4c>)
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	4413      	add	r3, r2
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	461a      	mov	r2, r3
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	4413      	add	r3, r2
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800458c:	f023 0310 	bic.w	r3, r3, #16
 8004590:	4908      	ldr	r1, [pc, #32]	; (80045b4 <LL_DMA_SetDataTransferDirection+0x4c>)
 8004592:	68ba      	ldr	r2, [r7, #8]
 8004594:	440a      	add	r2, r1
 8004596:	7812      	ldrb	r2, [r2, #0]
 8004598:	4611      	mov	r1, r2
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	440a      	add	r2, r1
 800459e:	4611      	mov	r1, r2
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 80045a6:	bf00      	nop
 80045a8:	371c      	adds	r7, #28
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr
 80045b2:	bf00      	nop
 80045b4:	080181dc 	.word	0x080181dc

080045b8 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b087      	sub	sp, #28
 80045bc:	af00      	add	r7, sp, #0
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 80045c8:	4a0d      	ldr	r2, [pc, #52]	; (8004600 <LL_DMA_SetMode+0x48>)
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	4413      	add	r3, r2
 80045ce:	781b      	ldrb	r3, [r3, #0]
 80045d0:	461a      	mov	r2, r3
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	4413      	add	r3, r2
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f023 0220 	bic.w	r2, r3, #32
 80045dc:	4908      	ldr	r1, [pc, #32]	; (8004600 <LL_DMA_SetMode+0x48>)
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	440b      	add	r3, r1
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	4619      	mov	r1, r3
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	440b      	add	r3, r1
 80045ea:	4619      	mov	r1, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	600b      	str	r3, [r1, #0]
             Mode);
}
 80045f2:	bf00      	nop
 80045f4:	371c      	adds	r7, #28
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	080181dc 	.word	0x080181dc

08004604 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8004604:	b480      	push	{r7}
 8004606:	b087      	sub	sp, #28
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8004614:	4a0d      	ldr	r2, [pc, #52]	; (800464c <LL_DMA_SetPeriphIncMode+0x48>)
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	4413      	add	r3, r2
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	461a      	mov	r2, r3
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	4413      	add	r3, r2
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004628:	4908      	ldr	r1, [pc, #32]	; (800464c <LL_DMA_SetPeriphIncMode+0x48>)
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	440b      	add	r3, r1
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	4619      	mov	r1, r3
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	440b      	add	r3, r1
 8004636:	4619      	mov	r1, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4313      	orrs	r3, r2
 800463c:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 800463e:	bf00      	nop
 8004640:	371c      	adds	r7, #28
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr
 800464a:	bf00      	nop
 800464c:	080181dc 	.word	0x080181dc

08004650 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8004650:	b480      	push	{r7}
 8004652:	b087      	sub	sp, #28
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8004660:	4a0d      	ldr	r2, [pc, #52]	; (8004698 <LL_DMA_SetMemoryIncMode+0x48>)
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	4413      	add	r3, r2
 8004666:	781b      	ldrb	r3, [r3, #0]
 8004668:	461a      	mov	r2, r3
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	4413      	add	r3, r2
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004674:	4908      	ldr	r1, [pc, #32]	; (8004698 <LL_DMA_SetMemoryIncMode+0x48>)
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	440b      	add	r3, r1
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	4619      	mov	r1, r3
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	440b      	add	r3, r1
 8004682:	4619      	mov	r1, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	4313      	orrs	r3, r2
 8004688:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 800468a:	bf00      	nop
 800468c:	371c      	adds	r7, #28
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop
 8004698:	080181dc 	.word	0x080181dc

0800469c <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 800469c:	b480      	push	{r7}
 800469e:	b087      	sub	sp, #28
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	60b9      	str	r1, [r7, #8]
 80046a6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 80046ac:	4a0d      	ldr	r2, [pc, #52]	; (80046e4 <LL_DMA_SetPeriphSize+0x48>)
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	4413      	add	r3, r2
 80046b2:	781b      	ldrb	r3, [r3, #0]
 80046b4:	461a      	mov	r2, r3
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	4413      	add	r3, r2
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046c0:	4908      	ldr	r1, [pc, #32]	; (80046e4 <LL_DMA_SetPeriphSize+0x48>)
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	440b      	add	r3, r1
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	4619      	mov	r1, r3
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	440b      	add	r3, r1
 80046ce:	4619      	mov	r1, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 80046d6:	bf00      	nop
 80046d8:	371c      	adds	r7, #28
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	080181dc 	.word	0x080181dc

080046e8 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b087      	sub	sp, #28
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 80046f8:	4a0d      	ldr	r2, [pc, #52]	; (8004730 <LL_DMA_SetMemorySize+0x48>)
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	4413      	add	r3, r2
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	461a      	mov	r2, r3
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	4413      	add	r3, r2
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800470c:	4908      	ldr	r1, [pc, #32]	; (8004730 <LL_DMA_SetMemorySize+0x48>)
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	440b      	add	r3, r1
 8004712:	781b      	ldrb	r3, [r3, #0]
 8004714:	4619      	mov	r1, r3
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	440b      	add	r3, r1
 800471a:	4619      	mov	r1, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4313      	orrs	r3, r2
 8004720:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 8004722:	bf00      	nop
 8004724:	371c      	adds	r7, #28
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	080181dc 	.word	0x080181dc

08004734 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8004734:	b480      	push	{r7}
 8004736:	b087      	sub	sp, #28
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8004744:	4a0d      	ldr	r2, [pc, #52]	; (800477c <LL_DMA_SetChannelPriorityLevel+0x48>)
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	4413      	add	r3, r2
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	461a      	mov	r2, r3
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	4413      	add	r3, r2
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004758:	4908      	ldr	r1, [pc, #32]	; (800477c <LL_DMA_SetChannelPriorityLevel+0x48>)
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	440b      	add	r3, r1
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	4619      	mov	r1, r3
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	440b      	add	r3, r1
 8004766:	4619      	mov	r1, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4313      	orrs	r3, r2
 800476c:	600b      	str	r3, [r1, #0]
             Priority);
}
 800476e:	bf00      	nop
 8004770:	371c      	adds	r7, #28
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	080181dc 	.word	0x080181dc

08004780 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8004780:	b480      	push	{r7}
 8004782:	b087      	sub	sp, #28
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	0a9b      	lsrs	r3, r3, #10
 8004790:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8004794:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8004798:	00db      	lsls	r3, r3, #3
 800479a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 800479c:	68ba      	ldr	r2, [r7, #8]
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	4413      	add	r3, r2
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80047a8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80047b2:	68ba      	ldr	r2, [r7, #8]
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	4413      	add	r3, r2
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80047be:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	430a      	orrs	r2, r1
 80047c6:	601a      	str	r2, [r3, #0]
}
 80047c8:	bf00      	nop
 80047ca:	371c      	adds	r7, #28
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <MX_UART4_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80047d8:	4b22      	ldr	r3, [pc, #136]	; (8004864 <MX_UART4_Init+0x90>)
 80047da:	4a23      	ldr	r2, [pc, #140]	; (8004868 <MX_UART4_Init+0x94>)
 80047dc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80047de:	4b21      	ldr	r3, [pc, #132]	; (8004864 <MX_UART4_Init+0x90>)
 80047e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80047e4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80047e6:	4b1f      	ldr	r3, [pc, #124]	; (8004864 <MX_UART4_Init+0x90>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80047ec:	4b1d      	ldr	r3, [pc, #116]	; (8004864 <MX_UART4_Init+0x90>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80047f2:	4b1c      	ldr	r3, [pc, #112]	; (8004864 <MX_UART4_Init+0x90>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80047f8:	4b1a      	ldr	r3, [pc, #104]	; (8004864 <MX_UART4_Init+0x90>)
 80047fa:	220c      	movs	r2, #12
 80047fc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80047fe:	4b19      	ldr	r3, [pc, #100]	; (8004864 <MX_UART4_Init+0x90>)
 8004800:	2200      	movs	r2, #0
 8004802:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004804:	4b17      	ldr	r3, [pc, #92]	; (8004864 <MX_UART4_Init+0x90>)
 8004806:	2200      	movs	r2, #0
 8004808:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800480a:	4b16      	ldr	r3, [pc, #88]	; (8004864 <MX_UART4_Init+0x90>)
 800480c:	2200      	movs	r2, #0
 800480e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004810:	4b14      	ldr	r3, [pc, #80]	; (8004864 <MX_UART4_Init+0x90>)
 8004812:	2200      	movs	r2, #0
 8004814:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004816:	4b13      	ldr	r3, [pc, #76]	; (8004864 <MX_UART4_Init+0x90>)
 8004818:	2200      	movs	r2, #0
 800481a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800481c:	4811      	ldr	r0, [pc, #68]	; (8004864 <MX_UART4_Init+0x90>)
 800481e:	f007 f9af 	bl	800bb80 <HAL_UART_Init>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d001      	beq.n	800482c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8004828:	f7fe fcf5 	bl	8003216 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800482c:	2100      	movs	r1, #0
 800482e:	480d      	ldr	r0, [pc, #52]	; (8004864 <MX_UART4_Init+0x90>)
 8004830:	f007 fee0 	bl	800c5f4 <HAL_UARTEx_SetTxFifoThreshold>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800483a:	f7fe fcec 	bl	8003216 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800483e:	2100      	movs	r1, #0
 8004840:	4808      	ldr	r0, [pc, #32]	; (8004864 <MX_UART4_Init+0x90>)
 8004842:	f007 ff15 	bl	800c670 <HAL_UARTEx_SetRxFifoThreshold>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d001      	beq.n	8004850 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800484c:	f7fe fce3 	bl	8003216 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8004850:	4804      	ldr	r0, [pc, #16]	; (8004864 <MX_UART4_Init+0x90>)
 8004852:	f007 fe96 	bl	800c582 <HAL_UARTEx_DisableFifoMode>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d001      	beq.n	8004860 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800485c:	f7fe fcdb 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8004860:	bf00      	nop
 8004862:	bd80      	pop	{r7, pc}
 8004864:	20001298 	.word	0x20001298
 8004868:	40004c00 	.word	0x40004c00

0800486c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8004870:	4b22      	ldr	r3, [pc, #136]	; (80048fc <MX_UART5_Init+0x90>)
 8004872:	4a23      	ldr	r2, [pc, #140]	; (8004900 <MX_UART5_Init+0x94>)
 8004874:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8004876:	4b21      	ldr	r3, [pc, #132]	; (80048fc <MX_UART5_Init+0x90>)
 8004878:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800487c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800487e:	4b1f      	ldr	r3, [pc, #124]	; (80048fc <MX_UART5_Init+0x90>)
 8004880:	2200      	movs	r2, #0
 8004882:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8004884:	4b1d      	ldr	r3, [pc, #116]	; (80048fc <MX_UART5_Init+0x90>)
 8004886:	2200      	movs	r2, #0
 8004888:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800488a:	4b1c      	ldr	r3, [pc, #112]	; (80048fc <MX_UART5_Init+0x90>)
 800488c:	2200      	movs	r2, #0
 800488e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8004890:	4b1a      	ldr	r3, [pc, #104]	; (80048fc <MX_UART5_Init+0x90>)
 8004892:	220c      	movs	r2, #12
 8004894:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004896:	4b19      	ldr	r3, [pc, #100]	; (80048fc <MX_UART5_Init+0x90>)
 8004898:	2200      	movs	r2, #0
 800489a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800489c:	4b17      	ldr	r3, [pc, #92]	; (80048fc <MX_UART5_Init+0x90>)
 800489e:	2200      	movs	r2, #0
 80048a0:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80048a2:	4b16      	ldr	r3, [pc, #88]	; (80048fc <MX_UART5_Init+0x90>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80048a8:	4b14      	ldr	r3, [pc, #80]	; (80048fc <MX_UART5_Init+0x90>)
 80048aa:	2200      	movs	r2, #0
 80048ac:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80048ae:	4b13      	ldr	r3, [pc, #76]	; (80048fc <MX_UART5_Init+0x90>)
 80048b0:	2200      	movs	r2, #0
 80048b2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80048b4:	4811      	ldr	r0, [pc, #68]	; (80048fc <MX_UART5_Init+0x90>)
 80048b6:	f007 f963 	bl	800bb80 <HAL_UART_Init>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d001      	beq.n	80048c4 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 80048c0:	f7fe fca9 	bl	8003216 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80048c4:	2100      	movs	r1, #0
 80048c6:	480d      	ldr	r0, [pc, #52]	; (80048fc <MX_UART5_Init+0x90>)
 80048c8:	f007 fe94 	bl	800c5f4 <HAL_UARTEx_SetTxFifoThreshold>
 80048cc:	4603      	mov	r3, r0
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d001      	beq.n	80048d6 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 80048d2:	f7fe fca0 	bl	8003216 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80048d6:	2100      	movs	r1, #0
 80048d8:	4808      	ldr	r0, [pc, #32]	; (80048fc <MX_UART5_Init+0x90>)
 80048da:	f007 fec9 	bl	800c670 <HAL_UARTEx_SetRxFifoThreshold>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d001      	beq.n	80048e8 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 80048e4:	f7fe fc97 	bl	8003216 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 80048e8:	4804      	ldr	r0, [pc, #16]	; (80048fc <MX_UART5_Init+0x90>)
 80048ea:	f007 fe4a 	bl	800c582 <HAL_UARTEx_DisableFifoMode>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d001      	beq.n	80048f8 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 80048f4:	f7fe fc8f 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80048f8:	bf00      	nop
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	20001328 	.word	0x20001328
 8004900:	40005000 	.word	0x40005000

08004904 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b0a4      	sub	sp, #144	; 0x90
 8004908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800490a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800490e:	2220      	movs	r2, #32
 8004910:	2100      	movs	r1, #0
 8004912:	4618      	mov	r0, r3
 8004914:	f00f ffb3 	bl	801487e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004918:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800491c:	2200      	movs	r2, #0
 800491e:	601a      	str	r2, [r3, #0]
 8004920:	605a      	str	r2, [r3, #4]
 8004922:	609a      	str	r2, [r3, #8]
 8004924:	60da      	str	r2, [r3, #12]
 8004926:	611a      	str	r2, [r3, #16]
 8004928:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800492a:	1d3b      	adds	r3, r7, #4
 800492c:	2254      	movs	r2, #84	; 0x54
 800492e:	2100      	movs	r1, #0
 8004930:	4618      	mov	r0, r3
 8004932:	f00f ffa4 	bl	801487e <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004936:	2301      	movs	r3, #1
 8004938:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800493a:	2300      	movs	r3, #0
 800493c:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800493e:	1d3b      	adds	r3, r7, #4
 8004940:	4618      	mov	r0, r3
 8004942:	f005 fd43 	bl	800a3cc <HAL_RCCEx_PeriphCLKConfig>
 8004946:	4603      	mov	r3, r0
 8004948:	2b00      	cmp	r3, #0
 800494a:	d001      	beq.n	8004950 <MX_USART1_UART_Init+0x4c>
  {
    Error_Handler();
 800494c:	f7fe fc63 	bl	8003216 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8004950:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004954:	f7ff fdf0 	bl	8004538 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8004958:	2001      	movs	r0, #1
 800495a:	f7ff fdd5 	bl	8004508 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
 800495e:	2040      	movs	r0, #64	; 0x40
 8004960:	f7ff fdd2 	bl	8004508 <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA10   ------> USART1_RX
  PG9   ------> USART1_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8004964:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004968:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800496a:	2302      	movs	r3, #2
 800496c:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800496e:	2300      	movs	r3, #0
 8004970:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004972:	2300      	movs	r3, #0
 8004974:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004976:	2300      	movs	r3, #0
 8004978:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800497a:	2307      	movs	r3, #7
 800497c:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800497e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004982:	4619      	mov	r1, r3
 8004984:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004988:	f008 fbc9 	bl	800d11e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 800498c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004990:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004992:	2302      	movs	r3, #2
 8004994:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004996:	2300      	movs	r3, #0
 8004998:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800499a:	2300      	movs	r3, #0
 800499c:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800499e:	2300      	movs	r3, #0
 80049a0:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80049a2:	2307      	movs	r3, #7
 80049a4:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80049a6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80049aa:	4619      	mov	r1, r3
 80049ac:	4848      	ldr	r0, [pc, #288]	; (8004ad0 <MX_USART1_UART_Init+0x1cc>)
 80049ae:	f008 fbb6 	bl	800d11e <LL_GPIO_Init>

  /* USART1 DMA Init */

  /* USART1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_USART1_RX);
 80049b2:	2218      	movs	r2, #24
 80049b4:	2100      	movs	r1, #0
 80049b6:	4847      	ldr	r0, [pc, #284]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 80049b8:	f7ff fee2 	bl	8004780 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80049bc:	2200      	movs	r2, #0
 80049be:	2100      	movs	r1, #0
 80049c0:	4844      	ldr	r0, [pc, #272]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 80049c2:	f7ff fdd1 	bl	8004568 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 80049c6:	2200      	movs	r2, #0
 80049c8:	2100      	movs	r1, #0
 80049ca:	4842      	ldr	r0, [pc, #264]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 80049cc:	f7ff feb2 	bl	8004734 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 80049d0:	2200      	movs	r2, #0
 80049d2:	2100      	movs	r1, #0
 80049d4:	483f      	ldr	r0, [pc, #252]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 80049d6:	f7ff fdef 	bl	80045b8 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 80049da:	2200      	movs	r2, #0
 80049dc:	2100      	movs	r1, #0
 80049de:	483d      	ldr	r0, [pc, #244]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 80049e0:	f7ff fe10 	bl	8004604 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 80049e4:	2280      	movs	r2, #128	; 0x80
 80049e6:	2100      	movs	r1, #0
 80049e8:	483a      	ldr	r0, [pc, #232]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 80049ea:	f7ff fe31 	bl	8004650 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 80049ee:	2200      	movs	r2, #0
 80049f0:	2100      	movs	r1, #0
 80049f2:	4838      	ldr	r0, [pc, #224]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 80049f4:	f7ff fe52 	bl	800469c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 80049f8:	2200      	movs	r2, #0
 80049fa:	2100      	movs	r1, #0
 80049fc:	4835      	ldr	r0, [pc, #212]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 80049fe:	f7ff fe73 	bl	80046e8 <LL_DMA_SetMemorySize>

  /* USART1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_USART1_TX);
 8004a02:	2219      	movs	r2, #25
 8004a04:	2101      	movs	r1, #1
 8004a06:	4833      	ldr	r0, [pc, #204]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 8004a08:	f7ff feba 	bl	8004780 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8004a0c:	2210      	movs	r2, #16
 8004a0e:	2101      	movs	r1, #1
 8004a10:	4830      	ldr	r0, [pc, #192]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 8004a12:	f7ff fda9 	bl	8004568 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 8004a16:	2200      	movs	r2, #0
 8004a18:	2101      	movs	r1, #1
 8004a1a:	482e      	ldr	r0, [pc, #184]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 8004a1c:	f7ff fe8a 	bl	8004734 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8004a20:	2200      	movs	r2, #0
 8004a22:	2101      	movs	r1, #1
 8004a24:	482b      	ldr	r0, [pc, #172]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 8004a26:	f7ff fdc7 	bl	80045b8 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	2101      	movs	r1, #1
 8004a2e:	4829      	ldr	r0, [pc, #164]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 8004a30:	f7ff fde8 	bl	8004604 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 8004a34:	2280      	movs	r2, #128	; 0x80
 8004a36:	2101      	movs	r1, #1
 8004a38:	4826      	ldr	r0, [pc, #152]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 8004a3a:	f7ff fe09 	bl	8004650 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 8004a3e:	2200      	movs	r2, #0
 8004a40:	2101      	movs	r1, #1
 8004a42:	4824      	ldr	r0, [pc, #144]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 8004a44:	f7ff fe2a 	bl	800469c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 8004a48:	2200      	movs	r2, #0
 8004a4a:	2101      	movs	r1, #1
 8004a4c:	4821      	ldr	r0, [pc, #132]	; (8004ad4 <MX_USART1_UART_Init+0x1d0>)
 8004a4e:	f7ff fe4b 	bl	80046e8 <LL_DMA_SetMemorySize>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8004a52:	2300      	movs	r3, #0
 8004a54:	673b      	str	r3, [r7, #112]	; 0x70
  USART_InitStruct.BaudRate = 115200;
 8004a56:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004a5a:	677b      	str	r3, [r7, #116]	; 0x74
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	67bb      	str	r3, [r7, #120]	; 0x78
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8004a60:	2300      	movs	r3, #0
 8004a62:	67fb      	str	r3, [r7, #124]	; 0x7c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8004a64:	2300      	movs	r3, #0
 8004a66:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8004a6a:	230c      	movs	r3, #12
 8004a6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8004a70:	2300      	movs	r3, #0
 8004a72:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8004a76:	2300      	movs	r3, #0
 8004a78:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  LL_USART_Init(USART1, &USART_InitStruct);
 8004a7c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004a80:	4619      	mov	r1, r3
 8004a82:	4815      	ldr	r0, [pc, #84]	; (8004ad8 <MX_USART1_UART_Init+0x1d4>)
 8004a84:	f008 ffdc 	bl	800da40 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8004a88:	2100      	movs	r1, #0
 8004a8a:	4813      	ldr	r0, [pc, #76]	; (8004ad8 <MX_USART1_UART_Init+0x1d4>)
 8004a8c:	f7ff fcb0 	bl	80043f0 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8004a90:	2100      	movs	r1, #0
 8004a92:	4811      	ldr	r0, [pc, #68]	; (8004ad8 <MX_USART1_UART_Init+0x1d4>)
 8004a94:	f7ff fcd3 	bl	800443e <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 8004a98:	480f      	ldr	r0, [pc, #60]	; (8004ad8 <MX_USART1_UART_Init+0x1d4>)
 8004a9a:	f7ff fc99 	bl	80043d0 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 8004a9e:	480e      	ldr	r0, [pc, #56]	; (8004ad8 <MX_USART1_UART_Init+0x1d4>)
 8004aa0:	f7ff fcf4 	bl	800448c <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 8004aa4:	480c      	ldr	r0, [pc, #48]	; (8004ad8 <MX_USART1_UART_Init+0x1d4>)
 8004aa6:	f7ff fc83 	bl	80043b0 <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 8004aaa:	bf00      	nop
 8004aac:	480a      	ldr	r0, [pc, #40]	; (8004ad8 <MX_USART1_UART_Init+0x1d4>)
 8004aae:	f7ff fd03 	bl	80044b8 <LL_USART_IsActiveFlag_TEACK>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d0f9      	beq.n	8004aac <MX_USART1_UART_Init+0x1a8>
 8004ab8:	4807      	ldr	r0, [pc, #28]	; (8004ad8 <MX_USART1_UART_Init+0x1d4>)
 8004aba:	f7ff fd11 	bl	80044e0 <LL_USART_IsActiveFlag_REACK>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d0f3      	beq.n	8004aac <MX_USART1_UART_Init+0x1a8>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004ac4:	bf00      	nop
 8004ac6:	bf00      	nop
 8004ac8:	3790      	adds	r7, #144	; 0x90
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	48001800 	.word	0x48001800
 8004ad4:	40020000 	.word	0x40020000
 8004ad8:	40013800 	.word	0x40013800

08004adc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004ae0:	4b22      	ldr	r3, [pc, #136]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004ae2:	4a23      	ldr	r2, [pc, #140]	; (8004b70 <MX_USART2_UART_Init+0x94>)
 8004ae4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004ae6:	4b21      	ldr	r3, [pc, #132]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004ae8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004aec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004aee:	4b1f      	ldr	r3, [pc, #124]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004af0:	2200      	movs	r2, #0
 8004af2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004af4:	4b1d      	ldr	r3, [pc, #116]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004af6:	2200      	movs	r2, #0
 8004af8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004afa:	4b1c      	ldr	r3, [pc, #112]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004afc:	2200      	movs	r2, #0
 8004afe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004b00:	4b1a      	ldr	r3, [pc, #104]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004b02:	220c      	movs	r2, #12
 8004b04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b06:	4b19      	ldr	r3, [pc, #100]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b0c:	4b17      	ldr	r3, [pc, #92]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004b0e:	2200      	movs	r2, #0
 8004b10:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004b12:	4b16      	ldr	r3, [pc, #88]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004b14:	2200      	movs	r2, #0
 8004b16:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004b18:	4b14      	ldr	r3, [pc, #80]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b1e:	4b13      	ldr	r3, [pc, #76]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004b20:	2200      	movs	r2, #0
 8004b22:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004b24:	4811      	ldr	r0, [pc, #68]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004b26:	f007 f82b 	bl	800bb80 <HAL_UART_Init>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d001      	beq.n	8004b34 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8004b30:	f7fe fb71 	bl	8003216 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b34:	2100      	movs	r1, #0
 8004b36:	480d      	ldr	r0, [pc, #52]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004b38:	f007 fd5c 	bl	800c5f4 <HAL_UARTEx_SetTxFifoThreshold>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d001      	beq.n	8004b46 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8004b42:	f7fe fb68 	bl	8003216 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b46:	2100      	movs	r1, #0
 8004b48:	4808      	ldr	r0, [pc, #32]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004b4a:	f007 fd91 	bl	800c670 <HAL_UARTEx_SetRxFifoThreshold>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d001      	beq.n	8004b58 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8004b54:	f7fe fb5f 	bl	8003216 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004b58:	4804      	ldr	r0, [pc, #16]	; (8004b6c <MX_USART2_UART_Init+0x90>)
 8004b5a:	f007 fd12 	bl	800c582 <HAL_UARTEx_DisableFifoMode>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d001      	beq.n	8004b68 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8004b64:	f7fe fb57 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004b68:	bf00      	nop
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	200013b8 	.word	0x200013b8
 8004b70:	40004400 	.word	0x40004400

08004b74 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004b78:	4b22      	ldr	r3, [pc, #136]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004b7a:	4a23      	ldr	r2, [pc, #140]	; (8004c08 <MX_USART3_UART_Init+0x94>)
 8004b7c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004b7e:	4b21      	ldr	r3, [pc, #132]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004b80:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004b84:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004b86:	4b1f      	ldr	r3, [pc, #124]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004b88:	2200      	movs	r2, #0
 8004b8a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004b8c:	4b1d      	ldr	r3, [pc, #116]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004b92:	4b1c      	ldr	r3, [pc, #112]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004b98:	4b1a      	ldr	r3, [pc, #104]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004b9a:	220c      	movs	r2, #12
 8004b9c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b9e:	4b19      	ldr	r3, [pc, #100]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ba4:	4b17      	ldr	r3, [pc, #92]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004baa:	4b16      	ldr	r3, [pc, #88]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004bac:	2200      	movs	r2, #0
 8004bae:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004bb0:	4b14      	ldr	r3, [pc, #80]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004bb6:	4b13      	ldr	r3, [pc, #76]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004bbc:	4811      	ldr	r0, [pc, #68]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004bbe:	f006 ffdf 	bl	800bb80 <HAL_UART_Init>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d001      	beq.n	8004bcc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8004bc8:	f7fe fb25 	bl	8003216 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004bcc:	2100      	movs	r1, #0
 8004bce:	480d      	ldr	r0, [pc, #52]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004bd0:	f007 fd10 	bl	800c5f4 <HAL_UARTEx_SetTxFifoThreshold>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d001      	beq.n	8004bde <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8004bda:	f7fe fb1c 	bl	8003216 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004bde:	2100      	movs	r1, #0
 8004be0:	4808      	ldr	r0, [pc, #32]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004be2:	f007 fd45 	bl	800c670 <HAL_UARTEx_SetRxFifoThreshold>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d001      	beq.n	8004bf0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8004bec:	f7fe fb13 	bl	8003216 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004bf0:	4804      	ldr	r0, [pc, #16]	; (8004c04 <MX_USART3_UART_Init+0x90>)
 8004bf2:	f007 fcc6 	bl	800c582 <HAL_UARTEx_DisableFifoMode>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d001      	beq.n	8004c00 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8004bfc:	f7fe fb0b 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004c00:	bf00      	nop
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	20001448 	.word	0x20001448
 8004c08:	40004800 	.word	0x40004800

08004c0c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b0a6      	sub	sp, #152	; 0x98
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c14:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004c18:	2200      	movs	r2, #0
 8004c1a:	601a      	str	r2, [r3, #0]
 8004c1c:	605a      	str	r2, [r3, #4]
 8004c1e:	609a      	str	r2, [r3, #8]
 8004c20:	60da      	str	r2, [r3, #12]
 8004c22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c24:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004c28:	2254      	movs	r2, #84	; 0x54
 8004c2a:	2100      	movs	r1, #0
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f00f fe26 	bl	801487e <memset>
  if(uartHandle->Instance==UART4)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a94      	ldr	r2, [pc, #592]	; (8004e88 <HAL_UART_MspInit+0x27c>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d13c      	bne.n	8004cb6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8004c3c:	2308      	movs	r3, #8
 8004c3e:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8004c40:	2300      	movs	r3, #0
 8004c42:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c44:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f005 fbbf 	bl	800a3cc <HAL_RCCEx_PeriphCLKConfig>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d001      	beq.n	8004c58 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004c54:	f7fe fadf 	bl	8003216 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004c58:	4b8c      	ldr	r3, [pc, #560]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c5c:	4a8b      	ldr	r2, [pc, #556]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004c5e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004c62:	6593      	str	r3, [r2, #88]	; 0x58
 8004c64:	4b89      	ldr	r3, [pc, #548]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c68:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c70:	4b86      	ldr	r3, [pc, #536]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004c72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c74:	4a85      	ldr	r2, [pc, #532]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004c76:	f043 0304 	orr.w	r3, r3, #4
 8004c7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c7c:	4b83      	ldr	r3, [pc, #524]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004c7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c80:	f003 0304 	and.w	r3, r3, #4
 8004c84:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004c88:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004c8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c90:	2302      	movs	r3, #2
 8004c92:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c96:	2300      	movs	r3, #0
 8004c98:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8004ca2:	2305      	movs	r3, #5
 8004ca4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ca8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004cac:	4619      	mov	r1, r3
 8004cae:	4878      	ldr	r0, [pc, #480]	; (8004e90 <HAL_UART_MspInit+0x284>)
 8004cb0:	f002 fd06 	bl	80076c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004cb4:	e0e4      	b.n	8004e80 <HAL_UART_MspInit+0x274>
  else if(uartHandle->Instance==UART5)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a76      	ldr	r2, [pc, #472]	; (8004e94 <HAL_UART_MspInit+0x288>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d15d      	bne.n	8004d7c <HAL_UART_MspInit+0x170>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8004cc0:	2310      	movs	r3, #16
 8004cc2:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004cc8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f005 fb7d 	bl	800a3cc <HAL_RCCEx_PeriphCLKConfig>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d001      	beq.n	8004cdc <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8004cd8:	f7fe fa9d 	bl	8003216 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8004cdc:	4b6b      	ldr	r3, [pc, #428]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce0:	4a6a      	ldr	r2, [pc, #424]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004ce2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ce6:	6593      	str	r3, [r2, #88]	; 0x58
 8004ce8:	4b68      	ldr	r3, [pc, #416]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cf0:	627b      	str	r3, [r7, #36]	; 0x24
 8004cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004cf4:	4b65      	ldr	r3, [pc, #404]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004cf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cf8:	4a64      	ldr	r2, [pc, #400]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004cfa:	f043 0304 	orr.w	r3, r3, #4
 8004cfe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004d00:	4b62      	ldr	r3, [pc, #392]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004d02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d04:	f003 0304 	and.w	r3, r3, #4
 8004d08:	623b      	str	r3, [r7, #32]
 8004d0a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004d0c:	4b5f      	ldr	r3, [pc, #380]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004d0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d10:	4a5e      	ldr	r2, [pc, #376]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004d12:	f043 0308 	orr.w	r3, r3, #8
 8004d16:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004d18:	4b5c      	ldr	r3, [pc, #368]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004d1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d1c:	f003 0308 	and.w	r3, r3, #8
 8004d20:	61fb      	str	r3, [r7, #28]
 8004d22:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004d24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004d28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d32:	2300      	movs	r3, #0
 8004d34:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8004d3e:	2305      	movs	r3, #5
 8004d40:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d44:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004d48:	4619      	mov	r1, r3
 8004d4a:	4851      	ldr	r0, [pc, #324]	; (8004e90 <HAL_UART_MspInit+0x284>)
 8004d4c:	f002 fcb8 	bl	80076c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004d50:	2304      	movs	r3, #4
 8004d52:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d56:	2302      	movs	r3, #2
 8004d58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d62:	2300      	movs	r3, #0
 8004d64:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8004d68:	2305      	movs	r3, #5
 8004d6a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004d6e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004d72:	4619      	mov	r1, r3
 8004d74:	4848      	ldr	r0, [pc, #288]	; (8004e98 <HAL_UART_MspInit+0x28c>)
 8004d76:	f002 fca3 	bl	80076c0 <HAL_GPIO_Init>
}
 8004d7a:	e081      	b.n	8004e80 <HAL_UART_MspInit+0x274>
  else if(uartHandle->Instance==USART2)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a46      	ldr	r2, [pc, #280]	; (8004e9c <HAL_UART_MspInit+0x290>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d13b      	bne.n	8004dfe <HAL_UART_MspInit+0x1f2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004d86:	2302      	movs	r3, #2
 8004d88:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d8e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004d92:	4618      	mov	r0, r3
 8004d94:	f005 fb1a 	bl	800a3cc <HAL_RCCEx_PeriphCLKConfig>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d001      	beq.n	8004da2 <HAL_UART_MspInit+0x196>
      Error_Handler();
 8004d9e:	f7fe fa3a 	bl	8003216 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004da2:	4b3a      	ldr	r3, [pc, #232]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004da6:	4a39      	ldr	r2, [pc, #228]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004da8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004dac:	6593      	str	r3, [r2, #88]	; 0x58
 8004dae:	4b37      	ldr	r3, [pc, #220]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004db0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004db6:	61bb      	str	r3, [r7, #24]
 8004db8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dba:	4b34      	ldr	r3, [pc, #208]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dbe:	4a33      	ldr	r2, [pc, #204]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004dc0:	f043 0302 	orr.w	r3, r3, #2
 8004dc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004dc6:	4b31      	ldr	r3, [pc, #196]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	617b      	str	r3, [r7, #20]
 8004dd0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8004dd2:	2318      	movs	r3, #24
 8004dd4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dd8:	2302      	movs	r3, #2
 8004dda:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004de4:	2300      	movs	r3, #0
 8004de6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004dea:	2307      	movs	r3, #7
 8004dec:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004df0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004df4:	4619      	mov	r1, r3
 8004df6:	482a      	ldr	r0, [pc, #168]	; (8004ea0 <HAL_UART_MspInit+0x294>)
 8004df8:	f002 fc62 	bl	80076c0 <HAL_GPIO_Init>
}
 8004dfc:	e040      	b.n	8004e80 <HAL_UART_MspInit+0x274>
  else if(uartHandle->Instance==USART3)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a28      	ldr	r2, [pc, #160]	; (8004ea4 <HAL_UART_MspInit+0x298>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d13b      	bne.n	8004e80 <HAL_UART_MspInit+0x274>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004e08:	2304      	movs	r3, #4
 8004e0a:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004e10:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e14:	4618      	mov	r0, r3
 8004e16:	f005 fad9 	bl	800a3cc <HAL_RCCEx_PeriphCLKConfig>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d001      	beq.n	8004e24 <HAL_UART_MspInit+0x218>
      Error_Handler();
 8004e20:	f7fe f9f9 	bl	8003216 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004e24:	4b19      	ldr	r3, [pc, #100]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004e26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e28:	4a18      	ldr	r2, [pc, #96]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004e2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e2e:	6593      	str	r3, [r2, #88]	; 0x58
 8004e30:	4b16      	ldr	r3, [pc, #88]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e38:	613b      	str	r3, [r7, #16]
 8004e3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e3c:	4b13      	ldr	r3, [pc, #76]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004e3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e40:	4a12      	ldr	r2, [pc, #72]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004e42:	f043 0302 	orr.w	r3, r3, #2
 8004e46:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e48:	4b10      	ldr	r3, [pc, #64]	; (8004e8c <HAL_UART_MspInit+0x280>)
 8004e4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e4c:	f003 0302 	and.w	r3, r3, #2
 8004e50:	60fb      	str	r3, [r7, #12]
 8004e52:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004e54:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004e58:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e5c:	2302      	movs	r3, #2
 8004e5e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e62:	2300      	movs	r3, #0
 8004e64:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004e6e:	2307      	movs	r3, #7
 8004e70:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e74:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004e78:	4619      	mov	r1, r3
 8004e7a:	4809      	ldr	r0, [pc, #36]	; (8004ea0 <HAL_UART_MspInit+0x294>)
 8004e7c:	f002 fc20 	bl	80076c0 <HAL_GPIO_Init>
}
 8004e80:	bf00      	nop
 8004e82:	3798      	adds	r7, #152	; 0x98
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	40004c00 	.word	0x40004c00
 8004e8c:	40021000 	.word	0x40021000
 8004e90:	48000800 	.word	0x48000800
 8004e94:	40005000 	.word	0x40005000
 8004e98:	48000c00 	.word	0x48000c00
 8004e9c:	40004400 	.word	0x40004400
 8004ea0:	48000400 	.word	0x48000400
 8004ea4:	40004800 	.word	0x40004800

08004ea8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004ea8:	480d      	ldr	r0, [pc, #52]	; (8004ee0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004eaa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004eac:	480d      	ldr	r0, [pc, #52]	; (8004ee4 <LoopForever+0x6>)
  ldr r1, =_edata
 8004eae:	490e      	ldr	r1, [pc, #56]	; (8004ee8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004eb0:	4a0e      	ldr	r2, [pc, #56]	; (8004eec <LoopForever+0xe>)
  movs r3, #0
 8004eb2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004eb4:	e002      	b.n	8004ebc <LoopCopyDataInit>

08004eb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004eb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004eb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004eba:	3304      	adds	r3, #4

08004ebc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ebc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ebe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ec0:	d3f9      	bcc.n	8004eb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004ec2:	4a0b      	ldr	r2, [pc, #44]	; (8004ef0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004ec4:	4c0b      	ldr	r4, [pc, #44]	; (8004ef4 <LoopForever+0x16>)
  movs r3, #0
 8004ec6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ec8:	e001      	b.n	8004ece <LoopFillZerobss>

08004eca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004eca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004ecc:	3204      	adds	r2, #4

08004ece <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004ece:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ed0:	d3fb      	bcc.n	8004eca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004ed2:	f7fe fc8b 	bl	80037ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004ed6:	f00f fd2b 	bl	8014930 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004eda:	f7fd ffad 	bl	8002e38 <main>

08004ede <LoopForever>:

LoopForever:
    b LoopForever
 8004ede:	e7fe      	b.n	8004ede <LoopForever>
  ldr   r0, =_estack
 8004ee0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004ee4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004ee8:	20000560 	.word	0x20000560
  ldr r2, =_sidata
 8004eec:	080286c8 	.word	0x080286c8
  ldr r2, =_sbss
 8004ef0:	20000560 	.word	0x20000560
  ldr r4, =_ebss
 8004ef4:	2000350c 	.word	0x2000350c

08004ef8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004ef8:	e7fe      	b.n	8004ef8 <ADC1_2_IRQHandler>

08004efa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b082      	sub	sp, #8
 8004efe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004f00:	2300      	movs	r3, #0
 8004f02:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f04:	2003      	movs	r0, #3
 8004f06:	f001 feb3 	bl	8006c70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004f0a:	2000      	movs	r0, #0
 8004f0c:	f000 f80e 	bl	8004f2c <HAL_InitTick>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d002      	beq.n	8004f1c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	71fb      	strb	r3, [r7, #7]
 8004f1a:	e001      	b.n	8004f20 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004f1c:	f7fe fac4 	bl	80034a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004f20:	79fb      	ldrb	r3, [r7, #7]

}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3708      	adds	r7, #8
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}
	...

08004f2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004f34:	2300      	movs	r3, #0
 8004f36:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004f38:	4b16      	ldr	r3, [pc, #88]	; (8004f94 <HAL_InitTick+0x68>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d022      	beq.n	8004f86 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004f40:	4b15      	ldr	r3, [pc, #84]	; (8004f98 <HAL_InitTick+0x6c>)
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	4b13      	ldr	r3, [pc, #76]	; (8004f94 <HAL_InitTick+0x68>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004f4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f54:	4618      	mov	r0, r3
 8004f56:	f001 febe 	bl	8006cd6 <HAL_SYSTICK_Config>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d10f      	bne.n	8004f80 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2b0f      	cmp	r3, #15
 8004f64:	d809      	bhi.n	8004f7a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f66:	2200      	movs	r2, #0
 8004f68:	6879      	ldr	r1, [r7, #4]
 8004f6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f6e:	f001 fe8a 	bl	8006c86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004f72:	4a0a      	ldr	r2, [pc, #40]	; (8004f9c <HAL_InitTick+0x70>)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6013      	str	r3, [r2, #0]
 8004f78:	e007      	b.n	8004f8a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	73fb      	strb	r3, [r7, #15]
 8004f7e:	e004      	b.n	8004f8a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	73fb      	strb	r3, [r7, #15]
 8004f84:	e001      	b.n	8004f8a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3710      	adds	r7, #16
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	2000020c 	.word	0x2000020c
 8004f98:	20000044 	.word	0x20000044
 8004f9c:	20000208 	.word	0x20000208

08004fa0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004fa4:	4b05      	ldr	r3, [pc, #20]	; (8004fbc <HAL_IncTick+0x1c>)
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	4b05      	ldr	r3, [pc, #20]	; (8004fc0 <HAL_IncTick+0x20>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4413      	add	r3, r2
 8004fae:	4a03      	ldr	r2, [pc, #12]	; (8004fbc <HAL_IncTick+0x1c>)
 8004fb0:	6013      	str	r3, [r2, #0]
}
 8004fb2:	bf00      	nop
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr
 8004fbc:	200014d8 	.word	0x200014d8
 8004fc0:	2000020c 	.word	0x2000020c

08004fc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	af00      	add	r7, sp, #0
  return uwTick;
 8004fc8:	4b03      	ldr	r3, [pc, #12]	; (8004fd8 <HAL_GetTick+0x14>)
 8004fca:	681b      	ldr	r3, [r3, #0]
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	200014d8 	.word	0x200014d8

08004fdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004fe4:	f7ff ffee 	bl	8004fc4 <HAL_GetTick>
 8004fe8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ff4:	d004      	beq.n	8005000 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004ff6:	4b09      	ldr	r3, [pc, #36]	; (800501c <HAL_Delay+0x40>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005000:	bf00      	nop
 8005002:	f7ff ffdf 	bl	8004fc4 <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	1ad3      	subs	r3, r2, r3
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	429a      	cmp	r2, r3
 8005010:	d8f7      	bhi.n	8005002 <HAL_Delay+0x26>
  {
  }
}
 8005012:	bf00      	nop
 8005014:	bf00      	nop
 8005016:	3710      	adds	r7, #16
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}
 800501c:	2000020c 	.word	0x2000020c

08005020 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	431a      	orrs	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	609a      	str	r2, [r3, #8]
}
 800503a:	bf00      	nop
 800503c:	370c      	adds	r7, #12
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr

08005046 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005046:	b480      	push	{r7}
 8005048:	b083      	sub	sp, #12
 800504a:	af00      	add	r7, sp, #0
 800504c:	6078      	str	r0, [r7, #4]
 800504e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	431a      	orrs	r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	609a      	str	r2, [r3, #8]
}
 8005060:	bf00      	nop
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800507c:	4618      	mov	r0, r3
 800507e:	370c      	adds	r7, #12
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005088:	b480      	push	{r7}
 800508a:	b087      	sub	sp, #28
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
 8005094:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	3360      	adds	r3, #96	; 0x60
 800509a:	461a      	mov	r2, r3
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	4413      	add	r3, r2
 80050a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	4b08      	ldr	r3, [pc, #32]	; (80050cc <LL_ADC_SetOffset+0x44>)
 80050aa:	4013      	ands	r3, r2
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80050b2:	683a      	ldr	r2, [r7, #0]
 80050b4:	430a      	orrs	r2, r1
 80050b6:	4313      	orrs	r3, r2
 80050b8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80050c0:	bf00      	nop
 80050c2:	371c      	adds	r7, #28
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr
 80050cc:	03fff000 	.word	0x03fff000

080050d0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b085      	sub	sp, #20
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	3360      	adds	r3, #96	; 0x60
 80050de:	461a      	mov	r2, r3
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	4413      	add	r3, r2
 80050e6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3714      	adds	r7, #20
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b087      	sub	sp, #28
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	3360      	adds	r3, #96	; 0x60
 800510c:	461a      	mov	r2, r3
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	009b      	lsls	r3, r3, #2
 8005112:	4413      	add	r3, r2
 8005114:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	431a      	orrs	r2, r3
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005126:	bf00      	nop
 8005128:	371c      	adds	r7, #28
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr

08005132 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005132:	b480      	push	{r7}
 8005134:	b087      	sub	sp, #28
 8005136:	af00      	add	r7, sp, #0
 8005138:	60f8      	str	r0, [r7, #12]
 800513a:	60b9      	str	r1, [r7, #8]
 800513c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	3360      	adds	r3, #96	; 0x60
 8005142:	461a      	mov	r2, r3
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	4413      	add	r3, r2
 800514a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	431a      	orrs	r2, r3
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800515c:	bf00      	nop
 800515e:	371c      	adds	r7, #28
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr

08005168 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005168:	b480      	push	{r7}
 800516a:	b087      	sub	sp, #28
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	3360      	adds	r3, #96	; 0x60
 8005178:	461a      	mov	r2, r3
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	4413      	add	r3, r2
 8005180:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	431a      	orrs	r2, r3
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8005192:	bf00      	nop
 8005194:	371c      	adds	r7, #28
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr

0800519e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800519e:	b480      	push	{r7}
 80051a0:	b083      	sub	sp, #12
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
 80051a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	695b      	ldr	r3, [r3, #20]
 80051ac:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	431a      	orrs	r2, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	615a      	str	r2, [r3, #20]
}
 80051b8:	bf00      	nop
 80051ba:	370c      	adds	r7, #12
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr

080051c4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d101      	bne.n	80051dc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80051d8:	2301      	movs	r3, #1
 80051da:	e000      	b.n	80051de <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	370c      	adds	r7, #12
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr

080051ea <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80051ea:	b480      	push	{r7}
 80051ec:	b087      	sub	sp, #28
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	60f8      	str	r0, [r7, #12]
 80051f2:	60b9      	str	r1, [r7, #8]
 80051f4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	3330      	adds	r3, #48	; 0x30
 80051fa:	461a      	mov	r2, r3
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	0a1b      	lsrs	r3, r3, #8
 8005200:	009b      	lsls	r3, r3, #2
 8005202:	f003 030c 	and.w	r3, r3, #12
 8005206:	4413      	add	r3, r2
 8005208:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	f003 031f 	and.w	r3, r3, #31
 8005214:	211f      	movs	r1, #31
 8005216:	fa01 f303 	lsl.w	r3, r1, r3
 800521a:	43db      	mvns	r3, r3
 800521c:	401a      	ands	r2, r3
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	0e9b      	lsrs	r3, r3, #26
 8005222:	f003 011f 	and.w	r1, r3, #31
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	f003 031f 	and.w	r3, r3, #31
 800522c:	fa01 f303 	lsl.w	r3, r1, r3
 8005230:	431a      	orrs	r2, r3
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005236:	bf00      	nop
 8005238:	371c      	adds	r7, #28
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr

08005242 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005242:	b480      	push	{r7}
 8005244:	b087      	sub	sp, #28
 8005246:	af00      	add	r7, sp, #0
 8005248:	60f8      	str	r0, [r7, #12]
 800524a:	60b9      	str	r1, [r7, #8]
 800524c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	3314      	adds	r3, #20
 8005252:	461a      	mov	r2, r3
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	0e5b      	lsrs	r3, r3, #25
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	f003 0304 	and.w	r3, r3, #4
 800525e:	4413      	add	r3, r2
 8005260:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	0d1b      	lsrs	r3, r3, #20
 800526a:	f003 031f 	and.w	r3, r3, #31
 800526e:	2107      	movs	r1, #7
 8005270:	fa01 f303 	lsl.w	r3, r1, r3
 8005274:	43db      	mvns	r3, r3
 8005276:	401a      	ands	r2, r3
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	0d1b      	lsrs	r3, r3, #20
 800527c:	f003 031f 	and.w	r3, r3, #31
 8005280:	6879      	ldr	r1, [r7, #4]
 8005282:	fa01 f303 	lsl.w	r3, r1, r3
 8005286:	431a      	orrs	r2, r3
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800528c:	bf00      	nop
 800528e:	371c      	adds	r7, #28
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr

08005298 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	4a0f      	ldr	r2, [pc, #60]	; (80052e4 <LL_ADC_SetChannelSingleDiff+0x4c>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d10a      	bne.n	80052c2 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052b8:	431a      	orrs	r2, r3
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 80052c0:	e00a      	b.n	80052d8 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052ce:	43db      	mvns	r3, r3
 80052d0:	401a      	ands	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80052d8:	bf00      	nop
 80052da:	3714      	adds	r7, #20
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr
 80052e4:	407f0000 	.word	0x407f0000

080052e8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	f003 031f 	and.w	r3, r3, #31
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	370c      	adds	r7, #12
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr

08005304 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005304:	b480      	push	{r7}
 8005306:	b083      	sub	sp, #12
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8005314:	4618      	mov	r0, r3
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005330:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	6093      	str	r3, [r2, #8]
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8005344:	b480      	push	{r7}
 8005346:	b083      	sub	sp, #12
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005354:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005358:	d101      	bne.n	800535e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800535a:	2301      	movs	r3, #1
 800535c:	e000      	b.n	8005360 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800535e:	2300      	movs	r3, #0
}
 8005360:	4618      	mov	r0, r3
 8005362:	370c      	adds	r7, #12
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr

0800536c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800537c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005380:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005394:	b480      	push	{r7}
 8005396:	b083      	sub	sp, #12
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80053a8:	d101      	bne.n	80053ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80053aa:	2301      	movs	r3, #1
 80053ac:	e000      	b.n	80053b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80053ae:	2300      	movs	r3, #0
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80053bc:	b480      	push	{r7}
 80053be:	b083      	sub	sp, #12
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80053cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80053d0:	f043 0201 	orr.w	r2, r3, #1
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80053d8:	bf00      	nop
 80053da:	370c      	adds	r7, #12
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr

080053e4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80053f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80053f8:	f043 0202 	orr.w	r2, r3, #2
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005400:	bf00      	nop
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800540c:	b480      	push	{r7}
 800540e:	b083      	sub	sp, #12
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	f003 0301 	and.w	r3, r3, #1
 800541c:	2b01      	cmp	r3, #1
 800541e:	d101      	bne.n	8005424 <LL_ADC_IsEnabled+0x18>
 8005420:	2301      	movs	r3, #1
 8005422:	e000      	b.n	8005426 <LL_ADC_IsEnabled+0x1a>
 8005424:	2300      	movs	r3, #0
}
 8005426:	4618      	mov	r0, r3
 8005428:	370c      	adds	r7, #12
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr

08005432 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8005432:	b480      	push	{r7}
 8005434:	b083      	sub	sp, #12
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	f003 0302 	and.w	r3, r3, #2
 8005442:	2b02      	cmp	r3, #2
 8005444:	d101      	bne.n	800544a <LL_ADC_IsDisableOngoing+0x18>
 8005446:	2301      	movs	r3, #1
 8005448:	e000      	b.n	800544c <LL_ADC_IsDisableOngoing+0x1a>
 800544a:	2300      	movs	r3, #0
}
 800544c:	4618      	mov	r0, r3
 800544e:	370c      	adds	r7, #12
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr

08005458 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005468:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800546c:	f043 0204 	orr.w	r2, r3, #4
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005474:	bf00      	nop
 8005476:	370c      	adds	r7, #12
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8005480:	b480      	push	{r7}
 8005482:	b083      	sub	sp, #12
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005490:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005494:	f043 0210 	orr.w	r2, r3, #16
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800549c:	bf00      	nop
 800549e:	370c      	adds	r7, #12
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr

080054a8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f003 0304 	and.w	r3, r3, #4
 80054b8:	2b04      	cmp	r3, #4
 80054ba:	d101      	bne.n	80054c0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80054bc:	2301      	movs	r3, #1
 80054be:	e000      	b.n	80054c2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	370c      	adds	r7, #12
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr

080054ce <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80054ce:	b480      	push	{r7}
 80054d0:	b083      	sub	sp, #12
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80054de:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80054e2:	f043 0220 	orr.w	r2, r3, #32
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80054ea:	bf00      	nop
 80054ec:	370c      	adds	r7, #12
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr

080054f6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80054f6:	b480      	push	{r7}
 80054f8:	b083      	sub	sp, #12
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	f003 0308 	and.w	r3, r3, #8
 8005506:	2b08      	cmp	r3, #8
 8005508:	d101      	bne.n	800550e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800550a:	2301      	movs	r3, #1
 800550c:	e000      	b.n	8005510 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800550e:	2300      	movs	r3, #0
}
 8005510:	4618      	mov	r0, r3
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800551c:	b590      	push	{r4, r7, lr}
 800551e:	b089      	sub	sp, #36	; 0x24
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005524:	2300      	movs	r3, #0
 8005526:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005528:	2300      	movs	r3, #0
 800552a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d101      	bne.n	8005536 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e1af      	b.n	8005896 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	695b      	ldr	r3, [r3, #20]
 800553a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005540:	2b00      	cmp	r3, #0
 8005542:	d109      	bne.n	8005558 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f7fb ff4b 	bl	80013e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4618      	mov	r0, r3
 800555e:	f7ff fef1 	bl	8005344 <LL_ADC_IsDeepPowerDownEnabled>
 8005562:	4603      	mov	r3, r0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d004      	beq.n	8005572 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4618      	mov	r0, r3
 800556e:	f7ff fed7 	bl	8005320 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4618      	mov	r0, r3
 8005578:	f7ff ff0c 	bl	8005394 <LL_ADC_IsInternalRegulatorEnabled>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d115      	bne.n	80055ae <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4618      	mov	r0, r3
 8005588:	f7ff fef0 	bl	800536c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800558c:	4b9f      	ldr	r3, [pc, #636]	; (800580c <HAL_ADC_Init+0x2f0>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	099b      	lsrs	r3, r3, #6
 8005592:	4a9f      	ldr	r2, [pc, #636]	; (8005810 <HAL_ADC_Init+0x2f4>)
 8005594:	fba2 2303 	umull	r2, r3, r2, r3
 8005598:	099b      	lsrs	r3, r3, #6
 800559a:	3301      	adds	r3, #1
 800559c:	005b      	lsls	r3, r3, #1
 800559e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80055a0:	e002      	b.n	80055a8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	3b01      	subs	r3, #1
 80055a6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d1f9      	bne.n	80055a2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4618      	mov	r0, r3
 80055b4:	f7ff feee 	bl	8005394 <LL_ADC_IsInternalRegulatorEnabled>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d10d      	bne.n	80055da <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055c2:	f043 0210 	orr.w	r2, r3, #16
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055ce:	f043 0201 	orr.w	r2, r3, #1
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4618      	mov	r0, r3
 80055e0:	f7ff ff62 	bl	80054a8 <LL_ADC_REG_IsConversionOngoing>
 80055e4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055ea:	f003 0310 	and.w	r3, r3, #16
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	f040 8148 	bne.w	8005884 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	f040 8144 	bne.w	8005884 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005600:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005604:	f043 0202 	orr.w	r2, r3, #2
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4618      	mov	r0, r3
 8005612:	f7ff fefb 	bl	800540c <LL_ADC_IsEnabled>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d141      	bne.n	80056a0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005624:	d004      	beq.n	8005630 <HAL_ADC_Init+0x114>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a7a      	ldr	r2, [pc, #488]	; (8005814 <HAL_ADC_Init+0x2f8>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d10f      	bne.n	8005650 <HAL_ADC_Init+0x134>
 8005630:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005634:	f7ff feea 	bl	800540c <LL_ADC_IsEnabled>
 8005638:	4604      	mov	r4, r0
 800563a:	4876      	ldr	r0, [pc, #472]	; (8005814 <HAL_ADC_Init+0x2f8>)
 800563c:	f7ff fee6 	bl	800540c <LL_ADC_IsEnabled>
 8005640:	4603      	mov	r3, r0
 8005642:	4323      	orrs	r3, r4
 8005644:	2b00      	cmp	r3, #0
 8005646:	bf0c      	ite	eq
 8005648:	2301      	moveq	r3, #1
 800564a:	2300      	movne	r3, #0
 800564c:	b2db      	uxtb	r3, r3
 800564e:	e012      	b.n	8005676 <HAL_ADC_Init+0x15a>
 8005650:	4871      	ldr	r0, [pc, #452]	; (8005818 <HAL_ADC_Init+0x2fc>)
 8005652:	f7ff fedb 	bl	800540c <LL_ADC_IsEnabled>
 8005656:	4604      	mov	r4, r0
 8005658:	4870      	ldr	r0, [pc, #448]	; (800581c <HAL_ADC_Init+0x300>)
 800565a:	f7ff fed7 	bl	800540c <LL_ADC_IsEnabled>
 800565e:	4603      	mov	r3, r0
 8005660:	431c      	orrs	r4, r3
 8005662:	486f      	ldr	r0, [pc, #444]	; (8005820 <HAL_ADC_Init+0x304>)
 8005664:	f7ff fed2 	bl	800540c <LL_ADC_IsEnabled>
 8005668:	4603      	mov	r3, r0
 800566a:	4323      	orrs	r3, r4
 800566c:	2b00      	cmp	r3, #0
 800566e:	bf0c      	ite	eq
 8005670:	2301      	moveq	r3, #1
 8005672:	2300      	movne	r3, #0
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b00      	cmp	r3, #0
 8005678:	d012      	beq.n	80056a0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005682:	d004      	beq.n	800568e <HAL_ADC_Init+0x172>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a62      	ldr	r2, [pc, #392]	; (8005814 <HAL_ADC_Init+0x2f8>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d101      	bne.n	8005692 <HAL_ADC_Init+0x176>
 800568e:	4a65      	ldr	r2, [pc, #404]	; (8005824 <HAL_ADC_Init+0x308>)
 8005690:	e000      	b.n	8005694 <HAL_ADC_Init+0x178>
 8005692:	4a65      	ldr	r2, [pc, #404]	; (8005828 <HAL_ADC_Init+0x30c>)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	4619      	mov	r1, r3
 800569a:	4610      	mov	r0, r2
 800569c:	f7ff fcc0 	bl	8005020 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	7f5b      	ldrb	r3, [r3, #29]
 80056a4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80056aa:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80056b0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80056b6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80056be:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80056c0:	4313      	orrs	r3, r2
 80056c2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d106      	bne.n	80056dc <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d2:	3b01      	subs	r3, #1
 80056d4:	045b      	lsls	r3, r3, #17
 80056d6:	69ba      	ldr	r2, [r7, #24]
 80056d8:	4313      	orrs	r3, r2
 80056da:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d009      	beq.n	80056f8 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e8:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80056f2:	69ba      	ldr	r2, [r7, #24]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	68da      	ldr	r2, [r3, #12]
 80056fe:	4b4b      	ldr	r3, [pc, #300]	; (800582c <HAL_ADC_Init+0x310>)
 8005700:	4013      	ands	r3, r2
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	6812      	ldr	r2, [r2, #0]
 8005706:	69b9      	ldr	r1, [r7, #24]
 8005708:	430b      	orrs	r3, r1
 800570a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	430a      	orrs	r2, r1
 8005720:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4618      	mov	r0, r3
 8005728:	f7ff febe 	bl	80054a8 <LL_ADC_REG_IsConversionOngoing>
 800572c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4618      	mov	r0, r3
 8005734:	f7ff fedf 	bl	80054f6 <LL_ADC_INJ_IsConversionOngoing>
 8005738:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d17f      	bne.n	8005840 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d17c      	bne.n	8005840 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800574a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005752:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005754:	4313      	orrs	r3, r2
 8005756:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005762:	f023 0302 	bic.w	r3, r3, #2
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	6812      	ldr	r2, [r2, #0]
 800576a:	69b9      	ldr	r1, [r7, #24]
 800576c:	430b      	orrs	r3, r1
 800576e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	691b      	ldr	r3, [r3, #16]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d017      	beq.n	80057a8 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	691a      	ldr	r2, [r3, #16]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005786:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005790:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005794:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	6911      	ldr	r1, [r2, #16]
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	6812      	ldr	r2, [r2, #0]
 80057a0:	430b      	orrs	r3, r1
 80057a2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80057a6:	e013      	b.n	80057d0 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	691a      	ldr	r2, [r3, #16]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80057b6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80057c0:	687a      	ldr	r2, [r7, #4]
 80057c2:	6812      	ldr	r2, [r2, #0]
 80057c4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80057c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80057cc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d12a      	bne.n	8005830 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	691b      	ldr	r3, [r3, #16]
 80057e0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80057e4:	f023 0304 	bic.w	r3, r3, #4
 80057e8:	687a      	ldr	r2, [r7, #4]
 80057ea:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80057f0:	4311      	orrs	r1, r2
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80057f6:	4311      	orrs	r1, r2
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80057fc:	430a      	orrs	r2, r1
 80057fe:	431a      	orrs	r2, r3
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f042 0201 	orr.w	r2, r2, #1
 8005808:	611a      	str	r2, [r3, #16]
 800580a:	e019      	b.n	8005840 <HAL_ADC_Init+0x324>
 800580c:	20000044 	.word	0x20000044
 8005810:	053e2d63 	.word	0x053e2d63
 8005814:	50000100 	.word	0x50000100
 8005818:	50000400 	.word	0x50000400
 800581c:	50000500 	.word	0x50000500
 8005820:	50000600 	.word	0x50000600
 8005824:	50000300 	.word	0x50000300
 8005828:	50000700 	.word	0x50000700
 800582c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	691a      	ldr	r2, [r3, #16]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f022 0201 	bic.w	r2, r2, #1
 800583e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	695b      	ldr	r3, [r3, #20]
 8005844:	2b01      	cmp	r3, #1
 8005846:	d10c      	bne.n	8005862 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800584e:	f023 010f 	bic.w	r1, r3, #15
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a1b      	ldr	r3, [r3, #32]
 8005856:	1e5a      	subs	r2, r3, #1
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	430a      	orrs	r2, r1
 800585e:	631a      	str	r2, [r3, #48]	; 0x30
 8005860:	e007      	b.n	8005872 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f022 020f 	bic.w	r2, r2, #15
 8005870:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005876:	f023 0303 	bic.w	r3, r3, #3
 800587a:	f043 0201 	orr.w	r2, r3, #1
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	65da      	str	r2, [r3, #92]	; 0x5c
 8005882:	e007      	b.n	8005894 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005888:	f043 0210 	orr.w	r2, r3, #16
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005894:	7ffb      	ldrb	r3, [r7, #31]
}
 8005896:	4618      	mov	r0, r3
 8005898:	3724      	adds	r7, #36	; 0x24
 800589a:	46bd      	mov	sp, r7
 800589c:	bd90      	pop	{r4, r7, pc}
 800589e:	bf00      	nop

080058a0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b086      	sub	sp, #24
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80058b0:	d004      	beq.n	80058bc <HAL_ADC_Start+0x1c>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a67      	ldr	r2, [pc, #412]	; (8005a54 <HAL_ADC_Start+0x1b4>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d101      	bne.n	80058c0 <HAL_ADC_Start+0x20>
 80058bc:	4b66      	ldr	r3, [pc, #408]	; (8005a58 <HAL_ADC_Start+0x1b8>)
 80058be:	e000      	b.n	80058c2 <HAL_ADC_Start+0x22>
 80058c0:	4b66      	ldr	r3, [pc, #408]	; (8005a5c <HAL_ADC_Start+0x1bc>)
 80058c2:	4618      	mov	r0, r3
 80058c4:	f7ff fd10 	bl	80052e8 <LL_ADC_GetMultimode>
 80058c8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4618      	mov	r0, r3
 80058d0:	f7ff fdea 	bl	80054a8 <LL_ADC_REG_IsConversionOngoing>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	f040 80b4 	bne.w	8005a44 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d101      	bne.n	80058ea <HAL_ADC_Start+0x4a>
 80058e6:	2302      	movs	r3, #2
 80058e8:	e0af      	b.n	8005a4a <HAL_ADC_Start+0x1aa>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2201      	movs	r2, #1
 80058ee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 fefc 	bl	80066f0 <ADC_Enable>
 80058f8:	4603      	mov	r3, r0
 80058fa:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80058fc:	7dfb      	ldrb	r3, [r7, #23]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	f040 809b 	bne.w	8005a3a <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005908:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800590c:	f023 0301 	bic.w	r3, r3, #1
 8005910:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a4d      	ldr	r2, [pc, #308]	; (8005a54 <HAL_ADC_Start+0x1b4>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d009      	beq.n	8005936 <HAL_ADC_Start+0x96>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a4e      	ldr	r2, [pc, #312]	; (8005a60 <HAL_ADC_Start+0x1c0>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d002      	beq.n	8005932 <HAL_ADC_Start+0x92>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	e003      	b.n	800593a <HAL_ADC_Start+0x9a>
 8005932:	4b4c      	ldr	r3, [pc, #304]	; (8005a64 <HAL_ADC_Start+0x1c4>)
 8005934:	e001      	b.n	800593a <HAL_ADC_Start+0x9a>
 8005936:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800593a:	687a      	ldr	r2, [r7, #4]
 800593c:	6812      	ldr	r2, [r2, #0]
 800593e:	4293      	cmp	r3, r2
 8005940:	d002      	beq.n	8005948 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d105      	bne.n	8005954 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800594c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005958:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800595c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005960:	d106      	bne.n	8005970 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005966:	f023 0206 	bic.w	r2, r3, #6
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	661a      	str	r2, [r3, #96]	; 0x60
 800596e:	e002      	b.n	8005976 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2200      	movs	r2, #0
 8005974:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	221c      	movs	r2, #28
 800597c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a32      	ldr	r2, [pc, #200]	; (8005a54 <HAL_ADC_Start+0x1b4>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d009      	beq.n	80059a4 <HAL_ADC_Start+0x104>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a32      	ldr	r2, [pc, #200]	; (8005a60 <HAL_ADC_Start+0x1c0>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d002      	beq.n	80059a0 <HAL_ADC_Start+0x100>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	e003      	b.n	80059a8 <HAL_ADC_Start+0x108>
 80059a0:	4b30      	ldr	r3, [pc, #192]	; (8005a64 <HAL_ADC_Start+0x1c4>)
 80059a2:	e001      	b.n	80059a8 <HAL_ADC_Start+0x108>
 80059a4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	6812      	ldr	r2, [r2, #0]
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d008      	beq.n	80059c2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d005      	beq.n	80059c2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	2b05      	cmp	r3, #5
 80059ba:	d002      	beq.n	80059c2 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	2b09      	cmp	r3, #9
 80059c0:	d114      	bne.n	80059ec <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d007      	beq.n	80059e0 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059d4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80059d8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4618      	mov	r0, r3
 80059e6:	f7ff fd37 	bl	8005458 <LL_ADC_REG_StartConversion>
 80059ea:	e02d      	b.n	8005a48 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059f0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a15      	ldr	r2, [pc, #84]	; (8005a54 <HAL_ADC_Start+0x1b4>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d009      	beq.n	8005a16 <HAL_ADC_Start+0x176>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a16      	ldr	r2, [pc, #88]	; (8005a60 <HAL_ADC_Start+0x1c0>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d002      	beq.n	8005a12 <HAL_ADC_Start+0x172>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	e003      	b.n	8005a1a <HAL_ADC_Start+0x17a>
 8005a12:	4b14      	ldr	r3, [pc, #80]	; (8005a64 <HAL_ADC_Start+0x1c4>)
 8005a14:	e001      	b.n	8005a1a <HAL_ADC_Start+0x17a>
 8005a16:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005a1a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d00f      	beq.n	8005a48 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a2c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005a30:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	65da      	str	r2, [r3, #92]	; 0x5c
 8005a38:	e006      	b.n	8005a48 <HAL_ADC_Start+0x1a8>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8005a42:	e001      	b.n	8005a48 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005a44:	2302      	movs	r3, #2
 8005a46:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005a48:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3718      	adds	r7, #24
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	50000100 	.word	0x50000100
 8005a58:	50000300 	.word	0x50000300
 8005a5c:	50000700 	.word	0x50000700
 8005a60:	50000500 	.word	0x50000500
 8005a64:	50000400 	.word	0x50000400

08005a68 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b084      	sub	sp, #16
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d101      	bne.n	8005a7e <HAL_ADC_Stop+0x16>
 8005a7a:	2302      	movs	r3, #2
 8005a7c:	e023      	b.n	8005ac6 <HAL_ADC_Stop+0x5e>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2201      	movs	r2, #1
 8005a82:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8005a86:	2103      	movs	r1, #3
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 fd75 	bl	8006578 <ADC_ConversionStop>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8005a92:	7bfb      	ldrb	r3, [r7, #15]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d111      	bne.n	8005abc <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f000 fe8b 	bl	80067b4 <ADC_Disable>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8005aa2:	7bfb      	ldrb	r3, [r7, #15]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d109      	bne.n	8005abc <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005ab0:	f023 0301 	bic.w	r3, r3, #1
 8005ab4:	f043 0201 	orr.w	r2, r3, #1
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	65da      	str	r2, [r3, #92]	; 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005ac4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3710      	adds	r7, #16
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
	...

08005ad0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b088      	sub	sp, #32
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005ae2:	d004      	beq.n	8005aee <HAL_ADC_PollForConversion+0x1e>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a77      	ldr	r2, [pc, #476]	; (8005cc8 <HAL_ADC_PollForConversion+0x1f8>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d101      	bne.n	8005af2 <HAL_ADC_PollForConversion+0x22>
 8005aee:	4b77      	ldr	r3, [pc, #476]	; (8005ccc <HAL_ADC_PollForConversion+0x1fc>)
 8005af0:	e000      	b.n	8005af4 <HAL_ADC_PollForConversion+0x24>
 8005af2:	4b77      	ldr	r3, [pc, #476]	; (8005cd0 <HAL_ADC_PollForConversion+0x200>)
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7ff fbf7 	bl	80052e8 <LL_ADC_GetMultimode>
 8005afa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	699b      	ldr	r3, [r3, #24]
 8005b00:	2b08      	cmp	r3, #8
 8005b02:	d102      	bne.n	8005b0a <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8005b04:	2308      	movs	r3, #8
 8005b06:	61fb      	str	r3, [r7, #28]
 8005b08:	e037      	b.n	8005b7a <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d005      	beq.n	8005b1c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	2b05      	cmp	r3, #5
 8005b14:	d002      	beq.n	8005b1c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	2b09      	cmp	r3, #9
 8005b1a:	d111      	bne.n	8005b40 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d007      	beq.n	8005b3a <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b2e:	f043 0220 	orr.w	r2, r3, #32
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e0c1      	b.n	8005cbe <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005b3a:	2304      	movs	r3, #4
 8005b3c:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8005b3e:	e01c      	b.n	8005b7a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005b48:	d004      	beq.n	8005b54 <HAL_ADC_PollForConversion+0x84>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a5e      	ldr	r2, [pc, #376]	; (8005cc8 <HAL_ADC_PollForConversion+0x1f8>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d101      	bne.n	8005b58 <HAL_ADC_PollForConversion+0x88>
 8005b54:	4b5d      	ldr	r3, [pc, #372]	; (8005ccc <HAL_ADC_PollForConversion+0x1fc>)
 8005b56:	e000      	b.n	8005b5a <HAL_ADC_PollForConversion+0x8a>
 8005b58:	4b5d      	ldr	r3, [pc, #372]	; (8005cd0 <HAL_ADC_PollForConversion+0x200>)
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f7ff fbd2 	bl	8005304 <LL_ADC_GetMultiDMATransfer>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d007      	beq.n	8005b76 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b6a:	f043 0220 	orr.w	r2, r3, #32
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e0a3      	b.n	8005cbe <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005b76:	2304      	movs	r3, #4
 8005b78:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8005b7a:	f7ff fa23 	bl	8004fc4 <HAL_GetTick>
 8005b7e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005b80:	e021      	b.n	8005bc6 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b88:	d01d      	beq.n	8005bc6 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8005b8a:	f7ff fa1b 	bl	8004fc4 <HAL_GetTick>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	1ad3      	subs	r3, r2, r3
 8005b94:	683a      	ldr	r2, [r7, #0]
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d302      	bcc.n	8005ba0 <HAL_ADC_PollForConversion+0xd0>
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d112      	bne.n	8005bc6 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	69fb      	ldr	r3, [r7, #28]
 8005ba8:	4013      	ands	r3, r2
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d10b      	bne.n	8005bc6 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bb2:	f043 0204 	orr.w	r2, r3, #4
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 8005bc2:	2303      	movs	r3, #3
 8005bc4:	e07b      	b.n	8005cbe <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	69fb      	ldr	r3, [r7, #28]
 8005bce:	4013      	ands	r3, r2
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d0d6      	beq.n	8005b82 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bd8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7ff faed 	bl	80051c4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005bea:	4603      	mov	r3, r0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d01c      	beq.n	8005c2a <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	7f5b      	ldrb	r3, [r3, #29]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d118      	bne.n	8005c2a <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f003 0308 	and.w	r3, r3, #8
 8005c02:	2b08      	cmp	r3, #8
 8005c04:	d111      	bne.n	8005c2a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d105      	bne.n	8005c2a <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c22:	f043 0201 	orr.w	r2, r3, #1
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a26      	ldr	r2, [pc, #152]	; (8005cc8 <HAL_ADC_PollForConversion+0x1f8>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d009      	beq.n	8005c48 <HAL_ADC_PollForConversion+0x178>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a26      	ldr	r2, [pc, #152]	; (8005cd4 <HAL_ADC_PollForConversion+0x204>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d002      	beq.n	8005c44 <HAL_ADC_PollForConversion+0x174>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	e003      	b.n	8005c4c <HAL_ADC_PollForConversion+0x17c>
 8005c44:	4b24      	ldr	r3, [pc, #144]	; (8005cd8 <HAL_ADC_PollForConversion+0x208>)
 8005c46:	e001      	b.n	8005c4c <HAL_ADC_PollForConversion+0x17c>
 8005c48:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	6812      	ldr	r2, [r2, #0]
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d008      	beq.n	8005c66 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d005      	beq.n	8005c66 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	2b05      	cmp	r3, #5
 8005c5e:	d002      	beq.n	8005c66 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	2b09      	cmp	r3, #9
 8005c64:	d104      	bne.n	8005c70 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	61bb      	str	r3, [r7, #24]
 8005c6e:	e014      	b.n	8005c9a <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a14      	ldr	r2, [pc, #80]	; (8005cc8 <HAL_ADC_PollForConversion+0x1f8>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d009      	beq.n	8005c8e <HAL_ADC_PollForConversion+0x1be>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a15      	ldr	r2, [pc, #84]	; (8005cd4 <HAL_ADC_PollForConversion+0x204>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d002      	beq.n	8005c8a <HAL_ADC_PollForConversion+0x1ba>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	e003      	b.n	8005c92 <HAL_ADC_PollForConversion+0x1c2>
 8005c8a:	4b13      	ldr	r3, [pc, #76]	; (8005cd8 <HAL_ADC_PollForConversion+0x208>)
 8005c8c:	e001      	b.n	8005c92 <HAL_ADC_PollForConversion+0x1c2>
 8005c8e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005c92:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	2b08      	cmp	r3, #8
 8005c9e:	d104      	bne.n	8005caa <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	2208      	movs	r2, #8
 8005ca6:	601a      	str	r2, [r3, #0]
 8005ca8:	e008      	b.n	8005cbc <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d103      	bne.n	8005cbc <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	220c      	movs	r2, #12
 8005cba:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3720      	adds	r7, #32
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	50000100 	.word	0x50000100
 8005ccc:	50000300 	.word	0x50000300
 8005cd0:	50000700 	.word	0x50000700
 8005cd4:	50000500 	.word	0x50000500
 8005cd8:	50000400 	.word	0x50000400

08005cdc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	370c      	adds	r7, #12
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr
	...

08005cf8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b0b6      	sub	sp, #216	; 0xd8
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d02:	2300      	movs	r3, #0
 8005d04:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d102      	bne.n	8005d1c <HAL_ADC_ConfigChannel+0x24>
 8005d16:	2302      	movs	r3, #2
 8005d18:	f000 bc13 	b.w	8006542 <HAL_ADC_ConfigChannel+0x84a>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f7ff fbbd 	bl	80054a8 <LL_ADC_REG_IsConversionOngoing>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f040 83f3 	bne.w	800651c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6818      	ldr	r0, [r3, #0]
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	6859      	ldr	r1, [r3, #4]
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	461a      	mov	r2, r3
 8005d44:	f7ff fa51 	bl	80051ea <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f7ff fbab 	bl	80054a8 <LL_ADC_REG_IsConversionOngoing>
 8005d52:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7ff fbcb 	bl	80054f6 <LL_ADC_INJ_IsConversionOngoing>
 8005d60:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005d64:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	f040 81d9 	bne.w	8006120 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005d6e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	f040 81d4 	bne.w	8006120 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d80:	d10f      	bne.n	8005da2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6818      	ldr	r0, [r3, #0]
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	f7ff fa58 	bl	8005242 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f7ff f9ff 	bl	800519e <LL_ADC_SetSamplingTimeCommonConfig>
 8005da0:	e00e      	b.n	8005dc0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6818      	ldr	r0, [r3, #0]
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	6819      	ldr	r1, [r3, #0]
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	461a      	mov	r2, r3
 8005db0:	f7ff fa47 	bl	8005242 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2100      	movs	r1, #0
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f7ff f9ef 	bl	800519e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	695a      	ldr	r2, [r3, #20]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	68db      	ldr	r3, [r3, #12]
 8005dca:	08db      	lsrs	r3, r3, #3
 8005dcc:	f003 0303 	and.w	r3, r3, #3
 8005dd0:	005b      	lsls	r3, r3, #1
 8005dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	691b      	ldr	r3, [r3, #16]
 8005dde:	2b04      	cmp	r3, #4
 8005de0:	d022      	beq.n	8005e28 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6818      	ldr	r0, [r3, #0]
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	6919      	ldr	r1, [r3, #16]
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005df2:	f7ff f949 	bl	8005088 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6818      	ldr	r0, [r3, #0]
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	6919      	ldr	r1, [r3, #16]
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	699b      	ldr	r3, [r3, #24]
 8005e02:	461a      	mov	r2, r3
 8005e04:	f7ff f995 	bl	8005132 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6818      	ldr	r0, [r3, #0]
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	6919      	ldr	r1, [r3, #16]
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	7f1b      	ldrb	r3, [r3, #28]
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d102      	bne.n	8005e1e <HAL_ADC_ConfigChannel+0x126>
 8005e18:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005e1c:	e000      	b.n	8005e20 <HAL_ADC_ConfigChannel+0x128>
 8005e1e:	2300      	movs	r3, #0
 8005e20:	461a      	mov	r2, r3
 8005e22:	f7ff f9a1 	bl	8005168 <LL_ADC_SetOffsetSaturation>
 8005e26:	e17b      	b.n	8006120 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2100      	movs	r1, #0
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f7ff f94e 	bl	80050d0 <LL_ADC_GetOffsetChannel>
 8005e34:	4603      	mov	r3, r0
 8005e36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d10a      	bne.n	8005e54 <HAL_ADC_ConfigChannel+0x15c>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2100      	movs	r1, #0
 8005e44:	4618      	mov	r0, r3
 8005e46:	f7ff f943 	bl	80050d0 <LL_ADC_GetOffsetChannel>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	0e9b      	lsrs	r3, r3, #26
 8005e4e:	f003 021f 	and.w	r2, r3, #31
 8005e52:	e01e      	b.n	8005e92 <HAL_ADC_ConfigChannel+0x19a>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	2100      	movs	r1, #0
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f7ff f938 	bl	80050d0 <LL_ADC_GetOffsetChannel>
 8005e60:	4603      	mov	r3, r0
 8005e62:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e66:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005e6a:	fa93 f3a3 	rbit	r3, r3
 8005e6e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  return result;
 8005e72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005e76:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  if (value == 0U)
 8005e7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d101      	bne.n	8005e86 <HAL_ADC_ConfigChannel+0x18e>
    return 32U;
 8005e82:	2320      	movs	r3, #32
 8005e84:	e004      	b.n	8005e90 <HAL_ADC_ConfigChannel+0x198>
  return __builtin_clz(value);
 8005e86:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005e8a:	fab3 f383 	clz	r3, r3
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d105      	bne.n	8005eaa <HAL_ADC_ConfigChannel+0x1b2>
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	0e9b      	lsrs	r3, r3, #26
 8005ea4:	f003 031f 	and.w	r3, r3, #31
 8005ea8:	e018      	b.n	8005edc <HAL_ADC_ConfigChannel+0x1e4>
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eb2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005eb6:	fa93 f3a3 	rbit	r3, r3
 8005eba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8005ebe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005ec2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8005ec6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d101      	bne.n	8005ed2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8005ece:	2320      	movs	r3, #32
 8005ed0:	e004      	b.n	8005edc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8005ed2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005ed6:	fab3 f383 	clz	r3, r3
 8005eda:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d106      	bne.n	8005eee <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	2100      	movs	r1, #0
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f7ff f907 	bl	80050fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2101      	movs	r1, #1
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f7ff f8eb 	bl	80050d0 <LL_ADC_GetOffsetChannel>
 8005efa:	4603      	mov	r3, r0
 8005efc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d10a      	bne.n	8005f1a <HAL_ADC_ConfigChannel+0x222>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	2101      	movs	r1, #1
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f7ff f8e0 	bl	80050d0 <LL_ADC_GetOffsetChannel>
 8005f10:	4603      	mov	r3, r0
 8005f12:	0e9b      	lsrs	r3, r3, #26
 8005f14:	f003 021f 	and.w	r2, r3, #31
 8005f18:	e01e      	b.n	8005f58 <HAL_ADC_ConfigChannel+0x260>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	2101      	movs	r1, #1
 8005f20:	4618      	mov	r0, r3
 8005f22:	f7ff f8d5 	bl	80050d0 <LL_ADC_GetOffsetChannel>
 8005f26:	4603      	mov	r3, r0
 8005f28:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f2c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005f30:	fa93 f3a3 	rbit	r3, r3
 8005f34:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8005f38:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005f3c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8005f40:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d101      	bne.n	8005f4c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8005f48:	2320      	movs	r3, #32
 8005f4a:	e004      	b.n	8005f56 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8005f4c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005f50:	fab3 f383 	clz	r3, r3
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d105      	bne.n	8005f70 <HAL_ADC_ConfigChannel+0x278>
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	0e9b      	lsrs	r3, r3, #26
 8005f6a:	f003 031f 	and.w	r3, r3, #31
 8005f6e:	e018      	b.n	8005fa2 <HAL_ADC_ConfigChannel+0x2aa>
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f78:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005f7c:	fa93 f3a3 	rbit	r3, r3
 8005f80:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8005f84:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005f88:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8005f8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d101      	bne.n	8005f98 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8005f94:	2320      	movs	r3, #32
 8005f96:	e004      	b.n	8005fa2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8005f98:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005f9c:	fab3 f383 	clz	r3, r3
 8005fa0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d106      	bne.n	8005fb4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2200      	movs	r2, #0
 8005fac:	2101      	movs	r1, #1
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f7ff f8a4 	bl	80050fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2102      	movs	r1, #2
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f7ff f888 	bl	80050d0 <LL_ADC_GetOffsetChannel>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d10a      	bne.n	8005fe0 <HAL_ADC_ConfigChannel+0x2e8>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2102      	movs	r1, #2
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f7ff f87d 	bl	80050d0 <LL_ADC_GetOffsetChannel>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	0e9b      	lsrs	r3, r3, #26
 8005fda:	f003 021f 	and.w	r2, r3, #31
 8005fde:	e01e      	b.n	800601e <HAL_ADC_ConfigChannel+0x326>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2102      	movs	r1, #2
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f7ff f872 	bl	80050d0 <LL_ADC_GetOffsetChannel>
 8005fec:	4603      	mov	r3, r0
 8005fee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ff2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005ff6:	fa93 f3a3 	rbit	r3, r3
 8005ffa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8005ffe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006002:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8006006:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800600a:	2b00      	cmp	r3, #0
 800600c:	d101      	bne.n	8006012 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800600e:	2320      	movs	r3, #32
 8006010:	e004      	b.n	800601c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8006012:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006016:	fab3 f383 	clz	r3, r3
 800601a:	b2db      	uxtb	r3, r3
 800601c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006026:	2b00      	cmp	r3, #0
 8006028:	d105      	bne.n	8006036 <HAL_ADC_ConfigChannel+0x33e>
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	0e9b      	lsrs	r3, r3, #26
 8006030:	f003 031f 	and.w	r3, r3, #31
 8006034:	e016      	b.n	8006064 <HAL_ADC_ConfigChannel+0x36c>
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800603e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006042:	fa93 f3a3 	rbit	r3, r3
 8006046:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8006048:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800604a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800604e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006052:	2b00      	cmp	r3, #0
 8006054:	d101      	bne.n	800605a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8006056:	2320      	movs	r3, #32
 8006058:	e004      	b.n	8006064 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800605a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800605e:	fab3 f383 	clz	r3, r3
 8006062:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006064:	429a      	cmp	r2, r3
 8006066:	d106      	bne.n	8006076 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2200      	movs	r2, #0
 800606e:	2102      	movs	r1, #2
 8006070:	4618      	mov	r0, r3
 8006072:	f7ff f843 	bl	80050fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	2103      	movs	r1, #3
 800607c:	4618      	mov	r0, r3
 800607e:	f7ff f827 	bl	80050d0 <LL_ADC_GetOffsetChannel>
 8006082:	4603      	mov	r3, r0
 8006084:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006088:	2b00      	cmp	r3, #0
 800608a:	d10a      	bne.n	80060a2 <HAL_ADC_ConfigChannel+0x3aa>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2103      	movs	r1, #3
 8006092:	4618      	mov	r0, r3
 8006094:	f7ff f81c 	bl	80050d0 <LL_ADC_GetOffsetChannel>
 8006098:	4603      	mov	r3, r0
 800609a:	0e9b      	lsrs	r3, r3, #26
 800609c:	f003 021f 	and.w	r2, r3, #31
 80060a0:	e017      	b.n	80060d2 <HAL_ADC_ConfigChannel+0x3da>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2103      	movs	r1, #3
 80060a8:	4618      	mov	r0, r3
 80060aa:	f7ff f811 	bl	80050d0 <LL_ADC_GetOffsetChannel>
 80060ae:	4603      	mov	r3, r0
 80060b0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060b4:	fa93 f3a3 	rbit	r3, r3
 80060b8:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80060ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80060bc:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80060be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d101      	bne.n	80060c8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80060c4:	2320      	movs	r3, #32
 80060c6:	e003      	b.n	80060d0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80060c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80060ca:	fab3 f383 	clz	r3, r3
 80060ce:	b2db      	uxtb	r3, r3
 80060d0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d105      	bne.n	80060ea <HAL_ADC_ConfigChannel+0x3f2>
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	0e9b      	lsrs	r3, r3, #26
 80060e4:	f003 031f 	and.w	r3, r3, #31
 80060e8:	e011      	b.n	800610e <HAL_ADC_ConfigChannel+0x416>
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80060f2:	fa93 f3a3 	rbit	r3, r3
 80060f6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80060f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80060fa:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80060fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d101      	bne.n	8006106 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8006102:	2320      	movs	r3, #32
 8006104:	e003      	b.n	800610e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8006106:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006108:	fab3 f383 	clz	r3, r3
 800610c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800610e:	429a      	cmp	r2, r3
 8006110:	d106      	bne.n	8006120 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2200      	movs	r2, #0
 8006118:	2103      	movs	r1, #3
 800611a:	4618      	mov	r0, r3
 800611c:	f7fe ffee 	bl	80050fc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4618      	mov	r0, r3
 8006126:	f7ff f971 	bl	800540c <LL_ADC_IsEnabled>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	f040 813d 	bne.w	80063ac <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6818      	ldr	r0, [r3, #0]
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	6819      	ldr	r1, [r3, #0]
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	68db      	ldr	r3, [r3, #12]
 800613e:	461a      	mov	r2, r3
 8006140:	f7ff f8aa 	bl	8005298 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	68db      	ldr	r3, [r3, #12]
 8006148:	4aa2      	ldr	r2, [pc, #648]	; (80063d4 <HAL_ADC_ConfigChannel+0x6dc>)
 800614a:	4293      	cmp	r3, r2
 800614c:	f040 812e 	bne.w	80063ac <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800615c:	2b00      	cmp	r3, #0
 800615e:	d10b      	bne.n	8006178 <HAL_ADC_ConfigChannel+0x480>
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	0e9b      	lsrs	r3, r3, #26
 8006166:	3301      	adds	r3, #1
 8006168:	f003 031f 	and.w	r3, r3, #31
 800616c:	2b09      	cmp	r3, #9
 800616e:	bf94      	ite	ls
 8006170:	2301      	movls	r3, #1
 8006172:	2300      	movhi	r3, #0
 8006174:	b2db      	uxtb	r3, r3
 8006176:	e019      	b.n	80061ac <HAL_ADC_ConfigChannel+0x4b4>
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800617e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006180:	fa93 f3a3 	rbit	r3, r3
 8006184:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8006186:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006188:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800618a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800618c:	2b00      	cmp	r3, #0
 800618e:	d101      	bne.n	8006194 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8006190:	2320      	movs	r3, #32
 8006192:	e003      	b.n	800619c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8006194:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006196:	fab3 f383 	clz	r3, r3
 800619a:	b2db      	uxtb	r3, r3
 800619c:	3301      	adds	r3, #1
 800619e:	f003 031f 	and.w	r3, r3, #31
 80061a2:	2b09      	cmp	r3, #9
 80061a4:	bf94      	ite	ls
 80061a6:	2301      	movls	r3, #1
 80061a8:	2300      	movhi	r3, #0
 80061aa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d079      	beq.n	80062a4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d107      	bne.n	80061cc <HAL_ADC_ConfigChannel+0x4d4>
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	0e9b      	lsrs	r3, r3, #26
 80061c2:	3301      	adds	r3, #1
 80061c4:	069b      	lsls	r3, r3, #26
 80061c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80061ca:	e015      	b.n	80061f8 <HAL_ADC_ConfigChannel+0x500>
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061d4:	fa93 f3a3 	rbit	r3, r3
 80061d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80061da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061dc:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80061de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d101      	bne.n	80061e8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80061e4:	2320      	movs	r3, #32
 80061e6:	e003      	b.n	80061f0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80061e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80061ea:	fab3 f383 	clz	r3, r3
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	3301      	adds	r3, #1
 80061f2:	069b      	lsls	r3, r3, #26
 80061f4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006200:	2b00      	cmp	r3, #0
 8006202:	d109      	bne.n	8006218 <HAL_ADC_ConfigChannel+0x520>
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	0e9b      	lsrs	r3, r3, #26
 800620a:	3301      	adds	r3, #1
 800620c:	f003 031f 	and.w	r3, r3, #31
 8006210:	2101      	movs	r1, #1
 8006212:	fa01 f303 	lsl.w	r3, r1, r3
 8006216:	e017      	b.n	8006248 <HAL_ADC_ConfigChannel+0x550>
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800621e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006220:	fa93 f3a3 	rbit	r3, r3
 8006224:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8006226:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006228:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800622a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800622c:	2b00      	cmp	r3, #0
 800622e:	d101      	bne.n	8006234 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8006230:	2320      	movs	r3, #32
 8006232:	e003      	b.n	800623c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8006234:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006236:	fab3 f383 	clz	r3, r3
 800623a:	b2db      	uxtb	r3, r3
 800623c:	3301      	adds	r3, #1
 800623e:	f003 031f 	and.w	r3, r3, #31
 8006242:	2101      	movs	r1, #1
 8006244:	fa01 f303 	lsl.w	r3, r1, r3
 8006248:	ea42 0103 	orr.w	r1, r2, r3
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006254:	2b00      	cmp	r3, #0
 8006256:	d10a      	bne.n	800626e <HAL_ADC_ConfigChannel+0x576>
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	0e9b      	lsrs	r3, r3, #26
 800625e:	3301      	adds	r3, #1
 8006260:	f003 021f 	and.w	r2, r3, #31
 8006264:	4613      	mov	r3, r2
 8006266:	005b      	lsls	r3, r3, #1
 8006268:	4413      	add	r3, r2
 800626a:	051b      	lsls	r3, r3, #20
 800626c:	e018      	b.n	80062a0 <HAL_ADC_ConfigChannel+0x5a8>
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006276:	fa93 f3a3 	rbit	r3, r3
 800627a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800627c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800627e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8006280:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006282:	2b00      	cmp	r3, #0
 8006284:	d101      	bne.n	800628a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8006286:	2320      	movs	r3, #32
 8006288:	e003      	b.n	8006292 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800628a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800628c:	fab3 f383 	clz	r3, r3
 8006290:	b2db      	uxtb	r3, r3
 8006292:	3301      	adds	r3, #1
 8006294:	f003 021f 	and.w	r2, r3, #31
 8006298:	4613      	mov	r3, r2
 800629a:	005b      	lsls	r3, r3, #1
 800629c:	4413      	add	r3, r2
 800629e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80062a0:	430b      	orrs	r3, r1
 80062a2:	e07e      	b.n	80063a2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d107      	bne.n	80062c0 <HAL_ADC_ConfigChannel+0x5c8>
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	0e9b      	lsrs	r3, r3, #26
 80062b6:	3301      	adds	r3, #1
 80062b8:	069b      	lsls	r3, r3, #26
 80062ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80062be:	e015      	b.n	80062ec <HAL_ADC_ConfigChannel+0x5f4>
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062c8:	fa93 f3a3 	rbit	r3, r3
 80062cc:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80062ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80062d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d101      	bne.n	80062dc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80062d8:	2320      	movs	r3, #32
 80062da:	e003      	b.n	80062e4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80062dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062de:	fab3 f383 	clz	r3, r3
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	3301      	adds	r3, #1
 80062e6:	069b      	lsls	r3, r3, #26
 80062e8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d109      	bne.n	800630c <HAL_ADC_ConfigChannel+0x614>
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	0e9b      	lsrs	r3, r3, #26
 80062fe:	3301      	adds	r3, #1
 8006300:	f003 031f 	and.w	r3, r3, #31
 8006304:	2101      	movs	r1, #1
 8006306:	fa01 f303 	lsl.w	r3, r1, r3
 800630a:	e017      	b.n	800633c <HAL_ADC_ConfigChannel+0x644>
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006312:	6a3b      	ldr	r3, [r7, #32]
 8006314:	fa93 f3a3 	rbit	r3, r3
 8006318:	61fb      	str	r3, [r7, #28]
  return result;
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800631e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006320:	2b00      	cmp	r3, #0
 8006322:	d101      	bne.n	8006328 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8006324:	2320      	movs	r3, #32
 8006326:	e003      	b.n	8006330 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8006328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632a:	fab3 f383 	clz	r3, r3
 800632e:	b2db      	uxtb	r3, r3
 8006330:	3301      	adds	r3, #1
 8006332:	f003 031f 	and.w	r3, r3, #31
 8006336:	2101      	movs	r1, #1
 8006338:	fa01 f303 	lsl.w	r3, r1, r3
 800633c:	ea42 0103 	orr.w	r1, r2, r3
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006348:	2b00      	cmp	r3, #0
 800634a:	d10d      	bne.n	8006368 <HAL_ADC_ConfigChannel+0x670>
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	0e9b      	lsrs	r3, r3, #26
 8006352:	3301      	adds	r3, #1
 8006354:	f003 021f 	and.w	r2, r3, #31
 8006358:	4613      	mov	r3, r2
 800635a:	005b      	lsls	r3, r3, #1
 800635c:	4413      	add	r3, r2
 800635e:	3b1e      	subs	r3, #30
 8006360:	051b      	lsls	r3, r3, #20
 8006362:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006366:	e01b      	b.n	80063a0 <HAL_ADC_ConfigChannel+0x6a8>
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	fa93 f3a3 	rbit	r3, r3
 8006374:	613b      	str	r3, [r7, #16]
  return result;
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d101      	bne.n	8006384 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8006380:	2320      	movs	r3, #32
 8006382:	e003      	b.n	800638c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	fab3 f383 	clz	r3, r3
 800638a:	b2db      	uxtb	r3, r3
 800638c:	3301      	adds	r3, #1
 800638e:	f003 021f 	and.w	r2, r3, #31
 8006392:	4613      	mov	r3, r2
 8006394:	005b      	lsls	r3, r3, #1
 8006396:	4413      	add	r3, r2
 8006398:	3b1e      	subs	r3, #30
 800639a:	051b      	lsls	r3, r3, #20
 800639c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80063a0:	430b      	orrs	r3, r1
 80063a2:	683a      	ldr	r2, [r7, #0]
 80063a4:	6892      	ldr	r2, [r2, #8]
 80063a6:	4619      	mov	r1, r3
 80063a8:	f7fe ff4b 	bl	8005242 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	4b09      	ldr	r3, [pc, #36]	; (80063d8 <HAL_ADC_ConfigChannel+0x6e0>)
 80063b2:	4013      	ands	r3, r2
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	f000 80be 	beq.w	8006536 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80063c2:	d004      	beq.n	80063ce <HAL_ADC_ConfigChannel+0x6d6>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a04      	ldr	r2, [pc, #16]	; (80063dc <HAL_ADC_ConfigChannel+0x6e4>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d10a      	bne.n	80063e4 <HAL_ADC_ConfigChannel+0x6ec>
 80063ce:	4b04      	ldr	r3, [pc, #16]	; (80063e0 <HAL_ADC_ConfigChannel+0x6e8>)
 80063d0:	e009      	b.n	80063e6 <HAL_ADC_ConfigChannel+0x6ee>
 80063d2:	bf00      	nop
 80063d4:	407f0000 	.word	0x407f0000
 80063d8:	80080000 	.word	0x80080000
 80063dc:	50000100 	.word	0x50000100
 80063e0:	50000300 	.word	0x50000300
 80063e4:	4b59      	ldr	r3, [pc, #356]	; (800654c <HAL_ADC_ConfigChannel+0x854>)
 80063e6:	4618      	mov	r0, r3
 80063e8:	f7fe fe40 	bl	800506c <LL_ADC_GetCommonPathInternalCh>
 80063ec:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a56      	ldr	r2, [pc, #344]	; (8006550 <HAL_ADC_ConfigChannel+0x858>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d004      	beq.n	8006404 <HAL_ADC_ConfigChannel+0x70c>
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a55      	ldr	r2, [pc, #340]	; (8006554 <HAL_ADC_ConfigChannel+0x85c>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d13a      	bne.n	800647a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006404:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006408:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800640c:	2b00      	cmp	r3, #0
 800640e:	d134      	bne.n	800647a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006418:	d005      	beq.n	8006426 <HAL_ADC_ConfigChannel+0x72e>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a4e      	ldr	r2, [pc, #312]	; (8006558 <HAL_ADC_ConfigChannel+0x860>)
 8006420:	4293      	cmp	r3, r2
 8006422:	f040 8085 	bne.w	8006530 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800642e:	d004      	beq.n	800643a <HAL_ADC_ConfigChannel+0x742>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a49      	ldr	r2, [pc, #292]	; (800655c <HAL_ADC_ConfigChannel+0x864>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d101      	bne.n	800643e <HAL_ADC_ConfigChannel+0x746>
 800643a:	4a49      	ldr	r2, [pc, #292]	; (8006560 <HAL_ADC_ConfigChannel+0x868>)
 800643c:	e000      	b.n	8006440 <HAL_ADC_ConfigChannel+0x748>
 800643e:	4a43      	ldr	r2, [pc, #268]	; (800654c <HAL_ADC_ConfigChannel+0x854>)
 8006440:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006444:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006448:	4619      	mov	r1, r3
 800644a:	4610      	mov	r0, r2
 800644c:	f7fe fdfb 	bl	8005046 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006450:	4b44      	ldr	r3, [pc, #272]	; (8006564 <HAL_ADC_ConfigChannel+0x86c>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	099b      	lsrs	r3, r3, #6
 8006456:	4a44      	ldr	r2, [pc, #272]	; (8006568 <HAL_ADC_ConfigChannel+0x870>)
 8006458:	fba2 2303 	umull	r2, r3, r2, r3
 800645c:	099b      	lsrs	r3, r3, #6
 800645e:	1c5a      	adds	r2, r3, #1
 8006460:	4613      	mov	r3, r2
 8006462:	005b      	lsls	r3, r3, #1
 8006464:	4413      	add	r3, r2
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800646a:	e002      	b.n	8006472 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	3b01      	subs	r3, #1
 8006470:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d1f9      	bne.n	800646c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006478:	e05a      	b.n	8006530 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a3b      	ldr	r2, [pc, #236]	; (800656c <HAL_ADC_ConfigChannel+0x874>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d125      	bne.n	80064d0 <HAL_ADC_ConfigChannel+0x7d8>
 8006484:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006488:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d11f      	bne.n	80064d0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a31      	ldr	r2, [pc, #196]	; (800655c <HAL_ADC_ConfigChannel+0x864>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d104      	bne.n	80064a4 <HAL_ADC_ConfigChannel+0x7ac>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a34      	ldr	r2, [pc, #208]	; (8006570 <HAL_ADC_ConfigChannel+0x878>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d047      	beq.n	8006534 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80064ac:	d004      	beq.n	80064b8 <HAL_ADC_ConfigChannel+0x7c0>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a2a      	ldr	r2, [pc, #168]	; (800655c <HAL_ADC_ConfigChannel+0x864>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d101      	bne.n	80064bc <HAL_ADC_ConfigChannel+0x7c4>
 80064b8:	4a29      	ldr	r2, [pc, #164]	; (8006560 <HAL_ADC_ConfigChannel+0x868>)
 80064ba:	e000      	b.n	80064be <HAL_ADC_ConfigChannel+0x7c6>
 80064bc:	4a23      	ldr	r2, [pc, #140]	; (800654c <HAL_ADC_ConfigChannel+0x854>)
 80064be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80064c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80064c6:	4619      	mov	r1, r3
 80064c8:	4610      	mov	r0, r2
 80064ca:	f7fe fdbc 	bl	8005046 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80064ce:	e031      	b.n	8006534 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a27      	ldr	r2, [pc, #156]	; (8006574 <HAL_ADC_ConfigChannel+0x87c>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d12d      	bne.n	8006536 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80064da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80064de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d127      	bne.n	8006536 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a1c      	ldr	r2, [pc, #112]	; (800655c <HAL_ADC_ConfigChannel+0x864>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d022      	beq.n	8006536 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80064f8:	d004      	beq.n	8006504 <HAL_ADC_ConfigChannel+0x80c>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a17      	ldr	r2, [pc, #92]	; (800655c <HAL_ADC_ConfigChannel+0x864>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d101      	bne.n	8006508 <HAL_ADC_ConfigChannel+0x810>
 8006504:	4a16      	ldr	r2, [pc, #88]	; (8006560 <HAL_ADC_ConfigChannel+0x868>)
 8006506:	e000      	b.n	800650a <HAL_ADC_ConfigChannel+0x812>
 8006508:	4a10      	ldr	r2, [pc, #64]	; (800654c <HAL_ADC_ConfigChannel+0x854>)
 800650a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800650e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006512:	4619      	mov	r1, r3
 8006514:	4610      	mov	r0, r2
 8006516:	f7fe fd96 	bl	8005046 <LL_ADC_SetCommonPathInternalCh>
 800651a:	e00c      	b.n	8006536 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006520:	f043 0220 	orr.w	r2, r3, #32
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800652e:	e002      	b.n	8006536 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006530:	bf00      	nop
 8006532:	e000      	b.n	8006536 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006534:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800653e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8006542:	4618      	mov	r0, r3
 8006544:	37d8      	adds	r7, #216	; 0xd8
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	50000700 	.word	0x50000700
 8006550:	c3210000 	.word	0xc3210000
 8006554:	90c00010 	.word	0x90c00010
 8006558:	50000600 	.word	0x50000600
 800655c:	50000100 	.word	0x50000100
 8006560:	50000300 	.word	0x50000300
 8006564:	20000044 	.word	0x20000044
 8006568:	053e2d63 	.word	0x053e2d63
 800656c:	c7520000 	.word	0xc7520000
 8006570:	50000500 	.word	0x50000500
 8006574:	cb840000 	.word	0xcb840000

08006578 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b088      	sub	sp, #32
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8006582:	2300      	movs	r3, #0
 8006584:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4618      	mov	r0, r3
 8006590:	f7fe ff8a 	bl	80054a8 <LL_ADC_REG_IsConversionOngoing>
 8006594:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4618      	mov	r0, r3
 800659c:	f7fe ffab 	bl	80054f6 <LL_ADC_INJ_IsConversionOngoing>
 80065a0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d103      	bne.n	80065b0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	f000 8098 	beq.w	80066e0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	68db      	ldr	r3, [r3, #12]
 80065b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d02a      	beq.n	8006614 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	7f5b      	ldrb	r3, [r3, #29]
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d126      	bne.n	8006614 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	7f1b      	ldrb	r3, [r3, #28]
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d122      	bne.n	8006614 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80065ce:	2301      	movs	r3, #1
 80065d0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80065d2:	e014      	b.n	80065fe <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80065d4:	69fb      	ldr	r3, [r7, #28]
 80065d6:	4a45      	ldr	r2, [pc, #276]	; (80066ec <ADC_ConversionStop+0x174>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d90d      	bls.n	80065f8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065e0:	f043 0210 	orr.w	r2, r3, #16
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065ec:	f043 0201 	orr.w	r2, r3, #1
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	e074      	b.n	80066e2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	3301      	adds	r3, #1
 80065fc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006608:	2b40      	cmp	r3, #64	; 0x40
 800660a:	d1e3      	bne.n	80065d4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	2240      	movs	r2, #64	; 0x40
 8006612:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	2b02      	cmp	r3, #2
 8006618:	d014      	beq.n	8006644 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4618      	mov	r0, r3
 8006620:	f7fe ff42 	bl	80054a8 <LL_ADC_REG_IsConversionOngoing>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d00c      	beq.n	8006644 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4618      	mov	r0, r3
 8006630:	f7fe feff 	bl	8005432 <LL_ADC_IsDisableOngoing>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d104      	bne.n	8006644 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4618      	mov	r0, r3
 8006640:	f7fe ff1e 	bl	8005480 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8006644:	69bb      	ldr	r3, [r7, #24]
 8006646:	2b01      	cmp	r3, #1
 8006648:	d014      	beq.n	8006674 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4618      	mov	r0, r3
 8006650:	f7fe ff51 	bl	80054f6 <LL_ADC_INJ_IsConversionOngoing>
 8006654:	4603      	mov	r3, r0
 8006656:	2b00      	cmp	r3, #0
 8006658:	d00c      	beq.n	8006674 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4618      	mov	r0, r3
 8006660:	f7fe fee7 	bl	8005432 <LL_ADC_IsDisableOngoing>
 8006664:	4603      	mov	r3, r0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d104      	bne.n	8006674 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4618      	mov	r0, r3
 8006670:	f7fe ff2d 	bl	80054ce <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8006674:	69bb      	ldr	r3, [r7, #24]
 8006676:	2b02      	cmp	r3, #2
 8006678:	d005      	beq.n	8006686 <ADC_ConversionStop+0x10e>
 800667a:	69bb      	ldr	r3, [r7, #24]
 800667c:	2b03      	cmp	r3, #3
 800667e:	d105      	bne.n	800668c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8006680:	230c      	movs	r3, #12
 8006682:	617b      	str	r3, [r7, #20]
        break;
 8006684:	e005      	b.n	8006692 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8006686:	2308      	movs	r3, #8
 8006688:	617b      	str	r3, [r7, #20]
        break;
 800668a:	e002      	b.n	8006692 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800668c:	2304      	movs	r3, #4
 800668e:	617b      	str	r3, [r7, #20]
        break;
 8006690:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8006692:	f7fe fc97 	bl	8004fc4 <HAL_GetTick>
 8006696:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006698:	e01b      	b.n	80066d2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800669a:	f7fe fc93 	bl	8004fc4 <HAL_GetTick>
 800669e:	4602      	mov	r2, r0
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	1ad3      	subs	r3, r2, r3
 80066a4:	2b05      	cmp	r3, #5
 80066a6:	d914      	bls.n	80066d2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	689a      	ldr	r2, [r3, #8]
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	4013      	ands	r3, r2
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d00d      	beq.n	80066d2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066ba:	f043 0210 	orr.w	r2, r3, #16
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066c6:	f043 0201 	orr.w	r2, r3, #1
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80066ce:	2301      	movs	r3, #1
 80066d0:	e007      	b.n	80066e2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	689a      	ldr	r2, [r3, #8]
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	4013      	ands	r3, r2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d1dc      	bne.n	800669a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3720      	adds	r7, #32
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	a33fffff 	.word	0xa33fffff

080066f0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b084      	sub	sp, #16
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4618      	mov	r0, r3
 80066fe:	f7fe fe85 	bl	800540c <LL_ADC_IsEnabled>
 8006702:	4603      	mov	r3, r0
 8006704:	2b00      	cmp	r3, #0
 8006706:	d14d      	bne.n	80067a4 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	689a      	ldr	r2, [r3, #8]
 800670e:	4b28      	ldr	r3, [pc, #160]	; (80067b0 <ADC_Enable+0xc0>)
 8006710:	4013      	ands	r3, r2
 8006712:	2b00      	cmp	r3, #0
 8006714:	d00d      	beq.n	8006732 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800671a:	f043 0210 	orr.w	r2, r3, #16
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006726:	f043 0201 	orr.w	r2, r3, #1
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e039      	b.n	80067a6 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4618      	mov	r0, r3
 8006738:	f7fe fe40 	bl	80053bc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800673c:	f7fe fc42 	bl	8004fc4 <HAL_GetTick>
 8006740:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006742:	e028      	b.n	8006796 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4618      	mov	r0, r3
 800674a:	f7fe fe5f 	bl	800540c <LL_ADC_IsEnabled>
 800674e:	4603      	mov	r3, r0
 8006750:	2b00      	cmp	r3, #0
 8006752:	d104      	bne.n	800675e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4618      	mov	r0, r3
 800675a:	f7fe fe2f 	bl	80053bc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800675e:	f7fe fc31 	bl	8004fc4 <HAL_GetTick>
 8006762:	4602      	mov	r2, r0
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	1ad3      	subs	r3, r2, r3
 8006768:	2b02      	cmp	r3, #2
 800676a:	d914      	bls.n	8006796 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f003 0301 	and.w	r3, r3, #1
 8006776:	2b01      	cmp	r3, #1
 8006778:	d00d      	beq.n	8006796 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800677e:	f043 0210 	orr.w	r2, r3, #16
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800678a:	f043 0201 	orr.w	r2, r3, #1
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	e007      	b.n	80067a6 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f003 0301 	and.w	r3, r3, #1
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d1cf      	bne.n	8006744 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80067a4:	2300      	movs	r3, #0
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3710      	adds	r7, #16
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	8000003f 	.word	0x8000003f

080067b4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b084      	sub	sp, #16
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4618      	mov	r0, r3
 80067c2:	f7fe fe36 	bl	8005432 <LL_ADC_IsDisableOngoing>
 80067c6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4618      	mov	r0, r3
 80067ce:	f7fe fe1d 	bl	800540c <LL_ADC_IsEnabled>
 80067d2:	4603      	mov	r3, r0
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d047      	beq.n	8006868 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d144      	bne.n	8006868 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	f003 030d 	and.w	r3, r3, #13
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d10c      	bne.n	8006806 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4618      	mov	r0, r3
 80067f2:	f7fe fdf7 	bl	80053e4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	2203      	movs	r2, #3
 80067fc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80067fe:	f7fe fbe1 	bl	8004fc4 <HAL_GetTick>
 8006802:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006804:	e029      	b.n	800685a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800680a:	f043 0210 	orr.w	r2, r3, #16
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006816:	f043 0201 	orr.w	r2, r3, #1
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	e023      	b.n	800686a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006822:	f7fe fbcf 	bl	8004fc4 <HAL_GetTick>
 8006826:	4602      	mov	r2, r0
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	1ad3      	subs	r3, r2, r3
 800682c:	2b02      	cmp	r3, #2
 800682e:	d914      	bls.n	800685a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	f003 0301 	and.w	r3, r3, #1
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00d      	beq.n	800685a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006842:	f043 0210 	orr.w	r2, r3, #16
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800684e:	f043 0201 	orr.w	r2, r3, #1
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	e007      	b.n	800686a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	689b      	ldr	r3, [r3, #8]
 8006860:	f003 0301 	and.w	r3, r3, #1
 8006864:	2b00      	cmp	r3, #0
 8006866:	d1dc      	bne.n	8006822 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006868:	2300      	movs	r3, #0
}
 800686a:	4618      	mov	r0, r3
 800686c:	3710      	adds	r7, #16
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}

08006872 <LL_ADC_IsEnabled>:
{
 8006872:	b480      	push	{r7}
 8006874:	b083      	sub	sp, #12
 8006876:	af00      	add	r7, sp, #0
 8006878:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	f003 0301 	and.w	r3, r3, #1
 8006882:	2b01      	cmp	r3, #1
 8006884:	d101      	bne.n	800688a <LL_ADC_IsEnabled+0x18>
 8006886:	2301      	movs	r3, #1
 8006888:	e000      	b.n	800688c <LL_ADC_IsEnabled+0x1a>
 800688a:	2300      	movs	r3, #0
}
 800688c:	4618      	mov	r0, r3
 800688e:	370c      	adds	r7, #12
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr

08006898 <LL_ADC_REG_IsConversionOngoing>:
{
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	f003 0304 	and.w	r3, r3, #4
 80068a8:	2b04      	cmp	r3, #4
 80068aa:	d101      	bne.n	80068b0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80068ac:	2301      	movs	r3, #1
 80068ae:	e000      	b.n	80068b2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	370c      	adds	r7, #12
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr
	...

080068c0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80068c0:	b590      	push	{r4, r7, lr}
 80068c2:	b0a1      	sub	sp, #132	; 0x84
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
 80068c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80068ca:	2300      	movs	r3, #0
 80068cc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d101      	bne.n	80068de <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80068da:	2302      	movs	r3, #2
 80068dc:	e0e7      	b.n	8006aae <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2201      	movs	r2, #1
 80068e2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80068e6:	2300      	movs	r3, #0
 80068e8:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80068ea:	2300      	movs	r3, #0
 80068ec:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80068f6:	d102      	bne.n	80068fe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80068f8:	4b6f      	ldr	r3, [pc, #444]	; (8006ab8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80068fa:	60bb      	str	r3, [r7, #8]
 80068fc:	e009      	b.n	8006912 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a6e      	ldr	r2, [pc, #440]	; (8006abc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d102      	bne.n	800690e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8006908:	4b6d      	ldr	r3, [pc, #436]	; (8006ac0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800690a:	60bb      	str	r3, [r7, #8]
 800690c:	e001      	b.n	8006912 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800690e:	2300      	movs	r3, #0
 8006910:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d10b      	bne.n	8006930 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800691c:	f043 0220 	orr.w	r2, r3, #32
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800692c:	2301      	movs	r3, #1
 800692e:	e0be      	b.n	8006aae <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	4618      	mov	r0, r3
 8006934:	f7ff ffb0 	bl	8006898 <LL_ADC_REG_IsConversionOngoing>
 8006938:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4618      	mov	r0, r3
 8006940:	f7ff ffaa 	bl	8006898 <LL_ADC_REG_IsConversionOngoing>
 8006944:	4603      	mov	r3, r0
 8006946:	2b00      	cmp	r3, #0
 8006948:	f040 80a0 	bne.w	8006a8c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800694c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800694e:	2b00      	cmp	r3, #0
 8006950:	f040 809c 	bne.w	8006a8c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800695c:	d004      	beq.n	8006968 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a55      	ldr	r2, [pc, #340]	; (8006ab8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d101      	bne.n	800696c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8006968:	4b56      	ldr	r3, [pc, #344]	; (8006ac4 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800696a:	e000      	b.n	800696e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800696c:	4b56      	ldr	r3, [pc, #344]	; (8006ac8 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800696e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d04b      	beq.n	8006a10 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006978:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	6859      	ldr	r1, [r3, #4]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800698a:	035b      	lsls	r3, r3, #13
 800698c:	430b      	orrs	r3, r1
 800698e:	431a      	orrs	r2, r3
 8006990:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006992:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800699c:	d004      	beq.n	80069a8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a45      	ldr	r2, [pc, #276]	; (8006ab8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d10f      	bne.n	80069c8 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80069a8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80069ac:	f7ff ff61 	bl	8006872 <LL_ADC_IsEnabled>
 80069b0:	4604      	mov	r4, r0
 80069b2:	4841      	ldr	r0, [pc, #260]	; (8006ab8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80069b4:	f7ff ff5d 	bl	8006872 <LL_ADC_IsEnabled>
 80069b8:	4603      	mov	r3, r0
 80069ba:	4323      	orrs	r3, r4
 80069bc:	2b00      	cmp	r3, #0
 80069be:	bf0c      	ite	eq
 80069c0:	2301      	moveq	r3, #1
 80069c2:	2300      	movne	r3, #0
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	e012      	b.n	80069ee <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80069c8:	483c      	ldr	r0, [pc, #240]	; (8006abc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80069ca:	f7ff ff52 	bl	8006872 <LL_ADC_IsEnabled>
 80069ce:	4604      	mov	r4, r0
 80069d0:	483b      	ldr	r0, [pc, #236]	; (8006ac0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80069d2:	f7ff ff4e 	bl	8006872 <LL_ADC_IsEnabled>
 80069d6:	4603      	mov	r3, r0
 80069d8:	431c      	orrs	r4, r3
 80069da:	483c      	ldr	r0, [pc, #240]	; (8006acc <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80069dc:	f7ff ff49 	bl	8006872 <LL_ADC_IsEnabled>
 80069e0:	4603      	mov	r3, r0
 80069e2:	4323      	orrs	r3, r4
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	bf0c      	ite	eq
 80069e8:	2301      	moveq	r3, #1
 80069ea:	2300      	movne	r3, #0
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d056      	beq.n	8006aa0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80069f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80069fa:	f023 030f 	bic.w	r3, r3, #15
 80069fe:	683a      	ldr	r2, [r7, #0]
 8006a00:	6811      	ldr	r1, [r2, #0]
 8006a02:	683a      	ldr	r2, [r7, #0]
 8006a04:	6892      	ldr	r2, [r2, #8]
 8006a06:	430a      	orrs	r2, r1
 8006a08:	431a      	orrs	r2, r3
 8006a0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a0c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006a0e:	e047      	b.n	8006aa0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006a10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006a18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a1a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006a24:	d004      	beq.n	8006a30 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a23      	ldr	r2, [pc, #140]	; (8006ab8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d10f      	bne.n	8006a50 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8006a30:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006a34:	f7ff ff1d 	bl	8006872 <LL_ADC_IsEnabled>
 8006a38:	4604      	mov	r4, r0
 8006a3a:	481f      	ldr	r0, [pc, #124]	; (8006ab8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006a3c:	f7ff ff19 	bl	8006872 <LL_ADC_IsEnabled>
 8006a40:	4603      	mov	r3, r0
 8006a42:	4323      	orrs	r3, r4
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	bf0c      	ite	eq
 8006a48:	2301      	moveq	r3, #1
 8006a4a:	2300      	movne	r3, #0
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	e012      	b.n	8006a76 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8006a50:	481a      	ldr	r0, [pc, #104]	; (8006abc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8006a52:	f7ff ff0e 	bl	8006872 <LL_ADC_IsEnabled>
 8006a56:	4604      	mov	r4, r0
 8006a58:	4819      	ldr	r0, [pc, #100]	; (8006ac0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006a5a:	f7ff ff0a 	bl	8006872 <LL_ADC_IsEnabled>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	431c      	orrs	r4, r3
 8006a62:	481a      	ldr	r0, [pc, #104]	; (8006acc <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8006a64:	f7ff ff05 	bl	8006872 <LL_ADC_IsEnabled>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	4323      	orrs	r3, r4
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	bf0c      	ite	eq
 8006a70:	2301      	moveq	r3, #1
 8006a72:	2300      	movne	r3, #0
 8006a74:	b2db      	uxtb	r3, r3
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d012      	beq.n	8006aa0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006a7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006a82:	f023 030f 	bic.w	r3, r3, #15
 8006a86:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006a88:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006a8a:	e009      	b.n	8006aa0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a90:	f043 0220 	orr.w	r2, r3, #32
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8006a9e:	e000      	b.n	8006aa2 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006aa0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8006aaa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3784      	adds	r7, #132	; 0x84
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd90      	pop	{r4, r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	50000100 	.word	0x50000100
 8006abc:	50000400 	.word	0x50000400
 8006ac0:	50000500 	.word	0x50000500
 8006ac4:	50000300 	.word	0x50000300
 8006ac8:	50000700 	.word	0x50000700
 8006acc:	50000600 	.word	0x50000600

08006ad0 <__NVIC_SetPriorityGrouping>:
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b085      	sub	sp, #20
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f003 0307 	and.w	r3, r3, #7
 8006ade:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006ae0:	4b0c      	ldr	r3, [pc, #48]	; (8006b14 <__NVIC_SetPriorityGrouping+0x44>)
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006ae6:	68ba      	ldr	r2, [r7, #8]
 8006ae8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006aec:	4013      	ands	r3, r2
 8006aee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006af8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006afc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006b02:	4a04      	ldr	r2, [pc, #16]	; (8006b14 <__NVIC_SetPriorityGrouping+0x44>)
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	60d3      	str	r3, [r2, #12]
}
 8006b08:	bf00      	nop
 8006b0a:	3714      	adds	r7, #20
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr
 8006b14:	e000ed00 	.word	0xe000ed00

08006b18 <__NVIC_GetPriorityGrouping>:
{
 8006b18:	b480      	push	{r7}
 8006b1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006b1c:	4b04      	ldr	r3, [pc, #16]	; (8006b30 <__NVIC_GetPriorityGrouping+0x18>)
 8006b1e:	68db      	ldr	r3, [r3, #12]
 8006b20:	0a1b      	lsrs	r3, r3, #8
 8006b22:	f003 0307 	and.w	r3, r3, #7
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr
 8006b30:	e000ed00 	.word	0xe000ed00

08006b34 <__NVIC_EnableIRQ>:
{
 8006b34:	b480      	push	{r7}
 8006b36:	b083      	sub	sp, #12
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	db0b      	blt.n	8006b5e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b46:	79fb      	ldrb	r3, [r7, #7]
 8006b48:	f003 021f 	and.w	r2, r3, #31
 8006b4c:	4907      	ldr	r1, [pc, #28]	; (8006b6c <__NVIC_EnableIRQ+0x38>)
 8006b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b52:	095b      	lsrs	r3, r3, #5
 8006b54:	2001      	movs	r0, #1
 8006b56:	fa00 f202 	lsl.w	r2, r0, r2
 8006b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006b5e:	bf00      	nop
 8006b60:	370c      	adds	r7, #12
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr
 8006b6a:	bf00      	nop
 8006b6c:	e000e100 	.word	0xe000e100

08006b70 <__NVIC_SetPriority>:
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	4603      	mov	r3, r0
 8006b78:	6039      	str	r1, [r7, #0]
 8006b7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	db0a      	blt.n	8006b9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	b2da      	uxtb	r2, r3
 8006b88:	490c      	ldr	r1, [pc, #48]	; (8006bbc <__NVIC_SetPriority+0x4c>)
 8006b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b8e:	0112      	lsls	r2, r2, #4
 8006b90:	b2d2      	uxtb	r2, r2
 8006b92:	440b      	add	r3, r1
 8006b94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006b98:	e00a      	b.n	8006bb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	b2da      	uxtb	r2, r3
 8006b9e:	4908      	ldr	r1, [pc, #32]	; (8006bc0 <__NVIC_SetPriority+0x50>)
 8006ba0:	79fb      	ldrb	r3, [r7, #7]
 8006ba2:	f003 030f 	and.w	r3, r3, #15
 8006ba6:	3b04      	subs	r3, #4
 8006ba8:	0112      	lsls	r2, r2, #4
 8006baa:	b2d2      	uxtb	r2, r2
 8006bac:	440b      	add	r3, r1
 8006bae:	761a      	strb	r2, [r3, #24]
}
 8006bb0:	bf00      	nop
 8006bb2:	370c      	adds	r7, #12
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr
 8006bbc:	e000e100 	.word	0xe000e100
 8006bc0:	e000ed00 	.word	0xe000ed00

08006bc4 <NVIC_EncodePriority>:
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b089      	sub	sp, #36	; 0x24
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	60b9      	str	r1, [r7, #8]
 8006bce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f003 0307 	and.w	r3, r3, #7
 8006bd6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006bd8:	69fb      	ldr	r3, [r7, #28]
 8006bda:	f1c3 0307 	rsb	r3, r3, #7
 8006bde:	2b04      	cmp	r3, #4
 8006be0:	bf28      	it	cs
 8006be2:	2304      	movcs	r3, #4
 8006be4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	3304      	adds	r3, #4
 8006bea:	2b06      	cmp	r3, #6
 8006bec:	d902      	bls.n	8006bf4 <NVIC_EncodePriority+0x30>
 8006bee:	69fb      	ldr	r3, [r7, #28]
 8006bf0:	3b03      	subs	r3, #3
 8006bf2:	e000      	b.n	8006bf6 <NVIC_EncodePriority+0x32>
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006bf8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8006c02:	43da      	mvns	r2, r3
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	401a      	ands	r2, r3
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006c0c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	fa01 f303 	lsl.w	r3, r1, r3
 8006c16:	43d9      	mvns	r1, r3
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c1c:	4313      	orrs	r3, r2
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	3724      	adds	r7, #36	; 0x24
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr
	...

08006c2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b082      	sub	sp, #8
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	3b01      	subs	r3, #1
 8006c38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006c3c:	d301      	bcc.n	8006c42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e00f      	b.n	8006c62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006c42:	4a0a      	ldr	r2, [pc, #40]	; (8006c6c <SysTick_Config+0x40>)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	3b01      	subs	r3, #1
 8006c48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006c4a:	210f      	movs	r1, #15
 8006c4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c50:	f7ff ff8e 	bl	8006b70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006c54:	4b05      	ldr	r3, [pc, #20]	; (8006c6c <SysTick_Config+0x40>)
 8006c56:	2200      	movs	r2, #0
 8006c58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006c5a:	4b04      	ldr	r3, [pc, #16]	; (8006c6c <SysTick_Config+0x40>)
 8006c5c:	2207      	movs	r2, #7
 8006c5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006c60:	2300      	movs	r3, #0
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3708      	adds	r7, #8
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop
 8006c6c:	e000e010 	.word	0xe000e010

08006c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b082      	sub	sp, #8
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f7ff ff29 	bl	8006ad0 <__NVIC_SetPriorityGrouping>
}
 8006c7e:	bf00      	nop
 8006c80:	3708      	adds	r7, #8
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}

08006c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006c86:	b580      	push	{r7, lr}
 8006c88:	b086      	sub	sp, #24
 8006c8a:	af00      	add	r7, sp, #0
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	60b9      	str	r1, [r7, #8]
 8006c90:	607a      	str	r2, [r7, #4]
 8006c92:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006c94:	f7ff ff40 	bl	8006b18 <__NVIC_GetPriorityGrouping>
 8006c98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	68b9      	ldr	r1, [r7, #8]
 8006c9e:	6978      	ldr	r0, [r7, #20]
 8006ca0:	f7ff ff90 	bl	8006bc4 <NVIC_EncodePriority>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006caa:	4611      	mov	r1, r2
 8006cac:	4618      	mov	r0, r3
 8006cae:	f7ff ff5f 	bl	8006b70 <__NVIC_SetPriority>
}
 8006cb2:	bf00      	nop
 8006cb4:	3718      	adds	r7, #24
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}

08006cba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006cba:	b580      	push	{r7, lr}
 8006cbc:	b082      	sub	sp, #8
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f7ff ff33 	bl	8006b34 <__NVIC_EnableIRQ>
}
 8006cce:	bf00      	nop
 8006cd0:	3708      	adds	r7, #8
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}

08006cd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006cd6:	b580      	push	{r7, lr}
 8006cd8:	b082      	sub	sp, #8
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f7ff ffa4 	bl	8006c2c <SysTick_Config>
 8006ce4:	4603      	mov	r3, r0
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3708      	adds	r7, #8
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
	...

08006cf0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b082      	sub	sp, #8
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d101      	bne.n	8006d02 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e054      	b.n	8006dac <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	7f5b      	ldrb	r3, [r3, #29]
 8006d06:	b2db      	uxtb	r3, r3
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d105      	bne.n	8006d18 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f7fa fd20 	bl	8001758 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2202      	movs	r2, #2
 8006d1c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	791b      	ldrb	r3, [r3, #4]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d10c      	bne.n	8006d40 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a22      	ldr	r2, [pc, #136]	; (8006db4 <HAL_CRC_Init+0xc4>)
 8006d2c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	689a      	ldr	r2, [r3, #8]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f022 0218 	bic.w	r2, r2, #24
 8006d3c:	609a      	str	r2, [r3, #8]
 8006d3e:	e00c      	b.n	8006d5a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6899      	ldr	r1, [r3, #8]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	461a      	mov	r2, r3
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 f834 	bl	8006db8 <HAL_CRCEx_Polynomial_Set>
 8006d50:	4603      	mov	r3, r0
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d001      	beq.n	8006d5a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8006d56:	2301      	movs	r3, #1
 8006d58:	e028      	b.n	8006dac <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	795b      	ldrb	r3, [r3, #5]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d105      	bne.n	8006d6e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006d6a:	611a      	str	r2, [r3, #16]
 8006d6c:	e004      	b.n	8006d78 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	6912      	ldr	r2, [r2, #16]
 8006d76:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	695a      	ldr	r2, [r3, #20]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	430a      	orrs	r2, r1
 8006d8c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	699a      	ldr	r2, [r3, #24]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	430a      	orrs	r2, r1
 8006da2:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2201      	movs	r2, #1
 8006da8:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8006daa:	2300      	movs	r3, #0
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3708      	adds	r7, #8
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}
 8006db4:	04c11db7 	.word	0x04c11db7

08006db8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b087      	sub	sp, #28
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	60f8      	str	r0, [r7, #12]
 8006dc0:	60b9      	str	r1, [r7, #8]
 8006dc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8006dc8:	231f      	movs	r3, #31
 8006dca:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8006dcc:	bf00      	nop
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	1e5a      	subs	r2, r3, #1
 8006dd2:	613a      	str	r2, [r7, #16]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d009      	beq.n	8006dec <HAL_CRCEx_Polynomial_Set+0x34>
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	f003 031f 	and.w	r3, r3, #31
 8006dde:	68ba      	ldr	r2, [r7, #8]
 8006de0:	fa22 f303 	lsr.w	r3, r2, r3
 8006de4:	f003 0301 	and.w	r3, r3, #1
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d0f0      	beq.n	8006dce <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2b18      	cmp	r3, #24
 8006df0:	d846      	bhi.n	8006e80 <HAL_CRCEx_Polynomial_Set+0xc8>
 8006df2:	a201      	add	r2, pc, #4	; (adr r2, 8006df8 <HAL_CRCEx_Polynomial_Set+0x40>)
 8006df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df8:	08006e87 	.word	0x08006e87
 8006dfc:	08006e81 	.word	0x08006e81
 8006e00:	08006e81 	.word	0x08006e81
 8006e04:	08006e81 	.word	0x08006e81
 8006e08:	08006e81 	.word	0x08006e81
 8006e0c:	08006e81 	.word	0x08006e81
 8006e10:	08006e81 	.word	0x08006e81
 8006e14:	08006e81 	.word	0x08006e81
 8006e18:	08006e75 	.word	0x08006e75
 8006e1c:	08006e81 	.word	0x08006e81
 8006e20:	08006e81 	.word	0x08006e81
 8006e24:	08006e81 	.word	0x08006e81
 8006e28:	08006e81 	.word	0x08006e81
 8006e2c:	08006e81 	.word	0x08006e81
 8006e30:	08006e81 	.word	0x08006e81
 8006e34:	08006e81 	.word	0x08006e81
 8006e38:	08006e69 	.word	0x08006e69
 8006e3c:	08006e81 	.word	0x08006e81
 8006e40:	08006e81 	.word	0x08006e81
 8006e44:	08006e81 	.word	0x08006e81
 8006e48:	08006e81 	.word	0x08006e81
 8006e4c:	08006e81 	.word	0x08006e81
 8006e50:	08006e81 	.word	0x08006e81
 8006e54:	08006e81 	.word	0x08006e81
 8006e58:	08006e5d 	.word	0x08006e5d
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	2b06      	cmp	r3, #6
 8006e60:	d913      	bls.n	8006e8a <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
 8006e64:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8006e66:	e010      	b.n	8006e8a <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	2b07      	cmp	r3, #7
 8006e6c:	d90f      	bls.n	8006e8e <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8006e72:	e00c      	b.n	8006e8e <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	2b0f      	cmp	r3, #15
 8006e78:	d90b      	bls.n	8006e92 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8006e7e:	e008      	b.n	8006e92 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	75fb      	strb	r3, [r7, #23]
      break;
 8006e84:	e006      	b.n	8006e94 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8006e86:	bf00      	nop
 8006e88:	e004      	b.n	8006e94 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8006e8a:	bf00      	nop
 8006e8c:	e002      	b.n	8006e94 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8006e8e:	bf00      	nop
 8006e90:	e000      	b.n	8006e94 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8006e92:	bf00      	nop
  }
  if (status == HAL_OK)
 8006e94:	7dfb      	ldrb	r3, [r7, #23]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d10d      	bne.n	8006eb6 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	68ba      	ldr	r2, [r7, #8]
 8006ea0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	f023 0118 	bic.w	r1, r3, #24
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	430a      	orrs	r2, r1
 8006eb4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8006eb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	371c      	adds	r7, #28
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr

08006ec4 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b082      	sub	sp, #8
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d101      	bne.n	8006ed6 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e014      	b.n	8006f00 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	791b      	ldrb	r3, [r3, #4]
 8006eda:	b2db      	uxtb	r3, r3
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d105      	bne.n	8006eec <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f7fa fcca 	bl	8001880 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2202      	movs	r2, #2
 8006ef0:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3708      	adds	r7, #8
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b082      	sub	sp, #8
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f1e:	d120      	bne.n	8006f62 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f2e:	d118      	bne.n	8006f62 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2204      	movs	r2, #4
 8006f34:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	691b      	ldr	r3, [r3, #16]
 8006f3a:	f043 0201 	orr.w	r2, r3, #1
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006f4a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681a      	ldr	r2, [r3, #0]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006f5a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f000 f82d 	bl	8006fbc <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f70:	d120      	bne.n	8006fb4 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f80:	d118      	bne.n	8006fb4 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2204      	movs	r2, #4
 8006f86:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	691b      	ldr	r3, [r3, #16]
 8006f8c:	f043 0202 	orr.w	r2, r3, #2
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006f9c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006fac:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 f9b6 	bl	8007320 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8006fb4:	bf00      	nop
 8006fb6:	3708      	adds	r7, #8
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8006fc4:	bf00      	nop
 8006fc6:	370c      	adds	r7, #12
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr

08006fd0 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b08a      	sub	sp, #40	; 0x28
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	60b9      	str	r1, [r7, #8]
 8006fda:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	795b      	ldrb	r3, [r3, #5]
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d101      	bne.n	8006fe8 <HAL_DAC_ConfigChannel+0x18>
 8006fe4:	2302      	movs	r3, #2
 8006fe6:	e192      	b.n	800730e <HAL_DAC_ConfigChannel+0x33e>
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2201      	movs	r2, #1
 8006fec:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2202      	movs	r2, #2
 8006ff2:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	2b04      	cmp	r3, #4
 8006ffa:	d174      	bne.n	80070e6 <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8006ffc:	f7fd ffe2 	bl	8004fc4 <HAL_GetTick>
 8007000:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d134      	bne.n	8007072 <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007008:	e011      	b.n	800702e <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800700a:	f7fd ffdb 	bl	8004fc4 <HAL_GetTick>
 800700e:	4602      	mov	r2, r0
 8007010:	69fb      	ldr	r3, [r7, #28]
 8007012:	1ad3      	subs	r3, r2, r3
 8007014:	2b01      	cmp	r3, #1
 8007016:	d90a      	bls.n	800702e <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	691b      	ldr	r3, [r3, #16]
 800701c:	f043 0208 	orr.w	r2, r3, #8
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2203      	movs	r2, #3
 8007028:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800702a:	2303      	movs	r3, #3
 800702c:	e16f      	b.n	800730e <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007034:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007038:	2b00      	cmp	r3, #0
 800703a:	d1e6      	bne.n	800700a <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 800703c:	2001      	movs	r0, #1
 800703e:	f7fd ffcd 	bl	8004fdc <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	68ba      	ldr	r2, [r7, #8]
 8007048:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800704a:	641a      	str	r2, [r3, #64]	; 0x40
 800704c:	e01e      	b.n	800708c <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800704e:	f7fd ffb9 	bl	8004fc4 <HAL_GetTick>
 8007052:	4602      	mov	r2, r0
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	1ad3      	subs	r3, r2, r3
 8007058:	2b01      	cmp	r3, #1
 800705a:	d90a      	bls.n	8007072 <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	691b      	ldr	r3, [r3, #16]
 8007060:	f043 0208 	orr.w	r2, r3, #8
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2203      	movs	r2, #3
 800706c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800706e:	2303      	movs	r3, #3
 8007070:	e14d      	b.n	800730e <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007078:	2b00      	cmp	r3, #0
 800707a:	dbe8      	blt.n	800704e <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 800707c:	2001      	movs	r0, #1
 800707e:	f7fd ffad 	bl	8004fdc <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	68ba      	ldr	r2, [r7, #8]
 8007088:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800708a:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f003 0310 	and.w	r3, r3, #16
 8007098:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800709c:	fa01 f303 	lsl.w	r3, r1, r3
 80070a0:	43db      	mvns	r3, r3
 80070a2:	ea02 0103 	and.w	r1, r2, r3
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f003 0310 	and.w	r3, r3, #16
 80070b0:	409a      	lsls	r2, r3
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	430a      	orrs	r2, r1
 80070b8:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f003 0310 	and.w	r3, r3, #16
 80070c6:	21ff      	movs	r1, #255	; 0xff
 80070c8:	fa01 f303 	lsl.w	r3, r1, r3
 80070cc:	43db      	mvns	r3, r3
 80070ce:	ea02 0103 	and.w	r1, r2, r3
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f003 0310 	and.w	r3, r3, #16
 80070dc:	409a      	lsls	r2, r3
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	430a      	orrs	r2, r1
 80070e4:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	69db      	ldr	r3, [r3, #28]
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d11d      	bne.n	800712a <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f003 0310 	and.w	r3, r3, #16
 80070fc:	221f      	movs	r2, #31
 80070fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007102:	43db      	mvns	r3, r3
 8007104:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007106:	4013      	ands	r3, r2
 8007108:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	6a1b      	ldr	r3, [r3, #32]
 800710e:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f003 0310 	and.w	r3, r3, #16
 8007116:	69ba      	ldr	r2, [r7, #24]
 8007118:	fa02 f303 	lsl.w	r3, r2, r3
 800711c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800711e:	4313      	orrs	r3, r2
 8007120:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007128:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007130:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f003 0310 	and.w	r3, r3, #16
 8007138:	2207      	movs	r2, #7
 800713a:	fa02 f303 	lsl.w	r3, r2, r3
 800713e:	43db      	mvns	r3, r3
 8007140:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007142:	4013      	ands	r3, r2
 8007144:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	699b      	ldr	r3, [r3, #24]
 800714a:	2b01      	cmp	r3, #1
 800714c:	d102      	bne.n	8007154 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 800714e:	2300      	movs	r3, #0
 8007150:	623b      	str	r3, [r7, #32]
 8007152:	e00f      	b.n	8007174 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	2b02      	cmp	r3, #2
 800715a:	d102      	bne.n	8007162 <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800715c:	2301      	movs	r3, #1
 800715e:	623b      	str	r3, [r7, #32]
 8007160:	e008      	b.n	8007174 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	695b      	ldr	r3, [r3, #20]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d102      	bne.n	8007170 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800716a:	2301      	movs	r3, #1
 800716c:	623b      	str	r3, [r7, #32]
 800716e:	e001      	b.n	8007174 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8007170:	2300      	movs	r3, #0
 8007172:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	689a      	ldr	r2, [r3, #8]
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	695b      	ldr	r3, [r3, #20]
 800717c:	4313      	orrs	r3, r2
 800717e:	6a3a      	ldr	r2, [r7, #32]
 8007180:	4313      	orrs	r3, r2
 8007182:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f003 0310 	and.w	r3, r3, #16
 800718a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800718e:	fa02 f303 	lsl.w	r3, r2, r3
 8007192:	43db      	mvns	r3, r3
 8007194:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007196:	4013      	ands	r3, r2
 8007198:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	791b      	ldrb	r3, [r3, #4]
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d102      	bne.n	80071a8 <HAL_DAC_ConfigChannel+0x1d8>
 80071a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071a6:	e000      	b.n	80071aa <HAL_DAC_ConfigChannel+0x1da>
 80071a8:	2300      	movs	r3, #0
 80071aa:	69ba      	ldr	r2, [r7, #24]
 80071ac:	4313      	orrs	r3, r2
 80071ae:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f003 0310 	and.w	r3, r3, #16
 80071b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80071ba:	fa02 f303 	lsl.w	r3, r2, r3
 80071be:	43db      	mvns	r3, r3
 80071c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071c2:	4013      	ands	r3, r2
 80071c4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	795b      	ldrb	r3, [r3, #5]
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d102      	bne.n	80071d4 <HAL_DAC_ConfigChannel+0x204>
 80071ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80071d2:	e000      	b.n	80071d6 <HAL_DAC_ConfigChannel+0x206>
 80071d4:	2300      	movs	r3, #0
 80071d6:	69ba      	ldr	r2, [r7, #24]
 80071d8:	4313      	orrs	r3, r2
 80071da:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80071dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071de:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80071e2:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	2b02      	cmp	r3, #2
 80071ea:	d114      	bne.n	8007216 <HAL_DAC_ConfigChannel+0x246>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80071ec:	f003 f870 	bl	800a2d0 <HAL_RCC_GetHCLKFreq>
 80071f0:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	4a48      	ldr	r2, [pc, #288]	; (8007318 <HAL_DAC_ConfigChannel+0x348>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d904      	bls.n	8007204 <HAL_DAC_ConfigChannel+0x234>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80071fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007200:	627b      	str	r3, [r7, #36]	; 0x24
 8007202:	e00f      	b.n	8007224 <HAL_DAC_ConfigChannel+0x254>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	4a45      	ldr	r2, [pc, #276]	; (800731c <HAL_DAC_ConfigChannel+0x34c>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d90a      	bls.n	8007222 <HAL_DAC_ConfigChannel+0x252>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800720c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007212:	627b      	str	r3, [r7, #36]	; 0x24
 8007214:	e006      	b.n	8007224 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800721c:	4313      	orrs	r3, r2
 800721e:	627b      	str	r3, [r7, #36]	; 0x24
 8007220:	e000      	b.n	8007224 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8007222:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f003 0310 	and.w	r3, r3, #16
 800722a:	69ba      	ldr	r2, [r7, #24]
 800722c:	fa02 f303 	lsl.w	r3, r2, r3
 8007230:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007232:	4313      	orrs	r3, r2
 8007234:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800723c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	6819      	ldr	r1, [r3, #0]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f003 0310 	and.w	r3, r3, #16
 800724a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800724e:	fa02 f303 	lsl.w	r3, r2, r3
 8007252:	43da      	mvns	r2, r3
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	400a      	ands	r2, r1
 800725a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f003 0310 	and.w	r3, r3, #16
 800726a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800726e:	fa02 f303 	lsl.w	r3, r2, r3
 8007272:	43db      	mvns	r3, r3
 8007274:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007276:	4013      	ands	r3, r2
 8007278:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	f003 0310 	and.w	r3, r3, #16
 8007286:	69ba      	ldr	r2, [r7, #24]
 8007288:	fa02 f303 	lsl.w	r3, r2, r3
 800728c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800728e:	4313      	orrs	r3, r2
 8007290:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007298:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	6819      	ldr	r1, [r3, #0]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f003 0310 	and.w	r3, r3, #16
 80072a6:	22c0      	movs	r2, #192	; 0xc0
 80072a8:	fa02 f303 	lsl.w	r3, r2, r3
 80072ac:	43da      	mvns	r2, r3
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	400a      	ands	r2, r1
 80072b4:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	089b      	lsrs	r3, r3, #2
 80072bc:	f003 030f 	and.w	r3, r3, #15
 80072c0:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	691b      	ldr	r3, [r3, #16]
 80072c6:	089b      	lsrs	r3, r3, #2
 80072c8:	021b      	lsls	r3, r3, #8
 80072ca:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80072ce:	69ba      	ldr	r2, [r7, #24]
 80072d0:	4313      	orrs	r3, r2
 80072d2:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	f003 0310 	and.w	r3, r3, #16
 80072e0:	f640 710f 	movw	r1, #3855	; 0xf0f
 80072e4:	fa01 f303 	lsl.w	r3, r1, r3
 80072e8:	43db      	mvns	r3, r3
 80072ea:	ea02 0103 	and.w	r1, r2, r3
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f003 0310 	and.w	r3, r3, #16
 80072f4:	69ba      	ldr	r2, [r7, #24]
 80072f6:	409a      	lsls	r2, r3
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	430a      	orrs	r2, r1
 80072fe:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2201      	movs	r2, #1
 8007304:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2200      	movs	r2, #0
 800730a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800730c:	2300      	movs	r3, #0
}
 800730e:	4618      	mov	r0, r3
 8007310:	3728      	adds	r7, #40	; 0x28
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}
 8007316:	bf00      	nop
 8007318:	09896800 	.word	0x09896800
 800731c:	04c4b400 	.word	0x04c4b400

08007320 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007320:	b480      	push	{r7}
 8007322:	b083      	sub	sp, #12
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8007328:	bf00      	nop
 800732a:	370c      	adds	r7, #12
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr

08007334 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d101      	bne.n	8007346 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8007342:	2301      	movs	r3, #1
 8007344:	e147      	b.n	80075d6 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800734c:	b2db      	uxtb	r3, r3
 800734e:	2b00      	cmp	r3, #0
 8007350:	d106      	bne.n	8007360 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f7fa fc16 	bl	8001b8c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	699a      	ldr	r2, [r3, #24]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f022 0210 	bic.w	r2, r2, #16
 800736e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007370:	f7fd fe28 	bl	8004fc4 <HAL_GetTick>
 8007374:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007376:	e012      	b.n	800739e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007378:	f7fd fe24 	bl	8004fc4 <HAL_GetTick>
 800737c:	4602      	mov	r2, r0
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	1ad3      	subs	r3, r2, r3
 8007382:	2b0a      	cmp	r3, #10
 8007384:	d90b      	bls.n	800739e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800738a:	f043 0201 	orr.w	r2, r3, #1
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2203      	movs	r2, #3
 8007396:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e11b      	b.n	80075d6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	699b      	ldr	r3, [r3, #24]
 80073a4:	f003 0308 	and.w	r3, r3, #8
 80073a8:	2b08      	cmp	r3, #8
 80073aa:	d0e5      	beq.n	8007378 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	699a      	ldr	r2, [r3, #24]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f042 0201 	orr.w	r2, r2, #1
 80073ba:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80073bc:	f7fd fe02 	bl	8004fc4 <HAL_GetTick>
 80073c0:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80073c2:	e012      	b.n	80073ea <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80073c4:	f7fd fdfe 	bl	8004fc4 <HAL_GetTick>
 80073c8:	4602      	mov	r2, r0
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	1ad3      	subs	r3, r2, r3
 80073ce:	2b0a      	cmp	r3, #10
 80073d0:	d90b      	bls.n	80073ea <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073d6:	f043 0201 	orr.w	r2, r3, #1
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2203      	movs	r2, #3
 80073e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80073e6:	2301      	movs	r3, #1
 80073e8:	e0f5      	b.n	80075d6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	699b      	ldr	r3, [r3, #24]
 80073f0:	f003 0301 	and.w	r3, r3, #1
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d0e5      	beq.n	80073c4 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	699a      	ldr	r2, [r3, #24]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f042 0202 	orr.w	r2, r2, #2
 8007406:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a74      	ldr	r2, [pc, #464]	; (80075e0 <HAL_FDCAN_Init+0x2ac>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d103      	bne.n	800741a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8007412:	4a74      	ldr	r2, [pc, #464]	; (80075e4 <HAL_FDCAN_Init+0x2b0>)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	7c1b      	ldrb	r3, [r3, #16]
 800741e:	2b01      	cmp	r3, #1
 8007420:	d108      	bne.n	8007434 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	699a      	ldr	r2, [r3, #24]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007430:	619a      	str	r2, [r3, #24]
 8007432:	e007      	b.n	8007444 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	699a      	ldr	r2, [r3, #24]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007442:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	7c5b      	ldrb	r3, [r3, #17]
 8007448:	2b01      	cmp	r3, #1
 800744a:	d108      	bne.n	800745e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	699a      	ldr	r2, [r3, #24]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800745a:	619a      	str	r2, [r3, #24]
 800745c:	e007      	b.n	800746e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	699a      	ldr	r2, [r3, #24]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800746c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	7c9b      	ldrb	r3, [r3, #18]
 8007472:	2b01      	cmp	r3, #1
 8007474:	d108      	bne.n	8007488 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	699a      	ldr	r2, [r3, #24]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007484:	619a      	str	r2, [r3, #24]
 8007486:	e007      	b.n	8007498 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	699a      	ldr	r2, [r3, #24]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007496:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	699b      	ldr	r3, [r3, #24]
 800749e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	689a      	ldr	r2, [r3, #8]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	430a      	orrs	r2, r1
 80074ac:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	699a      	ldr	r2, [r3, #24]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80074bc:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	691a      	ldr	r2, [r3, #16]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f022 0210 	bic.w	r2, r2, #16
 80074cc:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	68db      	ldr	r3, [r3, #12]
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	d108      	bne.n	80074e8 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	699a      	ldr	r2, [r3, #24]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f042 0204 	orr.w	r2, r2, #4
 80074e4:	619a      	str	r2, [r3, #24]
 80074e6:	e02c      	b.n	8007542 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	68db      	ldr	r3, [r3, #12]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d028      	beq.n	8007542 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	68db      	ldr	r3, [r3, #12]
 80074f4:	2b02      	cmp	r3, #2
 80074f6:	d01c      	beq.n	8007532 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	699a      	ldr	r2, [r3, #24]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007506:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	691a      	ldr	r2, [r3, #16]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f042 0210 	orr.w	r2, r2, #16
 8007516:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	2b03      	cmp	r3, #3
 800751e:	d110      	bne.n	8007542 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	699a      	ldr	r2, [r3, #24]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f042 0220 	orr.w	r2, r2, #32
 800752e:	619a      	str	r2, [r3, #24]
 8007530:	e007      	b.n	8007542 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	699a      	ldr	r2, [r3, #24]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f042 0220 	orr.w	r2, r2, #32
 8007540:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	699b      	ldr	r3, [r3, #24]
 8007546:	3b01      	subs	r3, #1
 8007548:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	69db      	ldr	r3, [r3, #28]
 800754e:	3b01      	subs	r3, #1
 8007550:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007552:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6a1b      	ldr	r3, [r3, #32]
 8007558:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800755a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	695b      	ldr	r3, [r3, #20]
 8007562:	3b01      	subs	r3, #1
 8007564:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800756a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800756c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	689b      	ldr	r3, [r3, #8]
 8007572:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007576:	d115      	bne.n	80075a4 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800757c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007582:	3b01      	subs	r3, #1
 8007584:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007586:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800758c:	3b01      	subs	r3, #1
 800758e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007590:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007598:	3b01      	subs	r3, #1
 800759a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80075a0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80075a2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	430a      	orrs	r2, r1
 80075b6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f000 f814 	bl	80075e8 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2201      	movs	r2, #1
 80075d0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 80075d4:	2300      	movs	r3, #0
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3710      	adds	r7, #16
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}
 80075de:	bf00      	nop
 80075e0:	40006400 	.word	0x40006400
 80075e4:	40006500 	.word	0x40006500

080075e8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80075e8:	b480      	push	{r7}
 80075ea:	b085      	sub	sp, #20
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80075f0:	4b30      	ldr	r3, [pc, #192]	; (80076b4 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80075f2:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a2f      	ldr	r2, [pc, #188]	; (80076b8 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d103      	bne.n	8007606 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007604:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a2c      	ldr	r2, [pc, #176]	; (80076bc <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d103      	bne.n	8007618 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8007616:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	68ba      	ldr	r2, [r7, #8]
 800761c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007626:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800762e:	041a      	lsls	r2, r3, #16
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	430a      	orrs	r2, r1
 8007636:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800764c:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007654:	061a      	lsls	r2, r3, #24
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	430a      	orrs	r2, r1
 800765c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	f503 7218 	add.w	r2, r3, #608	; 0x260
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	60fb      	str	r3, [r7, #12]
 800768c:	e005      	b.n	800769a <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2200      	movs	r2, #0
 8007692:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	3304      	adds	r3, #4
 8007698:	60fb      	str	r3, [r7, #12]
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80076a0:	68fa      	ldr	r2, [r7, #12]
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d3f3      	bcc.n	800768e <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 80076a6:	bf00      	nop
 80076a8:	bf00      	nop
 80076aa:	3714      	adds	r7, #20
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr
 80076b4:	4000a400 	.word	0x4000a400
 80076b8:	40006800 	.word	0x40006800
 80076bc:	40006c00 	.word	0x40006c00

080076c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b087      	sub	sp, #28
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80076ca:	2300      	movs	r3, #0
 80076cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80076ce:	e15a      	b.n	8007986 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	681a      	ldr	r2, [r3, #0]
 80076d4:	2101      	movs	r1, #1
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	fa01 f303 	lsl.w	r3, r1, r3
 80076dc:	4013      	ands	r3, r2
 80076de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	f000 814c 	beq.w	8007980 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	f003 0303 	and.w	r3, r3, #3
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d005      	beq.n	8007700 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80076fc:	2b02      	cmp	r3, #2
 80076fe:	d130      	bne.n	8007762 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	005b      	lsls	r3, r3, #1
 800770a:	2203      	movs	r2, #3
 800770c:	fa02 f303 	lsl.w	r3, r2, r3
 8007710:	43db      	mvns	r3, r3
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	4013      	ands	r3, r2
 8007716:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	68da      	ldr	r2, [r3, #12]
 800771c:	697b      	ldr	r3, [r7, #20]
 800771e:	005b      	lsls	r3, r3, #1
 8007720:	fa02 f303 	lsl.w	r3, r2, r3
 8007724:	693a      	ldr	r2, [r7, #16]
 8007726:	4313      	orrs	r3, r2
 8007728:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	693a      	ldr	r2, [r7, #16]
 800772e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007736:	2201      	movs	r2, #1
 8007738:	697b      	ldr	r3, [r7, #20]
 800773a:	fa02 f303 	lsl.w	r3, r2, r3
 800773e:	43db      	mvns	r3, r3
 8007740:	693a      	ldr	r2, [r7, #16]
 8007742:	4013      	ands	r3, r2
 8007744:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	091b      	lsrs	r3, r3, #4
 800774c:	f003 0201 	and.w	r2, r3, #1
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	fa02 f303 	lsl.w	r3, r2, r3
 8007756:	693a      	ldr	r2, [r7, #16]
 8007758:	4313      	orrs	r3, r2
 800775a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	693a      	ldr	r2, [r7, #16]
 8007760:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	f003 0303 	and.w	r3, r3, #3
 800776a:	2b03      	cmp	r3, #3
 800776c:	d017      	beq.n	800779e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	68db      	ldr	r3, [r3, #12]
 8007772:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	005b      	lsls	r3, r3, #1
 8007778:	2203      	movs	r2, #3
 800777a:	fa02 f303 	lsl.w	r3, r2, r3
 800777e:	43db      	mvns	r3, r3
 8007780:	693a      	ldr	r2, [r7, #16]
 8007782:	4013      	ands	r3, r2
 8007784:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	689a      	ldr	r2, [r3, #8]
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	005b      	lsls	r3, r3, #1
 800778e:	fa02 f303 	lsl.w	r3, r2, r3
 8007792:	693a      	ldr	r2, [r7, #16]
 8007794:	4313      	orrs	r3, r2
 8007796:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	693a      	ldr	r2, [r7, #16]
 800779c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	f003 0303 	and.w	r3, r3, #3
 80077a6:	2b02      	cmp	r3, #2
 80077a8:	d123      	bne.n	80077f2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	08da      	lsrs	r2, r3, #3
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	3208      	adds	r2, #8
 80077b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	f003 0307 	and.w	r3, r3, #7
 80077be:	009b      	lsls	r3, r3, #2
 80077c0:	220f      	movs	r2, #15
 80077c2:	fa02 f303 	lsl.w	r3, r2, r3
 80077c6:	43db      	mvns	r3, r3
 80077c8:	693a      	ldr	r2, [r7, #16]
 80077ca:	4013      	ands	r3, r2
 80077cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	691a      	ldr	r2, [r3, #16]
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	f003 0307 	and.w	r3, r3, #7
 80077d8:	009b      	lsls	r3, r3, #2
 80077da:	fa02 f303 	lsl.w	r3, r2, r3
 80077de:	693a      	ldr	r2, [r7, #16]
 80077e0:	4313      	orrs	r3, r2
 80077e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	08da      	lsrs	r2, r3, #3
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	3208      	adds	r2, #8
 80077ec:	6939      	ldr	r1, [r7, #16]
 80077ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	005b      	lsls	r3, r3, #1
 80077fc:	2203      	movs	r2, #3
 80077fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007802:	43db      	mvns	r3, r3
 8007804:	693a      	ldr	r2, [r7, #16]
 8007806:	4013      	ands	r3, r2
 8007808:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	f003 0203 	and.w	r2, r3, #3
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	005b      	lsls	r3, r3, #1
 8007816:	fa02 f303 	lsl.w	r3, r2, r3
 800781a:	693a      	ldr	r2, [r7, #16]
 800781c:	4313      	orrs	r3, r2
 800781e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	693a      	ldr	r2, [r7, #16]
 8007824:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800782e:	2b00      	cmp	r3, #0
 8007830:	f000 80a6 	beq.w	8007980 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007834:	4b5b      	ldr	r3, [pc, #364]	; (80079a4 <HAL_GPIO_Init+0x2e4>)
 8007836:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007838:	4a5a      	ldr	r2, [pc, #360]	; (80079a4 <HAL_GPIO_Init+0x2e4>)
 800783a:	f043 0301 	orr.w	r3, r3, #1
 800783e:	6613      	str	r3, [r2, #96]	; 0x60
 8007840:	4b58      	ldr	r3, [pc, #352]	; (80079a4 <HAL_GPIO_Init+0x2e4>)
 8007842:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007844:	f003 0301 	and.w	r3, r3, #1
 8007848:	60bb      	str	r3, [r7, #8]
 800784a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800784c:	4a56      	ldr	r2, [pc, #344]	; (80079a8 <HAL_GPIO_Init+0x2e8>)
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	089b      	lsrs	r3, r3, #2
 8007852:	3302      	adds	r3, #2
 8007854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007858:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	f003 0303 	and.w	r3, r3, #3
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	220f      	movs	r2, #15
 8007864:	fa02 f303 	lsl.w	r3, r2, r3
 8007868:	43db      	mvns	r3, r3
 800786a:	693a      	ldr	r2, [r7, #16]
 800786c:	4013      	ands	r3, r2
 800786e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007876:	d01f      	beq.n	80078b8 <HAL_GPIO_Init+0x1f8>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	4a4c      	ldr	r2, [pc, #304]	; (80079ac <HAL_GPIO_Init+0x2ec>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d019      	beq.n	80078b4 <HAL_GPIO_Init+0x1f4>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4a4b      	ldr	r2, [pc, #300]	; (80079b0 <HAL_GPIO_Init+0x2f0>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d013      	beq.n	80078b0 <HAL_GPIO_Init+0x1f0>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	4a4a      	ldr	r2, [pc, #296]	; (80079b4 <HAL_GPIO_Init+0x2f4>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d00d      	beq.n	80078ac <HAL_GPIO_Init+0x1ec>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	4a49      	ldr	r2, [pc, #292]	; (80079b8 <HAL_GPIO_Init+0x2f8>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d007      	beq.n	80078a8 <HAL_GPIO_Init+0x1e8>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	4a48      	ldr	r2, [pc, #288]	; (80079bc <HAL_GPIO_Init+0x2fc>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d101      	bne.n	80078a4 <HAL_GPIO_Init+0x1e4>
 80078a0:	2305      	movs	r3, #5
 80078a2:	e00a      	b.n	80078ba <HAL_GPIO_Init+0x1fa>
 80078a4:	2306      	movs	r3, #6
 80078a6:	e008      	b.n	80078ba <HAL_GPIO_Init+0x1fa>
 80078a8:	2304      	movs	r3, #4
 80078aa:	e006      	b.n	80078ba <HAL_GPIO_Init+0x1fa>
 80078ac:	2303      	movs	r3, #3
 80078ae:	e004      	b.n	80078ba <HAL_GPIO_Init+0x1fa>
 80078b0:	2302      	movs	r3, #2
 80078b2:	e002      	b.n	80078ba <HAL_GPIO_Init+0x1fa>
 80078b4:	2301      	movs	r3, #1
 80078b6:	e000      	b.n	80078ba <HAL_GPIO_Init+0x1fa>
 80078b8:	2300      	movs	r3, #0
 80078ba:	697a      	ldr	r2, [r7, #20]
 80078bc:	f002 0203 	and.w	r2, r2, #3
 80078c0:	0092      	lsls	r2, r2, #2
 80078c2:	4093      	lsls	r3, r2
 80078c4:	693a      	ldr	r2, [r7, #16]
 80078c6:	4313      	orrs	r3, r2
 80078c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80078ca:	4937      	ldr	r1, [pc, #220]	; (80079a8 <HAL_GPIO_Init+0x2e8>)
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	089b      	lsrs	r3, r3, #2
 80078d0:	3302      	adds	r3, #2
 80078d2:	693a      	ldr	r2, [r7, #16]
 80078d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80078d8:	4b39      	ldr	r3, [pc, #228]	; (80079c0 <HAL_GPIO_Init+0x300>)
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	43db      	mvns	r3, r3
 80078e2:	693a      	ldr	r2, [r7, #16]
 80078e4:	4013      	ands	r3, r2
 80078e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d003      	beq.n	80078fc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80078f4:	693a      	ldr	r2, [r7, #16]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	4313      	orrs	r3, r2
 80078fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80078fc:	4a30      	ldr	r2, [pc, #192]	; (80079c0 <HAL_GPIO_Init+0x300>)
 80078fe:	693b      	ldr	r3, [r7, #16]
 8007900:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007902:	4b2f      	ldr	r3, [pc, #188]	; (80079c0 <HAL_GPIO_Init+0x300>)
 8007904:	68db      	ldr	r3, [r3, #12]
 8007906:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	43db      	mvns	r3, r3
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	4013      	ands	r3, r2
 8007910:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800791a:	2b00      	cmp	r3, #0
 800791c:	d003      	beq.n	8007926 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800791e:	693a      	ldr	r2, [r7, #16]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	4313      	orrs	r3, r2
 8007924:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007926:	4a26      	ldr	r2, [pc, #152]	; (80079c0 <HAL_GPIO_Init+0x300>)
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800792c:	4b24      	ldr	r3, [pc, #144]	; (80079c0 <HAL_GPIO_Init+0x300>)
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	43db      	mvns	r3, r3
 8007936:	693a      	ldr	r2, [r7, #16]
 8007938:	4013      	ands	r3, r2
 800793a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007944:	2b00      	cmp	r3, #0
 8007946:	d003      	beq.n	8007950 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007948:	693a      	ldr	r2, [r7, #16]
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	4313      	orrs	r3, r2
 800794e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007950:	4a1b      	ldr	r2, [pc, #108]	; (80079c0 <HAL_GPIO_Init+0x300>)
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007956:	4b1a      	ldr	r3, [pc, #104]	; (80079c0 <HAL_GPIO_Init+0x300>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	43db      	mvns	r3, r3
 8007960:	693a      	ldr	r2, [r7, #16]
 8007962:	4013      	ands	r3, r2
 8007964:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800796e:	2b00      	cmp	r3, #0
 8007970:	d003      	beq.n	800797a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007972:	693a      	ldr	r2, [r7, #16]
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	4313      	orrs	r3, r2
 8007978:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800797a:	4a11      	ldr	r2, [pc, #68]	; (80079c0 <HAL_GPIO_Init+0x300>)
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	3301      	adds	r3, #1
 8007984:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	fa22 f303 	lsr.w	r3, r2, r3
 8007990:	2b00      	cmp	r3, #0
 8007992:	f47f ae9d 	bne.w	80076d0 <HAL_GPIO_Init+0x10>
  }
}
 8007996:	bf00      	nop
 8007998:	bf00      	nop
 800799a:	371c      	adds	r7, #28
 800799c:	46bd      	mov	sp, r7
 800799e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a2:	4770      	bx	lr
 80079a4:	40021000 	.word	0x40021000
 80079a8:	40010000 	.word	0x40010000
 80079ac:	48000400 	.word	0x48000400
 80079b0:	48000800 	.word	0x48000800
 80079b4:	48000c00 	.word	0x48000c00
 80079b8:	48001000 	.word	0x48001000
 80079bc:	48001400 	.word	0x48001400
 80079c0:	40010400 	.word	0x40010400

080079c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b082      	sub	sp, #8
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d101      	bne.n	80079d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80079d2:	2301      	movs	r3, #1
 80079d4:	e081      	b.n	8007ada <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80079dc:	b2db      	uxtb	r3, r3
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d106      	bne.n	80079f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2200      	movs	r2, #0
 80079e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f7fa fdec 	bl	80025c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2224      	movs	r2, #36	; 0x24
 80079f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f022 0201 	bic.w	r2, r2, #1
 8007a06:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	685a      	ldr	r2, [r3, #4]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007a14:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	689a      	ldr	r2, [r3, #8]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007a24:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	68db      	ldr	r3, [r3, #12]
 8007a2a:	2b01      	cmp	r3, #1
 8007a2c:	d107      	bne.n	8007a3e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	689a      	ldr	r2, [r3, #8]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007a3a:	609a      	str	r2, [r3, #8]
 8007a3c:	e006      	b.n	8007a4c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	689a      	ldr	r2, [r3, #8]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007a4a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	68db      	ldr	r3, [r3, #12]
 8007a50:	2b02      	cmp	r3, #2
 8007a52:	d104      	bne.n	8007a5e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007a5c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	687a      	ldr	r2, [r7, #4]
 8007a66:	6812      	ldr	r2, [r2, #0]
 8007a68:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007a6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a70:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	68da      	ldr	r2, [r3, #12]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007a80:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	691a      	ldr	r2, [r3, #16]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	695b      	ldr	r3, [r3, #20]
 8007a8a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	699b      	ldr	r3, [r3, #24]
 8007a92:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	430a      	orrs	r2, r1
 8007a9a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	69d9      	ldr	r1, [r3, #28]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6a1a      	ldr	r2, [r3, #32]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	430a      	orrs	r2, r1
 8007aaa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	681a      	ldr	r2, [r3, #0]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f042 0201 	orr.w	r2, r2, #1
 8007aba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2220      	movs	r2, #32
 8007ac6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2200      	movs	r2, #0
 8007ace:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007ad8:	2300      	movs	r3, #0
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3708      	adds	r7, #8
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}

08007ae2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007ae2:	b480      	push	{r7}
 8007ae4:	b083      	sub	sp, #12
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	6078      	str	r0, [r7, #4]
 8007aea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007af2:	b2db      	uxtb	r3, r3
 8007af4:	2b20      	cmp	r3, #32
 8007af6:	d138      	bne.n	8007b6a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d101      	bne.n	8007b06 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007b02:	2302      	movs	r3, #2
 8007b04:	e032      	b.n	8007b6c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2201      	movs	r2, #1
 8007b0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2224      	movs	r2, #36	; 0x24
 8007b12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	681a      	ldr	r2, [r3, #0]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f022 0201 	bic.w	r2, r2, #1
 8007b24:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007b34:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	6819      	ldr	r1, [r3, #0]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	683a      	ldr	r2, [r7, #0]
 8007b42:	430a      	orrs	r2, r1
 8007b44:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f042 0201 	orr.w	r2, r2, #1
 8007b54:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2220      	movs	r2, #32
 8007b5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2200      	movs	r2, #0
 8007b62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007b66:	2300      	movs	r3, #0
 8007b68:	e000      	b.n	8007b6c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007b6a:	2302      	movs	r3, #2
  }
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	370c      	adds	r7, #12
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr

08007b78 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b085      	sub	sp, #20
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b88:	b2db      	uxtb	r3, r3
 8007b8a:	2b20      	cmp	r3, #32
 8007b8c:	d139      	bne.n	8007c02 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d101      	bne.n	8007b9c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007b98:	2302      	movs	r3, #2
 8007b9a:	e033      	b.n	8007c04 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2224      	movs	r2, #36	; 0x24
 8007ba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	681a      	ldr	r2, [r3, #0]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f022 0201 	bic.w	r2, r2, #1
 8007bba:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007bca:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	021b      	lsls	r3, r3, #8
 8007bd0:	68fa      	ldr	r2, [r7, #12]
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	68fa      	ldr	r2, [r7, #12]
 8007bdc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	681a      	ldr	r2, [r3, #0]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f042 0201 	orr.w	r2, r2, #1
 8007bec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2220      	movs	r2, #32
 8007bf2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	e000      	b.n	8007c04 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007c02:	2302      	movs	r3, #2
  }
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3714      	adds	r7, #20
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr

08007c10 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c12:	b08b      	sub	sp, #44	; 0x2c
 8007c14:	af06      	add	r7, sp, #24
 8007c16:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d101      	bne.n	8007c22 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	e0d7      	b.n	8007dd2 <HAL_PCD_Init+0x1c2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8007c28:	b2db      	uxtb	r3, r3
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d106      	bne.n	8007c3c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2200      	movs	r2, #0
 8007c32:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f00b fae4 	bl	8013204 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2203      	movs	r2, #3
 8007c40:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4618      	mov	r0, r3
 8007c4a:	f005 ff96 	bl	800db7a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007c4e:	2300      	movs	r3, #0
 8007c50:	73fb      	strb	r3, [r7, #15]
 8007c52:	e04c      	b.n	8007cee <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007c54:	7bfb      	ldrb	r3, [r7, #15]
 8007c56:	6879      	ldr	r1, [r7, #4]
 8007c58:	1c5a      	adds	r2, r3, #1
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	4413      	add	r3, r2
 8007c60:	00db      	lsls	r3, r3, #3
 8007c62:	440b      	add	r3, r1
 8007c64:	3301      	adds	r3, #1
 8007c66:	2201      	movs	r2, #1
 8007c68:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007c6a:	7bfb      	ldrb	r3, [r7, #15]
 8007c6c:	6879      	ldr	r1, [r7, #4]
 8007c6e:	1c5a      	adds	r2, r3, #1
 8007c70:	4613      	mov	r3, r2
 8007c72:	009b      	lsls	r3, r3, #2
 8007c74:	4413      	add	r3, r2
 8007c76:	00db      	lsls	r3, r3, #3
 8007c78:	440b      	add	r3, r1
 8007c7a:	7bfa      	ldrb	r2, [r7, #15]
 8007c7c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007c7e:	7bfa      	ldrb	r2, [r7, #15]
 8007c80:	7bfb      	ldrb	r3, [r7, #15]
 8007c82:	b298      	uxth	r0, r3
 8007c84:	6879      	ldr	r1, [r7, #4]
 8007c86:	4613      	mov	r3, r2
 8007c88:	009b      	lsls	r3, r3, #2
 8007c8a:	4413      	add	r3, r2
 8007c8c:	00db      	lsls	r3, r3, #3
 8007c8e:	440b      	add	r3, r1
 8007c90:	3336      	adds	r3, #54	; 0x36
 8007c92:	4602      	mov	r2, r0
 8007c94:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007c96:	7bfb      	ldrb	r3, [r7, #15]
 8007c98:	6879      	ldr	r1, [r7, #4]
 8007c9a:	1c5a      	adds	r2, r3, #1
 8007c9c:	4613      	mov	r3, r2
 8007c9e:	009b      	lsls	r3, r3, #2
 8007ca0:	4413      	add	r3, r2
 8007ca2:	00db      	lsls	r3, r3, #3
 8007ca4:	440b      	add	r3, r1
 8007ca6:	3303      	adds	r3, #3
 8007ca8:	2200      	movs	r2, #0
 8007caa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007cac:	7bfa      	ldrb	r2, [r7, #15]
 8007cae:	6879      	ldr	r1, [r7, #4]
 8007cb0:	4613      	mov	r3, r2
 8007cb2:	009b      	lsls	r3, r3, #2
 8007cb4:	4413      	add	r3, r2
 8007cb6:	00db      	lsls	r3, r3, #3
 8007cb8:	440b      	add	r3, r1
 8007cba:	3338      	adds	r3, #56	; 0x38
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007cc0:	7bfa      	ldrb	r2, [r7, #15]
 8007cc2:	6879      	ldr	r1, [r7, #4]
 8007cc4:	4613      	mov	r3, r2
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	4413      	add	r3, r2
 8007cca:	00db      	lsls	r3, r3, #3
 8007ccc:	440b      	add	r3, r1
 8007cce:	333c      	adds	r3, #60	; 0x3c
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007cd4:	7bfa      	ldrb	r2, [r7, #15]
 8007cd6:	6879      	ldr	r1, [r7, #4]
 8007cd8:	4613      	mov	r3, r2
 8007cda:	009b      	lsls	r3, r3, #2
 8007cdc:	4413      	add	r3, r2
 8007cde:	00db      	lsls	r3, r3, #3
 8007ce0:	440b      	add	r3, r1
 8007ce2:	3340      	adds	r3, #64	; 0x40
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007ce8:	7bfb      	ldrb	r3, [r7, #15]
 8007cea:	3301      	adds	r3, #1
 8007cec:	73fb      	strb	r3, [r7, #15]
 8007cee:	7bfa      	ldrb	r2, [r7, #15]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	685b      	ldr	r3, [r3, #4]
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d3ad      	bcc.n	8007c54 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	73fb      	strb	r3, [r7, #15]
 8007cfc:	e044      	b.n	8007d88 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007cfe:	7bfa      	ldrb	r2, [r7, #15]
 8007d00:	6879      	ldr	r1, [r7, #4]
 8007d02:	4613      	mov	r3, r2
 8007d04:	009b      	lsls	r3, r3, #2
 8007d06:	4413      	add	r3, r2
 8007d08:	00db      	lsls	r3, r3, #3
 8007d0a:	440b      	add	r3, r1
 8007d0c:	f203 1369 	addw	r3, r3, #361	; 0x169
 8007d10:	2200      	movs	r2, #0
 8007d12:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007d14:	7bfa      	ldrb	r2, [r7, #15]
 8007d16:	6879      	ldr	r1, [r7, #4]
 8007d18:	4613      	mov	r3, r2
 8007d1a:	009b      	lsls	r3, r3, #2
 8007d1c:	4413      	add	r3, r2
 8007d1e:	00db      	lsls	r3, r3, #3
 8007d20:	440b      	add	r3, r1
 8007d22:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007d26:	7bfa      	ldrb	r2, [r7, #15]
 8007d28:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007d2a:	7bfa      	ldrb	r2, [r7, #15]
 8007d2c:	6879      	ldr	r1, [r7, #4]
 8007d2e:	4613      	mov	r3, r2
 8007d30:	009b      	lsls	r3, r3, #2
 8007d32:	4413      	add	r3, r2
 8007d34:	00db      	lsls	r3, r3, #3
 8007d36:	440b      	add	r3, r1
 8007d38:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007d40:	7bfa      	ldrb	r2, [r7, #15]
 8007d42:	6879      	ldr	r1, [r7, #4]
 8007d44:	4613      	mov	r3, r2
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	4413      	add	r3, r2
 8007d4a:	00db      	lsls	r3, r3, #3
 8007d4c:	440b      	add	r3, r1
 8007d4e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8007d52:	2200      	movs	r2, #0
 8007d54:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007d56:	7bfa      	ldrb	r2, [r7, #15]
 8007d58:	6879      	ldr	r1, [r7, #4]
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	4413      	add	r3, r2
 8007d60:	00db      	lsls	r3, r3, #3
 8007d62:	440b      	add	r3, r1
 8007d64:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8007d68:	2200      	movs	r2, #0
 8007d6a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007d6c:	7bfa      	ldrb	r2, [r7, #15]
 8007d6e:	6879      	ldr	r1, [r7, #4]
 8007d70:	4613      	mov	r3, r2
 8007d72:	009b      	lsls	r3, r3, #2
 8007d74:	4413      	add	r3, r2
 8007d76:	00db      	lsls	r3, r3, #3
 8007d78:	440b      	add	r3, r1
 8007d7a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8007d7e:	2200      	movs	r2, #0
 8007d80:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d82:	7bfb      	ldrb	r3, [r7, #15]
 8007d84:	3301      	adds	r3, #1
 8007d86:	73fb      	strb	r3, [r7, #15]
 8007d88:	7bfa      	ldrb	r2, [r7, #15]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d3b5      	bcc.n	8007cfe <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	603b      	str	r3, [r7, #0]
 8007d98:	687e      	ldr	r6, [r7, #4]
 8007d9a:	466d      	mov	r5, sp
 8007d9c:	f106 0410 	add.w	r4, r6, #16
 8007da0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007da2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007da4:	6823      	ldr	r3, [r4, #0]
 8007da6:	602b      	str	r3, [r5, #0]
 8007da8:	1d33      	adds	r3, r6, #4
 8007daa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007dac:	6838      	ldr	r0, [r7, #0]
 8007dae:	f005 feff 	bl	800dbb0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	69db      	ldr	r3, [r3, #28]
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	d102      	bne.n	8007dd0 <HAL_PCD_Init+0x1c0>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f001 fc29 	bl	8009622 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8007dd0:	2300      	movs	r3, #0
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3714      	adds	r7, #20
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007dda <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b082      	sub	sp, #8
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d101      	bne.n	8007df0 <HAL_PCD_Start+0x16>
 8007dec:	2302      	movs	r3, #2
 8007dee:	e012      	b.n	8007e16 <HAL_PCD_Start+0x3c>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2201      	movs	r2, #1
 8007df4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	f005 fea5 	bl	800db4c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4618      	mov	r0, r3
 8007e08:	f008 f8be 	bl	800ff88 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8007e14:	2300      	movs	r3, #0
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3708      	adds	r7, #8
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}

08007e1e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007e1e:	b580      	push	{r7, lr}
 8007e20:	b084      	sub	sp, #16
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f008 f8c3 	bl	800ffb6 <USB_ReadInterrupts>
 8007e30:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d003      	beq.n	8007e44 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	f000 fb26 	bl	800848e <PCD_EP_ISR_Handler>

    return;
 8007e42:	e110      	b.n	8008066 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d013      	beq.n	8007e76 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007e56:	b29a      	uxth	r2, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e60:	b292      	uxth	r2, r2
 8007e62:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f00b fa5d 	bl	8013326 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8007e6c:	2100      	movs	r1, #0
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 f8fc 	bl	800806c <HAL_PCD_SetAddress>

    return;
 8007e74:	e0f7      	b.n	8008066 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d00c      	beq.n	8007e9a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007e88:	b29a      	uxth	r2, r3
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007e92:	b292      	uxth	r2, r2
 8007e94:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8007e98:	e0e5      	b.n	8008066 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d00c      	beq.n	8007ebe <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007eac:	b29a      	uxth	r2, r3
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007eb6:	b292      	uxth	r2, r2
 8007eb8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8007ebc:	e0d3      	b.n	8008066 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d034      	beq.n	8007f32 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007ed0:	b29a      	uxth	r2, r3
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f022 0204 	bic.w	r2, r2, #4
 8007eda:	b292      	uxth	r2, r2
 8007edc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007ee8:	b29a      	uxth	r2, r3
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f022 0208 	bic.w	r2, r2, #8
 8007ef2:	b292      	uxth	r2, r2
 8007ef4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 8007efe:	2b01      	cmp	r3, #1
 8007f00:	d107      	bne.n	8007f12 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2200      	movs	r2, #0
 8007f06:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007f0a:	2100      	movs	r1, #0
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f00b fbff 	bl	8013710 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f00b fa40 	bl	8013398 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007f20:	b29a      	uxth	r2, r3
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007f2a:	b292      	uxth	r2, r2
 8007f2c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8007f30:	e099      	b.n	8008066 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d027      	beq.n	8007f8c <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007f44:	b29a      	uxth	r2, r3
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f042 0208 	orr.w	r2, r2, #8
 8007f4e:	b292      	uxth	r2, r2
 8007f50:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007f5c:	b29a      	uxth	r2, r3
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007f66:	b292      	uxth	r2, r2
 8007f68:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007f74:	b29a      	uxth	r2, r3
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f042 0204 	orr.w	r2, r2, #4
 8007f7e:	b292      	uxth	r2, r2
 8007f80:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f00b f9ed 	bl	8013364 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007f8a:	e06c      	b.n	8008066 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d040      	beq.n	8008018 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007f9e:	b29a      	uxth	r2, r3
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007fa8:	b292      	uxth	r2, r2
 8007faa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d12b      	bne.n	8008010 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007fc0:	b29a      	uxth	r2, r3
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f042 0204 	orr.w	r2, r2, #4
 8007fca:	b292      	uxth	r2, r2
 8007fcc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007fd8:	b29a      	uxth	r2, r3
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f042 0208 	orr.w	r2, r2, #8
 8007fe2:	b292      	uxth	r2, r2
 8007fe4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2201      	movs	r2, #1
 8007fec:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	089b      	lsrs	r3, r3, #2
 8007ffc:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008006:	2101      	movs	r1, #1
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f00b fb81 	bl	8013710 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800800e:	e02a      	b.n	8008066 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f00b f9a7 	bl	8013364 <HAL_PCD_SuspendCallback>
    return;
 8008016:	e026      	b.n	8008066 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800801e:	2b00      	cmp	r3, #0
 8008020:	d00f      	beq.n	8008042 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800802a:	b29a      	uxth	r2, r3
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008034:	b292      	uxth	r2, r2
 8008036:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f00b f965 	bl	801330a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008040:	e011      	b.n	8008066 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008048:	2b00      	cmp	r3, #0
 800804a:	d00c      	beq.n	8008066 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008054:	b29a      	uxth	r2, r3
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800805e:	b292      	uxth	r2, r2
 8008060:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8008064:	bf00      	nop
  }
}
 8008066:	3710      	adds	r7, #16
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b082      	sub	sp, #8
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
 8008074:	460b      	mov	r3, r1
 8008076:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800807e:	2b01      	cmp	r3, #1
 8008080:	d101      	bne.n	8008086 <HAL_PCD_SetAddress+0x1a>
 8008082:	2302      	movs	r3, #2
 8008084:	e013      	b.n	80080ae <HAL_PCD_SetAddress+0x42>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2201      	movs	r2, #1
 800808a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	78fa      	ldrb	r2, [r7, #3]
 8008092:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	78fa      	ldrb	r2, [r7, #3]
 800809c:	4611      	mov	r1, r2
 800809e:	4618      	mov	r0, r3
 80080a0:	f007 ff5e 	bl	800ff60 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80080ac:	2300      	movs	r3, #0
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3708      	adds	r7, #8
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}

080080b6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80080b6:	b580      	push	{r7, lr}
 80080b8:	b084      	sub	sp, #16
 80080ba:	af00      	add	r7, sp, #0
 80080bc:	6078      	str	r0, [r7, #4]
 80080be:	4608      	mov	r0, r1
 80080c0:	4611      	mov	r1, r2
 80080c2:	461a      	mov	r2, r3
 80080c4:	4603      	mov	r3, r0
 80080c6:	70fb      	strb	r3, [r7, #3]
 80080c8:	460b      	mov	r3, r1
 80080ca:	803b      	strh	r3, [r7, #0]
 80080cc:	4613      	mov	r3, r2
 80080ce:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80080d0:	2300      	movs	r3, #0
 80080d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80080d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	da0e      	bge.n	80080fa <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80080dc:	78fb      	ldrb	r3, [r7, #3]
 80080de:	f003 0307 	and.w	r3, r3, #7
 80080e2:	1c5a      	adds	r2, r3, #1
 80080e4:	4613      	mov	r3, r2
 80080e6:	009b      	lsls	r3, r3, #2
 80080e8:	4413      	add	r3, r2
 80080ea:	00db      	lsls	r3, r3, #3
 80080ec:	687a      	ldr	r2, [r7, #4]
 80080ee:	4413      	add	r3, r2
 80080f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2201      	movs	r2, #1
 80080f6:	705a      	strb	r2, [r3, #1]
 80080f8:	e00e      	b.n	8008118 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80080fa:	78fb      	ldrb	r3, [r7, #3]
 80080fc:	f003 0207 	and.w	r2, r3, #7
 8008100:	4613      	mov	r3, r2
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	4413      	add	r3, r2
 8008106:	00db      	lsls	r3, r3, #3
 8008108:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800810c:	687a      	ldr	r2, [r7, #4]
 800810e:	4413      	add	r3, r2
 8008110:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2200      	movs	r2, #0
 8008116:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008118:	78fb      	ldrb	r3, [r7, #3]
 800811a:	f003 0307 	and.w	r3, r3, #7
 800811e:	b2da      	uxtb	r2, r3
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008124:	883a      	ldrh	r2, [r7, #0]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	78ba      	ldrb	r2, [r7, #2]
 800812e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	785b      	ldrb	r3, [r3, #1]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d004      	beq.n	8008142 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	781b      	ldrb	r3, [r3, #0]
 800813c:	b29a      	uxth	r2, r3
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008142:	78bb      	ldrb	r3, [r7, #2]
 8008144:	2b02      	cmp	r3, #2
 8008146:	d102      	bne.n	800814e <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2200      	movs	r2, #0
 800814c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008154:	2b01      	cmp	r3, #1
 8008156:	d101      	bne.n	800815c <HAL_PCD_EP_Open+0xa6>
 8008158:	2302      	movs	r3, #2
 800815a:	e00e      	b.n	800817a <HAL_PCD_EP_Open+0xc4>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2201      	movs	r2, #1
 8008160:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	68f9      	ldr	r1, [r7, #12]
 800816a:	4618      	mov	r0, r3
 800816c:	f005 fd42 	bl	800dbf4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8008178:	7afb      	ldrb	r3, [r7, #11]
}
 800817a:	4618      	mov	r0, r3
 800817c:	3710      	adds	r7, #16
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}

08008182 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008182:	b580      	push	{r7, lr}
 8008184:	b084      	sub	sp, #16
 8008186:	af00      	add	r7, sp, #0
 8008188:	6078      	str	r0, [r7, #4]
 800818a:	460b      	mov	r3, r1
 800818c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800818e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008192:	2b00      	cmp	r3, #0
 8008194:	da0e      	bge.n	80081b4 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008196:	78fb      	ldrb	r3, [r7, #3]
 8008198:	f003 0307 	and.w	r3, r3, #7
 800819c:	1c5a      	adds	r2, r3, #1
 800819e:	4613      	mov	r3, r2
 80081a0:	009b      	lsls	r3, r3, #2
 80081a2:	4413      	add	r3, r2
 80081a4:	00db      	lsls	r3, r3, #3
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	4413      	add	r3, r2
 80081aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2201      	movs	r2, #1
 80081b0:	705a      	strb	r2, [r3, #1]
 80081b2:	e00e      	b.n	80081d2 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80081b4:	78fb      	ldrb	r3, [r7, #3]
 80081b6:	f003 0207 	and.w	r2, r3, #7
 80081ba:	4613      	mov	r3, r2
 80081bc:	009b      	lsls	r3, r3, #2
 80081be:	4413      	add	r3, r2
 80081c0:	00db      	lsls	r3, r3, #3
 80081c2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80081c6:	687a      	ldr	r2, [r7, #4]
 80081c8:	4413      	add	r3, r2
 80081ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2200      	movs	r2, #0
 80081d0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80081d2:	78fb      	ldrb	r3, [r7, #3]
 80081d4:	f003 0307 	and.w	r3, r3, #7
 80081d8:	b2da      	uxtb	r2, r3
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80081e4:	2b01      	cmp	r3, #1
 80081e6:	d101      	bne.n	80081ec <HAL_PCD_EP_Close+0x6a>
 80081e8:	2302      	movs	r3, #2
 80081ea:	e00e      	b.n	800820a <HAL_PCD_EP_Close+0x88>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	68f9      	ldr	r1, [r7, #12]
 80081fa:	4618      	mov	r0, r3
 80081fc:	f006 f88e 	bl	800e31c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2200      	movs	r2, #0
 8008204:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3710      	adds	r7, #16
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}

08008212 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008212:	b580      	push	{r7, lr}
 8008214:	b086      	sub	sp, #24
 8008216:	af00      	add	r7, sp, #0
 8008218:	60f8      	str	r0, [r7, #12]
 800821a:	607a      	str	r2, [r7, #4]
 800821c:	603b      	str	r3, [r7, #0]
 800821e:	460b      	mov	r3, r1
 8008220:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008222:	7afb      	ldrb	r3, [r7, #11]
 8008224:	f003 0207 	and.w	r2, r3, #7
 8008228:	4613      	mov	r3, r2
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	4413      	add	r3, r2
 800822e:	00db      	lsls	r3, r3, #3
 8008230:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008234:	68fa      	ldr	r2, [r7, #12]
 8008236:	4413      	add	r3, r2
 8008238:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	687a      	ldr	r2, [r7, #4]
 800823e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	683a      	ldr	r2, [r7, #0]
 8008244:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	2200      	movs	r2, #0
 800824a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	2200      	movs	r2, #0
 8008250:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008252:	7afb      	ldrb	r3, [r7, #11]
 8008254:	f003 0307 	and.w	r3, r3, #7
 8008258:	b2da      	uxtb	r2, r3
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800825e:	7afb      	ldrb	r3, [r7, #11]
 8008260:	f003 0307 	and.w	r3, r3, #7
 8008264:	2b00      	cmp	r3, #0
 8008266:	d106      	bne.n	8008276 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	6979      	ldr	r1, [r7, #20]
 800826e:	4618      	mov	r0, r3
 8008270:	f006 fa41 	bl	800e6f6 <USB_EPStartXfer>
 8008274:	e005      	b.n	8008282 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	6979      	ldr	r1, [r7, #20]
 800827c:	4618      	mov	r0, r3
 800827e:	f006 fa3a 	bl	800e6f6 <USB_EPStartXfer>
  }

  return HAL_OK;
 8008282:	2300      	movs	r3, #0
}
 8008284:	4618      	mov	r0, r3
 8008286:	3718      	adds	r7, #24
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}

0800828c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800828c:	b480      	push	{r7}
 800828e:	b083      	sub	sp, #12
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	460b      	mov	r3, r1
 8008296:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008298:	78fb      	ldrb	r3, [r7, #3]
 800829a:	f003 0207 	and.w	r2, r3, #7
 800829e:	6879      	ldr	r1, [r7, #4]
 80082a0:	4613      	mov	r3, r2
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	4413      	add	r3, r2
 80082a6:	00db      	lsls	r3, r3, #3
 80082a8:	440b      	add	r3, r1
 80082aa:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80082ae:	681b      	ldr	r3, [r3, #0]
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	370c      	adds	r7, #12
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr

080082bc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b086      	sub	sp, #24
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	60f8      	str	r0, [r7, #12]
 80082c4:	607a      	str	r2, [r7, #4]
 80082c6:	603b      	str	r3, [r7, #0]
 80082c8:	460b      	mov	r3, r1
 80082ca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80082cc:	7afb      	ldrb	r3, [r7, #11]
 80082ce:	f003 0307 	and.w	r3, r3, #7
 80082d2:	1c5a      	adds	r2, r3, #1
 80082d4:	4613      	mov	r3, r2
 80082d6:	009b      	lsls	r3, r3, #2
 80082d8:	4413      	add	r3, r2
 80082da:	00db      	lsls	r3, r3, #3
 80082dc:	68fa      	ldr	r2, [r7, #12]
 80082de:	4413      	add	r3, r2
 80082e0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80082e2:	697b      	ldr	r3, [r7, #20]
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	683a      	ldr	r2, [r7, #0]
 80082ec:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80082ee:	697b      	ldr	r3, [r7, #20]
 80082f0:	2201      	movs	r2, #1
 80082f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	683a      	ldr	r2, [r7, #0]
 80082fa:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	2200      	movs	r2, #0
 8008300:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	2201      	movs	r2, #1
 8008306:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008308:	7afb      	ldrb	r3, [r7, #11]
 800830a:	f003 0307 	and.w	r3, r3, #7
 800830e:	b2da      	uxtb	r2, r3
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008314:	7afb      	ldrb	r3, [r7, #11]
 8008316:	f003 0307 	and.w	r3, r3, #7
 800831a:	2b00      	cmp	r3, #0
 800831c:	d106      	bne.n	800832c <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	6979      	ldr	r1, [r7, #20]
 8008324:	4618      	mov	r0, r3
 8008326:	f006 f9e6 	bl	800e6f6 <USB_EPStartXfer>
 800832a:	e005      	b.n	8008338 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	6979      	ldr	r1, [r7, #20]
 8008332:	4618      	mov	r0, r3
 8008334:	f006 f9df 	bl	800e6f6 <USB_EPStartXfer>
  }

  return HAL_OK;
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	3718      	adds	r7, #24
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}

08008342 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008342:	b580      	push	{r7, lr}
 8008344:	b084      	sub	sp, #16
 8008346:	af00      	add	r7, sp, #0
 8008348:	6078      	str	r0, [r7, #4]
 800834a:	460b      	mov	r3, r1
 800834c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800834e:	78fb      	ldrb	r3, [r7, #3]
 8008350:	f003 0207 	and.w	r2, r3, #7
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	429a      	cmp	r2, r3
 800835a:	d901      	bls.n	8008360 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800835c:	2301      	movs	r3, #1
 800835e:	e03e      	b.n	80083de <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008360:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008364:	2b00      	cmp	r3, #0
 8008366:	da0e      	bge.n	8008386 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008368:	78fb      	ldrb	r3, [r7, #3]
 800836a:	f003 0307 	and.w	r3, r3, #7
 800836e:	1c5a      	adds	r2, r3, #1
 8008370:	4613      	mov	r3, r2
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	4413      	add	r3, r2
 8008376:	00db      	lsls	r3, r3, #3
 8008378:	687a      	ldr	r2, [r7, #4]
 800837a:	4413      	add	r3, r2
 800837c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2201      	movs	r2, #1
 8008382:	705a      	strb	r2, [r3, #1]
 8008384:	e00c      	b.n	80083a0 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008386:	78fa      	ldrb	r2, [r7, #3]
 8008388:	4613      	mov	r3, r2
 800838a:	009b      	lsls	r3, r3, #2
 800838c:	4413      	add	r3, r2
 800838e:	00db      	lsls	r3, r3, #3
 8008390:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	4413      	add	r3, r2
 8008398:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2200      	movs	r2, #0
 800839e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2201      	movs	r2, #1
 80083a4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80083a6:	78fb      	ldrb	r3, [r7, #3]
 80083a8:	f003 0307 	and.w	r3, r3, #7
 80083ac:	b2da      	uxtb	r2, r3
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80083b8:	2b01      	cmp	r3, #1
 80083ba:	d101      	bne.n	80083c0 <HAL_PCD_EP_SetStall+0x7e>
 80083bc:	2302      	movs	r3, #2
 80083be:	e00e      	b.n	80083de <HAL_PCD_EP_SetStall+0x9c>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2201      	movs	r2, #1
 80083c4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	68f9      	ldr	r1, [r7, #12]
 80083ce:	4618      	mov	r0, r3
 80083d0:	f007 fcc7 	bl	800fd62 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2200      	movs	r2, #0
 80083d8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80083dc:	2300      	movs	r3, #0
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}

080083e6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80083e6:	b580      	push	{r7, lr}
 80083e8:	b084      	sub	sp, #16
 80083ea:	af00      	add	r7, sp, #0
 80083ec:	6078      	str	r0, [r7, #4]
 80083ee:	460b      	mov	r3, r1
 80083f0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80083f2:	78fb      	ldrb	r3, [r7, #3]
 80083f4:	f003 020f 	and.w	r2, r3, #15
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d901      	bls.n	8008404 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008400:	2301      	movs	r3, #1
 8008402:	e040      	b.n	8008486 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008404:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008408:	2b00      	cmp	r3, #0
 800840a:	da0e      	bge.n	800842a <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800840c:	78fb      	ldrb	r3, [r7, #3]
 800840e:	f003 0307 	and.w	r3, r3, #7
 8008412:	1c5a      	adds	r2, r3, #1
 8008414:	4613      	mov	r3, r2
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	4413      	add	r3, r2
 800841a:	00db      	lsls	r3, r3, #3
 800841c:	687a      	ldr	r2, [r7, #4]
 800841e:	4413      	add	r3, r2
 8008420:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2201      	movs	r2, #1
 8008426:	705a      	strb	r2, [r3, #1]
 8008428:	e00e      	b.n	8008448 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800842a:	78fb      	ldrb	r3, [r7, #3]
 800842c:	f003 0207 	and.w	r2, r3, #7
 8008430:	4613      	mov	r3, r2
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	4413      	add	r3, r2
 8008436:	00db      	lsls	r3, r3, #3
 8008438:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800843c:	687a      	ldr	r2, [r7, #4]
 800843e:	4413      	add	r3, r2
 8008440:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2200      	movs	r2, #0
 8008446:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2200      	movs	r2, #0
 800844c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800844e:	78fb      	ldrb	r3, [r7, #3]
 8008450:	f003 0307 	and.w	r3, r3, #7
 8008454:	b2da      	uxtb	r2, r3
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008460:	2b01      	cmp	r3, #1
 8008462:	d101      	bne.n	8008468 <HAL_PCD_EP_ClrStall+0x82>
 8008464:	2302      	movs	r3, #2
 8008466:	e00e      	b.n	8008486 <HAL_PCD_EP_ClrStall+0xa0>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2201      	movs	r2, #1
 800846c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	68f9      	ldr	r1, [r7, #12]
 8008476:	4618      	mov	r0, r3
 8008478:	f007 fcc4 	bl	800fe04 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2200      	movs	r2, #0
 8008480:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8008484:	2300      	movs	r3, #0
}
 8008486:	4618      	mov	r0, r3
 8008488:	3710      	adds	r7, #16
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}

0800848e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800848e:	b580      	push	{r7, lr}
 8008490:	b096      	sub	sp, #88	; 0x58
 8008492:	af00      	add	r7, sp, #0
 8008494:	6078      	str	r0, [r7, #4]
  uint16_t wEPVal;
  uint16_t TxPctSize;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008496:	e39c      	b.n	8008bd2 <PCD_EP_ISR_Handler+0x744>
  {
    wIstr = hpcd->Instance->ISTR;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80084a0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80084a4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80084a8:	b2db      	uxtb	r3, r3
 80084aa:	f003 030f 	and.w	r3, r3, #15
 80084ae:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

    if (epindex == 0U)
 80084b2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	f040 815e 	bne.w	8008778 <PCD_EP_ISR_Handler+0x2ea>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80084bc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80084c0:	f003 0310 	and.w	r3, r3, #16
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d150      	bne.n	800856a <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	881b      	ldrh	r3, [r3, #0]
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80084d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084d8:	81fb      	strh	r3, [r7, #14]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681a      	ldr	r2, [r3, #0]
 80084de:	89fb      	ldrh	r3, [r7, #14]
 80084e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	3328      	adds	r3, #40	; 0x28
 80084f0:	64fb      	str	r3, [r7, #76]	; 0x4c

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80084fa:	b29b      	uxth	r3, r3
 80084fc:	461a      	mov	r2, r3
 80084fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	00db      	lsls	r3, r3, #3
 8008504:	4413      	add	r3, r2
 8008506:	687a      	ldr	r2, [r7, #4]
 8008508:	6812      	ldr	r2, [r2, #0]
 800850a:	4413      	add	r3, r2
 800850c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008510:	881b      	ldrh	r3, [r3, #0]
 8008512:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008516:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008518:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800851a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800851c:	695a      	ldr	r2, [r3, #20]
 800851e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008520:	69db      	ldr	r3, [r3, #28]
 8008522:	441a      	add	r2, r3
 8008524:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008526:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8008528:	2100      	movs	r1, #0
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f00a fed3 	bl	80132d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008536:	b2db      	uxtb	r3, r3
 8008538:	2b00      	cmp	r3, #0
 800853a:	f000 834a 	beq.w	8008bd2 <PCD_EP_ISR_Handler+0x744>
 800853e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008540:	699b      	ldr	r3, [r3, #24]
 8008542:	2b00      	cmp	r3, #0
 8008544:	f040 8345 	bne.w	8008bd2 <PCD_EP_ISR_Handler+0x744>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800854e:	b2db      	uxtb	r3, r3
 8008550:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008554:	b2da      	uxtb	r2, r3
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	b292      	uxth	r2, r2
 800855c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2200      	movs	r2, #0
 8008564:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8008568:	e333      	b.n	8008bd2 <PCD_EP_ISR_Handler+0x744>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008570:	64fb      	str	r3, [r7, #76]	; 0x4c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	881b      	ldrh	r3, [r3, #0]
 8008578:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800857c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8008580:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008584:	2b00      	cmp	r3, #0
 8008586:	d032      	beq.n	80085ee <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008590:	b29b      	uxth	r3, r3
 8008592:	461a      	mov	r2, r3
 8008594:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008596:	781b      	ldrb	r3, [r3, #0]
 8008598:	00db      	lsls	r3, r3, #3
 800859a:	4413      	add	r3, r2
 800859c:	687a      	ldr	r2, [r7, #4]
 800859e:	6812      	ldr	r2, [r2, #0]
 80085a0:	4413      	add	r3, r2
 80085a2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80085a6:	881b      	ldrh	r3, [r3, #0]
 80085a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80085ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085ae:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6818      	ldr	r0, [r3, #0]
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80085ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085bc:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80085be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085c0:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	f007 fd49 	bl	801005a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	881b      	ldrh	r3, [r3, #0]
 80085ce:	b29a      	uxth	r2, r3
 80085d0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80085d4:	4013      	ands	r3, r2
 80085d6:	823b      	strh	r3, [r7, #16]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	8a3a      	ldrh	r2, [r7, #16]
 80085de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80085e2:	b292      	uxth	r2, r2
 80085e4:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f00a fe48 	bl	801327c <HAL_PCD_SetupStageCallback>
 80085ec:	e2f1      	b.n	8008bd2 <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80085ee:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	f280 82ed 	bge.w	8008bd2 <PCD_EP_ISR_Handler+0x744>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	881b      	ldrh	r3, [r3, #0]
 80085fe:	b29a      	uxth	r2, r3
 8008600:	f640 738f 	movw	r3, #3983	; 0xf8f
 8008604:	4013      	ands	r3, r2
 8008606:	83fb      	strh	r3, [r7, #30]
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	8bfa      	ldrh	r2, [r7, #30]
 800860e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008612:	b292      	uxth	r2, r2
 8008614:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800861e:	b29b      	uxth	r3, r3
 8008620:	461a      	mov	r2, r3
 8008622:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008624:	781b      	ldrb	r3, [r3, #0]
 8008626:	00db      	lsls	r3, r3, #3
 8008628:	4413      	add	r3, r2
 800862a:	687a      	ldr	r2, [r7, #4]
 800862c:	6812      	ldr	r2, [r2, #0]
 800862e:	4413      	add	r3, r2
 8008630:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008634:	881b      	ldrh	r3, [r3, #0]
 8008636:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800863a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800863c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800863e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008640:	69db      	ldr	r3, [r3, #28]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d019      	beq.n	800867a <PCD_EP_ISR_Handler+0x1ec>
 8008646:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008648:	695b      	ldr	r3, [r3, #20]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d015      	beq.n	800867a <PCD_EP_ISR_Handler+0x1ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6818      	ldr	r0, [r3, #0]
 8008652:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008654:	6959      	ldr	r1, [r3, #20]
 8008656:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008658:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800865a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800865c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800865e:	b29b      	uxth	r3, r3
 8008660:	f007 fcfb 	bl	801005a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8008664:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008666:	695a      	ldr	r2, [r3, #20]
 8008668:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800866a:	69db      	ldr	r3, [r3, #28]
 800866c:	441a      	add	r2, r3
 800866e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008670:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8008672:	2100      	movs	r1, #0
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f00a fe13 	bl	80132a0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	881b      	ldrh	r3, [r3, #0]
 8008680:	b29b      	uxth	r3, r3
 8008682:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008686:	2b00      	cmp	r3, #0
 8008688:	f040 82a3 	bne.w	8008bd2 <PCD_EP_ISR_Handler+0x744>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	61bb      	str	r3, [r7, #24]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800869a:	b29b      	uxth	r3, r3
 800869c:	461a      	mov	r2, r3
 800869e:	69bb      	ldr	r3, [r7, #24]
 80086a0:	4413      	add	r3, r2
 80086a2:	61bb      	str	r3, [r7, #24]
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80086aa:	617b      	str	r3, [r7, #20]
 80086ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086ae:	691b      	ldr	r3, [r3, #16]
 80086b0:	2b3e      	cmp	r3, #62	; 0x3e
 80086b2:	d918      	bls.n	80086e6 <PCD_EP_ISR_Handler+0x258>
 80086b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086b6:	691b      	ldr	r3, [r3, #16]
 80086b8:	095b      	lsrs	r3, r3, #5
 80086ba:	647b      	str	r3, [r7, #68]	; 0x44
 80086bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086be:	691b      	ldr	r3, [r3, #16]
 80086c0:	f003 031f 	and.w	r3, r3, #31
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d102      	bne.n	80086ce <PCD_EP_ISR_Handler+0x240>
 80086c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086ca:	3b01      	subs	r3, #1
 80086cc:	647b      	str	r3, [r7, #68]	; 0x44
 80086ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086d0:	b29b      	uxth	r3, r3
 80086d2:	029b      	lsls	r3, r3, #10
 80086d4:	b29b      	uxth	r3, r3
 80086d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086de:	b29a      	uxth	r2, r3
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	801a      	strh	r2, [r3, #0]
 80086e4:	e029      	b.n	800873a <PCD_EP_ISR_Handler+0x2ac>
 80086e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086e8:	691b      	ldr	r3, [r3, #16]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d112      	bne.n	8008714 <PCD_EP_ISR_Handler+0x286>
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	881b      	ldrh	r3, [r3, #0]
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80086f8:	b29a      	uxth	r2, r3
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	801a      	strh	r2, [r3, #0]
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	881b      	ldrh	r3, [r3, #0]
 8008702:	b29b      	uxth	r3, r3
 8008704:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008708:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800870c:	b29a      	uxth	r2, r3
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	801a      	strh	r2, [r3, #0]
 8008712:	e012      	b.n	800873a <PCD_EP_ISR_Handler+0x2ac>
 8008714:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008716:	691b      	ldr	r3, [r3, #16]
 8008718:	085b      	lsrs	r3, r3, #1
 800871a:	647b      	str	r3, [r7, #68]	; 0x44
 800871c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	f003 0301 	and.w	r3, r3, #1
 8008724:	2b00      	cmp	r3, #0
 8008726:	d002      	beq.n	800872e <PCD_EP_ISR_Handler+0x2a0>
 8008728:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800872a:	3301      	adds	r3, #1
 800872c:	647b      	str	r3, [r7, #68]	; 0x44
 800872e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008730:	b29b      	uxth	r3, r3
 8008732:	029b      	lsls	r3, r3, #10
 8008734:	b29a      	uxth	r2, r3
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	881b      	ldrh	r3, [r3, #0]
 8008740:	b29b      	uxth	r3, r3
 8008742:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008746:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800874a:	827b      	strh	r3, [r7, #18]
 800874c:	8a7b      	ldrh	r3, [r7, #18]
 800874e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008752:	827b      	strh	r3, [r7, #18]
 8008754:	8a7b      	ldrh	r3, [r7, #18]
 8008756:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800875a:	827b      	strh	r3, [r7, #18]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681a      	ldr	r2, [r3, #0]
 8008760:	8a7b      	ldrh	r3, [r7, #18]
 8008762:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008766:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800876a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800876e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008772:	b29b      	uxth	r3, r3
 8008774:	8013      	strh	r3, [r2, #0]
 8008776:	e22c      	b.n	8008bd2 <PCD_EP_ISR_Handler+0x744>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	461a      	mov	r2, r3
 800877e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8008782:	009b      	lsls	r3, r3, #2
 8008784:	4413      	add	r3, r2
 8008786:	881b      	ldrh	r3, [r3, #0]
 8008788:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800878c:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8008790:	2b00      	cmp	r3, #0
 8008792:	f280 80f6 	bge.w	8008982 <PCD_EP_ISR_Handler+0x4f4>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	461a      	mov	r2, r3
 800879c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	4413      	add	r3, r2
 80087a4:	881b      	ldrh	r3, [r3, #0]
 80087a6:	b29a      	uxth	r2, r3
 80087a8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80087ac:	4013      	ands	r3, r2
 80087ae:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	461a      	mov	r2, r3
 80087b8:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	4413      	add	r3, r2
 80087c0:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80087c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80087c8:	b292      	uxth	r2, r2
 80087ca:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80087cc:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 80087d0:	4613      	mov	r3, r2
 80087d2:	009b      	lsls	r3, r3, #2
 80087d4:	4413      	add	r3, r2
 80087d6:	00db      	lsls	r3, r3, #3
 80087d8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80087dc:	687a      	ldr	r2, [r7, #4]
 80087de:	4413      	add	r3, r2
 80087e0:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80087e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087e4:	7b1b      	ldrb	r3, [r3, #12]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d123      	bne.n	8008832 <PCD_EP_ISR_Handler+0x3a4>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	461a      	mov	r2, r3
 80087f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087f8:	781b      	ldrb	r3, [r3, #0]
 80087fa:	00db      	lsls	r3, r3, #3
 80087fc:	4413      	add	r3, r2
 80087fe:	687a      	ldr	r2, [r7, #4]
 8008800:	6812      	ldr	r2, [r2, #0]
 8008802:	4413      	add	r3, r2
 8008804:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008808:	881b      	ldrh	r3, [r3, #0]
 800880a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800880e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

          if (count != 0U)
 8008812:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8008816:	2b00      	cmp	r3, #0
 8008818:	f000 808e 	beq.w	8008938 <PCD_EP_ISR_Handler+0x4aa>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6818      	ldr	r0, [r3, #0]
 8008820:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008822:	6959      	ldr	r1, [r3, #20]
 8008824:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008826:	88da      	ldrh	r2, [r3, #6]
 8008828:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800882c:	f007 fc15 	bl	801005a <USB_ReadPMA>
 8008830:	e082      	b.n	8008938 <PCD_EP_ISR_Handler+0x4aa>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8008832:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008834:	78db      	ldrb	r3, [r3, #3]
 8008836:	2b02      	cmp	r3, #2
 8008838:	d10a      	bne.n	8008850 <PCD_EP_ISR_Handler+0x3c2>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800883a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800883e:	461a      	mov	r2, r3
 8008840:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f000 f9d3 	bl	8008bee <HAL_PCD_EP_DB_Receive>
 8008848:	4603      	mov	r3, r0
 800884a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800884e:	e073      	b.n	8008938 <PCD_EP_ISR_Handler+0x4aa>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	461a      	mov	r2, r3
 8008856:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008858:	781b      	ldrb	r3, [r3, #0]
 800885a:	009b      	lsls	r3, r3, #2
 800885c:	4413      	add	r3, r2
 800885e:	881b      	ldrh	r3, [r3, #0]
 8008860:	b29b      	uxth	r3, r3
 8008862:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800886a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	461a      	mov	r2, r3
 8008874:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008876:	781b      	ldrb	r3, [r3, #0]
 8008878:	009b      	lsls	r3, r3, #2
 800887a:	441a      	add	r2, r3
 800887c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008880:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008884:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008888:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800888c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008890:	b29b      	uxth	r3, r3
 8008892:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	461a      	mov	r2, r3
 800889a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	009b      	lsls	r3, r3, #2
 80088a0:	4413      	add	r3, r2
 80088a2:	881b      	ldrh	r3, [r3, #0]
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d022      	beq.n	80088f4 <PCD_EP_ISR_Handler+0x466>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	461a      	mov	r2, r3
 80088ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088bc:	781b      	ldrb	r3, [r3, #0]
 80088be:	00db      	lsls	r3, r3, #3
 80088c0:	4413      	add	r3, r2
 80088c2:	687a      	ldr	r2, [r7, #4]
 80088c4:	6812      	ldr	r2, [r2, #0]
 80088c6:	4413      	add	r3, r2
 80088c8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80088cc:	881b      	ldrh	r3, [r3, #0]
 80088ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088d2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 80088d6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d02c      	beq.n	8008938 <PCD_EP_ISR_Handler+0x4aa>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6818      	ldr	r0, [r3, #0]
 80088e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088e4:	6959      	ldr	r1, [r3, #20]
 80088e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088e8:	891a      	ldrh	r2, [r3, #8]
 80088ea:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80088ee:	f007 fbb4 	bl	801005a <USB_ReadPMA>
 80088f2:	e021      	b.n	8008938 <PCD_EP_ISR_Handler+0x4aa>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80088fc:	b29b      	uxth	r3, r3
 80088fe:	461a      	mov	r2, r3
 8008900:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008902:	781b      	ldrb	r3, [r3, #0]
 8008904:	00db      	lsls	r3, r3, #3
 8008906:	4413      	add	r3, r2
 8008908:	687a      	ldr	r2, [r7, #4]
 800890a:	6812      	ldr	r2, [r2, #0]
 800890c:	4413      	add	r3, r2
 800890e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008912:	881b      	ldrh	r3, [r3, #0]
 8008914:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008918:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 800891c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8008920:	2b00      	cmp	r3, #0
 8008922:	d009      	beq.n	8008938 <PCD_EP_ISR_Handler+0x4aa>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6818      	ldr	r0, [r3, #0]
 8008928:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800892a:	6959      	ldr	r1, [r3, #20]
 800892c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800892e:	895a      	ldrh	r2, [r3, #10]
 8008930:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8008934:	f007 fb91 	bl	801005a <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008938:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800893a:	69da      	ldr	r2, [r3, #28]
 800893c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8008940:	441a      	add	r2, r3
 8008942:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008944:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8008946:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008948:	695a      	ldr	r2, [r3, #20]
 800894a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800894e:	441a      	add	r2, r3
 8008950:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008952:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008954:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008956:	699b      	ldr	r3, [r3, #24]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d005      	beq.n	8008968 <PCD_EP_ISR_Handler+0x4da>
 800895c:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8008960:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008962:	691b      	ldr	r3, [r3, #16]
 8008964:	429a      	cmp	r2, r3
 8008966:	d206      	bcs.n	8008976 <PCD_EP_ISR_Handler+0x4e8>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008968:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800896a:	781b      	ldrb	r3, [r3, #0]
 800896c:	4619      	mov	r1, r3
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f00a fc96 	bl	80132a0 <HAL_PCD_DataOutStageCallback>
 8008974:	e005      	b.n	8008982 <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800897c:	4618      	mov	r0, r3
 800897e:	f005 feba 	bl	800e6f6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008982:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8008986:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800898a:	2b00      	cmp	r3, #0
 800898c:	f000 8121 	beq.w	8008bd2 <PCD_EP_ISR_Handler+0x744>
      {
        ep = &hpcd->IN_ep[epindex];
 8008990:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8008994:	1c5a      	adds	r2, r3, #1
 8008996:	4613      	mov	r3, r2
 8008998:	009b      	lsls	r3, r3, #2
 800899a:	4413      	add	r3, r2
 800899c:	00db      	lsls	r3, r3, #3
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	4413      	add	r3, r2
 80089a2:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	461a      	mov	r2, r3
 80089aa:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80089ae:	009b      	lsls	r3, r3, #2
 80089b0:	4413      	add	r3, r2
 80089b2:	881b      	ldrh	r3, [r3, #0]
 80089b4:	b29b      	uxth	r3, r3
 80089b6:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80089ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089be:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	461a      	mov	r2, r3
 80089c8:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80089cc:	009b      	lsls	r3, r3, #2
 80089ce:	441a      	add	r2, r3
 80089d0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80089d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089dc:	b29b      	uxth	r3, r3
 80089de:	8013      	strh	r3, [r2, #0]

        if (ep->type != EP_TYPE_BULK)
 80089e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089e2:	78db      	ldrb	r3, [r3, #3]
 80089e4:	2b02      	cmp	r3, #2
 80089e6:	f000 80a2 	beq.w	8008b2e <PCD_EP_ISR_Handler+0x6a0>
        {
          ep->xfer_len = 0U;
 80089ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089ec:	2200      	movs	r2, #0
 80089ee:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80089f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089f2:	7b1b      	ldrb	r3, [r3, #12]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	f000 8093 	beq.w	8008b20 <PCD_EP_ISR_Handler+0x692>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80089fa:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80089fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d046      	beq.n	8008a94 <PCD_EP_ISR_Handler+0x606>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008a06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a08:	785b      	ldrb	r3, [r3, #1]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d126      	bne.n	8008a5c <PCD_EP_ISR_Handler+0x5ce>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	627b      	str	r3, [r7, #36]	; 0x24
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	461a      	mov	r2, r3
 8008a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a22:	4413      	add	r3, r2
 8008a24:	627b      	str	r3, [r7, #36]	; 0x24
 8008a26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	00da      	lsls	r2, r3, #3
 8008a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a2e:	4413      	add	r3, r2
 8008a30:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008a34:	623b      	str	r3, [r7, #32]
 8008a36:	6a3b      	ldr	r3, [r7, #32]
 8008a38:	881b      	ldrh	r3, [r3, #0]
 8008a3a:	b29b      	uxth	r3, r3
 8008a3c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008a40:	b29a      	uxth	r2, r3
 8008a42:	6a3b      	ldr	r3, [r7, #32]
 8008a44:	801a      	strh	r2, [r3, #0]
 8008a46:	6a3b      	ldr	r3, [r7, #32]
 8008a48:	881b      	ldrh	r3, [r3, #0]
 8008a4a:	b29b      	uxth	r3, r3
 8008a4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a54:	b29a      	uxth	r2, r3
 8008a56:	6a3b      	ldr	r3, [r7, #32]
 8008a58:	801a      	strh	r2, [r3, #0]
 8008a5a:	e061      	b.n	8008b20 <PCD_EP_ISR_Handler+0x692>
 8008a5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a5e:	785b      	ldrb	r3, [r3, #1]
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	d15d      	bne.n	8008b20 <PCD_EP_ISR_Handler+0x692>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a72:	b29b      	uxth	r3, r3
 8008a74:	461a      	mov	r2, r3
 8008a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a78:	4413      	add	r3, r2
 8008a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a7e:	781b      	ldrb	r3, [r3, #0]
 8008a80:	00da      	lsls	r2, r3, #3
 8008a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a84:	4413      	add	r3, r2
 8008a86:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008a8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a8e:	2200      	movs	r2, #0
 8008a90:	801a      	strh	r2, [r3, #0]
 8008a92:	e045      	b.n	8008b20 <PCD_EP_ISR_Handler+0x692>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a9c:	785b      	ldrb	r3, [r3, #1]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d126      	bne.n	8008af0 <PCD_EP_ISR_Handler+0x662>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	637b      	str	r3, [r7, #52]	; 0x34
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	461a      	mov	r2, r3
 8008ab4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ab6:	4413      	add	r3, r2
 8008ab8:	637b      	str	r3, [r7, #52]	; 0x34
 8008aba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008abc:	781b      	ldrb	r3, [r3, #0]
 8008abe:	00da      	lsls	r2, r3, #3
 8008ac0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ac2:	4413      	add	r3, r2
 8008ac4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008ac8:	633b      	str	r3, [r7, #48]	; 0x30
 8008aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008acc:	881b      	ldrh	r3, [r3, #0]
 8008ace:	b29b      	uxth	r3, r3
 8008ad0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008ad4:	b29a      	uxth	r2, r3
 8008ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ad8:	801a      	strh	r2, [r3, #0]
 8008ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008adc:	881b      	ldrh	r3, [r3, #0]
 8008ade:	b29b      	uxth	r3, r3
 8008ae0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ae4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ae8:	b29a      	uxth	r2, r3
 8008aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aec:	801a      	strh	r2, [r3, #0]
 8008aee:	e017      	b.n	8008b20 <PCD_EP_ISR_Handler+0x692>
 8008af0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008af2:	785b      	ldrb	r3, [r3, #1]
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d113      	bne.n	8008b20 <PCD_EP_ISR_Handler+0x692>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	461a      	mov	r2, r3
 8008b04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b06:	4413      	add	r3, r2
 8008b08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008b0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b0c:	781b      	ldrb	r3, [r3, #0]
 8008b0e:	00da      	lsls	r2, r3, #3
 8008b10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b12:	4413      	add	r3, r2
 8008b14:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008b18:	63bb      	str	r3, [r7, #56]	; 0x38
 8008b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008b20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	4619      	mov	r1, r3
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f00a fbd5 	bl	80132d6 <HAL_PCD_DataInStageCallback>
 8008b2c:	e051      	b.n	8008bd2 <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Bulk Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8008b2e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8008b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d144      	bne.n	8008bc4 <PCD_EP_ISR_Handler+0x736>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b42:	b29b      	uxth	r3, r3
 8008b44:	461a      	mov	r2, r3
 8008b46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	00db      	lsls	r3, r3, #3
 8008b4c:	4413      	add	r3, r2
 8008b4e:	687a      	ldr	r2, [r7, #4]
 8008b50:	6812      	ldr	r2, [r2, #0]
 8008b52:	4413      	add	r3, r2
 8008b54:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008b58:	881b      	ldrh	r3, [r3, #0]
 8008b5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b5e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8008b62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b64:	699a      	ldr	r2, [r3, #24]
 8008b66:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008b6a:	429a      	cmp	r2, r3
 8008b6c:	d907      	bls.n	8008b7e <PCD_EP_ISR_Handler+0x6f0>
            {
              ep->xfer_len -= TxPctSize;
 8008b6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b70:	699a      	ldr	r2, [r3, #24]
 8008b72:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008b76:	1ad2      	subs	r2, r2, r3
 8008b78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b7a:	619a      	str	r2, [r3, #24]
 8008b7c:	e002      	b.n	8008b84 <PCD_EP_ISR_Handler+0x6f6>
            }
            else
            {
              ep->xfer_len = 0U;
 8008b7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b80:	2200      	movs	r2, #0
 8008b82:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008b84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b86:	699b      	ldr	r3, [r3, #24]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d106      	bne.n	8008b9a <PCD_EP_ISR_Handler+0x70c>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008b8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b8e:	781b      	ldrb	r3, [r3, #0]
 8008b90:	4619      	mov	r1, r3
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f00a fb9f 	bl	80132d6 <HAL_PCD_DataInStageCallback>
 8008b98:	e01b      	b.n	8008bd2 <PCD_EP_ISR_Handler+0x744>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8008b9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b9c:	695a      	ldr	r2, [r3, #20]
 8008b9e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008ba2:	441a      	add	r2, r3
 8008ba4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ba6:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008ba8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008baa:	69da      	ldr	r2, [r3, #28]
 8008bac:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008bb0:	441a      	add	r2, r3
 8008bb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bb4:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f005 fd9a 	bl	800e6f6 <USB_EPStartXfer>
 8008bc2:	e006      	b.n	8008bd2 <PCD_EP_ISR_Handler+0x744>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8008bc4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8008bc8:	461a      	mov	r2, r3
 8008bca:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 f917 	bl	8008e00 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008bda:	b29b      	uxth	r3, r3
 8008bdc:	b21b      	sxth	r3, r3
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	f6ff ac5a 	blt.w	8008498 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8008be4:	2300      	movs	r3, #0
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3758      	adds	r7, #88	; 0x58
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}

08008bee <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008bee:	b580      	push	{r7, lr}
 8008bf0:	b088      	sub	sp, #32
 8008bf2:	af00      	add	r7, sp, #0
 8008bf4:	60f8      	str	r0, [r7, #12]
 8008bf6:	60b9      	str	r1, [r7, #8]
 8008bf8:	4613      	mov	r3, r2
 8008bfa:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008bfc:	88fb      	ldrh	r3, [r7, #6]
 8008bfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d07c      	beq.n	8008d00 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c0e:	b29b      	uxth	r3, r3
 8008c10:	461a      	mov	r2, r3
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	781b      	ldrb	r3, [r3, #0]
 8008c16:	00db      	lsls	r3, r3, #3
 8008c18:	4413      	add	r3, r2
 8008c1a:	68fa      	ldr	r2, [r7, #12]
 8008c1c:	6812      	ldr	r2, [r2, #0]
 8008c1e:	4413      	add	r3, r2
 8008c20:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008c24:	881b      	ldrh	r3, [r3, #0]
 8008c26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c2a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	699a      	ldr	r2, [r3, #24]
 8008c30:	8b7b      	ldrh	r3, [r7, #26]
 8008c32:	429a      	cmp	r2, r3
 8008c34:	d306      	bcc.n	8008c44 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	699a      	ldr	r2, [r3, #24]
 8008c3a:	8b7b      	ldrh	r3, [r7, #26]
 8008c3c:	1ad2      	subs	r2, r2, r3
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	619a      	str	r2, [r3, #24]
 8008c42:	e002      	b.n	8008c4a <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	2200      	movs	r2, #0
 8008c48:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	699b      	ldr	r3, [r3, #24]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d123      	bne.n	8008c9a <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	461a      	mov	r2, r3
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	781b      	ldrb	r3, [r3, #0]
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	4413      	add	r3, r2
 8008c60:	881b      	ldrh	r3, [r3, #0]
 8008c62:	b29b      	uxth	r3, r3
 8008c64:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008c68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c6c:	833b      	strh	r3, [r7, #24]
 8008c6e:	8b3b      	ldrh	r3, [r7, #24]
 8008c70:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008c74:	833b      	strh	r3, [r7, #24]
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	781b      	ldrb	r3, [r3, #0]
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	441a      	add	r2, r3
 8008c84:	8b3b      	ldrh	r3, [r7, #24]
 8008c86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008c8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008c8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008c92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c96:	b29b      	uxth	r3, r3
 8008c98:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008c9a:	88fb      	ldrh	r3, [r7, #6]
 8008c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d01f      	beq.n	8008ce4 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	461a      	mov	r2, r3
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	781b      	ldrb	r3, [r3, #0]
 8008cae:	009b      	lsls	r3, r3, #2
 8008cb0:	4413      	add	r3, r2
 8008cb2:	881b      	ldrh	r3, [r3, #0]
 8008cb4:	b29b      	uxth	r3, r3
 8008cb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cbe:	82fb      	strh	r3, [r7, #22]
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	461a      	mov	r2, r3
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	009b      	lsls	r3, r3, #2
 8008ccc:	441a      	add	r2, r3
 8008cce:	8afb      	ldrh	r3, [r7, #22]
 8008cd0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008cd4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008cd8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008cdc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008ce0:	b29b      	uxth	r3, r3
 8008ce2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008ce4:	8b7b      	ldrh	r3, [r7, #26]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	f000 8085 	beq.w	8008df6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	6818      	ldr	r0, [r3, #0]
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	6959      	ldr	r1, [r3, #20]
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	891a      	ldrh	r2, [r3, #8]
 8008cf8:	8b7b      	ldrh	r3, [r7, #26]
 8008cfa:	f007 f9ae 	bl	801005a <USB_ReadPMA>
 8008cfe:	e07a      	b.n	8008df6 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	00db      	lsls	r3, r3, #3
 8008d12:	4413      	add	r3, r2
 8008d14:	68fa      	ldr	r2, [r7, #12]
 8008d16:	6812      	ldr	r2, [r2, #0]
 8008d18:	4413      	add	r3, r2
 8008d1a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008d1e:	881b      	ldrh	r3, [r3, #0]
 8008d20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d24:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	699a      	ldr	r2, [r3, #24]
 8008d2a:	8b7b      	ldrh	r3, [r7, #26]
 8008d2c:	429a      	cmp	r2, r3
 8008d2e:	d306      	bcc.n	8008d3e <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8008d30:	68bb      	ldr	r3, [r7, #8]
 8008d32:	699a      	ldr	r2, [r3, #24]
 8008d34:	8b7b      	ldrh	r3, [r7, #26]
 8008d36:	1ad2      	subs	r2, r2, r3
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	619a      	str	r2, [r3, #24]
 8008d3c:	e002      	b.n	8008d44 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	2200      	movs	r2, #0
 8008d42:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	699b      	ldr	r3, [r3, #24]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d123      	bne.n	8008d94 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	461a      	mov	r2, r3
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	781b      	ldrb	r3, [r3, #0]
 8008d56:	009b      	lsls	r3, r3, #2
 8008d58:	4413      	add	r3, r2
 8008d5a:	881b      	ldrh	r3, [r3, #0]
 8008d5c:	b29b      	uxth	r3, r3
 8008d5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d66:	83fb      	strh	r3, [r7, #30]
 8008d68:	8bfb      	ldrh	r3, [r7, #30]
 8008d6a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008d6e:	83fb      	strh	r3, [r7, #30]
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	461a      	mov	r2, r3
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	781b      	ldrb	r3, [r3, #0]
 8008d7a:	009b      	lsls	r3, r3, #2
 8008d7c:	441a      	add	r2, r3
 8008d7e:	8bfb      	ldrh	r3, [r7, #30]
 8008d80:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008d84:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008d88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008d8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d90:	b29b      	uxth	r3, r3
 8008d92:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8008d94:	88fb      	ldrh	r3, [r7, #6]
 8008d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d11f      	bne.n	8008dde <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	461a      	mov	r2, r3
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	781b      	ldrb	r3, [r3, #0]
 8008da8:	009b      	lsls	r3, r3, #2
 8008daa:	4413      	add	r3, r2
 8008dac:	881b      	ldrh	r3, [r3, #0]
 8008dae:	b29b      	uxth	r3, r3
 8008db0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008db4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008db8:	83bb      	strh	r3, [r7, #28]
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	461a      	mov	r2, r3
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	781b      	ldrb	r3, [r3, #0]
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	441a      	add	r2, r3
 8008dc8:	8bbb      	ldrh	r3, [r7, #28]
 8008dca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008dce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008dd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008dd6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008dda:	b29b      	uxth	r3, r3
 8008ddc:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008dde:	8b7b      	ldrh	r3, [r7, #26]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d008      	beq.n	8008df6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	6818      	ldr	r0, [r3, #0]
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	6959      	ldr	r1, [r3, #20]
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	895a      	ldrh	r2, [r3, #10]
 8008df0:	8b7b      	ldrh	r3, [r7, #26]
 8008df2:	f007 f932 	bl	801005a <USB_ReadPMA>
    }
  }

  return count;
 8008df6:	8b7b      	ldrh	r3, [r7, #26]
}
 8008df8:	4618      	mov	r0, r3
 8008dfa:	3720      	adds	r7, #32
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}

08008e00 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b0a2      	sub	sp, #136	; 0x88
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	60f8      	str	r0, [r7, #12]
 8008e08:	60b9      	str	r1, [r7, #8]
 8008e0a:	4613      	mov	r3, r2
 8008e0c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008e0e:	88fb      	ldrh	r3, [r7, #6]
 8008e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	f000 81c5 	beq.w	80091a4 <HAL_PCD_EP_DB_Transmit+0x3a4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	461a      	mov	r2, r3
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	781b      	ldrb	r3, [r3, #0]
 8008e2a:	00db      	lsls	r3, r3, #3
 8008e2c:	4413      	add	r3, r2
 8008e2e:	68fa      	ldr	r2, [r7, #12]
 8008e30:	6812      	ldr	r2, [r2, #0]
 8008e32:	4413      	add	r3, r2
 8008e34:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008e38:	881b      	ldrh	r3, [r3, #0]
 8008e3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e3e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxPctSize)
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	699a      	ldr	r2, [r3, #24]
 8008e46:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d907      	bls.n	8008e5e <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	699a      	ldr	r2, [r3, #24]
 8008e52:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008e56:	1ad2      	subs	r2, r2, r3
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	619a      	str	r2, [r3, #24]
 8008e5c:	e002      	b.n	8008e64 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	2200      	movs	r2, #0
 8008e62:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008e64:	68bb      	ldr	r3, [r7, #8]
 8008e66:	699b      	ldr	r3, [r3, #24]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f040 80b9 	bne.w	8008fe0 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	785b      	ldrb	r3, [r3, #1]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d126      	bne.n	8008ec4 <HAL_PCD_EP_DB_Transmit+0xc4>
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e84:	b29b      	uxth	r3, r3
 8008e86:	461a      	mov	r2, r3
 8008e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e8a:	4413      	add	r3, r2
 8008e8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	00da      	lsls	r2, r3, #3
 8008e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e96:	4413      	add	r3, r2
 8008e98:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008e9c:	627b      	str	r3, [r7, #36]	; 0x24
 8008e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ea0:	881b      	ldrh	r3, [r3, #0]
 8008ea2:	b29b      	uxth	r3, r3
 8008ea4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008ea8:	b29a      	uxth	r2, r3
 8008eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eac:	801a      	strh	r2, [r3, #0]
 8008eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eb0:	881b      	ldrh	r3, [r3, #0]
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008eb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ebc:	b29a      	uxth	r2, r3
 8008ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec0:	801a      	strh	r2, [r3, #0]
 8008ec2:	e01a      	b.n	8008efa <HAL_PCD_EP_DB_Transmit+0xfa>
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	785b      	ldrb	r3, [r3, #1]
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	d116      	bne.n	8008efa <HAL_PCD_EP_DB_Transmit+0xfa>
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	633b      	str	r3, [r7, #48]	; 0x30
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	461a      	mov	r2, r3
 8008ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ee0:	4413      	add	r3, r2
 8008ee2:	633b      	str	r3, [r7, #48]	; 0x30
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	00da      	lsls	r2, r3, #3
 8008eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eec:	4413      	add	r3, r2
 8008eee:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	623b      	str	r3, [r7, #32]
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	785b      	ldrb	r3, [r3, #1]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d126      	bne.n	8008f56 <HAL_PCD_EP_DB_Transmit+0x156>
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	61bb      	str	r3, [r7, #24]
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f16:	b29b      	uxth	r3, r3
 8008f18:	461a      	mov	r2, r3
 8008f1a:	69bb      	ldr	r3, [r7, #24]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	61bb      	str	r3, [r7, #24]
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	781b      	ldrb	r3, [r3, #0]
 8008f24:	00da      	lsls	r2, r3, #3
 8008f26:	69bb      	ldr	r3, [r7, #24]
 8008f28:	4413      	add	r3, r2
 8008f2a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008f2e:	617b      	str	r3, [r7, #20]
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	881b      	ldrh	r3, [r3, #0]
 8008f34:	b29b      	uxth	r3, r3
 8008f36:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008f3a:	b29a      	uxth	r2, r3
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	801a      	strh	r2, [r3, #0]
 8008f40:	697b      	ldr	r3, [r7, #20]
 8008f42:	881b      	ldrh	r3, [r3, #0]
 8008f44:	b29b      	uxth	r3, r3
 8008f46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f4e:	b29a      	uxth	r2, r3
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	801a      	strh	r2, [r3, #0]
 8008f54:	e017      	b.n	8008f86 <HAL_PCD_EP_DB_Transmit+0x186>
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	785b      	ldrb	r3, [r3, #1]
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d113      	bne.n	8008f86 <HAL_PCD_EP_DB_Transmit+0x186>
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	461a      	mov	r2, r3
 8008f6a:	6a3b      	ldr	r3, [r7, #32]
 8008f6c:	4413      	add	r3, r2
 8008f6e:	623b      	str	r3, [r7, #32]
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	781b      	ldrb	r3, [r3, #0]
 8008f74:	00da      	lsls	r2, r3, #3
 8008f76:	6a3b      	ldr	r3, [r7, #32]
 8008f78:	4413      	add	r3, r2
 8008f7a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008f7e:	61fb      	str	r3, [r7, #28]
 8008f80:	69fb      	ldr	r3, [r7, #28]
 8008f82:	2200      	movs	r2, #0
 8008f84:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	781b      	ldrb	r3, [r3, #0]
 8008f8a:	4619      	mov	r1, r3
 8008f8c:	68f8      	ldr	r0, [r7, #12]
 8008f8e:	f00a f9a2 	bl	80132d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008f92:	88fb      	ldrh	r3, [r7, #6]
 8008f94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	f000 82d2 	beq.w	8009542 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	781b      	ldrb	r3, [r3, #0]
 8008fa8:	009b      	lsls	r3, r3, #2
 8008faa:	4413      	add	r3, r2
 8008fac:	881b      	ldrh	r3, [r3, #0]
 8008fae:	b29b      	uxth	r3, r3
 8008fb0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008fb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fb8:	827b      	strh	r3, [r7, #18]
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	461a      	mov	r2, r3
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	781b      	ldrb	r3, [r3, #0]
 8008fc4:	009b      	lsls	r3, r3, #2
 8008fc6:	441a      	add	r2, r3
 8008fc8:	8a7b      	ldrh	r3, [r7, #18]
 8008fca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008fce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008fd2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008fd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fda:	b29b      	uxth	r3, r3
 8008fdc:	8013      	strh	r3, [r2, #0]
 8008fde:	e2b0      	b.n	8009542 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008fe0:	88fb      	ldrh	r3, [r7, #6]
 8008fe2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d021      	beq.n	800902e <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	461a      	mov	r2, r3
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	781b      	ldrb	r3, [r3, #0]
 8008ff4:	009b      	lsls	r3, r3, #2
 8008ff6:	4413      	add	r3, r2
 8008ff8:	881b      	ldrh	r3, [r3, #0]
 8008ffa:	b29b      	uxth	r3, r3
 8008ffc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009000:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009004:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	461a      	mov	r2, r3
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	009b      	lsls	r3, r3, #2
 8009014:	441a      	add	r2, r3
 8009016:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800901a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800901e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009022:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009026:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800902a:	b29b      	uxth	r3, r3
 800902c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009034:	2b01      	cmp	r3, #1
 8009036:	f040 8284 	bne.w	8009542 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	695a      	ldr	r2, [r3, #20]
 800903e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8009042:	441a      	add	r2, r3
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	69da      	ldr	r2, [r3, #28]
 800904c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8009050:	441a      	add	r2, r3
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009056:	68bb      	ldr	r3, [r7, #8]
 8009058:	6a1a      	ldr	r2, [r3, #32]
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	691b      	ldr	r3, [r3, #16]
 800905e:	429a      	cmp	r2, r3
 8009060:	d309      	bcc.n	8009076 <HAL_PCD_EP_DB_Transmit+0x276>
        {
          len = ep->maxpacket;
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	691b      	ldr	r3, [r3, #16]
 8009066:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	6a1a      	ldr	r2, [r3, #32]
 800906c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800906e:	1ad2      	subs	r2, r2, r3
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	621a      	str	r2, [r3, #32]
 8009074:	e015      	b.n	80090a2 <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else if (ep->xfer_len_db == 0U)
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	6a1b      	ldr	r3, [r3, #32]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d107      	bne.n	800908e <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 800907e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8009082:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	2200      	movs	r2, #0
 8009088:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800908c:	e009      	b.n	80090a2 <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	2200      	movs	r2, #0
 8009092:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	6a1b      	ldr	r3, [r3, #32]
 800909a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	2200      	movs	r2, #0
 80090a0:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	785b      	ldrb	r3, [r3, #1]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d155      	bne.n	8009156 <HAL_PCD_EP_DB_Transmit+0x356>
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80090b8:	b29b      	uxth	r3, r3
 80090ba:	461a      	mov	r2, r3
 80090bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090be:	4413      	add	r3, r2
 80090c0:	63bb      	str	r3, [r7, #56]	; 0x38
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	781b      	ldrb	r3, [r3, #0]
 80090c6:	00da      	lsls	r2, r3, #3
 80090c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ca:	4413      	add	r3, r2
 80090cc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80090d0:	637b      	str	r3, [r7, #52]	; 0x34
 80090d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090d4:	2b3e      	cmp	r3, #62	; 0x3e
 80090d6:	d916      	bls.n	8009106 <HAL_PCD_EP_DB_Transmit+0x306>
 80090d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090da:	095b      	lsrs	r3, r3, #5
 80090dc:	64bb      	str	r3, [r7, #72]	; 0x48
 80090de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090e0:	f003 031f 	and.w	r3, r3, #31
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d102      	bne.n	80090ee <HAL_PCD_EP_DB_Transmit+0x2ee>
 80090e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090ea:	3b01      	subs	r3, #1
 80090ec:	64bb      	str	r3, [r7, #72]	; 0x48
 80090ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090f0:	b29b      	uxth	r3, r3
 80090f2:	029b      	lsls	r3, r3, #10
 80090f4:	b29b      	uxth	r3, r3
 80090f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090fe:	b29a      	uxth	r2, r3
 8009100:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009102:	801a      	strh	r2, [r3, #0]
 8009104:	e043      	b.n	800918e <HAL_PCD_EP_DB_Transmit+0x38e>
 8009106:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009108:	2b00      	cmp	r3, #0
 800910a:	d112      	bne.n	8009132 <HAL_PCD_EP_DB_Transmit+0x332>
 800910c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800910e:	881b      	ldrh	r3, [r3, #0]
 8009110:	b29b      	uxth	r3, r3
 8009112:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009116:	b29a      	uxth	r2, r3
 8009118:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800911a:	801a      	strh	r2, [r3, #0]
 800911c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800911e:	881b      	ldrh	r3, [r3, #0]
 8009120:	b29b      	uxth	r3, r3
 8009122:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009126:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800912a:	b29a      	uxth	r2, r3
 800912c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800912e:	801a      	strh	r2, [r3, #0]
 8009130:	e02d      	b.n	800918e <HAL_PCD_EP_DB_Transmit+0x38e>
 8009132:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009134:	085b      	lsrs	r3, r3, #1
 8009136:	64bb      	str	r3, [r7, #72]	; 0x48
 8009138:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800913a:	f003 0301 	and.w	r3, r3, #1
 800913e:	2b00      	cmp	r3, #0
 8009140:	d002      	beq.n	8009148 <HAL_PCD_EP_DB_Transmit+0x348>
 8009142:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009144:	3301      	adds	r3, #1
 8009146:	64bb      	str	r3, [r7, #72]	; 0x48
 8009148:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800914a:	b29b      	uxth	r3, r3
 800914c:	029b      	lsls	r3, r3, #10
 800914e:	b29a      	uxth	r2, r3
 8009150:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009152:	801a      	strh	r2, [r3, #0]
 8009154:	e01b      	b.n	800918e <HAL_PCD_EP_DB_Transmit+0x38e>
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	785b      	ldrb	r3, [r3, #1]
 800915a:	2b01      	cmp	r3, #1
 800915c:	d117      	bne.n	800918e <HAL_PCD_EP_DB_Transmit+0x38e>
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	643b      	str	r3, [r7, #64]	; 0x40
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800916c:	b29b      	uxth	r3, r3
 800916e:	461a      	mov	r2, r3
 8009170:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009172:	4413      	add	r3, r2
 8009174:	643b      	str	r3, [r7, #64]	; 0x40
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	781b      	ldrb	r3, [r3, #0]
 800917a:	00da      	lsls	r2, r3, #3
 800917c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800917e:	4413      	add	r3, r2
 8009180:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009184:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009186:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009188:	b29a      	uxth	r2, r3
 800918a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800918c:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	6818      	ldr	r0, [r3, #0]
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	6959      	ldr	r1, [r3, #20]
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	891a      	ldrh	r2, [r3, #8]
 800919a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800919c:	b29b      	uxth	r3, r3
 800919e:	f006 ff1a 	bl	800ffd6 <USB_WritePMA>
 80091a2:	e1ce      	b.n	8009542 <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80091ac:	b29b      	uxth	r3, r3
 80091ae:	461a      	mov	r2, r3
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	781b      	ldrb	r3, [r3, #0]
 80091b4:	00db      	lsls	r3, r3, #3
 80091b6:	4413      	add	r3, r2
 80091b8:	68fa      	ldr	r2, [r7, #12]
 80091ba:	6812      	ldr	r2, [r2, #0]
 80091bc:	4413      	add	r3, r2
 80091be:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80091c2:	881b      	ldrh	r3, [r3, #0]
 80091c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80091c8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxPctSize)
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	699a      	ldr	r2, [r3, #24]
 80091d0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d307      	bcc.n	80091e8 <HAL_PCD_EP_DB_Transmit+0x3e8>
    {
      ep->xfer_len -= TxPctSize;
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	699a      	ldr	r2, [r3, #24]
 80091dc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80091e0:	1ad2      	subs	r2, r2, r3
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	619a      	str	r2, [r3, #24]
 80091e6:	e002      	b.n	80091ee <HAL_PCD_EP_DB_Transmit+0x3ee>
    }
    else
    {
      ep->xfer_len = 0U;
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	2200      	movs	r2, #0
 80091ec:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	699b      	ldr	r3, [r3, #24]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	f040 80c4 	bne.w	8009380 <HAL_PCD_EP_DB_Transmit+0x580>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	785b      	ldrb	r3, [r3, #1]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d126      	bne.n	800924e <HAL_PCD_EP_DB_Transmit+0x44e>
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	66bb      	str	r3, [r7, #104]	; 0x68
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800920e:	b29b      	uxth	r3, r3
 8009210:	461a      	mov	r2, r3
 8009212:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009214:	4413      	add	r3, r2
 8009216:	66bb      	str	r3, [r7, #104]	; 0x68
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	00da      	lsls	r2, r3, #3
 800921e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009220:	4413      	add	r3, r2
 8009222:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009226:	667b      	str	r3, [r7, #100]	; 0x64
 8009228:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800922a:	881b      	ldrh	r3, [r3, #0]
 800922c:	b29b      	uxth	r3, r3
 800922e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009232:	b29a      	uxth	r2, r3
 8009234:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009236:	801a      	strh	r2, [r3, #0]
 8009238:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800923a:	881b      	ldrh	r3, [r3, #0]
 800923c:	b29b      	uxth	r3, r3
 800923e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009242:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009246:	b29a      	uxth	r2, r3
 8009248:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800924a:	801a      	strh	r2, [r3, #0]
 800924c:	e01a      	b.n	8009284 <HAL_PCD_EP_DB_Transmit+0x484>
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	785b      	ldrb	r3, [r3, #1]
 8009252:	2b01      	cmp	r3, #1
 8009254:	d116      	bne.n	8009284 <HAL_PCD_EP_DB_Transmit+0x484>
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	673b      	str	r3, [r7, #112]	; 0x70
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009264:	b29b      	uxth	r3, r3
 8009266:	461a      	mov	r2, r3
 8009268:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800926a:	4413      	add	r3, r2
 800926c:	673b      	str	r3, [r7, #112]	; 0x70
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	00da      	lsls	r2, r3, #3
 8009274:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009276:	4413      	add	r3, r2
 8009278:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800927c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800927e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009280:	2200      	movs	r2, #0
 8009282:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	67fb      	str	r3, [r7, #124]	; 0x7c
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	785b      	ldrb	r3, [r3, #1]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d12f      	bne.n	80092f2 <HAL_PCD_EP_DB_Transmit+0x4f2>
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80092a2:	b29b      	uxth	r3, r3
 80092a4:	461a      	mov	r2, r3
 80092a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80092aa:	4413      	add	r3, r2
 80092ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80092b0:	68bb      	ldr	r3, [r7, #8]
 80092b2:	781b      	ldrb	r3, [r3, #0]
 80092b4:	00da      	lsls	r2, r3, #3
 80092b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80092ba:	4413      	add	r3, r2
 80092bc:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80092c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80092c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80092c8:	881b      	ldrh	r3, [r3, #0]
 80092ca:	b29b      	uxth	r3, r3
 80092cc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80092d0:	b29a      	uxth	r2, r3
 80092d2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80092d6:	801a      	strh	r2, [r3, #0]
 80092d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80092dc:	881b      	ldrh	r3, [r3, #0]
 80092de:	b29b      	uxth	r3, r3
 80092e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092e8:	b29a      	uxth	r2, r3
 80092ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80092ee:	801a      	strh	r2, [r3, #0]
 80092f0:	e017      	b.n	8009322 <HAL_PCD_EP_DB_Transmit+0x522>
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	785b      	ldrb	r3, [r3, #1]
 80092f6:	2b01      	cmp	r3, #1
 80092f8:	d113      	bne.n	8009322 <HAL_PCD_EP_DB_Transmit+0x522>
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009302:	b29b      	uxth	r3, r3
 8009304:	461a      	mov	r2, r3
 8009306:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009308:	4413      	add	r3, r2
 800930a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	781b      	ldrb	r3, [r3, #0]
 8009310:	00da      	lsls	r2, r3, #3
 8009312:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009314:	4413      	add	r3, r2
 8009316:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800931a:	67bb      	str	r3, [r7, #120]	; 0x78
 800931c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800931e:	2200      	movs	r2, #0
 8009320:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	781b      	ldrb	r3, [r3, #0]
 8009326:	4619      	mov	r1, r3
 8009328:	68f8      	ldr	r0, [r7, #12]
 800932a:	f009 ffd4 	bl	80132d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800932e:	88fb      	ldrh	r3, [r7, #6]
 8009330:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009334:	2b00      	cmp	r3, #0
 8009336:	f040 8104 	bne.w	8009542 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	461a      	mov	r2, r3
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	781b      	ldrb	r3, [r3, #0]
 8009344:	009b      	lsls	r3, r3, #2
 8009346:	4413      	add	r3, r2
 8009348:	881b      	ldrh	r3, [r3, #0]
 800934a:	b29b      	uxth	r3, r3
 800934c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009350:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009354:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	461a      	mov	r2, r3
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	781b      	ldrb	r3, [r3, #0]
 8009362:	009b      	lsls	r3, r3, #2
 8009364:	441a      	add	r2, r3
 8009366:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800936a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800936e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009372:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009376:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800937a:	b29b      	uxth	r3, r3
 800937c:	8013      	strh	r3, [r2, #0]
 800937e:	e0e0      	b.n	8009542 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009380:	88fb      	ldrh	r3, [r7, #6]
 8009382:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009386:	2b00      	cmp	r3, #0
 8009388:	d121      	bne.n	80093ce <HAL_PCD_EP_DB_Transmit+0x5ce>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	461a      	mov	r2, r3
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	009b      	lsls	r3, r3, #2
 8009396:	4413      	add	r3, r2
 8009398:	881b      	ldrh	r3, [r3, #0]
 800939a:	b29b      	uxth	r3, r3
 800939c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093a4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	461a      	mov	r2, r3
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	781b      	ldrb	r3, [r3, #0]
 80093b2:	009b      	lsls	r3, r3, #2
 80093b4:	441a      	add	r2, r3
 80093b6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80093ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80093be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80093c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80093c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093ca:	b29b      	uxth	r3, r3
 80093cc:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80093d4:	2b01      	cmp	r3, #1
 80093d6:	f040 80b4 	bne.w	8009542 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	695a      	ldr	r2, [r3, #20]
 80093de:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80093e2:	441a      	add	r2, r3
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	69da      	ldr	r2, [r3, #28]
 80093ec:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80093f0:	441a      	add	r2, r3
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80093f6:	68bb      	ldr	r3, [r7, #8]
 80093f8:	6a1a      	ldr	r2, [r3, #32]
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	691b      	ldr	r3, [r3, #16]
 80093fe:	429a      	cmp	r2, r3
 8009400:	d309      	bcc.n	8009416 <HAL_PCD_EP_DB_Transmit+0x616>
        {
          len = ep->maxpacket;
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	691b      	ldr	r3, [r3, #16]
 8009406:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	6a1a      	ldr	r2, [r3, #32]
 800940c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800940e:	1ad2      	subs	r2, r2, r3
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	621a      	str	r2, [r3, #32]
 8009414:	e015      	b.n	8009442 <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else if (ep->xfer_len_db == 0U)
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	6a1b      	ldr	r3, [r3, #32]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d107      	bne.n	800942e <HAL_PCD_EP_DB_Transmit+0x62e>
        {
          len = TxPctSize;
 800941e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8009422:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	2200      	movs	r2, #0
 8009428:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800942c:	e009      	b.n	8009442 <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else
        {
          len = ep->xfer_len_db;
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	6a1b      	ldr	r3, [r3, #32]
 8009432:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	2200      	movs	r2, #0
 8009438:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	2200      	movs	r2, #0
 800943e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	663b      	str	r3, [r7, #96]	; 0x60
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	785b      	ldrb	r3, [r3, #1]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d155      	bne.n	80094fc <HAL_PCD_EP_DB_Transmit+0x6fc>
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	65bb      	str	r3, [r7, #88]	; 0x58
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800945e:	b29b      	uxth	r3, r3
 8009460:	461a      	mov	r2, r3
 8009462:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009464:	4413      	add	r3, r2
 8009466:	65bb      	str	r3, [r7, #88]	; 0x58
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	781b      	ldrb	r3, [r3, #0]
 800946c:	00da      	lsls	r2, r3, #3
 800946e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009470:	4413      	add	r3, r2
 8009472:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009476:	657b      	str	r3, [r7, #84]	; 0x54
 8009478:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800947a:	2b3e      	cmp	r3, #62	; 0x3e
 800947c:	d916      	bls.n	80094ac <HAL_PCD_EP_DB_Transmit+0x6ac>
 800947e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009480:	095b      	lsrs	r3, r3, #5
 8009482:	677b      	str	r3, [r7, #116]	; 0x74
 8009484:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009486:	f003 031f 	and.w	r3, r3, #31
 800948a:	2b00      	cmp	r3, #0
 800948c:	d102      	bne.n	8009494 <HAL_PCD_EP_DB_Transmit+0x694>
 800948e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009490:	3b01      	subs	r3, #1
 8009492:	677b      	str	r3, [r7, #116]	; 0x74
 8009494:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009496:	b29b      	uxth	r3, r3
 8009498:	029b      	lsls	r3, r3, #10
 800949a:	b29b      	uxth	r3, r3
 800949c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094a4:	b29a      	uxth	r2, r3
 80094a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094a8:	801a      	strh	r2, [r3, #0]
 80094aa:	e040      	b.n	800952e <HAL_PCD_EP_DB_Transmit+0x72e>
 80094ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d112      	bne.n	80094d8 <HAL_PCD_EP_DB_Transmit+0x6d8>
 80094b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094b4:	881b      	ldrh	r3, [r3, #0]
 80094b6:	b29b      	uxth	r3, r3
 80094b8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80094bc:	b29a      	uxth	r2, r3
 80094be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094c0:	801a      	strh	r2, [r3, #0]
 80094c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094c4:	881b      	ldrh	r3, [r3, #0]
 80094c6:	b29b      	uxth	r3, r3
 80094c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094d0:	b29a      	uxth	r2, r3
 80094d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094d4:	801a      	strh	r2, [r3, #0]
 80094d6:	e02a      	b.n	800952e <HAL_PCD_EP_DB_Transmit+0x72e>
 80094d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094da:	085b      	lsrs	r3, r3, #1
 80094dc:	677b      	str	r3, [r7, #116]	; 0x74
 80094de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094e0:	f003 0301 	and.w	r3, r3, #1
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d002      	beq.n	80094ee <HAL_PCD_EP_DB_Transmit+0x6ee>
 80094e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80094ea:	3301      	adds	r3, #1
 80094ec:	677b      	str	r3, [r7, #116]	; 0x74
 80094ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80094f0:	b29b      	uxth	r3, r3
 80094f2:	029b      	lsls	r3, r3, #10
 80094f4:	b29a      	uxth	r2, r3
 80094f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094f8:	801a      	strh	r2, [r3, #0]
 80094fa:	e018      	b.n	800952e <HAL_PCD_EP_DB_Transmit+0x72e>
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	785b      	ldrb	r3, [r3, #1]
 8009500:	2b01      	cmp	r3, #1
 8009502:	d114      	bne.n	800952e <HAL_PCD_EP_DB_Transmit+0x72e>
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800950c:	b29b      	uxth	r3, r3
 800950e:	461a      	mov	r2, r3
 8009510:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009512:	4413      	add	r3, r2
 8009514:	663b      	str	r3, [r7, #96]	; 0x60
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	00da      	lsls	r2, r3, #3
 800951c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800951e:	4413      	add	r3, r2
 8009520:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009524:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009526:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009528:	b29a      	uxth	r2, r3
 800952a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800952c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	6818      	ldr	r0, [r3, #0]
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	6959      	ldr	r1, [r3, #20]
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	895a      	ldrh	r2, [r3, #10]
 800953a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800953c:	b29b      	uxth	r3, r3
 800953e:	f006 fd4a 	bl	800ffd6 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	461a      	mov	r2, r3
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	781b      	ldrb	r3, [r3, #0]
 800954c:	009b      	lsls	r3, r3, #2
 800954e:	4413      	add	r3, r2
 8009550:	881b      	ldrh	r3, [r3, #0]
 8009552:	b29b      	uxth	r3, r3
 8009554:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009558:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800955c:	823b      	strh	r3, [r7, #16]
 800955e:	8a3b      	ldrh	r3, [r7, #16]
 8009560:	f083 0310 	eor.w	r3, r3, #16
 8009564:	823b      	strh	r3, [r7, #16]
 8009566:	8a3b      	ldrh	r3, [r7, #16]
 8009568:	f083 0320 	eor.w	r3, r3, #32
 800956c:	823b      	strh	r3, [r7, #16]
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	461a      	mov	r2, r3
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	781b      	ldrb	r3, [r3, #0]
 8009578:	009b      	lsls	r3, r3, #2
 800957a:	441a      	add	r2, r3
 800957c:	8a3b      	ldrh	r3, [r7, #16]
 800957e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009582:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009586:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800958a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800958e:	b29b      	uxth	r3, r3
 8009590:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8009592:	2300      	movs	r3, #0
}
 8009594:	4618      	mov	r0, r3
 8009596:	3788      	adds	r7, #136	; 0x88
 8009598:	46bd      	mov	sp, r7
 800959a:	bd80      	pop	{r7, pc}

0800959c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800959c:	b480      	push	{r7}
 800959e:	b087      	sub	sp, #28
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	60f8      	str	r0, [r7, #12]
 80095a4:	607b      	str	r3, [r7, #4]
 80095a6:	460b      	mov	r3, r1
 80095a8:	817b      	strh	r3, [r7, #10]
 80095aa:	4613      	mov	r3, r2
 80095ac:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80095ae:	897b      	ldrh	r3, [r7, #10]
 80095b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095b4:	b29b      	uxth	r3, r3
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d00b      	beq.n	80095d2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80095ba:	897b      	ldrh	r3, [r7, #10]
 80095bc:	f003 0307 	and.w	r3, r3, #7
 80095c0:	1c5a      	adds	r2, r3, #1
 80095c2:	4613      	mov	r3, r2
 80095c4:	009b      	lsls	r3, r3, #2
 80095c6:	4413      	add	r3, r2
 80095c8:	00db      	lsls	r3, r3, #3
 80095ca:	68fa      	ldr	r2, [r7, #12]
 80095cc:	4413      	add	r3, r2
 80095ce:	617b      	str	r3, [r7, #20]
 80095d0:	e009      	b.n	80095e6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80095d2:	897a      	ldrh	r2, [r7, #10]
 80095d4:	4613      	mov	r3, r2
 80095d6:	009b      	lsls	r3, r3, #2
 80095d8:	4413      	add	r3, r2
 80095da:	00db      	lsls	r3, r3, #3
 80095dc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80095e0:	68fa      	ldr	r2, [r7, #12]
 80095e2:	4413      	add	r3, r2
 80095e4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80095e6:	893b      	ldrh	r3, [r7, #8]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d107      	bne.n	80095fc <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	2200      	movs	r2, #0
 80095f0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	b29a      	uxth	r2, r3
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	80da      	strh	r2, [r3, #6]
 80095fa:	e00b      	b.n	8009614 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80095fc:	697b      	ldr	r3, [r7, #20]
 80095fe:	2201      	movs	r2, #1
 8009600:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	b29a      	uxth	r2, r3
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	0c1b      	lsrs	r3, r3, #16
 800960e:	b29a      	uxth	r2, r3
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009614:	2300      	movs	r3, #0
}
 8009616:	4618      	mov	r0, r3
 8009618:	371c      	adds	r7, #28
 800961a:	46bd      	mov	sp, r7
 800961c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009620:	4770      	bx	lr

08009622 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009622:	b480      	push	{r7}
 8009624:	b085      	sub	sp, #20
 8009626:	af00      	add	r7, sp, #0
 8009628:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2201      	movs	r2, #1
 8009634:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2200      	movs	r2, #0
 800963c:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8009646:	b29b      	uxth	r3, r3
 8009648:	f043 0301 	orr.w	r3, r3, #1
 800964c:	b29a      	uxth	r2, r3
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800965a:	b29b      	uxth	r3, r3
 800965c:	f043 0302 	orr.w	r3, r3, #2
 8009660:	b29a      	uxth	r2, r3
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8009668:	2300      	movs	r3, #0
}
 800966a:	4618      	mov	r0, r3
 800966c:	3714      	adds	r7, #20
 800966e:	46bd      	mov	sp, r7
 8009670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009674:	4770      	bx	lr
	...

08009678 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009678:	b480      	push	{r7}
 800967a:	b085      	sub	sp, #20
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d141      	bne.n	800970a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009686:	4b4b      	ldr	r3, [pc, #300]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800968e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009692:	d131      	bne.n	80096f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009694:	4b47      	ldr	r3, [pc, #284]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009696:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800969a:	4a46      	ldr	r2, [pc, #280]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800969c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80096a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80096a4:	4b43      	ldr	r3, [pc, #268]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80096ac:	4a41      	ldr	r2, [pc, #260]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80096b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80096b4:	4b40      	ldr	r3, [pc, #256]	; (80097b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	2232      	movs	r2, #50	; 0x32
 80096ba:	fb02 f303 	mul.w	r3, r2, r3
 80096be:	4a3f      	ldr	r2, [pc, #252]	; (80097bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80096c0:	fba2 2303 	umull	r2, r3, r2, r3
 80096c4:	0c9b      	lsrs	r3, r3, #18
 80096c6:	3301      	adds	r3, #1
 80096c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80096ca:	e002      	b.n	80096d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	3b01      	subs	r3, #1
 80096d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80096d2:	4b38      	ldr	r3, [pc, #224]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096d4:	695b      	ldr	r3, [r3, #20]
 80096d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80096da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096de:	d102      	bne.n	80096e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d1f2      	bne.n	80096cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80096e6:	4b33      	ldr	r3, [pc, #204]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096e8:	695b      	ldr	r3, [r3, #20]
 80096ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80096ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096f2:	d158      	bne.n	80097a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80096f4:	2303      	movs	r3, #3
 80096f6:	e057      	b.n	80097a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80096f8:	4b2e      	ldr	r3, [pc, #184]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80096fe:	4a2d      	ldr	r2, [pc, #180]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009700:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009704:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009708:	e04d      	b.n	80097a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009710:	d141      	bne.n	8009796 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009712:	4b28      	ldr	r3, [pc, #160]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800971a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800971e:	d131      	bne.n	8009784 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009720:	4b24      	ldr	r3, [pc, #144]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009722:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009726:	4a23      	ldr	r2, [pc, #140]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009728:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800972c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009730:	4b20      	ldr	r3, [pc, #128]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009738:	4a1e      	ldr	r2, [pc, #120]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800973a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800973e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009740:	4b1d      	ldr	r3, [pc, #116]	; (80097b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	2232      	movs	r2, #50	; 0x32
 8009746:	fb02 f303 	mul.w	r3, r2, r3
 800974a:	4a1c      	ldr	r2, [pc, #112]	; (80097bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800974c:	fba2 2303 	umull	r2, r3, r2, r3
 8009750:	0c9b      	lsrs	r3, r3, #18
 8009752:	3301      	adds	r3, #1
 8009754:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009756:	e002      	b.n	800975e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	3b01      	subs	r3, #1
 800975c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800975e:	4b15      	ldr	r3, [pc, #84]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009760:	695b      	ldr	r3, [r3, #20]
 8009762:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009766:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800976a:	d102      	bne.n	8009772 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d1f2      	bne.n	8009758 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009772:	4b10      	ldr	r3, [pc, #64]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009774:	695b      	ldr	r3, [r3, #20]
 8009776:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800977a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800977e:	d112      	bne.n	80097a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009780:	2303      	movs	r3, #3
 8009782:	e011      	b.n	80097a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009784:	4b0b      	ldr	r3, [pc, #44]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009786:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800978a:	4a0a      	ldr	r2, [pc, #40]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800978c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009790:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009794:	e007      	b.n	80097a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009796:	4b07      	ldr	r3, [pc, #28]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800979e:	4a05      	ldr	r2, [pc, #20]	; (80097b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80097a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80097a4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80097a6:	2300      	movs	r3, #0
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3714      	adds	r7, #20
 80097ac:	46bd      	mov	sp, r7
 80097ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b2:	4770      	bx	lr
 80097b4:	40007000 	.word	0x40007000
 80097b8:	20000044 	.word	0x20000044
 80097bc:	431bde83 	.word	0x431bde83

080097c0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80097c0:	b480      	push	{r7}
 80097c2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80097c4:	4b05      	ldr	r3, [pc, #20]	; (80097dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80097c6:	689b      	ldr	r3, [r3, #8]
 80097c8:	4a04      	ldr	r2, [pc, #16]	; (80097dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80097ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80097ce:	6093      	str	r3, [r2, #8]
}
 80097d0:	bf00      	nop
 80097d2:	46bd      	mov	sp, r7
 80097d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d8:	4770      	bx	lr
 80097da:	bf00      	nop
 80097dc:	40007000 	.word	0x40007000

080097e0 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b086      	sub	sp, #24
 80097e4:	af02      	add	r7, sp, #8
 80097e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80097e8:	f7fb fbec 	bl	8004fc4 <HAL_GetTick>
 80097ec:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d101      	bne.n	80097f8 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80097f4:	2301      	movs	r3, #1
 80097f6:	e069      	b.n	80098cc <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80097fe:	b2db      	uxtb	r3, r3
 8009800:	2b00      	cmp	r3, #0
 8009802:	d10b      	bne.n	800981c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2200      	movs	r2, #0
 8009808:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f7f9 fd33 	bl	8003278 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8009812:	f241 3188 	movw	r1, #5000	; 0x1388
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f000 f85e 	bl	80098d8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	689b      	ldr	r3, [r3, #8]
 800982a:	3b01      	subs	r3, #1
 800982c:	021a      	lsls	r2, r3, #8
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	430a      	orrs	r2, r1
 8009834:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800983a:	9300      	str	r3, [sp, #0]
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	2200      	movs	r2, #0
 8009840:	2120      	movs	r1, #32
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 f856 	bl	80098f4 <QSPI_WaitFlagStateUntilTimeout>
 8009848:	4603      	mov	r3, r0
 800984a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800984c:	7afb      	ldrb	r3, [r7, #11]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d137      	bne.n	80098c2 <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800985c:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8009860:	687a      	ldr	r2, [r7, #4]
 8009862:	6852      	ldr	r2, [r2, #4]
 8009864:	0611      	lsls	r1, r2, #24
 8009866:	687a      	ldr	r2, [r7, #4]
 8009868:	68d2      	ldr	r2, [r2, #12]
 800986a:	4311      	orrs	r1, r2
 800986c:	687a      	ldr	r2, [r7, #4]
 800986e:	69d2      	ldr	r2, [r2, #28]
 8009870:	4311      	orrs	r1, r2
 8009872:	687a      	ldr	r2, [r7, #4]
 8009874:	6a12      	ldr	r2, [r2, #32]
 8009876:	4311      	orrs	r1, r2
 8009878:	687a      	ldr	r2, [r7, #4]
 800987a:	6812      	ldr	r2, [r2, #0]
 800987c:	430b      	orrs	r3, r1
 800987e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	685a      	ldr	r2, [r3, #4]
 8009886:	4b13      	ldr	r3, [pc, #76]	; (80098d4 <HAL_QSPI_Init+0xf4>)
 8009888:	4013      	ands	r3, r2
 800988a:	687a      	ldr	r2, [r7, #4]
 800988c:	6912      	ldr	r2, [r2, #16]
 800988e:	0411      	lsls	r1, r2, #16
 8009890:	687a      	ldr	r2, [r7, #4]
 8009892:	6952      	ldr	r2, [r2, #20]
 8009894:	4311      	orrs	r1, r2
 8009896:	687a      	ldr	r2, [r7, #4]
 8009898:	6992      	ldr	r2, [r2, #24]
 800989a:	4311      	orrs	r1, r2
 800989c:	687a      	ldr	r2, [r7, #4]
 800989e:	6812      	ldr	r2, [r2, #0]
 80098a0:	430b      	orrs	r3, r1
 80098a2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	681a      	ldr	r2, [r3, #0]
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f042 0201 	orr.w	r2, r2, #1
 80098b2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2200      	movs	r2, #0
 80098b8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2201      	movs	r2, #1
 80098be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2200      	movs	r2, #0
 80098c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 80098ca:	7afb      	ldrb	r3, [r7, #11]
}
 80098cc:	4618      	mov	r0, r3
 80098ce:	3710      	adds	r7, #16
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}
 80098d4:	ffe0f8fe 	.word	0xffe0f8fe

080098d8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80098d8:	b480      	push	{r7}
 80098da:	b083      	sub	sp, #12
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
 80098e0:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	683a      	ldr	r2, [r7, #0]
 80098e6:	649a      	str	r2, [r3, #72]	; 0x48
}
 80098e8:	bf00      	nop
 80098ea:	370c      	adds	r7, #12
 80098ec:	46bd      	mov	sp, r7
 80098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f2:	4770      	bx	lr

080098f4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b084      	sub	sp, #16
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	60f8      	str	r0, [r7, #12]
 80098fc:	60b9      	str	r1, [r7, #8]
 80098fe:	603b      	str	r3, [r7, #0]
 8009900:	4613      	mov	r3, r2
 8009902:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8009904:	e01a      	b.n	800993c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009906:	69bb      	ldr	r3, [r7, #24]
 8009908:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800990c:	d016      	beq.n	800993c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800990e:	f7fb fb59 	bl	8004fc4 <HAL_GetTick>
 8009912:	4602      	mov	r2, r0
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	1ad3      	subs	r3, r2, r3
 8009918:	69ba      	ldr	r2, [r7, #24]
 800991a:	429a      	cmp	r2, r3
 800991c:	d302      	bcc.n	8009924 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800991e:	69bb      	ldr	r3, [r7, #24]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d10b      	bne.n	800993c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2204      	movs	r2, #4
 8009928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009930:	f043 0201 	orr.w	r2, r3, #1
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8009938:	2301      	movs	r3, #1
 800993a:	e00e      	b.n	800995a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	689a      	ldr	r2, [r3, #8]
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	4013      	ands	r3, r2
 8009946:	2b00      	cmp	r3, #0
 8009948:	bf14      	ite	ne
 800994a:	2301      	movne	r3, #1
 800994c:	2300      	moveq	r3, #0
 800994e:	b2db      	uxtb	r3, r3
 8009950:	461a      	mov	r2, r3
 8009952:	79fb      	ldrb	r3, [r7, #7]
 8009954:	429a      	cmp	r2, r3
 8009956:	d1d6      	bne.n	8009906 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009958:	2300      	movs	r3, #0
}
 800995a:	4618      	mov	r0, r3
 800995c:	3710      	adds	r7, #16
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}
	...

08009964 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b088      	sub	sp, #32
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d101      	bne.n	8009976 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009972:	2301      	movs	r3, #1
 8009974:	e306      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f003 0301 	and.w	r3, r3, #1
 800997e:	2b00      	cmp	r3, #0
 8009980:	d075      	beq.n	8009a6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009982:	4b97      	ldr	r3, [pc, #604]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009984:	689b      	ldr	r3, [r3, #8]
 8009986:	f003 030c 	and.w	r3, r3, #12
 800998a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800998c:	4b94      	ldr	r3, [pc, #592]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 800998e:	68db      	ldr	r3, [r3, #12]
 8009990:	f003 0303 	and.w	r3, r3, #3
 8009994:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009996:	69bb      	ldr	r3, [r7, #24]
 8009998:	2b0c      	cmp	r3, #12
 800999a:	d102      	bne.n	80099a2 <HAL_RCC_OscConfig+0x3e>
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	2b03      	cmp	r3, #3
 80099a0:	d002      	beq.n	80099a8 <HAL_RCC_OscConfig+0x44>
 80099a2:	69bb      	ldr	r3, [r7, #24]
 80099a4:	2b08      	cmp	r3, #8
 80099a6:	d10b      	bne.n	80099c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80099a8:	4b8d      	ldr	r3, [pc, #564]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d05b      	beq.n	8009a6c <HAL_RCC_OscConfig+0x108>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	685b      	ldr	r3, [r3, #4]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d157      	bne.n	8009a6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80099bc:	2301      	movs	r3, #1
 80099be:	e2e1      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	685b      	ldr	r3, [r3, #4]
 80099c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099c8:	d106      	bne.n	80099d8 <HAL_RCC_OscConfig+0x74>
 80099ca:	4b85      	ldr	r3, [pc, #532]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	4a84      	ldr	r2, [pc, #528]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 80099d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80099d4:	6013      	str	r3, [r2, #0]
 80099d6:	e01d      	b.n	8009a14 <HAL_RCC_OscConfig+0xb0>
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	685b      	ldr	r3, [r3, #4]
 80099dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80099e0:	d10c      	bne.n	80099fc <HAL_RCC_OscConfig+0x98>
 80099e2:	4b7f      	ldr	r3, [pc, #508]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	4a7e      	ldr	r2, [pc, #504]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 80099e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80099ec:	6013      	str	r3, [r2, #0]
 80099ee:	4b7c      	ldr	r3, [pc, #496]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4a7b      	ldr	r2, [pc, #492]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 80099f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80099f8:	6013      	str	r3, [r2, #0]
 80099fa:	e00b      	b.n	8009a14 <HAL_RCC_OscConfig+0xb0>
 80099fc:	4b78      	ldr	r3, [pc, #480]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	4a77      	ldr	r2, [pc, #476]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009a02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a06:	6013      	str	r3, [r2, #0]
 8009a08:	4b75      	ldr	r3, [pc, #468]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	4a74      	ldr	r2, [pc, #464]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009a0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	685b      	ldr	r3, [r3, #4]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d013      	beq.n	8009a44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a1c:	f7fb fad2 	bl	8004fc4 <HAL_GetTick>
 8009a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009a22:	e008      	b.n	8009a36 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a24:	f7fb face 	bl	8004fc4 <HAL_GetTick>
 8009a28:	4602      	mov	r2, r0
 8009a2a:	693b      	ldr	r3, [r7, #16]
 8009a2c:	1ad3      	subs	r3, r2, r3
 8009a2e:	2b64      	cmp	r3, #100	; 0x64
 8009a30:	d901      	bls.n	8009a36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009a32:	2303      	movs	r3, #3
 8009a34:	e2a6      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009a36:	4b6a      	ldr	r3, [pc, #424]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d0f0      	beq.n	8009a24 <HAL_RCC_OscConfig+0xc0>
 8009a42:	e014      	b.n	8009a6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a44:	f7fb fabe 	bl	8004fc4 <HAL_GetTick>
 8009a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009a4a:	e008      	b.n	8009a5e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a4c:	f7fb faba 	bl	8004fc4 <HAL_GetTick>
 8009a50:	4602      	mov	r2, r0
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	1ad3      	subs	r3, r2, r3
 8009a56:	2b64      	cmp	r3, #100	; 0x64
 8009a58:	d901      	bls.n	8009a5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009a5a:	2303      	movs	r3, #3
 8009a5c:	e292      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009a5e:	4b60      	ldr	r3, [pc, #384]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d1f0      	bne.n	8009a4c <HAL_RCC_OscConfig+0xe8>
 8009a6a:	e000      	b.n	8009a6e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f003 0302 	and.w	r3, r3, #2
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d075      	beq.n	8009b66 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009a7a:	4b59      	ldr	r3, [pc, #356]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009a7c:	689b      	ldr	r3, [r3, #8]
 8009a7e:	f003 030c 	and.w	r3, r3, #12
 8009a82:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009a84:	4b56      	ldr	r3, [pc, #344]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009a86:	68db      	ldr	r3, [r3, #12]
 8009a88:	f003 0303 	and.w	r3, r3, #3
 8009a8c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009a8e:	69bb      	ldr	r3, [r7, #24]
 8009a90:	2b0c      	cmp	r3, #12
 8009a92:	d102      	bne.n	8009a9a <HAL_RCC_OscConfig+0x136>
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	2b02      	cmp	r3, #2
 8009a98:	d002      	beq.n	8009aa0 <HAL_RCC_OscConfig+0x13c>
 8009a9a:	69bb      	ldr	r3, [r7, #24]
 8009a9c:	2b04      	cmp	r3, #4
 8009a9e:	d11f      	bne.n	8009ae0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009aa0:	4b4f      	ldr	r3, [pc, #316]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d005      	beq.n	8009ab8 <HAL_RCC_OscConfig+0x154>
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	68db      	ldr	r3, [r3, #12]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d101      	bne.n	8009ab8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009ab4:	2301      	movs	r3, #1
 8009ab6:	e265      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ab8:	4b49      	ldr	r3, [pc, #292]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009aba:	685b      	ldr	r3, [r3, #4]
 8009abc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	691b      	ldr	r3, [r3, #16]
 8009ac4:	061b      	lsls	r3, r3, #24
 8009ac6:	4946      	ldr	r1, [pc, #280]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009ac8:	4313      	orrs	r3, r2
 8009aca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009acc:	4b45      	ldr	r3, [pc, #276]	; (8009be4 <HAL_RCC_OscConfig+0x280>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	f7fb fa2b 	bl	8004f2c <HAL_InitTick>
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d043      	beq.n	8009b64 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009adc:	2301      	movs	r3, #1
 8009ade:	e251      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	68db      	ldr	r3, [r3, #12]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d023      	beq.n	8009b30 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009ae8:	4b3d      	ldr	r3, [pc, #244]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4a3c      	ldr	r2, [pc, #240]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009aee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009af2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009af4:	f7fb fa66 	bl	8004fc4 <HAL_GetTick>
 8009af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009afa:	e008      	b.n	8009b0e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009afc:	f7fb fa62 	bl	8004fc4 <HAL_GetTick>
 8009b00:	4602      	mov	r2, r0
 8009b02:	693b      	ldr	r3, [r7, #16]
 8009b04:	1ad3      	subs	r3, r2, r3
 8009b06:	2b02      	cmp	r3, #2
 8009b08:	d901      	bls.n	8009b0e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009b0a:	2303      	movs	r3, #3
 8009b0c:	e23a      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b0e:	4b34      	ldr	r3, [pc, #208]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d0f0      	beq.n	8009afc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b1a:	4b31      	ldr	r3, [pc, #196]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009b1c:	685b      	ldr	r3, [r3, #4]
 8009b1e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	691b      	ldr	r3, [r3, #16]
 8009b26:	061b      	lsls	r3, r3, #24
 8009b28:	492d      	ldr	r1, [pc, #180]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009b2a:	4313      	orrs	r3, r2
 8009b2c:	604b      	str	r3, [r1, #4]
 8009b2e:	e01a      	b.n	8009b66 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009b30:	4b2b      	ldr	r3, [pc, #172]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a2a      	ldr	r2, [pc, #168]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009b36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b3c:	f7fb fa42 	bl	8004fc4 <HAL_GetTick>
 8009b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009b42:	e008      	b.n	8009b56 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b44:	f7fb fa3e 	bl	8004fc4 <HAL_GetTick>
 8009b48:	4602      	mov	r2, r0
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	1ad3      	subs	r3, r2, r3
 8009b4e:	2b02      	cmp	r3, #2
 8009b50:	d901      	bls.n	8009b56 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009b52:	2303      	movs	r3, #3
 8009b54:	e216      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009b56:	4b22      	ldr	r3, [pc, #136]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d1f0      	bne.n	8009b44 <HAL_RCC_OscConfig+0x1e0>
 8009b62:	e000      	b.n	8009b66 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b64:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f003 0308 	and.w	r3, r3, #8
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d041      	beq.n	8009bf6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	695b      	ldr	r3, [r3, #20]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d01c      	beq.n	8009bb4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009b7a:	4b19      	ldr	r3, [pc, #100]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009b7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009b80:	4a17      	ldr	r2, [pc, #92]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009b82:	f043 0301 	orr.w	r3, r3, #1
 8009b86:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b8a:	f7fb fa1b 	bl	8004fc4 <HAL_GetTick>
 8009b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009b90:	e008      	b.n	8009ba4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009b92:	f7fb fa17 	bl	8004fc4 <HAL_GetTick>
 8009b96:	4602      	mov	r2, r0
 8009b98:	693b      	ldr	r3, [r7, #16]
 8009b9a:	1ad3      	subs	r3, r2, r3
 8009b9c:	2b02      	cmp	r3, #2
 8009b9e:	d901      	bls.n	8009ba4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009ba0:	2303      	movs	r3, #3
 8009ba2:	e1ef      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009ba4:	4b0e      	ldr	r3, [pc, #56]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009ba6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009baa:	f003 0302 	and.w	r3, r3, #2
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d0ef      	beq.n	8009b92 <HAL_RCC_OscConfig+0x22e>
 8009bb2:	e020      	b.n	8009bf6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009bb4:	4b0a      	ldr	r3, [pc, #40]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009bba:	4a09      	ldr	r2, [pc, #36]	; (8009be0 <HAL_RCC_OscConfig+0x27c>)
 8009bbc:	f023 0301 	bic.w	r3, r3, #1
 8009bc0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bc4:	f7fb f9fe 	bl	8004fc4 <HAL_GetTick>
 8009bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009bca:	e00d      	b.n	8009be8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009bcc:	f7fb f9fa 	bl	8004fc4 <HAL_GetTick>
 8009bd0:	4602      	mov	r2, r0
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	1ad3      	subs	r3, r2, r3
 8009bd6:	2b02      	cmp	r3, #2
 8009bd8:	d906      	bls.n	8009be8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009bda:	2303      	movs	r3, #3
 8009bdc:	e1d2      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
 8009bde:	bf00      	nop
 8009be0:	40021000 	.word	0x40021000
 8009be4:	20000208 	.word	0x20000208
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009be8:	4b8c      	ldr	r3, [pc, #560]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009bea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009bee:	f003 0302 	and.w	r3, r3, #2
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d1ea      	bne.n	8009bcc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f003 0304 	and.w	r3, r3, #4
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	f000 80a6 	beq.w	8009d50 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009c04:	2300      	movs	r3, #0
 8009c06:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009c08:	4b84      	ldr	r3, [pc, #528]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d101      	bne.n	8009c18 <HAL_RCC_OscConfig+0x2b4>
 8009c14:	2301      	movs	r3, #1
 8009c16:	e000      	b.n	8009c1a <HAL_RCC_OscConfig+0x2b6>
 8009c18:	2300      	movs	r3, #0
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d00d      	beq.n	8009c3a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009c1e:	4b7f      	ldr	r3, [pc, #508]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c22:	4a7e      	ldr	r2, [pc, #504]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009c24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c28:	6593      	str	r3, [r2, #88]	; 0x58
 8009c2a:	4b7c      	ldr	r3, [pc, #496]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c32:	60fb      	str	r3, [r7, #12]
 8009c34:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009c36:	2301      	movs	r3, #1
 8009c38:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c3a:	4b79      	ldr	r3, [pc, #484]	; (8009e20 <HAL_RCC_OscConfig+0x4bc>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d118      	bne.n	8009c78 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009c46:	4b76      	ldr	r3, [pc, #472]	; (8009e20 <HAL_RCC_OscConfig+0x4bc>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	4a75      	ldr	r2, [pc, #468]	; (8009e20 <HAL_RCC_OscConfig+0x4bc>)
 8009c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009c52:	f7fb f9b7 	bl	8004fc4 <HAL_GetTick>
 8009c56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c58:	e008      	b.n	8009c6c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009c5a:	f7fb f9b3 	bl	8004fc4 <HAL_GetTick>
 8009c5e:	4602      	mov	r2, r0
 8009c60:	693b      	ldr	r3, [r7, #16]
 8009c62:	1ad3      	subs	r3, r2, r3
 8009c64:	2b02      	cmp	r3, #2
 8009c66:	d901      	bls.n	8009c6c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009c68:	2303      	movs	r3, #3
 8009c6a:	e18b      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c6c:	4b6c      	ldr	r3, [pc, #432]	; (8009e20 <HAL_RCC_OscConfig+0x4bc>)
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d0f0      	beq.n	8009c5a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	689b      	ldr	r3, [r3, #8]
 8009c7c:	2b01      	cmp	r3, #1
 8009c7e:	d108      	bne.n	8009c92 <HAL_RCC_OscConfig+0x32e>
 8009c80:	4b66      	ldr	r3, [pc, #408]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c86:	4a65      	ldr	r2, [pc, #404]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009c88:	f043 0301 	orr.w	r3, r3, #1
 8009c8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009c90:	e024      	b.n	8009cdc <HAL_RCC_OscConfig+0x378>
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	689b      	ldr	r3, [r3, #8]
 8009c96:	2b05      	cmp	r3, #5
 8009c98:	d110      	bne.n	8009cbc <HAL_RCC_OscConfig+0x358>
 8009c9a:	4b60      	ldr	r3, [pc, #384]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ca0:	4a5e      	ldr	r2, [pc, #376]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009ca2:	f043 0304 	orr.w	r3, r3, #4
 8009ca6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009caa:	4b5c      	ldr	r3, [pc, #368]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cb0:	4a5a      	ldr	r2, [pc, #360]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009cb2:	f043 0301 	orr.w	r3, r3, #1
 8009cb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009cba:	e00f      	b.n	8009cdc <HAL_RCC_OscConfig+0x378>
 8009cbc:	4b57      	ldr	r3, [pc, #348]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cc2:	4a56      	ldr	r2, [pc, #344]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009cc4:	f023 0301 	bic.w	r3, r3, #1
 8009cc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009ccc:	4b53      	ldr	r3, [pc, #332]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cd2:	4a52      	ldr	r2, [pc, #328]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009cd4:	f023 0304 	bic.w	r3, r3, #4
 8009cd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	689b      	ldr	r3, [r3, #8]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d016      	beq.n	8009d12 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ce4:	f7fb f96e 	bl	8004fc4 <HAL_GetTick>
 8009ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009cea:	e00a      	b.n	8009d02 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009cec:	f7fb f96a 	bl	8004fc4 <HAL_GetTick>
 8009cf0:	4602      	mov	r2, r0
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	1ad3      	subs	r3, r2, r3
 8009cf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d901      	bls.n	8009d02 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8009cfe:	2303      	movs	r3, #3
 8009d00:	e140      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009d02:	4b46      	ldr	r3, [pc, #280]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d08:	f003 0302 	and.w	r3, r3, #2
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d0ed      	beq.n	8009cec <HAL_RCC_OscConfig+0x388>
 8009d10:	e015      	b.n	8009d3e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d12:	f7fb f957 	bl	8004fc4 <HAL_GetTick>
 8009d16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009d18:	e00a      	b.n	8009d30 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d1a:	f7fb f953 	bl	8004fc4 <HAL_GetTick>
 8009d1e:	4602      	mov	r2, r0
 8009d20:	693b      	ldr	r3, [r7, #16]
 8009d22:	1ad3      	subs	r3, r2, r3
 8009d24:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d901      	bls.n	8009d30 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009d2c:	2303      	movs	r3, #3
 8009d2e:	e129      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009d30:	4b3a      	ldr	r3, [pc, #232]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d36:	f003 0302 	and.w	r3, r3, #2
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d1ed      	bne.n	8009d1a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009d3e:	7ffb      	ldrb	r3, [r7, #31]
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	d105      	bne.n	8009d50 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009d44:	4b35      	ldr	r3, [pc, #212]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009d46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d48:	4a34      	ldr	r2, [pc, #208]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009d4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009d4e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f003 0320 	and.w	r3, r3, #32
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d03c      	beq.n	8009dd6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	699b      	ldr	r3, [r3, #24]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d01c      	beq.n	8009d9e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009d64:	4b2d      	ldr	r3, [pc, #180]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009d66:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009d6a:	4a2c      	ldr	r2, [pc, #176]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009d6c:	f043 0301 	orr.w	r3, r3, #1
 8009d70:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d74:	f7fb f926 	bl	8004fc4 <HAL_GetTick>
 8009d78:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009d7a:	e008      	b.n	8009d8e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009d7c:	f7fb f922 	bl	8004fc4 <HAL_GetTick>
 8009d80:	4602      	mov	r2, r0
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	1ad3      	subs	r3, r2, r3
 8009d86:	2b02      	cmp	r3, #2
 8009d88:	d901      	bls.n	8009d8e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8009d8a:	2303      	movs	r3, #3
 8009d8c:	e0fa      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009d8e:	4b23      	ldr	r3, [pc, #140]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009d90:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009d94:	f003 0302 	and.w	r3, r3, #2
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d0ef      	beq.n	8009d7c <HAL_RCC_OscConfig+0x418>
 8009d9c:	e01b      	b.n	8009dd6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009d9e:	4b1f      	ldr	r3, [pc, #124]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009da0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009da4:	4a1d      	ldr	r2, [pc, #116]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009da6:	f023 0301 	bic.w	r3, r3, #1
 8009daa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009dae:	f7fb f909 	bl	8004fc4 <HAL_GetTick>
 8009db2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009db4:	e008      	b.n	8009dc8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009db6:	f7fb f905 	bl	8004fc4 <HAL_GetTick>
 8009dba:	4602      	mov	r2, r0
 8009dbc:	693b      	ldr	r3, [r7, #16]
 8009dbe:	1ad3      	subs	r3, r2, r3
 8009dc0:	2b02      	cmp	r3, #2
 8009dc2:	d901      	bls.n	8009dc8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009dc4:	2303      	movs	r3, #3
 8009dc6:	e0dd      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009dc8:	4b14      	ldr	r3, [pc, #80]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009dca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009dce:	f003 0302 	and.w	r3, r3, #2
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d1ef      	bne.n	8009db6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	69db      	ldr	r3, [r3, #28]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	f000 80d1 	beq.w	8009f82 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009de0:	4b0e      	ldr	r3, [pc, #56]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009de2:	689b      	ldr	r3, [r3, #8]
 8009de4:	f003 030c 	and.w	r3, r3, #12
 8009de8:	2b0c      	cmp	r3, #12
 8009dea:	f000 808b 	beq.w	8009f04 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	69db      	ldr	r3, [r3, #28]
 8009df2:	2b02      	cmp	r3, #2
 8009df4:	d15e      	bne.n	8009eb4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009df6:	4b09      	ldr	r3, [pc, #36]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	4a08      	ldr	r2, [pc, #32]	; (8009e1c <HAL_RCC_OscConfig+0x4b8>)
 8009dfc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009e00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e02:	f7fb f8df 	bl	8004fc4 <HAL_GetTick>
 8009e06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009e08:	e00c      	b.n	8009e24 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e0a:	f7fb f8db 	bl	8004fc4 <HAL_GetTick>
 8009e0e:	4602      	mov	r2, r0
 8009e10:	693b      	ldr	r3, [r7, #16]
 8009e12:	1ad3      	subs	r3, r2, r3
 8009e14:	2b02      	cmp	r3, #2
 8009e16:	d905      	bls.n	8009e24 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009e18:	2303      	movs	r3, #3
 8009e1a:	e0b3      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
 8009e1c:	40021000 	.word	0x40021000
 8009e20:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009e24:	4b59      	ldr	r3, [pc, #356]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d1ec      	bne.n	8009e0a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009e30:	4b56      	ldr	r3, [pc, #344]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009e32:	68da      	ldr	r2, [r3, #12]
 8009e34:	4b56      	ldr	r3, [pc, #344]	; (8009f90 <HAL_RCC_OscConfig+0x62c>)
 8009e36:	4013      	ands	r3, r2
 8009e38:	687a      	ldr	r2, [r7, #4]
 8009e3a:	6a11      	ldr	r1, [r2, #32]
 8009e3c:	687a      	ldr	r2, [r7, #4]
 8009e3e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009e40:	3a01      	subs	r2, #1
 8009e42:	0112      	lsls	r2, r2, #4
 8009e44:	4311      	orrs	r1, r2
 8009e46:	687a      	ldr	r2, [r7, #4]
 8009e48:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8009e4a:	0212      	lsls	r2, r2, #8
 8009e4c:	4311      	orrs	r1, r2
 8009e4e:	687a      	ldr	r2, [r7, #4]
 8009e50:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8009e52:	0852      	lsrs	r2, r2, #1
 8009e54:	3a01      	subs	r2, #1
 8009e56:	0552      	lsls	r2, r2, #21
 8009e58:	4311      	orrs	r1, r2
 8009e5a:	687a      	ldr	r2, [r7, #4]
 8009e5c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009e5e:	0852      	lsrs	r2, r2, #1
 8009e60:	3a01      	subs	r2, #1
 8009e62:	0652      	lsls	r2, r2, #25
 8009e64:	4311      	orrs	r1, r2
 8009e66:	687a      	ldr	r2, [r7, #4]
 8009e68:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009e6a:	06d2      	lsls	r2, r2, #27
 8009e6c:	430a      	orrs	r2, r1
 8009e6e:	4947      	ldr	r1, [pc, #284]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009e70:	4313      	orrs	r3, r2
 8009e72:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009e74:	4b45      	ldr	r3, [pc, #276]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	4a44      	ldr	r2, [pc, #272]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009e7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009e7e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009e80:	4b42      	ldr	r3, [pc, #264]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009e82:	68db      	ldr	r3, [r3, #12]
 8009e84:	4a41      	ldr	r2, [pc, #260]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009e86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009e8a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e8c:	f7fb f89a 	bl	8004fc4 <HAL_GetTick>
 8009e90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009e92:	e008      	b.n	8009ea6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e94:	f7fb f896 	bl	8004fc4 <HAL_GetTick>
 8009e98:	4602      	mov	r2, r0
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	1ad3      	subs	r3, r2, r3
 8009e9e:	2b02      	cmp	r3, #2
 8009ea0:	d901      	bls.n	8009ea6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8009ea2:	2303      	movs	r3, #3
 8009ea4:	e06e      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009ea6:	4b39      	ldr	r3, [pc, #228]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d0f0      	beq.n	8009e94 <HAL_RCC_OscConfig+0x530>
 8009eb2:	e066      	b.n	8009f82 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009eb4:	4b35      	ldr	r3, [pc, #212]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4a34      	ldr	r2, [pc, #208]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009eba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009ebe:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8009ec0:	4b32      	ldr	r3, [pc, #200]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009ec2:	68db      	ldr	r3, [r3, #12]
 8009ec4:	4a31      	ldr	r2, [pc, #196]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009ec6:	f023 0303 	bic.w	r3, r3, #3
 8009eca:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009ecc:	4b2f      	ldr	r3, [pc, #188]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009ece:	68db      	ldr	r3, [r3, #12]
 8009ed0:	4a2e      	ldr	r2, [pc, #184]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009ed2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8009ed6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009eda:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009edc:	f7fb f872 	bl	8004fc4 <HAL_GetTick>
 8009ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009ee2:	e008      	b.n	8009ef6 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ee4:	f7fb f86e 	bl	8004fc4 <HAL_GetTick>
 8009ee8:	4602      	mov	r2, r0
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	1ad3      	subs	r3, r2, r3
 8009eee:	2b02      	cmp	r3, #2
 8009ef0:	d901      	bls.n	8009ef6 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8009ef2:	2303      	movs	r3, #3
 8009ef4:	e046      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009ef6:	4b25      	ldr	r3, [pc, #148]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d1f0      	bne.n	8009ee4 <HAL_RCC_OscConfig+0x580>
 8009f02:	e03e      	b.n	8009f82 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	69db      	ldr	r3, [r3, #28]
 8009f08:	2b01      	cmp	r3, #1
 8009f0a:	d101      	bne.n	8009f10 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	e039      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009f10:	4b1e      	ldr	r3, [pc, #120]	; (8009f8c <HAL_RCC_OscConfig+0x628>)
 8009f12:	68db      	ldr	r3, [r3, #12]
 8009f14:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f16:	697b      	ldr	r3, [r7, #20]
 8009f18:	f003 0203 	and.w	r2, r3, #3
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6a1b      	ldr	r3, [r3, #32]
 8009f20:	429a      	cmp	r2, r3
 8009f22:	d12c      	bne.n	8009f7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009f24:	697b      	ldr	r3, [r7, #20]
 8009f26:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f2e:	3b01      	subs	r3, #1
 8009f30:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f32:	429a      	cmp	r2, r3
 8009f34:	d123      	bne.n	8009f7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009f36:	697b      	ldr	r3, [r7, #20]
 8009f38:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f40:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009f42:	429a      	cmp	r2, r3
 8009f44:	d11b      	bne.n	8009f7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009f46:	697b      	ldr	r3, [r7, #20]
 8009f48:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f50:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009f52:	429a      	cmp	r2, r3
 8009f54:	d113      	bne.n	8009f7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009f56:	697b      	ldr	r3, [r7, #20]
 8009f58:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f60:	085b      	lsrs	r3, r3, #1
 8009f62:	3b01      	subs	r3, #1
 8009f64:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009f66:	429a      	cmp	r2, r3
 8009f68:	d109      	bne.n	8009f7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f74:	085b      	lsrs	r3, r3, #1
 8009f76:	3b01      	subs	r3, #1
 8009f78:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009f7a:	429a      	cmp	r2, r3
 8009f7c:	d001      	beq.n	8009f82 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8009f7e:	2301      	movs	r3, #1
 8009f80:	e000      	b.n	8009f84 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8009f82:	2300      	movs	r3, #0
}
 8009f84:	4618      	mov	r0, r3
 8009f86:	3720      	adds	r7, #32
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	bd80      	pop	{r7, pc}
 8009f8c:	40021000 	.word	0x40021000
 8009f90:	019f800c 	.word	0x019f800c

08009f94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b086      	sub	sp, #24
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d101      	bne.n	8009fac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009fa8:	2301      	movs	r3, #1
 8009faa:	e11e      	b.n	800a1ea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009fac:	4b91      	ldr	r3, [pc, #580]	; (800a1f4 <HAL_RCC_ClockConfig+0x260>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f003 030f 	and.w	r3, r3, #15
 8009fb4:	683a      	ldr	r2, [r7, #0]
 8009fb6:	429a      	cmp	r2, r3
 8009fb8:	d910      	bls.n	8009fdc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009fba:	4b8e      	ldr	r3, [pc, #568]	; (800a1f4 <HAL_RCC_ClockConfig+0x260>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f023 020f 	bic.w	r2, r3, #15
 8009fc2:	498c      	ldr	r1, [pc, #560]	; (800a1f4 <HAL_RCC_ClockConfig+0x260>)
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009fca:	4b8a      	ldr	r3, [pc, #552]	; (800a1f4 <HAL_RCC_ClockConfig+0x260>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f003 030f 	and.w	r3, r3, #15
 8009fd2:	683a      	ldr	r2, [r7, #0]
 8009fd4:	429a      	cmp	r2, r3
 8009fd6:	d001      	beq.n	8009fdc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009fd8:	2301      	movs	r3, #1
 8009fda:	e106      	b.n	800a1ea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	f003 0301 	and.w	r3, r3, #1
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d073      	beq.n	800a0d0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	2b03      	cmp	r3, #3
 8009fee:	d129      	bne.n	800a044 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009ff0:	4b81      	ldr	r3, [pc, #516]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d101      	bne.n	800a000 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	e0f4      	b.n	800a1ea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800a000:	f000 f99e 	bl	800a340 <RCC_GetSysClockFreqFromPLLSource>
 800a004:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	4a7c      	ldr	r2, [pc, #496]	; (800a1fc <HAL_RCC_ClockConfig+0x268>)
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d93f      	bls.n	800a08e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a00e:	4b7a      	ldr	r3, [pc, #488]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a010:	689b      	ldr	r3, [r3, #8]
 800a012:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a016:	2b00      	cmp	r3, #0
 800a018:	d009      	beq.n	800a02e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a022:	2b00      	cmp	r3, #0
 800a024:	d033      	beq.n	800a08e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d12f      	bne.n	800a08e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a02e:	4b72      	ldr	r3, [pc, #456]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a030:	689b      	ldr	r3, [r3, #8]
 800a032:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a036:	4a70      	ldr	r2, [pc, #448]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a038:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a03c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a03e:	2380      	movs	r3, #128	; 0x80
 800a040:	617b      	str	r3, [r7, #20]
 800a042:	e024      	b.n	800a08e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	685b      	ldr	r3, [r3, #4]
 800a048:	2b02      	cmp	r3, #2
 800a04a:	d107      	bne.n	800a05c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a04c:	4b6a      	ldr	r3, [pc, #424]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a054:	2b00      	cmp	r3, #0
 800a056:	d109      	bne.n	800a06c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a058:	2301      	movs	r3, #1
 800a05a:	e0c6      	b.n	800a1ea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a05c:	4b66      	ldr	r3, [pc, #408]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a064:	2b00      	cmp	r3, #0
 800a066:	d101      	bne.n	800a06c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a068:	2301      	movs	r3, #1
 800a06a:	e0be      	b.n	800a1ea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800a06c:	f000 f8ce 	bl	800a20c <HAL_RCC_GetSysClockFreq>
 800a070:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	4a61      	ldr	r2, [pc, #388]	; (800a1fc <HAL_RCC_ClockConfig+0x268>)
 800a076:	4293      	cmp	r3, r2
 800a078:	d909      	bls.n	800a08e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a07a:	4b5f      	ldr	r3, [pc, #380]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a07c:	689b      	ldr	r3, [r3, #8]
 800a07e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a082:	4a5d      	ldr	r2, [pc, #372]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a084:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a088:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800a08a:	2380      	movs	r3, #128	; 0x80
 800a08c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a08e:	4b5a      	ldr	r3, [pc, #360]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	f023 0203 	bic.w	r2, r3, #3
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	4957      	ldr	r1, [pc, #348]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a09c:	4313      	orrs	r3, r2
 800a09e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a0a0:	f7fa ff90 	bl	8004fc4 <HAL_GetTick>
 800a0a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0a6:	e00a      	b.n	800a0be <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a0a8:	f7fa ff8c 	bl	8004fc4 <HAL_GetTick>
 800a0ac:	4602      	mov	r2, r0
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	1ad3      	subs	r3, r2, r3
 800a0b2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0b6:	4293      	cmp	r3, r2
 800a0b8:	d901      	bls.n	800a0be <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800a0ba:	2303      	movs	r3, #3
 800a0bc:	e095      	b.n	800a1ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0be:	4b4e      	ldr	r3, [pc, #312]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a0c0:	689b      	ldr	r3, [r3, #8]
 800a0c2:	f003 020c 	and.w	r2, r3, #12
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	685b      	ldr	r3, [r3, #4]
 800a0ca:	009b      	lsls	r3, r3, #2
 800a0cc:	429a      	cmp	r2, r3
 800a0ce:	d1eb      	bne.n	800a0a8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f003 0302 	and.w	r3, r3, #2
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d023      	beq.n	800a124 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f003 0304 	and.w	r3, r3, #4
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d005      	beq.n	800a0f4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a0e8:	4b43      	ldr	r3, [pc, #268]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a0ea:	689b      	ldr	r3, [r3, #8]
 800a0ec:	4a42      	ldr	r2, [pc, #264]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a0ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800a0f2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f003 0308 	and.w	r3, r3, #8
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d007      	beq.n	800a110 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800a100:	4b3d      	ldr	r3, [pc, #244]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a102:	689b      	ldr	r3, [r3, #8]
 800a104:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800a108:	4a3b      	ldr	r2, [pc, #236]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a10a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800a10e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a110:	4b39      	ldr	r3, [pc, #228]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a112:	689b      	ldr	r3, [r3, #8]
 800a114:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	689b      	ldr	r3, [r3, #8]
 800a11c:	4936      	ldr	r1, [pc, #216]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a11e:	4313      	orrs	r3, r2
 800a120:	608b      	str	r3, [r1, #8]
 800a122:	e008      	b.n	800a136 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800a124:	697b      	ldr	r3, [r7, #20]
 800a126:	2b80      	cmp	r3, #128	; 0x80
 800a128:	d105      	bne.n	800a136 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a12a:	4b33      	ldr	r3, [pc, #204]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a12c:	689b      	ldr	r3, [r3, #8]
 800a12e:	4a32      	ldr	r2, [pc, #200]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a130:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a134:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a136:	4b2f      	ldr	r3, [pc, #188]	; (800a1f4 <HAL_RCC_ClockConfig+0x260>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f003 030f 	and.w	r3, r3, #15
 800a13e:	683a      	ldr	r2, [r7, #0]
 800a140:	429a      	cmp	r2, r3
 800a142:	d21d      	bcs.n	800a180 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a144:	4b2b      	ldr	r3, [pc, #172]	; (800a1f4 <HAL_RCC_ClockConfig+0x260>)
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f023 020f 	bic.w	r2, r3, #15
 800a14c:	4929      	ldr	r1, [pc, #164]	; (800a1f4 <HAL_RCC_ClockConfig+0x260>)
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	4313      	orrs	r3, r2
 800a152:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a154:	f7fa ff36 	bl	8004fc4 <HAL_GetTick>
 800a158:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a15a:	e00a      	b.n	800a172 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a15c:	f7fa ff32 	bl	8004fc4 <HAL_GetTick>
 800a160:	4602      	mov	r2, r0
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	1ad3      	subs	r3, r2, r3
 800a166:	f241 3288 	movw	r2, #5000	; 0x1388
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d901      	bls.n	800a172 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800a16e:	2303      	movs	r3, #3
 800a170:	e03b      	b.n	800a1ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a172:	4b20      	ldr	r3, [pc, #128]	; (800a1f4 <HAL_RCC_ClockConfig+0x260>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f003 030f 	and.w	r3, r3, #15
 800a17a:	683a      	ldr	r2, [r7, #0]
 800a17c:	429a      	cmp	r2, r3
 800a17e:	d1ed      	bne.n	800a15c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f003 0304 	and.w	r3, r3, #4
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d008      	beq.n	800a19e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a18c:	4b1a      	ldr	r3, [pc, #104]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	68db      	ldr	r3, [r3, #12]
 800a198:	4917      	ldr	r1, [pc, #92]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a19a:	4313      	orrs	r3, r2
 800a19c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f003 0308 	and.w	r3, r3, #8
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d009      	beq.n	800a1be <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a1aa:	4b13      	ldr	r3, [pc, #76]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a1ac:	689b      	ldr	r3, [r3, #8]
 800a1ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	691b      	ldr	r3, [r3, #16]
 800a1b6:	00db      	lsls	r3, r3, #3
 800a1b8:	490f      	ldr	r1, [pc, #60]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a1be:	f000 f825 	bl	800a20c <HAL_RCC_GetSysClockFreq>
 800a1c2:	4602      	mov	r2, r0
 800a1c4:	4b0c      	ldr	r3, [pc, #48]	; (800a1f8 <HAL_RCC_ClockConfig+0x264>)
 800a1c6:	689b      	ldr	r3, [r3, #8]
 800a1c8:	091b      	lsrs	r3, r3, #4
 800a1ca:	f003 030f 	and.w	r3, r3, #15
 800a1ce:	490c      	ldr	r1, [pc, #48]	; (800a200 <HAL_RCC_ClockConfig+0x26c>)
 800a1d0:	5ccb      	ldrb	r3, [r1, r3]
 800a1d2:	f003 031f 	and.w	r3, r3, #31
 800a1d6:	fa22 f303 	lsr.w	r3, r2, r3
 800a1da:	4a0a      	ldr	r2, [pc, #40]	; (800a204 <HAL_RCC_ClockConfig+0x270>)
 800a1dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a1de:	4b0a      	ldr	r3, [pc, #40]	; (800a208 <HAL_RCC_ClockConfig+0x274>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	f7fa fea2 	bl	8004f2c <HAL_InitTick>
 800a1e8:	4603      	mov	r3, r0
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3718      	adds	r7, #24
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop
 800a1f4:	40022000 	.word	0x40022000
 800a1f8:	40021000 	.word	0x40021000
 800a1fc:	04c4b400 	.word	0x04c4b400
 800a200:	080181c4 	.word	0x080181c4
 800a204:	20000044 	.word	0x20000044
 800a208:	20000208 	.word	0x20000208

0800a20c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a20c:	b480      	push	{r7}
 800a20e:	b087      	sub	sp, #28
 800a210:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a212:	4b2c      	ldr	r3, [pc, #176]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a214:	689b      	ldr	r3, [r3, #8]
 800a216:	f003 030c 	and.w	r3, r3, #12
 800a21a:	2b04      	cmp	r3, #4
 800a21c:	d102      	bne.n	800a224 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a21e:	4b2a      	ldr	r3, [pc, #168]	; (800a2c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a220:	613b      	str	r3, [r7, #16]
 800a222:	e047      	b.n	800a2b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a224:	4b27      	ldr	r3, [pc, #156]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a226:	689b      	ldr	r3, [r3, #8]
 800a228:	f003 030c 	and.w	r3, r3, #12
 800a22c:	2b08      	cmp	r3, #8
 800a22e:	d102      	bne.n	800a236 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a230:	4b26      	ldr	r3, [pc, #152]	; (800a2cc <HAL_RCC_GetSysClockFreq+0xc0>)
 800a232:	613b      	str	r3, [r7, #16]
 800a234:	e03e      	b.n	800a2b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a236:	4b23      	ldr	r3, [pc, #140]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a238:	689b      	ldr	r3, [r3, #8]
 800a23a:	f003 030c 	and.w	r3, r3, #12
 800a23e:	2b0c      	cmp	r3, #12
 800a240:	d136      	bne.n	800a2b0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a242:	4b20      	ldr	r3, [pc, #128]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a244:	68db      	ldr	r3, [r3, #12]
 800a246:	f003 0303 	and.w	r3, r3, #3
 800a24a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a24c:	4b1d      	ldr	r3, [pc, #116]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a24e:	68db      	ldr	r3, [r3, #12]
 800a250:	091b      	lsrs	r3, r3, #4
 800a252:	f003 030f 	and.w	r3, r3, #15
 800a256:	3301      	adds	r3, #1
 800a258:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	2b03      	cmp	r3, #3
 800a25e:	d10c      	bne.n	800a27a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a260:	4a1a      	ldr	r2, [pc, #104]	; (800a2cc <HAL_RCC_GetSysClockFreq+0xc0>)
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	fbb2 f3f3 	udiv	r3, r2, r3
 800a268:	4a16      	ldr	r2, [pc, #88]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a26a:	68d2      	ldr	r2, [r2, #12]
 800a26c:	0a12      	lsrs	r2, r2, #8
 800a26e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a272:	fb02 f303 	mul.w	r3, r2, r3
 800a276:	617b      	str	r3, [r7, #20]
      break;
 800a278:	e00c      	b.n	800a294 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a27a:	4a13      	ldr	r2, [pc, #76]	; (800a2c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a282:	4a10      	ldr	r2, [pc, #64]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a284:	68d2      	ldr	r2, [r2, #12]
 800a286:	0a12      	lsrs	r2, r2, #8
 800a288:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a28c:	fb02 f303 	mul.w	r3, r2, r3
 800a290:	617b      	str	r3, [r7, #20]
      break;
 800a292:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a294:	4b0b      	ldr	r3, [pc, #44]	; (800a2c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a296:	68db      	ldr	r3, [r3, #12]
 800a298:	0e5b      	lsrs	r3, r3, #25
 800a29a:	f003 0303 	and.w	r3, r3, #3
 800a29e:	3301      	adds	r3, #1
 800a2a0:	005b      	lsls	r3, r3, #1
 800a2a2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800a2a4:	697a      	ldr	r2, [r7, #20]
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2ac:	613b      	str	r3, [r7, #16]
 800a2ae:	e001      	b.n	800a2b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a2b4:	693b      	ldr	r3, [r7, #16]
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	371c      	adds	r7, #28
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr
 800a2c2:	bf00      	nop
 800a2c4:	40021000 	.word	0x40021000
 800a2c8:	00f42400 	.word	0x00f42400
 800a2cc:	007a1200 	.word	0x007a1200

0800a2d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a2d4:	4b03      	ldr	r3, [pc, #12]	; (800a2e4 <HAL_RCC_GetHCLKFreq+0x14>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
}
 800a2d8:	4618      	mov	r0, r3
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e0:	4770      	bx	lr
 800a2e2:	bf00      	nop
 800a2e4:	20000044 	.word	0x20000044

0800a2e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a2ec:	f7ff fff0 	bl	800a2d0 <HAL_RCC_GetHCLKFreq>
 800a2f0:	4602      	mov	r2, r0
 800a2f2:	4b06      	ldr	r3, [pc, #24]	; (800a30c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a2f4:	689b      	ldr	r3, [r3, #8]
 800a2f6:	0a1b      	lsrs	r3, r3, #8
 800a2f8:	f003 0307 	and.w	r3, r3, #7
 800a2fc:	4904      	ldr	r1, [pc, #16]	; (800a310 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a2fe:	5ccb      	ldrb	r3, [r1, r3]
 800a300:	f003 031f 	and.w	r3, r3, #31
 800a304:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a308:	4618      	mov	r0, r3
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	40021000 	.word	0x40021000
 800a310:	080181d4 	.word	0x080181d4

0800a314 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a314:	b580      	push	{r7, lr}
 800a316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a318:	f7ff ffda 	bl	800a2d0 <HAL_RCC_GetHCLKFreq>
 800a31c:	4602      	mov	r2, r0
 800a31e:	4b06      	ldr	r3, [pc, #24]	; (800a338 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a320:	689b      	ldr	r3, [r3, #8]
 800a322:	0adb      	lsrs	r3, r3, #11
 800a324:	f003 0307 	and.w	r3, r3, #7
 800a328:	4904      	ldr	r1, [pc, #16]	; (800a33c <HAL_RCC_GetPCLK2Freq+0x28>)
 800a32a:	5ccb      	ldrb	r3, [r1, r3]
 800a32c:	f003 031f 	and.w	r3, r3, #31
 800a330:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a334:	4618      	mov	r0, r3
 800a336:	bd80      	pop	{r7, pc}
 800a338:	40021000 	.word	0x40021000
 800a33c:	080181d4 	.word	0x080181d4

0800a340 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a340:	b480      	push	{r7}
 800a342:	b087      	sub	sp, #28
 800a344:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a346:	4b1e      	ldr	r3, [pc, #120]	; (800a3c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a348:	68db      	ldr	r3, [r3, #12]
 800a34a:	f003 0303 	and.w	r3, r3, #3
 800a34e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a350:	4b1b      	ldr	r3, [pc, #108]	; (800a3c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a352:	68db      	ldr	r3, [r3, #12]
 800a354:	091b      	lsrs	r3, r3, #4
 800a356:	f003 030f 	and.w	r3, r3, #15
 800a35a:	3301      	adds	r3, #1
 800a35c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	2b03      	cmp	r3, #3
 800a362:	d10c      	bne.n	800a37e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a364:	4a17      	ldr	r2, [pc, #92]	; (800a3c4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	fbb2 f3f3 	udiv	r3, r2, r3
 800a36c:	4a14      	ldr	r2, [pc, #80]	; (800a3c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a36e:	68d2      	ldr	r2, [r2, #12]
 800a370:	0a12      	lsrs	r2, r2, #8
 800a372:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a376:	fb02 f303 	mul.w	r3, r2, r3
 800a37a:	617b      	str	r3, [r7, #20]
    break;
 800a37c:	e00c      	b.n	800a398 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a37e:	4a12      	ldr	r2, [pc, #72]	; (800a3c8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	fbb2 f3f3 	udiv	r3, r2, r3
 800a386:	4a0e      	ldr	r2, [pc, #56]	; (800a3c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a388:	68d2      	ldr	r2, [r2, #12]
 800a38a:	0a12      	lsrs	r2, r2, #8
 800a38c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a390:	fb02 f303 	mul.w	r3, r2, r3
 800a394:	617b      	str	r3, [r7, #20]
    break;
 800a396:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a398:	4b09      	ldr	r3, [pc, #36]	; (800a3c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a39a:	68db      	ldr	r3, [r3, #12]
 800a39c:	0e5b      	lsrs	r3, r3, #25
 800a39e:	f003 0303 	and.w	r3, r3, #3
 800a3a2:	3301      	adds	r3, #1
 800a3a4:	005b      	lsls	r3, r3, #1
 800a3a6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a3a8:	697a      	ldr	r2, [r7, #20]
 800a3aa:	68bb      	ldr	r3, [r7, #8]
 800a3ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3b0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a3b2:	687b      	ldr	r3, [r7, #4]
}
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	371c      	adds	r7, #28
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3be:	4770      	bx	lr
 800a3c0:	40021000 	.word	0x40021000
 800a3c4:	007a1200 	.word	0x007a1200
 800a3c8:	00f42400 	.word	0x00f42400

0800a3cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b086      	sub	sp, #24
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a3d8:	2300      	movs	r3, #0
 800a3da:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	f000 8098 	beq.w	800a51a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a3ee:	4b43      	ldr	r3, [pc, #268]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a3f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d10d      	bne.n	800a416 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a3fa:	4b40      	ldr	r3, [pc, #256]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a3fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3fe:	4a3f      	ldr	r2, [pc, #252]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a400:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a404:	6593      	str	r3, [r2, #88]	; 0x58
 800a406:	4b3d      	ldr	r3, [pc, #244]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a40a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a40e:	60bb      	str	r3, [r7, #8]
 800a410:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a412:	2301      	movs	r3, #1
 800a414:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a416:	4b3a      	ldr	r3, [pc, #232]	; (800a500 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	4a39      	ldr	r2, [pc, #228]	; (800a500 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a41c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a420:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a422:	f7fa fdcf 	bl	8004fc4 <HAL_GetTick>
 800a426:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a428:	e009      	b.n	800a43e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a42a:	f7fa fdcb 	bl	8004fc4 <HAL_GetTick>
 800a42e:	4602      	mov	r2, r0
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	1ad3      	subs	r3, r2, r3
 800a434:	2b02      	cmp	r3, #2
 800a436:	d902      	bls.n	800a43e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a438:	2303      	movs	r3, #3
 800a43a:	74fb      	strb	r3, [r7, #19]
        break;
 800a43c:	e005      	b.n	800a44a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a43e:	4b30      	ldr	r3, [pc, #192]	; (800a500 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a446:	2b00      	cmp	r3, #0
 800a448:	d0ef      	beq.n	800a42a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a44a:	7cfb      	ldrb	r3, [r7, #19]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d159      	bne.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a450:	4b2a      	ldr	r3, [pc, #168]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a452:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a456:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a45a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d01e      	beq.n	800a4a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a466:	697a      	ldr	r2, [r7, #20]
 800a468:	429a      	cmp	r2, r3
 800a46a:	d019      	beq.n	800a4a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a46c:	4b23      	ldr	r3, [pc, #140]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a46e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a476:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a478:	4b20      	ldr	r3, [pc, #128]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a47a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a47e:	4a1f      	ldr	r2, [pc, #124]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a480:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a484:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a488:	4b1c      	ldr	r3, [pc, #112]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a48a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a48e:	4a1b      	ldr	r2, [pc, #108]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a490:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a494:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a498:	4a18      	ldr	r2, [pc, #96]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a49a:	697b      	ldr	r3, [r7, #20]
 800a49c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a4a0:	697b      	ldr	r3, [r7, #20]
 800a4a2:	f003 0301 	and.w	r3, r3, #1
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d016      	beq.n	800a4d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4aa:	f7fa fd8b 	bl	8004fc4 <HAL_GetTick>
 800a4ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a4b0:	e00b      	b.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a4b2:	f7fa fd87 	bl	8004fc4 <HAL_GetTick>
 800a4b6:	4602      	mov	r2, r0
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	1ad3      	subs	r3, r2, r3
 800a4bc:	f241 3288 	movw	r2, #5000	; 0x1388
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d902      	bls.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a4c4:	2303      	movs	r3, #3
 800a4c6:	74fb      	strb	r3, [r7, #19]
            break;
 800a4c8:	e006      	b.n	800a4d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a4ca:	4b0c      	ldr	r3, [pc, #48]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a4cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4d0:	f003 0302 	and.w	r3, r3, #2
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d0ec      	beq.n	800a4b2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a4d8:	7cfb      	ldrb	r3, [r7, #19]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d10b      	bne.n	800a4f6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a4de:	4b07      	ldr	r3, [pc, #28]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a4e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a4ec:	4903      	ldr	r1, [pc, #12]	; (800a4fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a4ee:	4313      	orrs	r3, r2
 800a4f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800a4f4:	e008      	b.n	800a508 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a4f6:	7cfb      	ldrb	r3, [r7, #19]
 800a4f8:	74bb      	strb	r3, [r7, #18]
 800a4fa:	e005      	b.n	800a508 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a4fc:	40021000 	.word	0x40021000
 800a500:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a504:	7cfb      	ldrb	r3, [r7, #19]
 800a506:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a508:	7c7b      	ldrb	r3, [r7, #17]
 800a50a:	2b01      	cmp	r3, #1
 800a50c:	d105      	bne.n	800a51a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a50e:	4ba7      	ldr	r3, [pc, #668]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a512:	4aa6      	ldr	r2, [pc, #664]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a514:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a518:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f003 0301 	and.w	r3, r3, #1
 800a522:	2b00      	cmp	r3, #0
 800a524:	d00a      	beq.n	800a53c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a526:	4ba1      	ldr	r3, [pc, #644]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a528:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a52c:	f023 0203 	bic.w	r2, r3, #3
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	685b      	ldr	r3, [r3, #4]
 800a534:	499d      	ldr	r1, [pc, #628]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a536:	4313      	orrs	r3, r2
 800a538:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f003 0302 	and.w	r3, r3, #2
 800a544:	2b00      	cmp	r3, #0
 800a546:	d00a      	beq.n	800a55e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a548:	4b98      	ldr	r3, [pc, #608]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a54a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a54e:	f023 020c 	bic.w	r2, r3, #12
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	689b      	ldr	r3, [r3, #8]
 800a556:	4995      	ldr	r1, [pc, #596]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a558:	4313      	orrs	r3, r2
 800a55a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	f003 0304 	and.w	r3, r3, #4
 800a566:	2b00      	cmp	r3, #0
 800a568:	d00a      	beq.n	800a580 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a56a:	4b90      	ldr	r3, [pc, #576]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a56c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a570:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	68db      	ldr	r3, [r3, #12]
 800a578:	498c      	ldr	r1, [pc, #560]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a57a:	4313      	orrs	r3, r2
 800a57c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f003 0308 	and.w	r3, r3, #8
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d00a      	beq.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a58c:	4b87      	ldr	r3, [pc, #540]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a58e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a592:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	691b      	ldr	r3, [r3, #16]
 800a59a:	4984      	ldr	r1, [pc, #528]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a59c:	4313      	orrs	r3, r2
 800a59e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	f003 0310 	and.w	r3, r3, #16
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d00a      	beq.n	800a5c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a5ae:	4b7f      	ldr	r3, [pc, #508]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a5b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	695b      	ldr	r3, [r3, #20]
 800a5bc:	497b      	ldr	r1, [pc, #492]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f003 0320 	and.w	r3, r3, #32
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d00a      	beq.n	800a5e6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a5d0:	4b76      	ldr	r3, [pc, #472]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a5d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5d6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	699b      	ldr	r3, [r3, #24]
 800a5de:	4973      	ldr	r1, [pc, #460]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a5e0:	4313      	orrs	r3, r2
 800a5e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d00a      	beq.n	800a608 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a5f2:	4b6e      	ldr	r3, [pc, #440]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a5f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5f8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	69db      	ldr	r3, [r3, #28]
 800a600:	496a      	ldr	r1, [pc, #424]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a602:	4313      	orrs	r3, r2
 800a604:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a610:	2b00      	cmp	r3, #0
 800a612:	d00a      	beq.n	800a62a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a614:	4b65      	ldr	r3, [pc, #404]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a616:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a61a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6a1b      	ldr	r3, [r3, #32]
 800a622:	4962      	ldr	r1, [pc, #392]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a624:	4313      	orrs	r3, r2
 800a626:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a632:	2b00      	cmp	r3, #0
 800a634:	d00a      	beq.n	800a64c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a636:	4b5d      	ldr	r3, [pc, #372]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a638:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a63c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a644:	4959      	ldr	r1, [pc, #356]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a646:	4313      	orrs	r3, r2
 800a648:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a654:	2b00      	cmp	r3, #0
 800a656:	d00a      	beq.n	800a66e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a658:	4b54      	ldr	r3, [pc, #336]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a65a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a65e:	f023 0203 	bic.w	r2, r3, #3
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a666:	4951      	ldr	r1, [pc, #324]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a668:	4313      	orrs	r3, r2
 800a66a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a676:	2b00      	cmp	r3, #0
 800a678:	d00a      	beq.n	800a690 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a67a:	4b4c      	ldr	r3, [pc, #304]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a67c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a680:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a688:	4948      	ldr	r1, [pc, #288]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a68a:	4313      	orrs	r3, r2
 800a68c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d015      	beq.n	800a6c8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a69c:	4b43      	ldr	r3, [pc, #268]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a69e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6a2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6aa:	4940      	ldr	r1, [pc, #256]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a6ac:	4313      	orrs	r3, r2
 800a6ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a6ba:	d105      	bne.n	800a6c8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a6bc:	4b3b      	ldr	r3, [pc, #236]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a6be:	68db      	ldr	r3, [r3, #12]
 800a6c0:	4a3a      	ldr	r2, [pc, #232]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a6c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a6c6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d015      	beq.n	800a700 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a6d4:	4b35      	ldr	r3, [pc, #212]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a6d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6da:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6e2:	4932      	ldr	r1, [pc, #200]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a6f2:	d105      	bne.n	800a700 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a6f4:	4b2d      	ldr	r3, [pc, #180]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a6f6:	68db      	ldr	r3, [r3, #12]
 800a6f8:	4a2c      	ldr	r2, [pc, #176]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a6fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a6fe:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d015      	beq.n	800a738 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a70c:	4b27      	ldr	r3, [pc, #156]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a70e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a712:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a71a:	4924      	ldr	r1, [pc, #144]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a71c:	4313      	orrs	r3, r2
 800a71e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a726:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a72a:	d105      	bne.n	800a738 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a72c:	4b1f      	ldr	r3, [pc, #124]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a72e:	68db      	ldr	r3, [r3, #12]
 800a730:	4a1e      	ldr	r2, [pc, #120]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a732:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a736:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a740:	2b00      	cmp	r3, #0
 800a742:	d015      	beq.n	800a770 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a744:	4b19      	ldr	r3, [pc, #100]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a74a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a752:	4916      	ldr	r1, [pc, #88]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a754:	4313      	orrs	r3, r2
 800a756:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a75e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a762:	d105      	bne.n	800a770 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a764:	4b11      	ldr	r3, [pc, #68]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a766:	68db      	ldr	r3, [r3, #12]
 800a768:	4a10      	ldr	r2, [pc, #64]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a76a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a76e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d019      	beq.n	800a7b0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a77c:	4b0b      	ldr	r3, [pc, #44]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a77e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a782:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a78a:	4908      	ldr	r1, [pc, #32]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a78c:	4313      	orrs	r3, r2
 800a78e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a796:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a79a:	d109      	bne.n	800a7b0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a79c:	4b03      	ldr	r3, [pc, #12]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a79e:	68db      	ldr	r3, [r3, #12]
 800a7a0:	4a02      	ldr	r2, [pc, #8]	; (800a7ac <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a7a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a7a6:	60d3      	str	r3, [r2, #12]
 800a7a8:	e002      	b.n	800a7b0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800a7aa:	bf00      	nop
 800a7ac:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d015      	beq.n	800a7e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a7bc:	4b29      	ldr	r3, [pc, #164]	; (800a864 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a7be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7c2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7ca:	4926      	ldr	r1, [pc, #152]	; (800a864 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a7cc:	4313      	orrs	r3, r2
 800a7ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a7da:	d105      	bne.n	800a7e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a7dc:	4b21      	ldr	r3, [pc, #132]	; (800a864 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a7de:	68db      	ldr	r3, [r3, #12]
 800a7e0:	4a20      	ldr	r2, [pc, #128]	; (800a864 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a7e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a7e6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d015      	beq.n	800a820 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800a7f4:	4b1b      	ldr	r3, [pc, #108]	; (800a864 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a7f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7fa:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a802:	4918      	ldr	r1, [pc, #96]	; (800a864 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a804:	4313      	orrs	r3, r2
 800a806:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a80e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a812:	d105      	bne.n	800a820 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a814:	4b13      	ldr	r3, [pc, #76]	; (800a864 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a816:	68db      	ldr	r3, [r3, #12]
 800a818:	4a12      	ldr	r2, [pc, #72]	; (800a864 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a81a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a81e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d015      	beq.n	800a858 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800a82c:	4b0d      	ldr	r3, [pc, #52]	; (800a864 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a82e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a832:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a83a:	490a      	ldr	r1, [pc, #40]	; (800a864 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a83c:	4313      	orrs	r3, r2
 800a83e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a846:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a84a:	d105      	bne.n	800a858 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a84c:	4b05      	ldr	r3, [pc, #20]	; (800a864 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a84e:	68db      	ldr	r3, [r3, #12]
 800a850:	4a04      	ldr	r2, [pc, #16]	; (800a864 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a852:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a856:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a858:	7cbb      	ldrb	r3, [r7, #18]
}
 800a85a:	4618      	mov	r0, r3
 800a85c:	3718      	adds	r7, #24
 800a85e:	46bd      	mov	sp, r7
 800a860:	bd80      	pop	{r7, pc}
 800a862:	bf00      	nop
 800a864:	40021000 	.word	0x40021000

0800a868 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b084      	sub	sp, #16
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d101      	bne.n	800a87a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a876:	2301      	movs	r3, #1
 800a878:	e09d      	b.n	800a9b6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d108      	bne.n	800a894 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	685b      	ldr	r3, [r3, #4]
 800a886:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a88a:	d009      	beq.n	800a8a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2200      	movs	r2, #0
 800a890:	61da      	str	r2, [r3, #28]
 800a892:	e005      	b.n	800a8a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2200      	movs	r2, #0
 800a898:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2200      	movs	r2, #0
 800a89e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a8ac:	b2db      	uxtb	r3, r3
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d106      	bne.n	800a8c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a8ba:	6878      	ldr	r0, [r7, #4]
 800a8bc:	f7f8 fdb0 	bl	8003420 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2202      	movs	r2, #2
 800a8c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	681a      	ldr	r2, [r3, #0]
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a8d6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	68db      	ldr	r3, [r3, #12]
 800a8dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a8e0:	d902      	bls.n	800a8e8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	60fb      	str	r3, [r7, #12]
 800a8e6:	e002      	b.n	800a8ee <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a8e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a8ec:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	68db      	ldr	r3, [r3, #12]
 800a8f2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800a8f6:	d007      	beq.n	800a908 <HAL_SPI_Init+0xa0>
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	68db      	ldr	r3, [r3, #12]
 800a8fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a900:	d002      	beq.n	800a908 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2200      	movs	r2, #0
 800a906:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	685b      	ldr	r3, [r3, #4]
 800a90c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	689b      	ldr	r3, [r3, #8]
 800a914:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a918:	431a      	orrs	r2, r3
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	691b      	ldr	r3, [r3, #16]
 800a91e:	f003 0302 	and.w	r3, r3, #2
 800a922:	431a      	orrs	r2, r3
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	695b      	ldr	r3, [r3, #20]
 800a928:	f003 0301 	and.w	r3, r3, #1
 800a92c:	431a      	orrs	r2, r3
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	699b      	ldr	r3, [r3, #24]
 800a932:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a936:	431a      	orrs	r2, r3
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	69db      	ldr	r3, [r3, #28]
 800a93c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a940:	431a      	orrs	r2, r3
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6a1b      	ldr	r3, [r3, #32]
 800a946:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a94a:	ea42 0103 	orr.w	r1, r2, r3
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a952:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	430a      	orrs	r2, r1
 800a95c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	699b      	ldr	r3, [r3, #24]
 800a962:	0c1b      	lsrs	r3, r3, #16
 800a964:	f003 0204 	and.w	r2, r3, #4
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a96c:	f003 0310 	and.w	r3, r3, #16
 800a970:	431a      	orrs	r2, r3
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a976:	f003 0308 	and.w	r3, r3, #8
 800a97a:	431a      	orrs	r2, r3
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	68db      	ldr	r3, [r3, #12]
 800a980:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a984:	ea42 0103 	orr.w	r1, r2, r3
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	430a      	orrs	r2, r1
 800a994:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	69da      	ldr	r2, [r3, #28]
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a9a4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2201      	movs	r2, #1
 800a9b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800a9b4:	2300      	movs	r3, #0
}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	3710      	adds	r7, #16
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}

0800a9be <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800a9be:	b580      	push	{r7, lr}
 800a9c0:	b084      	sub	sp, #16
 800a9c2:	af00      	add	r7, sp, #0
 800a9c4:	60f8      	str	r0, [r7, #12]
 800a9c6:	60b9      	str	r1, [r7, #8]
 800a9c8:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d101      	bne.n	800a9d4 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	e038      	b.n	800aa46 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d106      	bne.n	800a9ee <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800a9e8:	68f8      	ldr	r0, [r7, #12]
 800a9ea:	f7f7 f9ef 	bl	8001dcc <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	681a      	ldr	r2, [r3, #0]
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	3308      	adds	r3, #8
 800a9f6:	4619      	mov	r1, r3
 800a9f8:	4610      	mov	r0, r2
 800a9fa:	f002 f8eb 	bl	800cbd4 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	6818      	ldr	r0, [r3, #0]
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	689b      	ldr	r3, [r3, #8]
 800aa06:	461a      	mov	r2, r3
 800aa08:	68b9      	ldr	r1, [r7, #8]
 800aa0a:	f002 f9b1 	bl	800cd70 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	6858      	ldr	r0, [r3, #4]
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	689a      	ldr	r2, [r3, #8]
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa1a:	6879      	ldr	r1, [r7, #4]
 800aa1c:	f002 f9fa 	bl	800ce14 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	68fa      	ldr	r2, [r7, #12]
 800aa26:	6892      	ldr	r2, [r2, #8]
 800aa28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	68fa      	ldr	r2, [r7, #12]
 800aa32:	6892      	ldr	r2, [r2, #8]
 800aa34:	f041 0101 	orr.w	r1, r1, #1
 800aa38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	2201      	movs	r2, #1
 800aa40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800aa44:	2300      	movs	r3, #0
}
 800aa46:	4618      	mov	r0, r3
 800aa48:	3710      	adds	r7, #16
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}

0800aa4e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aa4e:	b580      	push	{r7, lr}
 800aa50:	b082      	sub	sp, #8
 800aa52:	af00      	add	r7, sp, #0
 800aa54:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d101      	bne.n	800aa60 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	e049      	b.n	800aaf4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa66:	b2db      	uxtb	r3, r3
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d106      	bne.n	800aa7a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2200      	movs	r2, #0
 800aa70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f7f9 fb95 	bl	80041a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2202      	movs	r2, #2
 800aa7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681a      	ldr	r2, [r3, #0]
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	3304      	adds	r3, #4
 800aa8a:	4619      	mov	r1, r3
 800aa8c:	4610      	mov	r0, r2
 800aa8e:	f000 fac1 	bl	800b014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2201      	movs	r2, #1
 800aa96:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2201      	movs	r2, #1
 800aa9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2201      	movs	r2, #1
 800aaa6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	2201      	movs	r2, #1
 800aaae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	2201      	movs	r2, #1
 800aab6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2201      	movs	r2, #1
 800aabe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2201      	movs	r2, #1
 800aac6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2201      	movs	r2, #1
 800aace:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	2201      	movs	r2, #1
 800aad6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	2201      	movs	r2, #1
 800aade:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	2201      	movs	r2, #1
 800aae6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2201      	movs	r2, #1
 800aaee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800aaf2:	2300      	movs	r3, #0
}
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	3708      	adds	r7, #8
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}

0800aafc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b082      	sub	sp, #8
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d101      	bne.n	800ab0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ab0a:	2301      	movs	r3, #1
 800ab0c:	e049      	b.n	800aba2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab14:	b2db      	uxtb	r3, r3
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d106      	bne.n	800ab28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f000 f841 	bl	800abaa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	2202      	movs	r2, #2
 800ab2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681a      	ldr	r2, [r3, #0]
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	3304      	adds	r3, #4
 800ab38:	4619      	mov	r1, r3
 800ab3a:	4610      	mov	r0, r2
 800ab3c:	f000 fa6a 	bl	800b014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2201      	movs	r2, #1
 800ab44:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2201      	movs	r2, #1
 800ab54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2201      	movs	r2, #1
 800ab5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	2201      	movs	r2, #1
 800ab64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2201      	movs	r2, #1
 800ab6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2201      	movs	r2, #1
 800ab74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	2201      	movs	r2, #1
 800ab7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2201      	movs	r2, #1
 800ab84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2201      	movs	r2, #1
 800ab8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2201      	movs	r2, #1
 800ab94:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2201      	movs	r2, #1
 800ab9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800aba0:	2300      	movs	r3, #0
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3708      	adds	r7, #8
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}

0800abaa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800abaa:	b480      	push	{r7}
 800abac:	b083      	sub	sp, #12
 800abae:	af00      	add	r7, sp, #0
 800abb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800abb2:	bf00      	nop
 800abb4:	370c      	adds	r7, #12
 800abb6:	46bd      	mov	sp, r7
 800abb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abbc:	4770      	bx	lr
	...

0800abc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b086      	sub	sp, #24
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	60f8      	str	r0, [r7, #12]
 800abc8:	60b9      	str	r1, [r7, #8]
 800abca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800abcc:	2300      	movs	r3, #0
 800abce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800abd6:	2b01      	cmp	r3, #1
 800abd8:	d101      	bne.n	800abde <HAL_TIM_PWM_ConfigChannel+0x1e>
 800abda:	2302      	movs	r3, #2
 800abdc:	e0ff      	b.n	800adde <HAL_TIM_PWM_ConfigChannel+0x21e>
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	2201      	movs	r2, #1
 800abe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2b14      	cmp	r3, #20
 800abea:	f200 80f0 	bhi.w	800adce <HAL_TIM_PWM_ConfigChannel+0x20e>
 800abee:	a201      	add	r2, pc, #4	; (adr r2, 800abf4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800abf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abf4:	0800ac49 	.word	0x0800ac49
 800abf8:	0800adcf 	.word	0x0800adcf
 800abfc:	0800adcf 	.word	0x0800adcf
 800ac00:	0800adcf 	.word	0x0800adcf
 800ac04:	0800ac89 	.word	0x0800ac89
 800ac08:	0800adcf 	.word	0x0800adcf
 800ac0c:	0800adcf 	.word	0x0800adcf
 800ac10:	0800adcf 	.word	0x0800adcf
 800ac14:	0800accb 	.word	0x0800accb
 800ac18:	0800adcf 	.word	0x0800adcf
 800ac1c:	0800adcf 	.word	0x0800adcf
 800ac20:	0800adcf 	.word	0x0800adcf
 800ac24:	0800ad0b 	.word	0x0800ad0b
 800ac28:	0800adcf 	.word	0x0800adcf
 800ac2c:	0800adcf 	.word	0x0800adcf
 800ac30:	0800adcf 	.word	0x0800adcf
 800ac34:	0800ad4d 	.word	0x0800ad4d
 800ac38:	0800adcf 	.word	0x0800adcf
 800ac3c:	0800adcf 	.word	0x0800adcf
 800ac40:	0800adcf 	.word	0x0800adcf
 800ac44:	0800ad8d 	.word	0x0800ad8d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	68b9      	ldr	r1, [r7, #8]
 800ac4e:	4618      	mov	r0, r3
 800ac50:	f000 fa88 	bl	800b164 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	699a      	ldr	r2, [r3, #24]
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f042 0208 	orr.w	r2, r2, #8
 800ac62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	699a      	ldr	r2, [r3, #24]
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	f022 0204 	bic.w	r2, r2, #4
 800ac72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	6999      	ldr	r1, [r3, #24]
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	691a      	ldr	r2, [r3, #16]
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	430a      	orrs	r2, r1
 800ac84:	619a      	str	r2, [r3, #24]
      break;
 800ac86:	e0a5      	b.n	800add4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	68b9      	ldr	r1, [r7, #8]
 800ac8e:	4618      	mov	r0, r3
 800ac90:	f000 fb02 	bl	800b298 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	699a      	ldr	r2, [r3, #24]
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800aca2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	699a      	ldr	r2, [r3, #24]
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800acb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	6999      	ldr	r1, [r3, #24]
 800acba:	68bb      	ldr	r3, [r7, #8]
 800acbc:	691b      	ldr	r3, [r3, #16]
 800acbe:	021a      	lsls	r2, r3, #8
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	430a      	orrs	r2, r1
 800acc6:	619a      	str	r2, [r3, #24]
      break;
 800acc8:	e084      	b.n	800add4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	68b9      	ldr	r1, [r7, #8]
 800acd0:	4618      	mov	r0, r3
 800acd2:	f000 fb75 	bl	800b3c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	69da      	ldr	r2, [r3, #28]
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	f042 0208 	orr.w	r2, r2, #8
 800ace4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	69da      	ldr	r2, [r3, #28]
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f022 0204 	bic.w	r2, r2, #4
 800acf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	69d9      	ldr	r1, [r3, #28]
 800acfc:	68bb      	ldr	r3, [r7, #8]
 800acfe:	691a      	ldr	r2, [r3, #16]
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	430a      	orrs	r2, r1
 800ad06:	61da      	str	r2, [r3, #28]
      break;
 800ad08:	e064      	b.n	800add4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	68b9      	ldr	r1, [r7, #8]
 800ad10:	4618      	mov	r0, r3
 800ad12:	f000 fbe7 	bl	800b4e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	69da      	ldr	r2, [r3, #28]
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ad24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	69da      	ldr	r2, [r3, #28]
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ad34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	69d9      	ldr	r1, [r3, #28]
 800ad3c:	68bb      	ldr	r3, [r7, #8]
 800ad3e:	691b      	ldr	r3, [r3, #16]
 800ad40:	021a      	lsls	r2, r3, #8
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	430a      	orrs	r2, r1
 800ad48:	61da      	str	r2, [r3, #28]
      break;
 800ad4a:	e043      	b.n	800add4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	68b9      	ldr	r1, [r7, #8]
 800ad52:	4618      	mov	r0, r3
 800ad54:	f000 fc5a 	bl	800b60c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	f042 0208 	orr.w	r2, r2, #8
 800ad66:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	f022 0204 	bic.w	r2, r2, #4
 800ad76:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	691a      	ldr	r2, [r3, #16]
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	430a      	orrs	r2, r1
 800ad88:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800ad8a:	e023      	b.n	800add4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	68b9      	ldr	r1, [r7, #8]
 800ad92:	4618      	mov	r0, r3
 800ad94:	f000 fca4 	bl	800b6e0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ada6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800adb6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	691b      	ldr	r3, [r3, #16]
 800adc2:	021a      	lsls	r2, r3, #8
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	430a      	orrs	r2, r1
 800adca:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800adcc:	e002      	b.n	800add4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800adce:	2301      	movs	r3, #1
 800add0:	75fb      	strb	r3, [r7, #23]
      break;
 800add2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	2200      	movs	r2, #0
 800add8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800addc:	7dfb      	ldrb	r3, [r7, #23]
}
 800adde:	4618      	mov	r0, r3
 800ade0:	3718      	adds	r7, #24
 800ade2:	46bd      	mov	sp, r7
 800ade4:	bd80      	pop	{r7, pc}
 800ade6:	bf00      	nop

0800ade8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b084      	sub	sp, #16
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
 800adf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800adf2:	2300      	movs	r3, #0
 800adf4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800adfc:	2b01      	cmp	r3, #1
 800adfe:	d101      	bne.n	800ae04 <HAL_TIM_ConfigClockSource+0x1c>
 800ae00:	2302      	movs	r3, #2
 800ae02:	e0f6      	b.n	800aff2 <HAL_TIM_ConfigClockSource+0x20a>
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2201      	movs	r2, #1
 800ae08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2202      	movs	r2, #2
 800ae10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	689b      	ldr	r3, [r3, #8]
 800ae1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800ae22:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ae26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ae2e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	68ba      	ldr	r2, [r7, #8]
 800ae36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	4a6f      	ldr	r2, [pc, #444]	; (800affc <HAL_TIM_ConfigClockSource+0x214>)
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	f000 80c1 	beq.w	800afc6 <HAL_TIM_ConfigClockSource+0x1de>
 800ae44:	4a6d      	ldr	r2, [pc, #436]	; (800affc <HAL_TIM_ConfigClockSource+0x214>)
 800ae46:	4293      	cmp	r3, r2
 800ae48:	f200 80c6 	bhi.w	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800ae4c:	4a6c      	ldr	r2, [pc, #432]	; (800b000 <HAL_TIM_ConfigClockSource+0x218>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	f000 80b9 	beq.w	800afc6 <HAL_TIM_ConfigClockSource+0x1de>
 800ae54:	4a6a      	ldr	r2, [pc, #424]	; (800b000 <HAL_TIM_ConfigClockSource+0x218>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	f200 80be 	bhi.w	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800ae5c:	4a69      	ldr	r2, [pc, #420]	; (800b004 <HAL_TIM_ConfigClockSource+0x21c>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	f000 80b1 	beq.w	800afc6 <HAL_TIM_ConfigClockSource+0x1de>
 800ae64:	4a67      	ldr	r2, [pc, #412]	; (800b004 <HAL_TIM_ConfigClockSource+0x21c>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	f200 80b6 	bhi.w	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800ae6c:	4a66      	ldr	r2, [pc, #408]	; (800b008 <HAL_TIM_ConfigClockSource+0x220>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	f000 80a9 	beq.w	800afc6 <HAL_TIM_ConfigClockSource+0x1de>
 800ae74:	4a64      	ldr	r2, [pc, #400]	; (800b008 <HAL_TIM_ConfigClockSource+0x220>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	f200 80ae 	bhi.w	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800ae7c:	4a63      	ldr	r2, [pc, #396]	; (800b00c <HAL_TIM_ConfigClockSource+0x224>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	f000 80a1 	beq.w	800afc6 <HAL_TIM_ConfigClockSource+0x1de>
 800ae84:	4a61      	ldr	r2, [pc, #388]	; (800b00c <HAL_TIM_ConfigClockSource+0x224>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	f200 80a6 	bhi.w	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800ae8c:	4a60      	ldr	r2, [pc, #384]	; (800b010 <HAL_TIM_ConfigClockSource+0x228>)
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	f000 8099 	beq.w	800afc6 <HAL_TIM_ConfigClockSource+0x1de>
 800ae94:	4a5e      	ldr	r2, [pc, #376]	; (800b010 <HAL_TIM_ConfigClockSource+0x228>)
 800ae96:	4293      	cmp	r3, r2
 800ae98:	f200 809e 	bhi.w	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800ae9c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800aea0:	f000 8091 	beq.w	800afc6 <HAL_TIM_ConfigClockSource+0x1de>
 800aea4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800aea8:	f200 8096 	bhi.w	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800aeac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aeb0:	f000 8089 	beq.w	800afc6 <HAL_TIM_ConfigClockSource+0x1de>
 800aeb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aeb8:	f200 808e 	bhi.w	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800aebc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aec0:	d03e      	beq.n	800af40 <HAL_TIM_ConfigClockSource+0x158>
 800aec2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aec6:	f200 8087 	bhi.w	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800aeca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aece:	f000 8086 	beq.w	800afde <HAL_TIM_ConfigClockSource+0x1f6>
 800aed2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aed6:	d87f      	bhi.n	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800aed8:	2b70      	cmp	r3, #112	; 0x70
 800aeda:	d01a      	beq.n	800af12 <HAL_TIM_ConfigClockSource+0x12a>
 800aedc:	2b70      	cmp	r3, #112	; 0x70
 800aede:	d87b      	bhi.n	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800aee0:	2b60      	cmp	r3, #96	; 0x60
 800aee2:	d050      	beq.n	800af86 <HAL_TIM_ConfigClockSource+0x19e>
 800aee4:	2b60      	cmp	r3, #96	; 0x60
 800aee6:	d877      	bhi.n	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800aee8:	2b50      	cmp	r3, #80	; 0x50
 800aeea:	d03c      	beq.n	800af66 <HAL_TIM_ConfigClockSource+0x17e>
 800aeec:	2b50      	cmp	r3, #80	; 0x50
 800aeee:	d873      	bhi.n	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800aef0:	2b40      	cmp	r3, #64	; 0x40
 800aef2:	d058      	beq.n	800afa6 <HAL_TIM_ConfigClockSource+0x1be>
 800aef4:	2b40      	cmp	r3, #64	; 0x40
 800aef6:	d86f      	bhi.n	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800aef8:	2b30      	cmp	r3, #48	; 0x30
 800aefa:	d064      	beq.n	800afc6 <HAL_TIM_ConfigClockSource+0x1de>
 800aefc:	2b30      	cmp	r3, #48	; 0x30
 800aefe:	d86b      	bhi.n	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800af00:	2b20      	cmp	r3, #32
 800af02:	d060      	beq.n	800afc6 <HAL_TIM_ConfigClockSource+0x1de>
 800af04:	2b20      	cmp	r3, #32
 800af06:	d867      	bhi.n	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d05c      	beq.n	800afc6 <HAL_TIM_ConfigClockSource+0x1de>
 800af0c:	2b10      	cmp	r3, #16
 800af0e:	d05a      	beq.n	800afc6 <HAL_TIM_ConfigClockSource+0x1de>
 800af10:	e062      	b.n	800afd8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	6818      	ldr	r0, [r3, #0]
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	6899      	ldr	r1, [r3, #8]
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	685a      	ldr	r2, [r3, #4]
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	68db      	ldr	r3, [r3, #12]
 800af22:	f000 fcc5 	bl	800b8b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	689b      	ldr	r3, [r3, #8]
 800af2c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800af34:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	68ba      	ldr	r2, [r7, #8]
 800af3c:	609a      	str	r2, [r3, #8]
      break;
 800af3e:	e04f      	b.n	800afe0 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	6818      	ldr	r0, [r3, #0]
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	6899      	ldr	r1, [r3, #8]
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	685a      	ldr	r2, [r3, #4]
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	68db      	ldr	r3, [r3, #12]
 800af50:	f000 fcae 	bl	800b8b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	689a      	ldr	r2, [r3, #8]
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800af62:	609a      	str	r2, [r3, #8]
      break;
 800af64:	e03c      	b.n	800afe0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	6818      	ldr	r0, [r3, #0]
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	6859      	ldr	r1, [r3, #4]
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	68db      	ldr	r3, [r3, #12]
 800af72:	461a      	mov	r2, r3
 800af74:	f000 fc20 	bl	800b7b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	2150      	movs	r1, #80	; 0x50
 800af7e:	4618      	mov	r0, r3
 800af80:	f000 fc79 	bl	800b876 <TIM_ITRx_SetConfig>
      break;
 800af84:	e02c      	b.n	800afe0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6818      	ldr	r0, [r3, #0]
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	6859      	ldr	r1, [r3, #4]
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	68db      	ldr	r3, [r3, #12]
 800af92:	461a      	mov	r2, r3
 800af94:	f000 fc3f 	bl	800b816 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	2160      	movs	r1, #96	; 0x60
 800af9e:	4618      	mov	r0, r3
 800afa0:	f000 fc69 	bl	800b876 <TIM_ITRx_SetConfig>
      break;
 800afa4:	e01c      	b.n	800afe0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6818      	ldr	r0, [r3, #0]
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	6859      	ldr	r1, [r3, #4]
 800afae:	683b      	ldr	r3, [r7, #0]
 800afb0:	68db      	ldr	r3, [r3, #12]
 800afb2:	461a      	mov	r2, r3
 800afb4:	f000 fc00 	bl	800b7b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	2140      	movs	r1, #64	; 0x40
 800afbe:	4618      	mov	r0, r3
 800afc0:	f000 fc59 	bl	800b876 <TIM_ITRx_SetConfig>
      break;
 800afc4:	e00c      	b.n	800afe0 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681a      	ldr	r2, [r3, #0]
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	4619      	mov	r1, r3
 800afd0:	4610      	mov	r0, r2
 800afd2:	f000 fc50 	bl	800b876 <TIM_ITRx_SetConfig>
      break;
 800afd6:	e003      	b.n	800afe0 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800afd8:	2301      	movs	r3, #1
 800afda:	73fb      	strb	r3, [r7, #15]
      break;
 800afdc:	e000      	b.n	800afe0 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800afde:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2201      	movs	r2, #1
 800afe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2200      	movs	r2, #0
 800afec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800aff0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3710      	adds	r7, #16
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}
 800affa:	bf00      	nop
 800affc:	00100070 	.word	0x00100070
 800b000:	00100060 	.word	0x00100060
 800b004:	00100050 	.word	0x00100050
 800b008:	00100040 	.word	0x00100040
 800b00c:	00100030 	.word	0x00100030
 800b010:	00100020 	.word	0x00100020

0800b014 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b014:	b480      	push	{r7}
 800b016:	b085      	sub	sp, #20
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
 800b01c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	4a46      	ldr	r2, [pc, #280]	; (800b140 <TIM_Base_SetConfig+0x12c>)
 800b028:	4293      	cmp	r3, r2
 800b02a:	d017      	beq.n	800b05c <TIM_Base_SetConfig+0x48>
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b032:	d013      	beq.n	800b05c <TIM_Base_SetConfig+0x48>
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	4a43      	ldr	r2, [pc, #268]	; (800b144 <TIM_Base_SetConfig+0x130>)
 800b038:	4293      	cmp	r3, r2
 800b03a:	d00f      	beq.n	800b05c <TIM_Base_SetConfig+0x48>
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	4a42      	ldr	r2, [pc, #264]	; (800b148 <TIM_Base_SetConfig+0x134>)
 800b040:	4293      	cmp	r3, r2
 800b042:	d00b      	beq.n	800b05c <TIM_Base_SetConfig+0x48>
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	4a41      	ldr	r2, [pc, #260]	; (800b14c <TIM_Base_SetConfig+0x138>)
 800b048:	4293      	cmp	r3, r2
 800b04a:	d007      	beq.n	800b05c <TIM_Base_SetConfig+0x48>
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	4a40      	ldr	r2, [pc, #256]	; (800b150 <TIM_Base_SetConfig+0x13c>)
 800b050:	4293      	cmp	r3, r2
 800b052:	d003      	beq.n	800b05c <TIM_Base_SetConfig+0x48>
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	4a3f      	ldr	r2, [pc, #252]	; (800b154 <TIM_Base_SetConfig+0x140>)
 800b058:	4293      	cmp	r3, r2
 800b05a:	d108      	bne.n	800b06e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b062:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	685b      	ldr	r3, [r3, #4]
 800b068:	68fa      	ldr	r2, [r7, #12]
 800b06a:	4313      	orrs	r3, r2
 800b06c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	4a33      	ldr	r2, [pc, #204]	; (800b140 <TIM_Base_SetConfig+0x12c>)
 800b072:	4293      	cmp	r3, r2
 800b074:	d023      	beq.n	800b0be <TIM_Base_SetConfig+0xaa>
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b07c:	d01f      	beq.n	800b0be <TIM_Base_SetConfig+0xaa>
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	4a30      	ldr	r2, [pc, #192]	; (800b144 <TIM_Base_SetConfig+0x130>)
 800b082:	4293      	cmp	r3, r2
 800b084:	d01b      	beq.n	800b0be <TIM_Base_SetConfig+0xaa>
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	4a2f      	ldr	r2, [pc, #188]	; (800b148 <TIM_Base_SetConfig+0x134>)
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d017      	beq.n	800b0be <TIM_Base_SetConfig+0xaa>
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	4a2e      	ldr	r2, [pc, #184]	; (800b14c <TIM_Base_SetConfig+0x138>)
 800b092:	4293      	cmp	r3, r2
 800b094:	d013      	beq.n	800b0be <TIM_Base_SetConfig+0xaa>
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	4a2d      	ldr	r2, [pc, #180]	; (800b150 <TIM_Base_SetConfig+0x13c>)
 800b09a:	4293      	cmp	r3, r2
 800b09c:	d00f      	beq.n	800b0be <TIM_Base_SetConfig+0xaa>
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	4a2d      	ldr	r2, [pc, #180]	; (800b158 <TIM_Base_SetConfig+0x144>)
 800b0a2:	4293      	cmp	r3, r2
 800b0a4:	d00b      	beq.n	800b0be <TIM_Base_SetConfig+0xaa>
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	4a2c      	ldr	r2, [pc, #176]	; (800b15c <TIM_Base_SetConfig+0x148>)
 800b0aa:	4293      	cmp	r3, r2
 800b0ac:	d007      	beq.n	800b0be <TIM_Base_SetConfig+0xaa>
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	4a2b      	ldr	r2, [pc, #172]	; (800b160 <TIM_Base_SetConfig+0x14c>)
 800b0b2:	4293      	cmp	r3, r2
 800b0b4:	d003      	beq.n	800b0be <TIM_Base_SetConfig+0xaa>
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	4a26      	ldr	r2, [pc, #152]	; (800b154 <TIM_Base_SetConfig+0x140>)
 800b0ba:	4293      	cmp	r3, r2
 800b0bc:	d108      	bne.n	800b0d0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b0c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	68db      	ldr	r3, [r3, #12]
 800b0ca:	68fa      	ldr	r2, [r7, #12]
 800b0cc:	4313      	orrs	r3, r2
 800b0ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	695b      	ldr	r3, [r3, #20]
 800b0da:	4313      	orrs	r3, r2
 800b0dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	68fa      	ldr	r2, [r7, #12]
 800b0e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	689a      	ldr	r2, [r3, #8]
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	681a      	ldr	r2, [r3, #0]
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	4a12      	ldr	r2, [pc, #72]	; (800b140 <TIM_Base_SetConfig+0x12c>)
 800b0f8:	4293      	cmp	r3, r2
 800b0fa:	d013      	beq.n	800b124 <TIM_Base_SetConfig+0x110>
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	4a14      	ldr	r2, [pc, #80]	; (800b150 <TIM_Base_SetConfig+0x13c>)
 800b100:	4293      	cmp	r3, r2
 800b102:	d00f      	beq.n	800b124 <TIM_Base_SetConfig+0x110>
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	4a14      	ldr	r2, [pc, #80]	; (800b158 <TIM_Base_SetConfig+0x144>)
 800b108:	4293      	cmp	r3, r2
 800b10a:	d00b      	beq.n	800b124 <TIM_Base_SetConfig+0x110>
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	4a13      	ldr	r2, [pc, #76]	; (800b15c <TIM_Base_SetConfig+0x148>)
 800b110:	4293      	cmp	r3, r2
 800b112:	d007      	beq.n	800b124 <TIM_Base_SetConfig+0x110>
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	4a12      	ldr	r2, [pc, #72]	; (800b160 <TIM_Base_SetConfig+0x14c>)
 800b118:	4293      	cmp	r3, r2
 800b11a:	d003      	beq.n	800b124 <TIM_Base_SetConfig+0x110>
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	4a0d      	ldr	r2, [pc, #52]	; (800b154 <TIM_Base_SetConfig+0x140>)
 800b120:	4293      	cmp	r3, r2
 800b122:	d103      	bne.n	800b12c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	691a      	ldr	r2, [r3, #16]
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	2201      	movs	r2, #1
 800b130:	615a      	str	r2, [r3, #20]
}
 800b132:	bf00      	nop
 800b134:	3714      	adds	r7, #20
 800b136:	46bd      	mov	sp, r7
 800b138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13c:	4770      	bx	lr
 800b13e:	bf00      	nop
 800b140:	40012c00 	.word	0x40012c00
 800b144:	40000400 	.word	0x40000400
 800b148:	40000800 	.word	0x40000800
 800b14c:	40000c00 	.word	0x40000c00
 800b150:	40013400 	.word	0x40013400
 800b154:	40015000 	.word	0x40015000
 800b158:	40014000 	.word	0x40014000
 800b15c:	40014400 	.word	0x40014400
 800b160:	40014800 	.word	0x40014800

0800b164 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b164:	b480      	push	{r7}
 800b166:	b087      	sub	sp, #28
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
 800b16c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6a1b      	ldr	r3, [r3, #32]
 800b172:	f023 0201 	bic.w	r2, r3, #1
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	6a1b      	ldr	r3, [r3, #32]
 800b17e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	685b      	ldr	r3, [r3, #4]
 800b184:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	699b      	ldr	r3, [r3, #24]
 800b18a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	f023 0303 	bic.w	r3, r3, #3
 800b19e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	68fa      	ldr	r2, [r7, #12]
 800b1a6:	4313      	orrs	r3, r2
 800b1a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b1aa:	697b      	ldr	r3, [r7, #20]
 800b1ac:	f023 0302 	bic.w	r3, r3, #2
 800b1b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b1b2:	683b      	ldr	r3, [r7, #0]
 800b1b4:	689b      	ldr	r3, [r3, #8]
 800b1b6:	697a      	ldr	r2, [r7, #20]
 800b1b8:	4313      	orrs	r3, r2
 800b1ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	4a30      	ldr	r2, [pc, #192]	; (800b280 <TIM_OC1_SetConfig+0x11c>)
 800b1c0:	4293      	cmp	r3, r2
 800b1c2:	d013      	beq.n	800b1ec <TIM_OC1_SetConfig+0x88>
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	4a2f      	ldr	r2, [pc, #188]	; (800b284 <TIM_OC1_SetConfig+0x120>)
 800b1c8:	4293      	cmp	r3, r2
 800b1ca:	d00f      	beq.n	800b1ec <TIM_OC1_SetConfig+0x88>
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	4a2e      	ldr	r2, [pc, #184]	; (800b288 <TIM_OC1_SetConfig+0x124>)
 800b1d0:	4293      	cmp	r3, r2
 800b1d2:	d00b      	beq.n	800b1ec <TIM_OC1_SetConfig+0x88>
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	4a2d      	ldr	r2, [pc, #180]	; (800b28c <TIM_OC1_SetConfig+0x128>)
 800b1d8:	4293      	cmp	r3, r2
 800b1da:	d007      	beq.n	800b1ec <TIM_OC1_SetConfig+0x88>
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	4a2c      	ldr	r2, [pc, #176]	; (800b290 <TIM_OC1_SetConfig+0x12c>)
 800b1e0:	4293      	cmp	r3, r2
 800b1e2:	d003      	beq.n	800b1ec <TIM_OC1_SetConfig+0x88>
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	4a2b      	ldr	r2, [pc, #172]	; (800b294 <TIM_OC1_SetConfig+0x130>)
 800b1e8:	4293      	cmp	r3, r2
 800b1ea:	d10c      	bne.n	800b206 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b1ec:	697b      	ldr	r3, [r7, #20]
 800b1ee:	f023 0308 	bic.w	r3, r3, #8
 800b1f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	68db      	ldr	r3, [r3, #12]
 800b1f8:	697a      	ldr	r2, [r7, #20]
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	f023 0304 	bic.w	r3, r3, #4
 800b204:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	4a1d      	ldr	r2, [pc, #116]	; (800b280 <TIM_OC1_SetConfig+0x11c>)
 800b20a:	4293      	cmp	r3, r2
 800b20c:	d013      	beq.n	800b236 <TIM_OC1_SetConfig+0xd2>
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	4a1c      	ldr	r2, [pc, #112]	; (800b284 <TIM_OC1_SetConfig+0x120>)
 800b212:	4293      	cmp	r3, r2
 800b214:	d00f      	beq.n	800b236 <TIM_OC1_SetConfig+0xd2>
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	4a1b      	ldr	r2, [pc, #108]	; (800b288 <TIM_OC1_SetConfig+0x124>)
 800b21a:	4293      	cmp	r3, r2
 800b21c:	d00b      	beq.n	800b236 <TIM_OC1_SetConfig+0xd2>
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	4a1a      	ldr	r2, [pc, #104]	; (800b28c <TIM_OC1_SetConfig+0x128>)
 800b222:	4293      	cmp	r3, r2
 800b224:	d007      	beq.n	800b236 <TIM_OC1_SetConfig+0xd2>
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	4a19      	ldr	r2, [pc, #100]	; (800b290 <TIM_OC1_SetConfig+0x12c>)
 800b22a:	4293      	cmp	r3, r2
 800b22c:	d003      	beq.n	800b236 <TIM_OC1_SetConfig+0xd2>
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	4a18      	ldr	r2, [pc, #96]	; (800b294 <TIM_OC1_SetConfig+0x130>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d111      	bne.n	800b25a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b236:	693b      	ldr	r3, [r7, #16]
 800b238:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b23c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b244:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b246:	683b      	ldr	r3, [r7, #0]
 800b248:	695b      	ldr	r3, [r3, #20]
 800b24a:	693a      	ldr	r2, [r7, #16]
 800b24c:	4313      	orrs	r3, r2
 800b24e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	699b      	ldr	r3, [r3, #24]
 800b254:	693a      	ldr	r2, [r7, #16]
 800b256:	4313      	orrs	r3, r2
 800b258:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	693a      	ldr	r2, [r7, #16]
 800b25e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	68fa      	ldr	r2, [r7, #12]
 800b264:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b266:	683b      	ldr	r3, [r7, #0]
 800b268:	685a      	ldr	r2, [r3, #4]
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	697a      	ldr	r2, [r7, #20]
 800b272:	621a      	str	r2, [r3, #32]
}
 800b274:	bf00      	nop
 800b276:	371c      	adds	r7, #28
 800b278:	46bd      	mov	sp, r7
 800b27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27e:	4770      	bx	lr
 800b280:	40012c00 	.word	0x40012c00
 800b284:	40013400 	.word	0x40013400
 800b288:	40014000 	.word	0x40014000
 800b28c:	40014400 	.word	0x40014400
 800b290:	40014800 	.word	0x40014800
 800b294:	40015000 	.word	0x40015000

0800b298 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b298:	b480      	push	{r7}
 800b29a:	b087      	sub	sp, #28
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
 800b2a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	6a1b      	ldr	r3, [r3, #32]
 800b2a6:	f023 0210 	bic.w	r2, r3, #16
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6a1b      	ldr	r3, [r3, #32]
 800b2b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	685b      	ldr	r3, [r3, #4]
 800b2b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	699b      	ldr	r3, [r3, #24]
 800b2be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b2c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b2ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b2d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	021b      	lsls	r3, r3, #8
 800b2da:	68fa      	ldr	r2, [r7, #12]
 800b2dc:	4313      	orrs	r3, r2
 800b2de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	f023 0320 	bic.w	r3, r3, #32
 800b2e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	689b      	ldr	r3, [r3, #8]
 800b2ec:	011b      	lsls	r3, r3, #4
 800b2ee:	697a      	ldr	r2, [r7, #20]
 800b2f0:	4313      	orrs	r3, r2
 800b2f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	4a2c      	ldr	r2, [pc, #176]	; (800b3a8 <TIM_OC2_SetConfig+0x110>)
 800b2f8:	4293      	cmp	r3, r2
 800b2fa:	d007      	beq.n	800b30c <TIM_OC2_SetConfig+0x74>
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	4a2b      	ldr	r2, [pc, #172]	; (800b3ac <TIM_OC2_SetConfig+0x114>)
 800b300:	4293      	cmp	r3, r2
 800b302:	d003      	beq.n	800b30c <TIM_OC2_SetConfig+0x74>
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	4a2a      	ldr	r2, [pc, #168]	; (800b3b0 <TIM_OC2_SetConfig+0x118>)
 800b308:	4293      	cmp	r3, r2
 800b30a:	d10d      	bne.n	800b328 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b30c:	697b      	ldr	r3, [r7, #20]
 800b30e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b312:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	68db      	ldr	r3, [r3, #12]
 800b318:	011b      	lsls	r3, r3, #4
 800b31a:	697a      	ldr	r2, [r7, #20]
 800b31c:	4313      	orrs	r3, r2
 800b31e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b326:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	4a1f      	ldr	r2, [pc, #124]	; (800b3a8 <TIM_OC2_SetConfig+0x110>)
 800b32c:	4293      	cmp	r3, r2
 800b32e:	d013      	beq.n	800b358 <TIM_OC2_SetConfig+0xc0>
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	4a1e      	ldr	r2, [pc, #120]	; (800b3ac <TIM_OC2_SetConfig+0x114>)
 800b334:	4293      	cmp	r3, r2
 800b336:	d00f      	beq.n	800b358 <TIM_OC2_SetConfig+0xc0>
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	4a1e      	ldr	r2, [pc, #120]	; (800b3b4 <TIM_OC2_SetConfig+0x11c>)
 800b33c:	4293      	cmp	r3, r2
 800b33e:	d00b      	beq.n	800b358 <TIM_OC2_SetConfig+0xc0>
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	4a1d      	ldr	r2, [pc, #116]	; (800b3b8 <TIM_OC2_SetConfig+0x120>)
 800b344:	4293      	cmp	r3, r2
 800b346:	d007      	beq.n	800b358 <TIM_OC2_SetConfig+0xc0>
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	4a1c      	ldr	r2, [pc, #112]	; (800b3bc <TIM_OC2_SetConfig+0x124>)
 800b34c:	4293      	cmp	r3, r2
 800b34e:	d003      	beq.n	800b358 <TIM_OC2_SetConfig+0xc0>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	4a17      	ldr	r2, [pc, #92]	; (800b3b0 <TIM_OC2_SetConfig+0x118>)
 800b354:	4293      	cmp	r3, r2
 800b356:	d113      	bne.n	800b380 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b358:	693b      	ldr	r3, [r7, #16]
 800b35a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b35e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b360:	693b      	ldr	r3, [r7, #16]
 800b362:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b366:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	695b      	ldr	r3, [r3, #20]
 800b36c:	009b      	lsls	r3, r3, #2
 800b36e:	693a      	ldr	r2, [r7, #16]
 800b370:	4313      	orrs	r3, r2
 800b372:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	699b      	ldr	r3, [r3, #24]
 800b378:	009b      	lsls	r3, r3, #2
 800b37a:	693a      	ldr	r2, [r7, #16]
 800b37c:	4313      	orrs	r3, r2
 800b37e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	693a      	ldr	r2, [r7, #16]
 800b384:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	68fa      	ldr	r2, [r7, #12]
 800b38a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	685a      	ldr	r2, [r3, #4]
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	697a      	ldr	r2, [r7, #20]
 800b398:	621a      	str	r2, [r3, #32]
}
 800b39a:	bf00      	nop
 800b39c:	371c      	adds	r7, #28
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a4:	4770      	bx	lr
 800b3a6:	bf00      	nop
 800b3a8:	40012c00 	.word	0x40012c00
 800b3ac:	40013400 	.word	0x40013400
 800b3b0:	40015000 	.word	0x40015000
 800b3b4:	40014000 	.word	0x40014000
 800b3b8:	40014400 	.word	0x40014400
 800b3bc:	40014800 	.word	0x40014800

0800b3c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b3c0:	b480      	push	{r7}
 800b3c2:	b087      	sub	sp, #28
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
 800b3c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	6a1b      	ldr	r3, [r3, #32]
 800b3ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6a1b      	ldr	r3, [r3, #32]
 800b3da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	685b      	ldr	r3, [r3, #4]
 800b3e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	69db      	ldr	r3, [r3, #28]
 800b3e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b3ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b3f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	f023 0303 	bic.w	r3, r3, #3
 800b3fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	68fa      	ldr	r2, [r7, #12]
 800b402:	4313      	orrs	r3, r2
 800b404:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b406:	697b      	ldr	r3, [r7, #20]
 800b408:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b40c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b40e:	683b      	ldr	r3, [r7, #0]
 800b410:	689b      	ldr	r3, [r3, #8]
 800b412:	021b      	lsls	r3, r3, #8
 800b414:	697a      	ldr	r2, [r7, #20]
 800b416:	4313      	orrs	r3, r2
 800b418:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	4a2b      	ldr	r2, [pc, #172]	; (800b4cc <TIM_OC3_SetConfig+0x10c>)
 800b41e:	4293      	cmp	r3, r2
 800b420:	d007      	beq.n	800b432 <TIM_OC3_SetConfig+0x72>
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	4a2a      	ldr	r2, [pc, #168]	; (800b4d0 <TIM_OC3_SetConfig+0x110>)
 800b426:	4293      	cmp	r3, r2
 800b428:	d003      	beq.n	800b432 <TIM_OC3_SetConfig+0x72>
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	4a29      	ldr	r2, [pc, #164]	; (800b4d4 <TIM_OC3_SetConfig+0x114>)
 800b42e:	4293      	cmp	r3, r2
 800b430:	d10d      	bne.n	800b44e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b432:	697b      	ldr	r3, [r7, #20]
 800b434:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b438:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	68db      	ldr	r3, [r3, #12]
 800b43e:	021b      	lsls	r3, r3, #8
 800b440:	697a      	ldr	r2, [r7, #20]
 800b442:	4313      	orrs	r3, r2
 800b444:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b446:	697b      	ldr	r3, [r7, #20]
 800b448:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b44c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	4a1e      	ldr	r2, [pc, #120]	; (800b4cc <TIM_OC3_SetConfig+0x10c>)
 800b452:	4293      	cmp	r3, r2
 800b454:	d013      	beq.n	800b47e <TIM_OC3_SetConfig+0xbe>
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	4a1d      	ldr	r2, [pc, #116]	; (800b4d0 <TIM_OC3_SetConfig+0x110>)
 800b45a:	4293      	cmp	r3, r2
 800b45c:	d00f      	beq.n	800b47e <TIM_OC3_SetConfig+0xbe>
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	4a1d      	ldr	r2, [pc, #116]	; (800b4d8 <TIM_OC3_SetConfig+0x118>)
 800b462:	4293      	cmp	r3, r2
 800b464:	d00b      	beq.n	800b47e <TIM_OC3_SetConfig+0xbe>
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	4a1c      	ldr	r2, [pc, #112]	; (800b4dc <TIM_OC3_SetConfig+0x11c>)
 800b46a:	4293      	cmp	r3, r2
 800b46c:	d007      	beq.n	800b47e <TIM_OC3_SetConfig+0xbe>
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	4a1b      	ldr	r2, [pc, #108]	; (800b4e0 <TIM_OC3_SetConfig+0x120>)
 800b472:	4293      	cmp	r3, r2
 800b474:	d003      	beq.n	800b47e <TIM_OC3_SetConfig+0xbe>
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	4a16      	ldr	r2, [pc, #88]	; (800b4d4 <TIM_OC3_SetConfig+0x114>)
 800b47a:	4293      	cmp	r3, r2
 800b47c:	d113      	bne.n	800b4a6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b47e:	693b      	ldr	r3, [r7, #16]
 800b480:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b484:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b486:	693b      	ldr	r3, [r7, #16]
 800b488:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b48c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	695b      	ldr	r3, [r3, #20]
 800b492:	011b      	lsls	r3, r3, #4
 800b494:	693a      	ldr	r2, [r7, #16]
 800b496:	4313      	orrs	r3, r2
 800b498:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	699b      	ldr	r3, [r3, #24]
 800b49e:	011b      	lsls	r3, r3, #4
 800b4a0:	693a      	ldr	r2, [r7, #16]
 800b4a2:	4313      	orrs	r3, r2
 800b4a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	693a      	ldr	r2, [r7, #16]
 800b4aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	68fa      	ldr	r2, [r7, #12]
 800b4b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	685a      	ldr	r2, [r3, #4]
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	697a      	ldr	r2, [r7, #20]
 800b4be:	621a      	str	r2, [r3, #32]
}
 800b4c0:	bf00      	nop
 800b4c2:	371c      	adds	r7, #28
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ca:	4770      	bx	lr
 800b4cc:	40012c00 	.word	0x40012c00
 800b4d0:	40013400 	.word	0x40013400
 800b4d4:	40015000 	.word	0x40015000
 800b4d8:	40014000 	.word	0x40014000
 800b4dc:	40014400 	.word	0x40014400
 800b4e0:	40014800 	.word	0x40014800

0800b4e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b087      	sub	sp, #28
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
 800b4ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	6a1b      	ldr	r3, [r3, #32]
 800b4f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	6a1b      	ldr	r3, [r3, #32]
 800b4fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	685b      	ldr	r3, [r3, #4]
 800b504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	69db      	ldr	r3, [r3, #28]
 800b50a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b512:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b51e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	021b      	lsls	r3, r3, #8
 800b526:	68fa      	ldr	r2, [r7, #12]
 800b528:	4313      	orrs	r3, r2
 800b52a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b532:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	689b      	ldr	r3, [r3, #8]
 800b538:	031b      	lsls	r3, r3, #12
 800b53a:	697a      	ldr	r2, [r7, #20]
 800b53c:	4313      	orrs	r3, r2
 800b53e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	4a2c      	ldr	r2, [pc, #176]	; (800b5f4 <TIM_OC4_SetConfig+0x110>)
 800b544:	4293      	cmp	r3, r2
 800b546:	d007      	beq.n	800b558 <TIM_OC4_SetConfig+0x74>
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	4a2b      	ldr	r2, [pc, #172]	; (800b5f8 <TIM_OC4_SetConfig+0x114>)
 800b54c:	4293      	cmp	r3, r2
 800b54e:	d003      	beq.n	800b558 <TIM_OC4_SetConfig+0x74>
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	4a2a      	ldr	r2, [pc, #168]	; (800b5fc <TIM_OC4_SetConfig+0x118>)
 800b554:	4293      	cmp	r3, r2
 800b556:	d10d      	bne.n	800b574 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b558:	697b      	ldr	r3, [r7, #20]
 800b55a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b55e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	68db      	ldr	r3, [r3, #12]
 800b564:	031b      	lsls	r3, r3, #12
 800b566:	697a      	ldr	r2, [r7, #20]
 800b568:	4313      	orrs	r3, r2
 800b56a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b56c:	697b      	ldr	r3, [r7, #20]
 800b56e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b572:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	4a1f      	ldr	r2, [pc, #124]	; (800b5f4 <TIM_OC4_SetConfig+0x110>)
 800b578:	4293      	cmp	r3, r2
 800b57a:	d013      	beq.n	800b5a4 <TIM_OC4_SetConfig+0xc0>
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	4a1e      	ldr	r2, [pc, #120]	; (800b5f8 <TIM_OC4_SetConfig+0x114>)
 800b580:	4293      	cmp	r3, r2
 800b582:	d00f      	beq.n	800b5a4 <TIM_OC4_SetConfig+0xc0>
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	4a1e      	ldr	r2, [pc, #120]	; (800b600 <TIM_OC4_SetConfig+0x11c>)
 800b588:	4293      	cmp	r3, r2
 800b58a:	d00b      	beq.n	800b5a4 <TIM_OC4_SetConfig+0xc0>
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	4a1d      	ldr	r2, [pc, #116]	; (800b604 <TIM_OC4_SetConfig+0x120>)
 800b590:	4293      	cmp	r3, r2
 800b592:	d007      	beq.n	800b5a4 <TIM_OC4_SetConfig+0xc0>
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	4a1c      	ldr	r2, [pc, #112]	; (800b608 <TIM_OC4_SetConfig+0x124>)
 800b598:	4293      	cmp	r3, r2
 800b59a:	d003      	beq.n	800b5a4 <TIM_OC4_SetConfig+0xc0>
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	4a17      	ldr	r2, [pc, #92]	; (800b5fc <TIM_OC4_SetConfig+0x118>)
 800b5a0:	4293      	cmp	r3, r2
 800b5a2:	d113      	bne.n	800b5cc <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b5a4:	693b      	ldr	r3, [r7, #16]
 800b5a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b5aa:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b5ac:	693b      	ldr	r3, [r7, #16]
 800b5ae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b5b2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	695b      	ldr	r3, [r3, #20]
 800b5b8:	019b      	lsls	r3, r3, #6
 800b5ba:	693a      	ldr	r2, [r7, #16]
 800b5bc:	4313      	orrs	r3, r2
 800b5be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	699b      	ldr	r3, [r3, #24]
 800b5c4:	019b      	lsls	r3, r3, #6
 800b5c6:	693a      	ldr	r2, [r7, #16]
 800b5c8:	4313      	orrs	r3, r2
 800b5ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	693a      	ldr	r2, [r7, #16]
 800b5d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	68fa      	ldr	r2, [r7, #12]
 800b5d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b5d8:	683b      	ldr	r3, [r7, #0]
 800b5da:	685a      	ldr	r2, [r3, #4]
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	697a      	ldr	r2, [r7, #20]
 800b5e4:	621a      	str	r2, [r3, #32]
}
 800b5e6:	bf00      	nop
 800b5e8:	371c      	adds	r7, #28
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f0:	4770      	bx	lr
 800b5f2:	bf00      	nop
 800b5f4:	40012c00 	.word	0x40012c00
 800b5f8:	40013400 	.word	0x40013400
 800b5fc:	40015000 	.word	0x40015000
 800b600:	40014000 	.word	0x40014000
 800b604:	40014400 	.word	0x40014400
 800b608:	40014800 	.word	0x40014800

0800b60c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b60c:	b480      	push	{r7}
 800b60e:	b087      	sub	sp, #28
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
 800b614:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6a1b      	ldr	r3, [r3, #32]
 800b61a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	6a1b      	ldr	r3, [r3, #32]
 800b626:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	685b      	ldr	r3, [r3, #4]
 800b62c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b63a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b63e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	68fa      	ldr	r2, [r7, #12]
 800b646:	4313      	orrs	r3, r2
 800b648:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b64a:	693b      	ldr	r3, [r7, #16]
 800b64c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800b650:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	689b      	ldr	r3, [r3, #8]
 800b656:	041b      	lsls	r3, r3, #16
 800b658:	693a      	ldr	r2, [r7, #16]
 800b65a:	4313      	orrs	r3, r2
 800b65c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	4a19      	ldr	r2, [pc, #100]	; (800b6c8 <TIM_OC5_SetConfig+0xbc>)
 800b662:	4293      	cmp	r3, r2
 800b664:	d013      	beq.n	800b68e <TIM_OC5_SetConfig+0x82>
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	4a18      	ldr	r2, [pc, #96]	; (800b6cc <TIM_OC5_SetConfig+0xc0>)
 800b66a:	4293      	cmp	r3, r2
 800b66c:	d00f      	beq.n	800b68e <TIM_OC5_SetConfig+0x82>
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	4a17      	ldr	r2, [pc, #92]	; (800b6d0 <TIM_OC5_SetConfig+0xc4>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d00b      	beq.n	800b68e <TIM_OC5_SetConfig+0x82>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	4a16      	ldr	r2, [pc, #88]	; (800b6d4 <TIM_OC5_SetConfig+0xc8>)
 800b67a:	4293      	cmp	r3, r2
 800b67c:	d007      	beq.n	800b68e <TIM_OC5_SetConfig+0x82>
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	4a15      	ldr	r2, [pc, #84]	; (800b6d8 <TIM_OC5_SetConfig+0xcc>)
 800b682:	4293      	cmp	r3, r2
 800b684:	d003      	beq.n	800b68e <TIM_OC5_SetConfig+0x82>
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	4a14      	ldr	r2, [pc, #80]	; (800b6dc <TIM_OC5_SetConfig+0xd0>)
 800b68a:	4293      	cmp	r3, r2
 800b68c:	d109      	bne.n	800b6a2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b68e:	697b      	ldr	r3, [r7, #20]
 800b690:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b694:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	695b      	ldr	r3, [r3, #20]
 800b69a:	021b      	lsls	r3, r3, #8
 800b69c:	697a      	ldr	r2, [r7, #20]
 800b69e:	4313      	orrs	r3, r2
 800b6a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	697a      	ldr	r2, [r7, #20]
 800b6a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	68fa      	ldr	r2, [r7, #12]
 800b6ac:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b6ae:	683b      	ldr	r3, [r7, #0]
 800b6b0:	685a      	ldr	r2, [r3, #4]
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	693a      	ldr	r2, [r7, #16]
 800b6ba:	621a      	str	r2, [r3, #32]
}
 800b6bc:	bf00      	nop
 800b6be:	371c      	adds	r7, #28
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c6:	4770      	bx	lr
 800b6c8:	40012c00 	.word	0x40012c00
 800b6cc:	40013400 	.word	0x40013400
 800b6d0:	40014000 	.word	0x40014000
 800b6d4:	40014400 	.word	0x40014400
 800b6d8:	40014800 	.word	0x40014800
 800b6dc:	40015000 	.word	0x40015000

0800b6e0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b6e0:	b480      	push	{r7}
 800b6e2:	b087      	sub	sp, #28
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
 800b6e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	6a1b      	ldr	r3, [r3, #32]
 800b6ee:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6a1b      	ldr	r3, [r3, #32]
 800b6fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	685b      	ldr	r3, [r3, #4]
 800b700:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b70e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b712:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b714:	683b      	ldr	r3, [r7, #0]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	021b      	lsls	r3, r3, #8
 800b71a:	68fa      	ldr	r2, [r7, #12]
 800b71c:	4313      	orrs	r3, r2
 800b71e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b720:	693b      	ldr	r3, [r7, #16]
 800b722:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b726:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	689b      	ldr	r3, [r3, #8]
 800b72c:	051b      	lsls	r3, r3, #20
 800b72e:	693a      	ldr	r2, [r7, #16]
 800b730:	4313      	orrs	r3, r2
 800b732:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	4a1a      	ldr	r2, [pc, #104]	; (800b7a0 <TIM_OC6_SetConfig+0xc0>)
 800b738:	4293      	cmp	r3, r2
 800b73a:	d013      	beq.n	800b764 <TIM_OC6_SetConfig+0x84>
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	4a19      	ldr	r2, [pc, #100]	; (800b7a4 <TIM_OC6_SetConfig+0xc4>)
 800b740:	4293      	cmp	r3, r2
 800b742:	d00f      	beq.n	800b764 <TIM_OC6_SetConfig+0x84>
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	4a18      	ldr	r2, [pc, #96]	; (800b7a8 <TIM_OC6_SetConfig+0xc8>)
 800b748:	4293      	cmp	r3, r2
 800b74a:	d00b      	beq.n	800b764 <TIM_OC6_SetConfig+0x84>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	4a17      	ldr	r2, [pc, #92]	; (800b7ac <TIM_OC6_SetConfig+0xcc>)
 800b750:	4293      	cmp	r3, r2
 800b752:	d007      	beq.n	800b764 <TIM_OC6_SetConfig+0x84>
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	4a16      	ldr	r2, [pc, #88]	; (800b7b0 <TIM_OC6_SetConfig+0xd0>)
 800b758:	4293      	cmp	r3, r2
 800b75a:	d003      	beq.n	800b764 <TIM_OC6_SetConfig+0x84>
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	4a15      	ldr	r2, [pc, #84]	; (800b7b4 <TIM_OC6_SetConfig+0xd4>)
 800b760:	4293      	cmp	r3, r2
 800b762:	d109      	bne.n	800b778 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b764:	697b      	ldr	r3, [r7, #20]
 800b766:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b76a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	695b      	ldr	r3, [r3, #20]
 800b770:	029b      	lsls	r3, r3, #10
 800b772:	697a      	ldr	r2, [r7, #20]
 800b774:	4313      	orrs	r3, r2
 800b776:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	697a      	ldr	r2, [r7, #20]
 800b77c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	68fa      	ldr	r2, [r7, #12]
 800b782:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	685a      	ldr	r2, [r3, #4]
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	693a      	ldr	r2, [r7, #16]
 800b790:	621a      	str	r2, [r3, #32]
}
 800b792:	bf00      	nop
 800b794:	371c      	adds	r7, #28
 800b796:	46bd      	mov	sp, r7
 800b798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79c:	4770      	bx	lr
 800b79e:	bf00      	nop
 800b7a0:	40012c00 	.word	0x40012c00
 800b7a4:	40013400 	.word	0x40013400
 800b7a8:	40014000 	.word	0x40014000
 800b7ac:	40014400 	.word	0x40014400
 800b7b0:	40014800 	.word	0x40014800
 800b7b4:	40015000 	.word	0x40015000

0800b7b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b087      	sub	sp, #28
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	60f8      	str	r0, [r7, #12]
 800b7c0:	60b9      	str	r1, [r7, #8]
 800b7c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	6a1b      	ldr	r3, [r3, #32]
 800b7c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	6a1b      	ldr	r3, [r3, #32]
 800b7ce:	f023 0201 	bic.w	r2, r3, #1
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	699b      	ldr	r3, [r3, #24]
 800b7da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b7e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	011b      	lsls	r3, r3, #4
 800b7e8:	693a      	ldr	r2, [r7, #16]
 800b7ea:	4313      	orrs	r3, r2
 800b7ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	f023 030a 	bic.w	r3, r3, #10
 800b7f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b7f6:	697a      	ldr	r2, [r7, #20]
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	4313      	orrs	r3, r2
 800b7fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	693a      	ldr	r2, [r7, #16]
 800b802:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	697a      	ldr	r2, [r7, #20]
 800b808:	621a      	str	r2, [r3, #32]
}
 800b80a:	bf00      	nop
 800b80c:	371c      	adds	r7, #28
 800b80e:	46bd      	mov	sp, r7
 800b810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b814:	4770      	bx	lr

0800b816 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b816:	b480      	push	{r7}
 800b818:	b087      	sub	sp, #28
 800b81a:	af00      	add	r7, sp, #0
 800b81c:	60f8      	str	r0, [r7, #12]
 800b81e:	60b9      	str	r1, [r7, #8]
 800b820:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	6a1b      	ldr	r3, [r3, #32]
 800b826:	f023 0210 	bic.w	r2, r3, #16
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	699b      	ldr	r3, [r3, #24]
 800b832:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	6a1b      	ldr	r3, [r3, #32]
 800b838:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b83a:	697b      	ldr	r3, [r7, #20]
 800b83c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b840:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	031b      	lsls	r3, r3, #12
 800b846:	697a      	ldr	r2, [r7, #20]
 800b848:	4313      	orrs	r3, r2
 800b84a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b84c:	693b      	ldr	r3, [r7, #16]
 800b84e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b852:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b854:	68bb      	ldr	r3, [r7, #8]
 800b856:	011b      	lsls	r3, r3, #4
 800b858:	693a      	ldr	r2, [r7, #16]
 800b85a:	4313      	orrs	r3, r2
 800b85c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	697a      	ldr	r2, [r7, #20]
 800b862:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	693a      	ldr	r2, [r7, #16]
 800b868:	621a      	str	r2, [r3, #32]
}
 800b86a:	bf00      	nop
 800b86c:	371c      	adds	r7, #28
 800b86e:	46bd      	mov	sp, r7
 800b870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b874:	4770      	bx	lr

0800b876 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b876:	b480      	push	{r7}
 800b878:	b085      	sub	sp, #20
 800b87a:	af00      	add	r7, sp, #0
 800b87c:	6078      	str	r0, [r7, #4]
 800b87e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	689b      	ldr	r3, [r3, #8]
 800b884:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800b88c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b890:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b892:	683a      	ldr	r2, [r7, #0]
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	4313      	orrs	r3, r2
 800b898:	f043 0307 	orr.w	r3, r3, #7
 800b89c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	68fa      	ldr	r2, [r7, #12]
 800b8a2:	609a      	str	r2, [r3, #8]
}
 800b8a4:	bf00      	nop
 800b8a6:	3714      	adds	r7, #20
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ae:	4770      	bx	lr

0800b8b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b8b0:	b480      	push	{r7}
 800b8b2:	b087      	sub	sp, #28
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	60f8      	str	r0, [r7, #12]
 800b8b8:	60b9      	str	r1, [r7, #8]
 800b8ba:	607a      	str	r2, [r7, #4]
 800b8bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	689b      	ldr	r3, [r3, #8]
 800b8c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b8c4:	697b      	ldr	r3, [r7, #20]
 800b8c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b8ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b8cc:	683b      	ldr	r3, [r7, #0]
 800b8ce:	021a      	lsls	r2, r3, #8
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	431a      	orrs	r2, r3
 800b8d4:	68bb      	ldr	r3, [r7, #8]
 800b8d6:	4313      	orrs	r3, r2
 800b8d8:	697a      	ldr	r2, [r7, #20]
 800b8da:	4313      	orrs	r3, r2
 800b8dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	697a      	ldr	r2, [r7, #20]
 800b8e2:	609a      	str	r2, [r3, #8]
}
 800b8e4:	bf00      	nop
 800b8e6:	371c      	adds	r7, #28
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ee:	4770      	bx	lr

0800b8f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b8f0:	b480      	push	{r7}
 800b8f2:	b085      	sub	sp, #20
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
 800b8f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b900:	2b01      	cmp	r3, #1
 800b902:	d101      	bne.n	800b908 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b904:	2302      	movs	r3, #2
 800b906:	e074      	b.n	800b9f2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2201      	movs	r2, #1
 800b90c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2202      	movs	r2, #2
 800b914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	685b      	ldr	r3, [r3, #4]
 800b91e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	689b      	ldr	r3, [r3, #8]
 800b926:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	4a34      	ldr	r2, [pc, #208]	; (800ba00 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b92e:	4293      	cmp	r3, r2
 800b930:	d009      	beq.n	800b946 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	4a33      	ldr	r2, [pc, #204]	; (800ba04 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b938:	4293      	cmp	r3, r2
 800b93a:	d004      	beq.n	800b946 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	4a31      	ldr	r2, [pc, #196]	; (800ba08 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b942:	4293      	cmp	r3, r2
 800b944:	d108      	bne.n	800b958 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b94c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b94e:	683b      	ldr	r3, [r7, #0]
 800b950:	685b      	ldr	r3, [r3, #4]
 800b952:	68fa      	ldr	r2, [r7, #12]
 800b954:	4313      	orrs	r3, r2
 800b956:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800b95e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b962:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	68fa      	ldr	r2, [r7, #12]
 800b96a:	4313      	orrs	r3, r2
 800b96c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	68fa      	ldr	r2, [r7, #12]
 800b974:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	4a21      	ldr	r2, [pc, #132]	; (800ba00 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b97c:	4293      	cmp	r3, r2
 800b97e:	d022      	beq.n	800b9c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b988:	d01d      	beq.n	800b9c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	4a1f      	ldr	r2, [pc, #124]	; (800ba0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b990:	4293      	cmp	r3, r2
 800b992:	d018      	beq.n	800b9c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	4a1d      	ldr	r2, [pc, #116]	; (800ba10 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b99a:	4293      	cmp	r3, r2
 800b99c:	d013      	beq.n	800b9c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	4a1c      	ldr	r2, [pc, #112]	; (800ba14 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b9a4:	4293      	cmp	r3, r2
 800b9a6:	d00e      	beq.n	800b9c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	4a15      	ldr	r2, [pc, #84]	; (800ba04 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b9ae:	4293      	cmp	r3, r2
 800b9b0:	d009      	beq.n	800b9c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	4a18      	ldr	r2, [pc, #96]	; (800ba18 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b9b8:	4293      	cmp	r3, r2
 800b9ba:	d004      	beq.n	800b9c6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	4a11      	ldr	r2, [pc, #68]	; (800ba08 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b9c2:	4293      	cmp	r3, r2
 800b9c4:	d10c      	bne.n	800b9e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b9c6:	68bb      	ldr	r3, [r7, #8]
 800b9c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b9cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	689b      	ldr	r3, [r3, #8]
 800b9d2:	68ba      	ldr	r2, [r7, #8]
 800b9d4:	4313      	orrs	r3, r2
 800b9d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	68ba      	ldr	r2, [r7, #8]
 800b9de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2201      	movs	r2, #1
 800b9e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b9f0:	2300      	movs	r3, #0
}
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	3714      	adds	r7, #20
 800b9f6:	46bd      	mov	sp, r7
 800b9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fc:	4770      	bx	lr
 800b9fe:	bf00      	nop
 800ba00:	40012c00 	.word	0x40012c00
 800ba04:	40013400 	.word	0x40013400
 800ba08:	40015000 	.word	0x40015000
 800ba0c:	40000400 	.word	0x40000400
 800ba10:	40000800 	.word	0x40000800
 800ba14:	40000c00 	.word	0x40000c00
 800ba18:	40014000 	.word	0x40014000

0800ba1c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ba1c:	b480      	push	{r7}
 800ba1e:	b085      	sub	sp, #20
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
 800ba24:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ba26:	2300      	movs	r3, #0
 800ba28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ba30:	2b01      	cmp	r3, #1
 800ba32:	d101      	bne.n	800ba38 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ba34:	2302      	movs	r3, #2
 800ba36:	e096      	b.n	800bb66 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2201      	movs	r2, #1
 800ba3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	68db      	ldr	r3, [r3, #12]
 800ba4a:	4313      	orrs	r3, r2
 800ba4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ba54:	683b      	ldr	r3, [r7, #0]
 800ba56:	689b      	ldr	r3, [r3, #8]
 800ba58:	4313      	orrs	r3, r2
 800ba5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ba62:	683b      	ldr	r3, [r7, #0]
 800ba64:	685b      	ldr	r3, [r3, #4]
 800ba66:	4313      	orrs	r3, r2
 800ba68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	4313      	orrs	r3, r2
 800ba76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ba7e:	683b      	ldr	r3, [r7, #0]
 800ba80:	691b      	ldr	r3, [r3, #16]
 800ba82:	4313      	orrs	r3, r2
 800ba84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	695b      	ldr	r3, [r3, #20]
 800ba90:	4313      	orrs	r3, r2
 800ba92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba9e:	4313      	orrs	r3, r2
 800baa0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	699b      	ldr	r3, [r3, #24]
 800baac:	041b      	lsls	r3, r3, #16
 800baae:	4313      	orrs	r3, r2
 800bab0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	4a2f      	ldr	r2, [pc, #188]	; (800bb74 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800bab8:	4293      	cmp	r3, r2
 800baba:	d009      	beq.n	800bad0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	4a2d      	ldr	r2, [pc, #180]	; (800bb78 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800bac2:	4293      	cmp	r3, r2
 800bac4:	d004      	beq.n	800bad0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	4a2c      	ldr	r2, [pc, #176]	; (800bb7c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800bacc:	4293      	cmp	r3, r2
 800bace:	d106      	bne.n	800bade <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	69db      	ldr	r3, [r3, #28]
 800bada:	4313      	orrs	r3, r2
 800badc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	4a24      	ldr	r2, [pc, #144]	; (800bb74 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800bae4:	4293      	cmp	r3, r2
 800bae6:	d009      	beq.n	800bafc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	4a22      	ldr	r2, [pc, #136]	; (800bb78 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800baee:	4293      	cmp	r3, r2
 800baf0:	d004      	beq.n	800bafc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	4a21      	ldr	r2, [pc, #132]	; (800bb7c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800baf8:	4293      	cmp	r3, r2
 800bafa:	d12b      	bne.n	800bb54 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800bb02:	683b      	ldr	r3, [r7, #0]
 800bb04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb06:	051b      	lsls	r3, r3, #20
 800bb08:	4313      	orrs	r3, r2
 800bb0a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	6a1b      	ldr	r3, [r3, #32]
 800bb16:	4313      	orrs	r3, r2
 800bb18:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800bb20:	683b      	ldr	r3, [r7, #0]
 800bb22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb24:	4313      	orrs	r3, r2
 800bb26:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	4a11      	ldr	r2, [pc, #68]	; (800bb74 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800bb2e:	4293      	cmp	r3, r2
 800bb30:	d009      	beq.n	800bb46 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	4a10      	ldr	r2, [pc, #64]	; (800bb78 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800bb38:	4293      	cmp	r3, r2
 800bb3a:	d004      	beq.n	800bb46 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	4a0e      	ldr	r2, [pc, #56]	; (800bb7c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800bb42:	4293      	cmp	r3, r2
 800bb44:	d106      	bne.n	800bb54 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800bb4c:	683b      	ldr	r3, [r7, #0]
 800bb4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb50:	4313      	orrs	r3, r2
 800bb52:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	68fa      	ldr	r2, [r7, #12]
 800bb5a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	2200      	movs	r2, #0
 800bb60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bb64:	2300      	movs	r3, #0
}
 800bb66:	4618      	mov	r0, r3
 800bb68:	3714      	adds	r7, #20
 800bb6a:	46bd      	mov	sp, r7
 800bb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb70:	4770      	bx	lr
 800bb72:	bf00      	nop
 800bb74:	40012c00 	.word	0x40012c00
 800bb78:	40013400 	.word	0x40013400
 800bb7c:	40015000 	.word	0x40015000

0800bb80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b082      	sub	sp, #8
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d101      	bne.n	800bb92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bb8e:	2301      	movs	r3, #1
 800bb90:	e042      	b.n	800bc18 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d106      	bne.n	800bbaa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2200      	movs	r2, #0
 800bba0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bba4:	6878      	ldr	r0, [r7, #4]
 800bba6:	f7f9 f831 	bl	8004c0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	2224      	movs	r2, #36	; 0x24
 800bbae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	681a      	ldr	r2, [r3, #0]
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	f022 0201 	bic.w	r2, r2, #1
 800bbc0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	f000 f82c 	bl	800bc20 <UART_SetConfig>
 800bbc8:	4603      	mov	r3, r0
 800bbca:	2b01      	cmp	r3, #1
 800bbcc:	d101      	bne.n	800bbd2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800bbce:	2301      	movs	r3, #1
 800bbd0:	e022      	b.n	800bc18 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d002      	beq.n	800bbe0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f000 fb1c 	bl	800c218 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	685a      	ldr	r2, [r3, #4]
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bbee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	689a      	ldr	r2, [r3, #8]
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bbfe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	681a      	ldr	r2, [r3, #0]
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f042 0201 	orr.w	r2, r2, #1
 800bc0e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bc10:	6878      	ldr	r0, [r7, #4]
 800bc12:	f000 fba3 	bl	800c35c <UART_CheckIdleState>
 800bc16:	4603      	mov	r3, r0
}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	3708      	adds	r7, #8
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}

0800bc20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bc20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bc24:	b08c      	sub	sp, #48	; 0x30
 800bc26:	af00      	add	r7, sp, #0
 800bc28:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bc30:	697b      	ldr	r3, [r7, #20]
 800bc32:	689a      	ldr	r2, [r3, #8]
 800bc34:	697b      	ldr	r3, [r7, #20]
 800bc36:	691b      	ldr	r3, [r3, #16]
 800bc38:	431a      	orrs	r2, r3
 800bc3a:	697b      	ldr	r3, [r7, #20]
 800bc3c:	695b      	ldr	r3, [r3, #20]
 800bc3e:	431a      	orrs	r2, r3
 800bc40:	697b      	ldr	r3, [r7, #20]
 800bc42:	69db      	ldr	r3, [r3, #28]
 800bc44:	4313      	orrs	r3, r2
 800bc46:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bc48:	697b      	ldr	r3, [r7, #20]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	681a      	ldr	r2, [r3, #0]
 800bc4e:	4baa      	ldr	r3, [pc, #680]	; (800bef8 <UART_SetConfig+0x2d8>)
 800bc50:	4013      	ands	r3, r2
 800bc52:	697a      	ldr	r2, [r7, #20]
 800bc54:	6812      	ldr	r2, [r2, #0]
 800bc56:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bc58:	430b      	orrs	r3, r1
 800bc5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bc5c:	697b      	ldr	r3, [r7, #20]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	685b      	ldr	r3, [r3, #4]
 800bc62:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bc66:	697b      	ldr	r3, [r7, #20]
 800bc68:	68da      	ldr	r2, [r3, #12]
 800bc6a:	697b      	ldr	r3, [r7, #20]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	430a      	orrs	r2, r1
 800bc70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bc72:	697b      	ldr	r3, [r7, #20]
 800bc74:	699b      	ldr	r3, [r3, #24]
 800bc76:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bc78:	697b      	ldr	r3, [r7, #20]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	4a9f      	ldr	r2, [pc, #636]	; (800befc <UART_SetConfig+0x2dc>)
 800bc7e:	4293      	cmp	r3, r2
 800bc80:	d004      	beq.n	800bc8c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bc82:	697b      	ldr	r3, [r7, #20]
 800bc84:	6a1b      	ldr	r3, [r3, #32]
 800bc86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bc88:	4313      	orrs	r3, r2
 800bc8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bc8c:	697b      	ldr	r3, [r7, #20]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	689b      	ldr	r3, [r3, #8]
 800bc92:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800bc96:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800bc9a:	697a      	ldr	r2, [r7, #20]
 800bc9c:	6812      	ldr	r2, [r2, #0]
 800bc9e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bca0:	430b      	orrs	r3, r1
 800bca2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bca4:	697b      	ldr	r3, [r7, #20]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcaa:	f023 010f 	bic.w	r1, r3, #15
 800bcae:	697b      	ldr	r3, [r7, #20]
 800bcb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bcb2:	697b      	ldr	r3, [r7, #20]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	430a      	orrs	r2, r1
 800bcb8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bcba:	697b      	ldr	r3, [r7, #20]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	4a90      	ldr	r2, [pc, #576]	; (800bf00 <UART_SetConfig+0x2e0>)
 800bcc0:	4293      	cmp	r3, r2
 800bcc2:	d125      	bne.n	800bd10 <UART_SetConfig+0xf0>
 800bcc4:	4b8f      	ldr	r3, [pc, #572]	; (800bf04 <UART_SetConfig+0x2e4>)
 800bcc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bcca:	f003 0303 	and.w	r3, r3, #3
 800bcce:	2b03      	cmp	r3, #3
 800bcd0:	d81a      	bhi.n	800bd08 <UART_SetConfig+0xe8>
 800bcd2:	a201      	add	r2, pc, #4	; (adr r2, 800bcd8 <UART_SetConfig+0xb8>)
 800bcd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcd8:	0800bce9 	.word	0x0800bce9
 800bcdc:	0800bcf9 	.word	0x0800bcf9
 800bce0:	0800bcf1 	.word	0x0800bcf1
 800bce4:	0800bd01 	.word	0x0800bd01
 800bce8:	2301      	movs	r3, #1
 800bcea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bcee:	e116      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bcf0:	2302      	movs	r3, #2
 800bcf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bcf6:	e112      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bcf8:	2304      	movs	r3, #4
 800bcfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bcfe:	e10e      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bd00:	2308      	movs	r3, #8
 800bd02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd06:	e10a      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bd08:	2310      	movs	r3, #16
 800bd0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd0e:	e106      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bd10:	697b      	ldr	r3, [r7, #20]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	4a7c      	ldr	r2, [pc, #496]	; (800bf08 <UART_SetConfig+0x2e8>)
 800bd16:	4293      	cmp	r3, r2
 800bd18:	d138      	bne.n	800bd8c <UART_SetConfig+0x16c>
 800bd1a:	4b7a      	ldr	r3, [pc, #488]	; (800bf04 <UART_SetConfig+0x2e4>)
 800bd1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd20:	f003 030c 	and.w	r3, r3, #12
 800bd24:	2b0c      	cmp	r3, #12
 800bd26:	d82d      	bhi.n	800bd84 <UART_SetConfig+0x164>
 800bd28:	a201      	add	r2, pc, #4	; (adr r2, 800bd30 <UART_SetConfig+0x110>)
 800bd2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd2e:	bf00      	nop
 800bd30:	0800bd65 	.word	0x0800bd65
 800bd34:	0800bd85 	.word	0x0800bd85
 800bd38:	0800bd85 	.word	0x0800bd85
 800bd3c:	0800bd85 	.word	0x0800bd85
 800bd40:	0800bd75 	.word	0x0800bd75
 800bd44:	0800bd85 	.word	0x0800bd85
 800bd48:	0800bd85 	.word	0x0800bd85
 800bd4c:	0800bd85 	.word	0x0800bd85
 800bd50:	0800bd6d 	.word	0x0800bd6d
 800bd54:	0800bd85 	.word	0x0800bd85
 800bd58:	0800bd85 	.word	0x0800bd85
 800bd5c:	0800bd85 	.word	0x0800bd85
 800bd60:	0800bd7d 	.word	0x0800bd7d
 800bd64:	2300      	movs	r3, #0
 800bd66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd6a:	e0d8      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bd6c:	2302      	movs	r3, #2
 800bd6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd72:	e0d4      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bd74:	2304      	movs	r3, #4
 800bd76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd7a:	e0d0      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bd7c:	2308      	movs	r3, #8
 800bd7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd82:	e0cc      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bd84:	2310      	movs	r3, #16
 800bd86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bd8a:	e0c8      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bd8c:	697b      	ldr	r3, [r7, #20]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	4a5e      	ldr	r2, [pc, #376]	; (800bf0c <UART_SetConfig+0x2ec>)
 800bd92:	4293      	cmp	r3, r2
 800bd94:	d125      	bne.n	800bde2 <UART_SetConfig+0x1c2>
 800bd96:	4b5b      	ldr	r3, [pc, #364]	; (800bf04 <UART_SetConfig+0x2e4>)
 800bd98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd9c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bda0:	2b30      	cmp	r3, #48	; 0x30
 800bda2:	d016      	beq.n	800bdd2 <UART_SetConfig+0x1b2>
 800bda4:	2b30      	cmp	r3, #48	; 0x30
 800bda6:	d818      	bhi.n	800bdda <UART_SetConfig+0x1ba>
 800bda8:	2b20      	cmp	r3, #32
 800bdaa:	d00a      	beq.n	800bdc2 <UART_SetConfig+0x1a2>
 800bdac:	2b20      	cmp	r3, #32
 800bdae:	d814      	bhi.n	800bdda <UART_SetConfig+0x1ba>
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d002      	beq.n	800bdba <UART_SetConfig+0x19a>
 800bdb4:	2b10      	cmp	r3, #16
 800bdb6:	d008      	beq.n	800bdca <UART_SetConfig+0x1aa>
 800bdb8:	e00f      	b.n	800bdda <UART_SetConfig+0x1ba>
 800bdba:	2300      	movs	r3, #0
 800bdbc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bdc0:	e0ad      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bdc2:	2302      	movs	r3, #2
 800bdc4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bdc8:	e0a9      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bdca:	2304      	movs	r3, #4
 800bdcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bdd0:	e0a5      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bdd2:	2308      	movs	r3, #8
 800bdd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bdd8:	e0a1      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bdda:	2310      	movs	r3, #16
 800bddc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bde0:	e09d      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bde2:	697b      	ldr	r3, [r7, #20]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	4a4a      	ldr	r2, [pc, #296]	; (800bf10 <UART_SetConfig+0x2f0>)
 800bde8:	4293      	cmp	r3, r2
 800bdea:	d125      	bne.n	800be38 <UART_SetConfig+0x218>
 800bdec:	4b45      	ldr	r3, [pc, #276]	; (800bf04 <UART_SetConfig+0x2e4>)
 800bdee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bdf2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800bdf6:	2bc0      	cmp	r3, #192	; 0xc0
 800bdf8:	d016      	beq.n	800be28 <UART_SetConfig+0x208>
 800bdfa:	2bc0      	cmp	r3, #192	; 0xc0
 800bdfc:	d818      	bhi.n	800be30 <UART_SetConfig+0x210>
 800bdfe:	2b80      	cmp	r3, #128	; 0x80
 800be00:	d00a      	beq.n	800be18 <UART_SetConfig+0x1f8>
 800be02:	2b80      	cmp	r3, #128	; 0x80
 800be04:	d814      	bhi.n	800be30 <UART_SetConfig+0x210>
 800be06:	2b00      	cmp	r3, #0
 800be08:	d002      	beq.n	800be10 <UART_SetConfig+0x1f0>
 800be0a:	2b40      	cmp	r3, #64	; 0x40
 800be0c:	d008      	beq.n	800be20 <UART_SetConfig+0x200>
 800be0e:	e00f      	b.n	800be30 <UART_SetConfig+0x210>
 800be10:	2300      	movs	r3, #0
 800be12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800be16:	e082      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800be18:	2302      	movs	r3, #2
 800be1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800be1e:	e07e      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800be20:	2304      	movs	r3, #4
 800be22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800be26:	e07a      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800be28:	2308      	movs	r3, #8
 800be2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800be2e:	e076      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800be30:	2310      	movs	r3, #16
 800be32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800be36:	e072      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800be38:	697b      	ldr	r3, [r7, #20]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	4a35      	ldr	r2, [pc, #212]	; (800bf14 <UART_SetConfig+0x2f4>)
 800be3e:	4293      	cmp	r3, r2
 800be40:	d12a      	bne.n	800be98 <UART_SetConfig+0x278>
 800be42:	4b30      	ldr	r3, [pc, #192]	; (800bf04 <UART_SetConfig+0x2e4>)
 800be44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800be4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800be50:	d01a      	beq.n	800be88 <UART_SetConfig+0x268>
 800be52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800be56:	d81b      	bhi.n	800be90 <UART_SetConfig+0x270>
 800be58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be5c:	d00c      	beq.n	800be78 <UART_SetConfig+0x258>
 800be5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be62:	d815      	bhi.n	800be90 <UART_SetConfig+0x270>
 800be64:	2b00      	cmp	r3, #0
 800be66:	d003      	beq.n	800be70 <UART_SetConfig+0x250>
 800be68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be6c:	d008      	beq.n	800be80 <UART_SetConfig+0x260>
 800be6e:	e00f      	b.n	800be90 <UART_SetConfig+0x270>
 800be70:	2300      	movs	r3, #0
 800be72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800be76:	e052      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800be78:	2302      	movs	r3, #2
 800be7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800be7e:	e04e      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800be80:	2304      	movs	r3, #4
 800be82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800be86:	e04a      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800be88:	2308      	movs	r3, #8
 800be8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800be8e:	e046      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800be90:	2310      	movs	r3, #16
 800be92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800be96:	e042      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800be98:	697b      	ldr	r3, [r7, #20]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	4a17      	ldr	r2, [pc, #92]	; (800befc <UART_SetConfig+0x2dc>)
 800be9e:	4293      	cmp	r3, r2
 800bea0:	d13a      	bne.n	800bf18 <UART_SetConfig+0x2f8>
 800bea2:	4b18      	ldr	r3, [pc, #96]	; (800bf04 <UART_SetConfig+0x2e4>)
 800bea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bea8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800beac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800beb0:	d01a      	beq.n	800bee8 <UART_SetConfig+0x2c8>
 800beb2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800beb6:	d81b      	bhi.n	800bef0 <UART_SetConfig+0x2d0>
 800beb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bebc:	d00c      	beq.n	800bed8 <UART_SetConfig+0x2b8>
 800bebe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bec2:	d815      	bhi.n	800bef0 <UART_SetConfig+0x2d0>
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d003      	beq.n	800bed0 <UART_SetConfig+0x2b0>
 800bec8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800becc:	d008      	beq.n	800bee0 <UART_SetConfig+0x2c0>
 800bece:	e00f      	b.n	800bef0 <UART_SetConfig+0x2d0>
 800bed0:	2300      	movs	r3, #0
 800bed2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bed6:	e022      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bed8:	2302      	movs	r3, #2
 800beda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bede:	e01e      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bee0:	2304      	movs	r3, #4
 800bee2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bee6:	e01a      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bee8:	2308      	movs	r3, #8
 800beea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800beee:	e016      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bef0:	2310      	movs	r3, #16
 800bef2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800bef6:	e012      	b.n	800bf1e <UART_SetConfig+0x2fe>
 800bef8:	cfff69f3 	.word	0xcfff69f3
 800befc:	40008000 	.word	0x40008000
 800bf00:	40013800 	.word	0x40013800
 800bf04:	40021000 	.word	0x40021000
 800bf08:	40004400 	.word	0x40004400
 800bf0c:	40004800 	.word	0x40004800
 800bf10:	40004c00 	.word	0x40004c00
 800bf14:	40005000 	.word	0x40005000
 800bf18:	2310      	movs	r3, #16
 800bf1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bf1e:	697b      	ldr	r3, [r7, #20]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	4aae      	ldr	r2, [pc, #696]	; (800c1dc <UART_SetConfig+0x5bc>)
 800bf24:	4293      	cmp	r3, r2
 800bf26:	f040 8097 	bne.w	800c058 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bf2a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bf2e:	2b08      	cmp	r3, #8
 800bf30:	d823      	bhi.n	800bf7a <UART_SetConfig+0x35a>
 800bf32:	a201      	add	r2, pc, #4	; (adr r2, 800bf38 <UART_SetConfig+0x318>)
 800bf34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf38:	0800bf5d 	.word	0x0800bf5d
 800bf3c:	0800bf7b 	.word	0x0800bf7b
 800bf40:	0800bf65 	.word	0x0800bf65
 800bf44:	0800bf7b 	.word	0x0800bf7b
 800bf48:	0800bf6b 	.word	0x0800bf6b
 800bf4c:	0800bf7b 	.word	0x0800bf7b
 800bf50:	0800bf7b 	.word	0x0800bf7b
 800bf54:	0800bf7b 	.word	0x0800bf7b
 800bf58:	0800bf73 	.word	0x0800bf73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bf5c:	f7fe f9c4 	bl	800a2e8 <HAL_RCC_GetPCLK1Freq>
 800bf60:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bf62:	e010      	b.n	800bf86 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bf64:	4b9e      	ldr	r3, [pc, #632]	; (800c1e0 <UART_SetConfig+0x5c0>)
 800bf66:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800bf68:	e00d      	b.n	800bf86 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bf6a:	f7fe f94f 	bl	800a20c <HAL_RCC_GetSysClockFreq>
 800bf6e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800bf70:	e009      	b.n	800bf86 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bf72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bf76:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800bf78:	e005      	b.n	800bf86 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800bf7e:	2301      	movs	r3, #1
 800bf80:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800bf84:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bf86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	f000 8130 	beq.w	800c1ee <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf92:	4a94      	ldr	r2, [pc, #592]	; (800c1e4 <UART_SetConfig+0x5c4>)
 800bf94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf98:	461a      	mov	r2, r3
 800bf9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf9c:	fbb3 f3f2 	udiv	r3, r3, r2
 800bfa0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bfa2:	697b      	ldr	r3, [r7, #20]
 800bfa4:	685a      	ldr	r2, [r3, #4]
 800bfa6:	4613      	mov	r3, r2
 800bfa8:	005b      	lsls	r3, r3, #1
 800bfaa:	4413      	add	r3, r2
 800bfac:	69ba      	ldr	r2, [r7, #24]
 800bfae:	429a      	cmp	r2, r3
 800bfb0:	d305      	bcc.n	800bfbe <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bfb2:	697b      	ldr	r3, [r7, #20]
 800bfb4:	685b      	ldr	r3, [r3, #4]
 800bfb6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bfb8:	69ba      	ldr	r2, [r7, #24]
 800bfba:	429a      	cmp	r2, r3
 800bfbc:	d903      	bls.n	800bfc6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800bfc4:	e113      	b.n	800c1ee <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bfc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfc8:	2200      	movs	r2, #0
 800bfca:	60bb      	str	r3, [r7, #8]
 800bfcc:	60fa      	str	r2, [r7, #12]
 800bfce:	697b      	ldr	r3, [r7, #20]
 800bfd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfd2:	4a84      	ldr	r2, [pc, #528]	; (800c1e4 <UART_SetConfig+0x5c4>)
 800bfd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bfd8:	b29b      	uxth	r3, r3
 800bfda:	2200      	movs	r2, #0
 800bfdc:	603b      	str	r3, [r7, #0]
 800bfde:	607a      	str	r2, [r7, #4]
 800bfe0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bfe4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bfe8:	f7f4 fe76 	bl	8000cd8 <__aeabi_uldivmod>
 800bfec:	4602      	mov	r2, r0
 800bfee:	460b      	mov	r3, r1
 800bff0:	4610      	mov	r0, r2
 800bff2:	4619      	mov	r1, r3
 800bff4:	f04f 0200 	mov.w	r2, #0
 800bff8:	f04f 0300 	mov.w	r3, #0
 800bffc:	020b      	lsls	r3, r1, #8
 800bffe:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c002:	0202      	lsls	r2, r0, #8
 800c004:	6979      	ldr	r1, [r7, #20]
 800c006:	6849      	ldr	r1, [r1, #4]
 800c008:	0849      	lsrs	r1, r1, #1
 800c00a:	2000      	movs	r0, #0
 800c00c:	460c      	mov	r4, r1
 800c00e:	4605      	mov	r5, r0
 800c010:	eb12 0804 	adds.w	r8, r2, r4
 800c014:	eb43 0905 	adc.w	r9, r3, r5
 800c018:	697b      	ldr	r3, [r7, #20]
 800c01a:	685b      	ldr	r3, [r3, #4]
 800c01c:	2200      	movs	r2, #0
 800c01e:	469a      	mov	sl, r3
 800c020:	4693      	mov	fp, r2
 800c022:	4652      	mov	r2, sl
 800c024:	465b      	mov	r3, fp
 800c026:	4640      	mov	r0, r8
 800c028:	4649      	mov	r1, r9
 800c02a:	f7f4 fe55 	bl	8000cd8 <__aeabi_uldivmod>
 800c02e:	4602      	mov	r2, r0
 800c030:	460b      	mov	r3, r1
 800c032:	4613      	mov	r3, r2
 800c034:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c036:	6a3b      	ldr	r3, [r7, #32]
 800c038:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c03c:	d308      	bcc.n	800c050 <UART_SetConfig+0x430>
 800c03e:	6a3b      	ldr	r3, [r7, #32]
 800c040:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c044:	d204      	bcs.n	800c050 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800c046:	697b      	ldr	r3, [r7, #20]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	6a3a      	ldr	r2, [r7, #32]
 800c04c:	60da      	str	r2, [r3, #12]
 800c04e:	e0ce      	b.n	800c1ee <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800c050:	2301      	movs	r3, #1
 800c052:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c056:	e0ca      	b.n	800c1ee <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c058:	697b      	ldr	r3, [r7, #20]
 800c05a:	69db      	ldr	r3, [r3, #28]
 800c05c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c060:	d166      	bne.n	800c130 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800c062:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c066:	2b08      	cmp	r3, #8
 800c068:	d827      	bhi.n	800c0ba <UART_SetConfig+0x49a>
 800c06a:	a201      	add	r2, pc, #4	; (adr r2, 800c070 <UART_SetConfig+0x450>)
 800c06c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c070:	0800c095 	.word	0x0800c095
 800c074:	0800c09d 	.word	0x0800c09d
 800c078:	0800c0a5 	.word	0x0800c0a5
 800c07c:	0800c0bb 	.word	0x0800c0bb
 800c080:	0800c0ab 	.word	0x0800c0ab
 800c084:	0800c0bb 	.word	0x0800c0bb
 800c088:	0800c0bb 	.word	0x0800c0bb
 800c08c:	0800c0bb 	.word	0x0800c0bb
 800c090:	0800c0b3 	.word	0x0800c0b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c094:	f7fe f928 	bl	800a2e8 <HAL_RCC_GetPCLK1Freq>
 800c098:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c09a:	e014      	b.n	800c0c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c09c:	f7fe f93a 	bl	800a314 <HAL_RCC_GetPCLK2Freq>
 800c0a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c0a2:	e010      	b.n	800c0c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c0a4:	4b4e      	ldr	r3, [pc, #312]	; (800c1e0 <UART_SetConfig+0x5c0>)
 800c0a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c0a8:	e00d      	b.n	800c0c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c0aa:	f7fe f8af 	bl	800a20c <HAL_RCC_GetSysClockFreq>
 800c0ae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c0b0:	e009      	b.n	800c0c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c0b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c0b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c0b8:	e005      	b.n	800c0c6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c0be:	2301      	movs	r3, #1
 800c0c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c0c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c0c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	f000 8090 	beq.w	800c1ee <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c0ce:	697b      	ldr	r3, [r7, #20]
 800c0d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0d2:	4a44      	ldr	r2, [pc, #272]	; (800c1e4 <UART_SetConfig+0x5c4>)
 800c0d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c0d8:	461a      	mov	r2, r3
 800c0da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0dc:	fbb3 f3f2 	udiv	r3, r3, r2
 800c0e0:	005a      	lsls	r2, r3, #1
 800c0e2:	697b      	ldr	r3, [r7, #20]
 800c0e4:	685b      	ldr	r3, [r3, #4]
 800c0e6:	085b      	lsrs	r3, r3, #1
 800c0e8:	441a      	add	r2, r3
 800c0ea:	697b      	ldr	r3, [r7, #20]
 800c0ec:	685b      	ldr	r3, [r3, #4]
 800c0ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c0f4:	6a3b      	ldr	r3, [r7, #32]
 800c0f6:	2b0f      	cmp	r3, #15
 800c0f8:	d916      	bls.n	800c128 <UART_SetConfig+0x508>
 800c0fa:	6a3b      	ldr	r3, [r7, #32]
 800c0fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c100:	d212      	bcs.n	800c128 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c102:	6a3b      	ldr	r3, [r7, #32]
 800c104:	b29b      	uxth	r3, r3
 800c106:	f023 030f 	bic.w	r3, r3, #15
 800c10a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c10c:	6a3b      	ldr	r3, [r7, #32]
 800c10e:	085b      	lsrs	r3, r3, #1
 800c110:	b29b      	uxth	r3, r3
 800c112:	f003 0307 	and.w	r3, r3, #7
 800c116:	b29a      	uxth	r2, r3
 800c118:	8bfb      	ldrh	r3, [r7, #30]
 800c11a:	4313      	orrs	r3, r2
 800c11c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c11e:	697b      	ldr	r3, [r7, #20]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	8bfa      	ldrh	r2, [r7, #30]
 800c124:	60da      	str	r2, [r3, #12]
 800c126:	e062      	b.n	800c1ee <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800c128:	2301      	movs	r3, #1
 800c12a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c12e:	e05e      	b.n	800c1ee <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c130:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c134:	2b08      	cmp	r3, #8
 800c136:	d828      	bhi.n	800c18a <UART_SetConfig+0x56a>
 800c138:	a201      	add	r2, pc, #4	; (adr r2, 800c140 <UART_SetConfig+0x520>)
 800c13a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c13e:	bf00      	nop
 800c140:	0800c165 	.word	0x0800c165
 800c144:	0800c16d 	.word	0x0800c16d
 800c148:	0800c175 	.word	0x0800c175
 800c14c:	0800c18b 	.word	0x0800c18b
 800c150:	0800c17b 	.word	0x0800c17b
 800c154:	0800c18b 	.word	0x0800c18b
 800c158:	0800c18b 	.word	0x0800c18b
 800c15c:	0800c18b 	.word	0x0800c18b
 800c160:	0800c183 	.word	0x0800c183
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c164:	f7fe f8c0 	bl	800a2e8 <HAL_RCC_GetPCLK1Freq>
 800c168:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c16a:	e014      	b.n	800c196 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c16c:	f7fe f8d2 	bl	800a314 <HAL_RCC_GetPCLK2Freq>
 800c170:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c172:	e010      	b.n	800c196 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c174:	4b1a      	ldr	r3, [pc, #104]	; (800c1e0 <UART_SetConfig+0x5c0>)
 800c176:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c178:	e00d      	b.n	800c196 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c17a:	f7fe f847 	bl	800a20c <HAL_RCC_GetSysClockFreq>
 800c17e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c180:	e009      	b.n	800c196 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c182:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c186:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c188:	e005      	b.n	800c196 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800c18a:	2300      	movs	r3, #0
 800c18c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c18e:	2301      	movs	r3, #1
 800c190:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c194:	bf00      	nop
    }

    if (pclk != 0U)
 800c196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d028      	beq.n	800c1ee <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c19c:	697b      	ldr	r3, [r7, #20]
 800c19e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1a0:	4a10      	ldr	r2, [pc, #64]	; (800c1e4 <UART_SetConfig+0x5c4>)
 800c1a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c1a6:	461a      	mov	r2, r3
 800c1a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1aa:	fbb3 f2f2 	udiv	r2, r3, r2
 800c1ae:	697b      	ldr	r3, [r7, #20]
 800c1b0:	685b      	ldr	r3, [r3, #4]
 800c1b2:	085b      	lsrs	r3, r3, #1
 800c1b4:	441a      	add	r2, r3
 800c1b6:	697b      	ldr	r3, [r7, #20]
 800c1b8:	685b      	ldr	r3, [r3, #4]
 800c1ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800c1be:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c1c0:	6a3b      	ldr	r3, [r7, #32]
 800c1c2:	2b0f      	cmp	r3, #15
 800c1c4:	d910      	bls.n	800c1e8 <UART_SetConfig+0x5c8>
 800c1c6:	6a3b      	ldr	r3, [r7, #32]
 800c1c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c1cc:	d20c      	bcs.n	800c1e8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c1ce:	6a3b      	ldr	r3, [r7, #32]
 800c1d0:	b29a      	uxth	r2, r3
 800c1d2:	697b      	ldr	r3, [r7, #20]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	60da      	str	r2, [r3, #12]
 800c1d8:	e009      	b.n	800c1ee <UART_SetConfig+0x5ce>
 800c1da:	bf00      	nop
 800c1dc:	40008000 	.word	0x40008000
 800c1e0:	00f42400 	.word	0x00f42400
 800c1e4:	080181e4 	.word	0x080181e4
      }
      else
      {
        ret = HAL_ERROR;
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c1ee:	697b      	ldr	r3, [r7, #20]
 800c1f0:	2201      	movs	r2, #1
 800c1f2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800c1f6:	697b      	ldr	r3, [r7, #20]
 800c1f8:	2201      	movs	r2, #1
 800c1fa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c1fe:	697b      	ldr	r3, [r7, #20]
 800c200:	2200      	movs	r2, #0
 800c202:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800c204:	697b      	ldr	r3, [r7, #20]
 800c206:	2200      	movs	r2, #0
 800c208:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800c20a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800c20e:	4618      	mov	r0, r3
 800c210:	3730      	adds	r7, #48	; 0x30
 800c212:	46bd      	mov	sp, r7
 800c214:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c218 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c218:	b480      	push	{r7}
 800c21a:	b083      	sub	sp, #12
 800c21c:	af00      	add	r7, sp, #0
 800c21e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c224:	f003 0301 	and.w	r3, r3, #1
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d00a      	beq.n	800c242 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	685b      	ldr	r3, [r3, #4]
 800c232:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	430a      	orrs	r2, r1
 800c240:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c246:	f003 0302 	and.w	r3, r3, #2
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d00a      	beq.n	800c264 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	685b      	ldr	r3, [r3, #4]
 800c254:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	430a      	orrs	r2, r1
 800c262:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c268:	f003 0304 	and.w	r3, r3, #4
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d00a      	beq.n	800c286 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	685b      	ldr	r3, [r3, #4]
 800c276:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	430a      	orrs	r2, r1
 800c284:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c28a:	f003 0308 	and.w	r3, r3, #8
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d00a      	beq.n	800c2a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	685b      	ldr	r3, [r3, #4]
 800c298:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	430a      	orrs	r2, r1
 800c2a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2ac:	f003 0310 	and.w	r3, r3, #16
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d00a      	beq.n	800c2ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	689b      	ldr	r3, [r3, #8]
 800c2ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	430a      	orrs	r2, r1
 800c2c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2ce:	f003 0320 	and.w	r3, r3, #32
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d00a      	beq.n	800c2ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	689b      	ldr	r3, [r3, #8]
 800c2dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	430a      	orrs	r2, r1
 800c2ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d01a      	beq.n	800c32e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	685b      	ldr	r3, [r3, #4]
 800c2fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	430a      	orrs	r2, r1
 800c30c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c312:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c316:	d10a      	bne.n	800c32e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	685b      	ldr	r3, [r3, #4]
 800c31e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	430a      	orrs	r2, r1
 800c32c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c332:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c336:	2b00      	cmp	r3, #0
 800c338:	d00a      	beq.n	800c350 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	685b      	ldr	r3, [r3, #4]
 800c340:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	430a      	orrs	r2, r1
 800c34e:	605a      	str	r2, [r3, #4]
  }
}
 800c350:	bf00      	nop
 800c352:	370c      	adds	r7, #12
 800c354:	46bd      	mov	sp, r7
 800c356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35a:	4770      	bx	lr

0800c35c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	b086      	sub	sp, #24
 800c360:	af02      	add	r7, sp, #8
 800c362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	2200      	movs	r2, #0
 800c368:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c36c:	f7f8 fe2a 	bl	8004fc4 <HAL_GetTick>
 800c370:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	f003 0308 	and.w	r3, r3, #8
 800c37c:	2b08      	cmp	r3, #8
 800c37e:	d10e      	bne.n	800c39e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c380:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c384:	9300      	str	r3, [sp, #0]
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	2200      	movs	r2, #0
 800c38a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c38e:	6878      	ldr	r0, [r7, #4]
 800c390:	f000 f82f 	bl	800c3f2 <UART_WaitOnFlagUntilTimeout>
 800c394:	4603      	mov	r3, r0
 800c396:	2b00      	cmp	r3, #0
 800c398:	d001      	beq.n	800c39e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c39a:	2303      	movs	r3, #3
 800c39c:	e025      	b.n	800c3ea <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	f003 0304 	and.w	r3, r3, #4
 800c3a8:	2b04      	cmp	r3, #4
 800c3aa:	d10e      	bne.n	800c3ca <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c3ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c3b0:	9300      	str	r3, [sp, #0]
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c3ba:	6878      	ldr	r0, [r7, #4]
 800c3bc:	f000 f819 	bl	800c3f2 <UART_WaitOnFlagUntilTimeout>
 800c3c0:	4603      	mov	r3, r0
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d001      	beq.n	800c3ca <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c3c6:	2303      	movs	r3, #3
 800c3c8:	e00f      	b.n	800c3ea <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	2220      	movs	r2, #32
 800c3ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2220      	movs	r2, #32
 800c3d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	2200      	movs	r2, #0
 800c3de:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c3e8:	2300      	movs	r3, #0
}
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	3710      	adds	r7, #16
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	bd80      	pop	{r7, pc}

0800c3f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c3f2:	b580      	push	{r7, lr}
 800c3f4:	b09c      	sub	sp, #112	; 0x70
 800c3f6:	af00      	add	r7, sp, #0
 800c3f8:	60f8      	str	r0, [r7, #12]
 800c3fa:	60b9      	str	r1, [r7, #8]
 800c3fc:	603b      	str	r3, [r7, #0]
 800c3fe:	4613      	mov	r3, r2
 800c400:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c402:	e0a9      	b.n	800c558 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c404:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c406:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c40a:	f000 80a5 	beq.w	800c558 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c40e:	f7f8 fdd9 	bl	8004fc4 <HAL_GetTick>
 800c412:	4602      	mov	r2, r0
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	1ad3      	subs	r3, r2, r3
 800c418:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c41a:	429a      	cmp	r2, r3
 800c41c:	d302      	bcc.n	800c424 <UART_WaitOnFlagUntilTimeout+0x32>
 800c41e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c420:	2b00      	cmp	r3, #0
 800c422:	d140      	bne.n	800c4a6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c42a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c42c:	e853 3f00 	ldrex	r3, [r3]
 800c430:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800c432:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c434:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c438:	667b      	str	r3, [r7, #100]	; 0x64
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	461a      	mov	r2, r3
 800c440:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c442:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c444:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c446:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c448:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c44a:	e841 2300 	strex	r3, r2, [r1]
 800c44e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800c450:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c452:	2b00      	cmp	r3, #0
 800c454:	d1e6      	bne.n	800c424 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	3308      	adds	r3, #8
 800c45c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c45e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c460:	e853 3f00 	ldrex	r3, [r3]
 800c464:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c468:	f023 0301 	bic.w	r3, r3, #1
 800c46c:	663b      	str	r3, [r7, #96]	; 0x60
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	3308      	adds	r3, #8
 800c474:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c476:	64ba      	str	r2, [r7, #72]	; 0x48
 800c478:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c47a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c47c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c47e:	e841 2300 	strex	r3, r2, [r1]
 800c482:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c484:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c486:	2b00      	cmp	r3, #0
 800c488:	d1e5      	bne.n	800c456 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	2220      	movs	r2, #32
 800c48e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	2220      	movs	r2, #32
 800c496:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	2200      	movs	r2, #0
 800c49e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800c4a2:	2303      	movs	r3, #3
 800c4a4:	e069      	b.n	800c57a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	f003 0304 	and.w	r3, r3, #4
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d051      	beq.n	800c558 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	69db      	ldr	r3, [r3, #28]
 800c4ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c4be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c4c2:	d149      	bne.n	800c558 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c4cc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4d6:	e853 3f00 	ldrex	r3, [r3]
 800c4da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c4dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4de:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c4e2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	461a      	mov	r2, r3
 800c4ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c4ec:	637b      	str	r3, [r7, #52]	; 0x34
 800c4ee:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c4f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c4f4:	e841 2300 	strex	r3, r2, [r1]
 800c4f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c4fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d1e6      	bne.n	800c4ce <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	3308      	adds	r3, #8
 800c506:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c508:	697b      	ldr	r3, [r7, #20]
 800c50a:	e853 3f00 	ldrex	r3, [r3]
 800c50e:	613b      	str	r3, [r7, #16]
   return(result);
 800c510:	693b      	ldr	r3, [r7, #16]
 800c512:	f023 0301 	bic.w	r3, r3, #1
 800c516:	66bb      	str	r3, [r7, #104]	; 0x68
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	3308      	adds	r3, #8
 800c51e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c520:	623a      	str	r2, [r7, #32]
 800c522:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c524:	69f9      	ldr	r1, [r7, #28]
 800c526:	6a3a      	ldr	r2, [r7, #32]
 800c528:	e841 2300 	strex	r3, r2, [r1]
 800c52c:	61bb      	str	r3, [r7, #24]
   return(result);
 800c52e:	69bb      	ldr	r3, [r7, #24]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d1e5      	bne.n	800c500 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	2220      	movs	r2, #32
 800c538:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	2220      	movs	r2, #32
 800c540:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	2220      	movs	r2, #32
 800c548:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	2200      	movs	r2, #0
 800c550:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800c554:	2303      	movs	r3, #3
 800c556:	e010      	b.n	800c57a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	69da      	ldr	r2, [r3, #28]
 800c55e:	68bb      	ldr	r3, [r7, #8]
 800c560:	4013      	ands	r3, r2
 800c562:	68ba      	ldr	r2, [r7, #8]
 800c564:	429a      	cmp	r2, r3
 800c566:	bf0c      	ite	eq
 800c568:	2301      	moveq	r3, #1
 800c56a:	2300      	movne	r3, #0
 800c56c:	b2db      	uxtb	r3, r3
 800c56e:	461a      	mov	r2, r3
 800c570:	79fb      	ldrb	r3, [r7, #7]
 800c572:	429a      	cmp	r2, r3
 800c574:	f43f af46 	beq.w	800c404 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c578:	2300      	movs	r3, #0
}
 800c57a:	4618      	mov	r0, r3
 800c57c:	3770      	adds	r7, #112	; 0x70
 800c57e:	46bd      	mov	sp, r7
 800c580:	bd80      	pop	{r7, pc}

0800c582 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c582:	b480      	push	{r7}
 800c584:	b085      	sub	sp, #20
 800c586:	af00      	add	r7, sp, #0
 800c588:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c590:	2b01      	cmp	r3, #1
 800c592:	d101      	bne.n	800c598 <HAL_UARTEx_DisableFifoMode+0x16>
 800c594:	2302      	movs	r3, #2
 800c596:	e027      	b.n	800c5e8 <HAL_UARTEx_DisableFifoMode+0x66>
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	2201      	movs	r2, #1
 800c59c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	2224      	movs	r2, #36	; 0x24
 800c5a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	681a      	ldr	r2, [r3, #0]
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	f022 0201 	bic.w	r2, r2, #1
 800c5be:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800c5c6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	2200      	movs	r2, #0
 800c5cc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	68fa      	ldr	r2, [r7, #12]
 800c5d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2220      	movs	r2, #32
 800c5da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c5e6:	2300      	movs	r3, #0
}
 800c5e8:	4618      	mov	r0, r3
 800c5ea:	3714      	adds	r7, #20
 800c5ec:	46bd      	mov	sp, r7
 800c5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f2:	4770      	bx	lr

0800c5f4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b084      	sub	sp, #16
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
 800c5fc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c604:	2b01      	cmp	r3, #1
 800c606:	d101      	bne.n	800c60c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c608:	2302      	movs	r3, #2
 800c60a:	e02d      	b.n	800c668 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	2201      	movs	r2, #1
 800c610:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2224      	movs	r2, #36	; 0x24
 800c618:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	681a      	ldr	r2, [r3, #0]
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	f022 0201 	bic.w	r2, r2, #1
 800c632:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	689b      	ldr	r3, [r3, #8]
 800c63a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	683a      	ldr	r2, [r7, #0]
 800c644:	430a      	orrs	r2, r1
 800c646:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c648:	6878      	ldr	r0, [r7, #4]
 800c64a:	f000 f84f 	bl	800c6ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	68fa      	ldr	r2, [r7, #12]
 800c654:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	2220      	movs	r2, #32
 800c65a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	2200      	movs	r2, #0
 800c662:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c666:	2300      	movs	r3, #0
}
 800c668:	4618      	mov	r0, r3
 800c66a:	3710      	adds	r7, #16
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}

0800c670 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b084      	sub	sp, #16
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
 800c678:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c680:	2b01      	cmp	r3, #1
 800c682:	d101      	bne.n	800c688 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c684:	2302      	movs	r3, #2
 800c686:	e02d      	b.n	800c6e4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	2201      	movs	r2, #1
 800c68c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	2224      	movs	r2, #36	; 0x24
 800c694:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	681a      	ldr	r2, [r3, #0]
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	f022 0201 	bic.w	r2, r2, #1
 800c6ae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	689b      	ldr	r3, [r3, #8]
 800c6b6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	683a      	ldr	r2, [r7, #0]
 800c6c0:	430a      	orrs	r2, r1
 800c6c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c6c4:	6878      	ldr	r0, [r7, #4]
 800c6c6:	f000 f811 	bl	800c6ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	68fa      	ldr	r2, [r7, #12]
 800c6d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	2220      	movs	r2, #32
 800c6d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	2200      	movs	r2, #0
 800c6de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c6e2:	2300      	movs	r3, #0
}
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	3710      	adds	r7, #16
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bd80      	pop	{r7, pc}

0800c6ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c6ec:	b480      	push	{r7}
 800c6ee:	b085      	sub	sp, #20
 800c6f0:	af00      	add	r7, sp, #0
 800c6f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d108      	bne.n	800c70e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	2201      	movs	r2, #1
 800c700:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2201      	movs	r2, #1
 800c708:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c70c:	e031      	b.n	800c772 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c70e:	2308      	movs	r3, #8
 800c710:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c712:	2308      	movs	r3, #8
 800c714:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	689b      	ldr	r3, [r3, #8]
 800c71c:	0e5b      	lsrs	r3, r3, #25
 800c71e:	b2db      	uxtb	r3, r3
 800c720:	f003 0307 	and.w	r3, r3, #7
 800c724:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	689b      	ldr	r3, [r3, #8]
 800c72c:	0f5b      	lsrs	r3, r3, #29
 800c72e:	b2db      	uxtb	r3, r3
 800c730:	f003 0307 	and.w	r3, r3, #7
 800c734:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c736:	7bbb      	ldrb	r3, [r7, #14]
 800c738:	7b3a      	ldrb	r2, [r7, #12]
 800c73a:	4911      	ldr	r1, [pc, #68]	; (800c780 <UARTEx_SetNbDataToProcess+0x94>)
 800c73c:	5c8a      	ldrb	r2, [r1, r2]
 800c73e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c742:	7b3a      	ldrb	r2, [r7, #12]
 800c744:	490f      	ldr	r1, [pc, #60]	; (800c784 <UARTEx_SetNbDataToProcess+0x98>)
 800c746:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c748:	fb93 f3f2 	sdiv	r3, r3, r2
 800c74c:	b29a      	uxth	r2, r3
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c754:	7bfb      	ldrb	r3, [r7, #15]
 800c756:	7b7a      	ldrb	r2, [r7, #13]
 800c758:	4909      	ldr	r1, [pc, #36]	; (800c780 <UARTEx_SetNbDataToProcess+0x94>)
 800c75a:	5c8a      	ldrb	r2, [r1, r2]
 800c75c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c760:	7b7a      	ldrb	r2, [r7, #13]
 800c762:	4908      	ldr	r1, [pc, #32]	; (800c784 <UARTEx_SetNbDataToProcess+0x98>)
 800c764:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c766:	fb93 f3f2 	sdiv	r3, r3, r2
 800c76a:	b29a      	uxth	r2, r3
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800c772:	bf00      	nop
 800c774:	3714      	adds	r7, #20
 800c776:	46bd      	mov	sp, r7
 800c778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77c:	4770      	bx	lr
 800c77e:	bf00      	nop
 800c780:	080181fc 	.word	0x080181fc
 800c784:	08018204 	.word	0x08018204

0800c788 <LL_EXTI_EnableIT_0_31>:
{
 800c788:	b480      	push	{r7}
 800c78a:	b083      	sub	sp, #12
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800c790:	4b05      	ldr	r3, [pc, #20]	; (800c7a8 <LL_EXTI_EnableIT_0_31+0x20>)
 800c792:	681a      	ldr	r2, [r3, #0]
 800c794:	4904      	ldr	r1, [pc, #16]	; (800c7a8 <LL_EXTI_EnableIT_0_31+0x20>)
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	4313      	orrs	r3, r2
 800c79a:	600b      	str	r3, [r1, #0]
}
 800c79c:	bf00      	nop
 800c79e:	370c      	adds	r7, #12
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a6:	4770      	bx	lr
 800c7a8:	40010400 	.word	0x40010400

0800c7ac <LL_EXTI_EnableIT_32_63>:
{
 800c7ac:	b480      	push	{r7}
 800c7ae:	b083      	sub	sp, #12
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800c7b4:	4b05      	ldr	r3, [pc, #20]	; (800c7cc <LL_EXTI_EnableIT_32_63+0x20>)
 800c7b6:	6a1a      	ldr	r2, [r3, #32]
 800c7b8:	4904      	ldr	r1, [pc, #16]	; (800c7cc <LL_EXTI_EnableIT_32_63+0x20>)
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	4313      	orrs	r3, r2
 800c7be:	620b      	str	r3, [r1, #32]
}
 800c7c0:	bf00      	nop
 800c7c2:	370c      	adds	r7, #12
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ca:	4770      	bx	lr
 800c7cc:	40010400 	.word	0x40010400

0800c7d0 <LL_EXTI_DisableIT_0_31>:
{
 800c7d0:	b480      	push	{r7}
 800c7d2:	b083      	sub	sp, #12
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800c7d8:	4b06      	ldr	r3, [pc, #24]	; (800c7f4 <LL_EXTI_DisableIT_0_31+0x24>)
 800c7da:	681a      	ldr	r2, [r3, #0]
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	43db      	mvns	r3, r3
 800c7e0:	4904      	ldr	r1, [pc, #16]	; (800c7f4 <LL_EXTI_DisableIT_0_31+0x24>)
 800c7e2:	4013      	ands	r3, r2
 800c7e4:	600b      	str	r3, [r1, #0]
}
 800c7e6:	bf00      	nop
 800c7e8:	370c      	adds	r7, #12
 800c7ea:	46bd      	mov	sp, r7
 800c7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f0:	4770      	bx	lr
 800c7f2:	bf00      	nop
 800c7f4:	40010400 	.word	0x40010400

0800c7f8 <LL_EXTI_DisableIT_32_63>:
{
 800c7f8:	b480      	push	{r7}
 800c7fa:	b083      	sub	sp, #12
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800c800:	4b06      	ldr	r3, [pc, #24]	; (800c81c <LL_EXTI_DisableIT_32_63+0x24>)
 800c802:	6a1a      	ldr	r2, [r3, #32]
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	43db      	mvns	r3, r3
 800c808:	4904      	ldr	r1, [pc, #16]	; (800c81c <LL_EXTI_DisableIT_32_63+0x24>)
 800c80a:	4013      	ands	r3, r2
 800c80c:	620b      	str	r3, [r1, #32]
}
 800c80e:	bf00      	nop
 800c810:	370c      	adds	r7, #12
 800c812:	46bd      	mov	sp, r7
 800c814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c818:	4770      	bx	lr
 800c81a:	bf00      	nop
 800c81c:	40010400 	.word	0x40010400

0800c820 <LL_EXTI_EnableEvent_0_31>:
{
 800c820:	b480      	push	{r7}
 800c822:	b083      	sub	sp, #12
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800c828:	4b05      	ldr	r3, [pc, #20]	; (800c840 <LL_EXTI_EnableEvent_0_31+0x20>)
 800c82a:	685a      	ldr	r2, [r3, #4]
 800c82c:	4904      	ldr	r1, [pc, #16]	; (800c840 <LL_EXTI_EnableEvent_0_31+0x20>)
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	4313      	orrs	r3, r2
 800c832:	604b      	str	r3, [r1, #4]
}
 800c834:	bf00      	nop
 800c836:	370c      	adds	r7, #12
 800c838:	46bd      	mov	sp, r7
 800c83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83e:	4770      	bx	lr
 800c840:	40010400 	.word	0x40010400

0800c844 <LL_EXTI_EnableEvent_32_63>:
{
 800c844:	b480      	push	{r7}
 800c846:	b083      	sub	sp, #12
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800c84c:	4b05      	ldr	r3, [pc, #20]	; (800c864 <LL_EXTI_EnableEvent_32_63+0x20>)
 800c84e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c850:	4904      	ldr	r1, [pc, #16]	; (800c864 <LL_EXTI_EnableEvent_32_63+0x20>)
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	4313      	orrs	r3, r2
 800c856:	624b      	str	r3, [r1, #36]	; 0x24
}
 800c858:	bf00      	nop
 800c85a:	370c      	adds	r7, #12
 800c85c:	46bd      	mov	sp, r7
 800c85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c862:	4770      	bx	lr
 800c864:	40010400 	.word	0x40010400

0800c868 <LL_EXTI_DisableEvent_0_31>:
{
 800c868:	b480      	push	{r7}
 800c86a:	b083      	sub	sp, #12
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800c870:	4b06      	ldr	r3, [pc, #24]	; (800c88c <LL_EXTI_DisableEvent_0_31+0x24>)
 800c872:	685a      	ldr	r2, [r3, #4]
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	43db      	mvns	r3, r3
 800c878:	4904      	ldr	r1, [pc, #16]	; (800c88c <LL_EXTI_DisableEvent_0_31+0x24>)
 800c87a:	4013      	ands	r3, r2
 800c87c:	604b      	str	r3, [r1, #4]
}
 800c87e:	bf00      	nop
 800c880:	370c      	adds	r7, #12
 800c882:	46bd      	mov	sp, r7
 800c884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c888:	4770      	bx	lr
 800c88a:	bf00      	nop
 800c88c:	40010400 	.word	0x40010400

0800c890 <LL_EXTI_DisableEvent_32_63>:
{
 800c890:	b480      	push	{r7}
 800c892:	b083      	sub	sp, #12
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800c898:	4b06      	ldr	r3, [pc, #24]	; (800c8b4 <LL_EXTI_DisableEvent_32_63+0x24>)
 800c89a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	43db      	mvns	r3, r3
 800c8a0:	4904      	ldr	r1, [pc, #16]	; (800c8b4 <LL_EXTI_DisableEvent_32_63+0x24>)
 800c8a2:	4013      	ands	r3, r2
 800c8a4:	624b      	str	r3, [r1, #36]	; 0x24
}
 800c8a6:	bf00      	nop
 800c8a8:	370c      	adds	r7, #12
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b0:	4770      	bx	lr
 800c8b2:	bf00      	nop
 800c8b4:	40010400 	.word	0x40010400

0800c8b8 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800c8b8:	b480      	push	{r7}
 800c8ba:	b083      	sub	sp, #12
 800c8bc:	af00      	add	r7, sp, #0
 800c8be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800c8c0:	4b05      	ldr	r3, [pc, #20]	; (800c8d8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800c8c2:	689a      	ldr	r2, [r3, #8]
 800c8c4:	4904      	ldr	r1, [pc, #16]	; (800c8d8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	4313      	orrs	r3, r2
 800c8ca:	608b      	str	r3, [r1, #8]
}
 800c8cc:	bf00      	nop
 800c8ce:	370c      	adds	r7, #12
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d6:	4770      	bx	lr
 800c8d8:	40010400 	.word	0x40010400

0800c8dc <LL_EXTI_EnableRisingTrig_32_63>:
{
 800c8dc:	b480      	push	{r7}
 800c8de:	b083      	sub	sp, #12
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800c8e4:	4b05      	ldr	r3, [pc, #20]	; (800c8fc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800c8e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c8e8:	4904      	ldr	r1, [pc, #16]	; (800c8fc <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	4313      	orrs	r3, r2
 800c8ee:	628b      	str	r3, [r1, #40]	; 0x28
}
 800c8f0:	bf00      	nop
 800c8f2:	370c      	adds	r7, #12
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fa:	4770      	bx	lr
 800c8fc:	40010400 	.word	0x40010400

0800c900 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800c900:	b480      	push	{r7}
 800c902:	b083      	sub	sp, #12
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800c908:	4b06      	ldr	r3, [pc, #24]	; (800c924 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800c90a:	689a      	ldr	r2, [r3, #8]
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	43db      	mvns	r3, r3
 800c910:	4904      	ldr	r1, [pc, #16]	; (800c924 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800c912:	4013      	ands	r3, r2
 800c914:	608b      	str	r3, [r1, #8]
}
 800c916:	bf00      	nop
 800c918:	370c      	adds	r7, #12
 800c91a:	46bd      	mov	sp, r7
 800c91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c920:	4770      	bx	lr
 800c922:	bf00      	nop
 800c924:	40010400 	.word	0x40010400

0800c928 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800c928:	b480      	push	{r7}
 800c92a:	b083      	sub	sp, #12
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800c930:	4b06      	ldr	r3, [pc, #24]	; (800c94c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800c932:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	43db      	mvns	r3, r3
 800c938:	4904      	ldr	r1, [pc, #16]	; (800c94c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800c93a:	4013      	ands	r3, r2
 800c93c:	628b      	str	r3, [r1, #40]	; 0x28
}
 800c93e:	bf00      	nop
 800c940:	370c      	adds	r7, #12
 800c942:	46bd      	mov	sp, r7
 800c944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c948:	4770      	bx	lr
 800c94a:	bf00      	nop
 800c94c:	40010400 	.word	0x40010400

0800c950 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800c950:	b480      	push	{r7}
 800c952:	b083      	sub	sp, #12
 800c954:	af00      	add	r7, sp, #0
 800c956:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800c958:	4b05      	ldr	r3, [pc, #20]	; (800c970 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800c95a:	68da      	ldr	r2, [r3, #12]
 800c95c:	4904      	ldr	r1, [pc, #16]	; (800c970 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	4313      	orrs	r3, r2
 800c962:	60cb      	str	r3, [r1, #12]
}
 800c964:	bf00      	nop
 800c966:	370c      	adds	r7, #12
 800c968:	46bd      	mov	sp, r7
 800c96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c96e:	4770      	bx	lr
 800c970:	40010400 	.word	0x40010400

0800c974 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800c974:	b480      	push	{r7}
 800c976:	b083      	sub	sp, #12
 800c978:	af00      	add	r7, sp, #0
 800c97a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800c97c:	4b05      	ldr	r3, [pc, #20]	; (800c994 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800c97e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c980:	4904      	ldr	r1, [pc, #16]	; (800c994 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	4313      	orrs	r3, r2
 800c986:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800c988:	bf00      	nop
 800c98a:	370c      	adds	r7, #12
 800c98c:	46bd      	mov	sp, r7
 800c98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c992:	4770      	bx	lr
 800c994:	40010400 	.word	0x40010400

0800c998 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800c998:	b480      	push	{r7}
 800c99a:	b083      	sub	sp, #12
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800c9a0:	4b06      	ldr	r3, [pc, #24]	; (800c9bc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800c9a2:	68da      	ldr	r2, [r3, #12]
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	43db      	mvns	r3, r3
 800c9a8:	4904      	ldr	r1, [pc, #16]	; (800c9bc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800c9aa:	4013      	ands	r3, r2
 800c9ac:	60cb      	str	r3, [r1, #12]
}
 800c9ae:	bf00      	nop
 800c9b0:	370c      	adds	r7, #12
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b8:	4770      	bx	lr
 800c9ba:	bf00      	nop
 800c9bc:	40010400 	.word	0x40010400

0800c9c0 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b083      	sub	sp, #12
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800c9c8:	4b06      	ldr	r3, [pc, #24]	; (800c9e4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800c9ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	43db      	mvns	r3, r3
 800c9d0:	4904      	ldr	r1, [pc, #16]	; (800c9e4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800c9d2:	4013      	ands	r3, r2
 800c9d4:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800c9d6:	bf00      	nop
 800c9d8:	370c      	adds	r7, #12
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e0:	4770      	bx	lr
 800c9e2:	bf00      	nop
 800c9e4:	40010400 	.word	0x40010400

0800c9e8 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other value : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800c9e8:	b580      	push	{r7, lr}
 800c9ea:	b084      	sub	sp, #16
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	7a1b      	ldrb	r3, [r3, #8]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	f000 80d2 	beq.w	800cba2 <LL_EXTI_Init+0x1ba>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d063      	beq.n	800cace <LL_EXTI_Init+0xe6>
    {
      switch (EXTI_InitStruct->Mode)
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	7a5b      	ldrb	r3, [r3, #9]
 800ca0a:	2b02      	cmp	r3, #2
 800ca0c:	d01c      	beq.n	800ca48 <LL_EXTI_Init+0x60>
 800ca0e:	2b02      	cmp	r3, #2
 800ca10:	dc25      	bgt.n	800ca5e <LL_EXTI_Init+0x76>
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d002      	beq.n	800ca1c <LL_EXTI_Init+0x34>
 800ca16:	2b01      	cmp	r3, #1
 800ca18:	d00b      	beq.n	800ca32 <LL_EXTI_Init+0x4a>
 800ca1a:	e020      	b.n	800ca5e <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	4618      	mov	r0, r3
 800ca22:	f7ff ff21 	bl	800c868 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	f7ff feac 	bl	800c788 <LL_EXTI_EnableIT_0_31>
          break;
 800ca30:	e018      	b.n	800ca64 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	4618      	mov	r0, r3
 800ca38:	f7ff feca 	bl	800c7d0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	4618      	mov	r0, r3
 800ca42:	f7ff feed 	bl	800c820 <LL_EXTI_EnableEvent_0_31>
          break;
 800ca46:	e00d      	b.n	800ca64 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	f7ff fe9b 	bl	800c788 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	4618      	mov	r0, r3
 800ca58:	f7ff fee2 	bl	800c820 <LL_EXTI_EnableEvent_0_31>
          break;
 800ca5c:	e002      	b.n	800ca64 <LL_EXTI_Init+0x7c>
        default:
          status = 0x01u;
 800ca5e:	2301      	movs	r3, #1
 800ca60:	60fb      	str	r3, [r7, #12]
          break;
 800ca62:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	7a9b      	ldrb	r3, [r3, #10]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d030      	beq.n	800cace <LL_EXTI_Init+0xe6>
      {
        switch (EXTI_InitStruct->Trigger)
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	7a9b      	ldrb	r3, [r3, #10]
 800ca70:	2b03      	cmp	r3, #3
 800ca72:	d01c      	beq.n	800caae <LL_EXTI_Init+0xc6>
 800ca74:	2b03      	cmp	r3, #3
 800ca76:	dc25      	bgt.n	800cac4 <LL_EXTI_Init+0xdc>
 800ca78:	2b01      	cmp	r3, #1
 800ca7a:	d002      	beq.n	800ca82 <LL_EXTI_Init+0x9a>
 800ca7c:	2b02      	cmp	r3, #2
 800ca7e:	d00b      	beq.n	800ca98 <LL_EXTI_Init+0xb0>
 800ca80:	e020      	b.n	800cac4 <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	4618      	mov	r0, r3
 800ca88:	f7ff ff86 	bl	800c998 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	4618      	mov	r0, r3
 800ca92:	f7ff ff11 	bl	800c8b8 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800ca96:	e01a      	b.n	800cace <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	f7ff ff2f 	bl	800c900 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	4618      	mov	r0, r3
 800caa8:	f7ff ff52 	bl	800c950 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800caac:	e00f      	b.n	800cace <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	4618      	mov	r0, r3
 800cab4:	f7ff ff00 	bl	800c8b8 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	4618      	mov	r0, r3
 800cabe:	f7ff ff47 	bl	800c950 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800cac2:	e004      	b.n	800cace <LL_EXTI_Init+0xe6>
          default:
            status |= 0x02u;
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	f043 0302 	orr.w	r3, r3, #2
 800caca:	60fb      	str	r3, [r7, #12]
            break;
 800cacc:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	685b      	ldr	r3, [r3, #4]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d079      	beq.n	800cbca <LL_EXTI_Init+0x1e2>
    {
      switch (EXTI_InitStruct->Mode)
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	7a5b      	ldrb	r3, [r3, #9]
 800cada:	2b02      	cmp	r3, #2
 800cadc:	d01c      	beq.n	800cb18 <LL_EXTI_Init+0x130>
 800cade:	2b02      	cmp	r3, #2
 800cae0:	dc25      	bgt.n	800cb2e <LL_EXTI_Init+0x146>
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d002      	beq.n	800caec <LL_EXTI_Init+0x104>
 800cae6:	2b01      	cmp	r3, #1
 800cae8:	d00b      	beq.n	800cb02 <LL_EXTI_Init+0x11a>
 800caea:	e020      	b.n	800cb2e <LL_EXTI_Init+0x146>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	685b      	ldr	r3, [r3, #4]
 800caf0:	4618      	mov	r0, r3
 800caf2:	f7ff fecd 	bl	800c890 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	685b      	ldr	r3, [r3, #4]
 800cafa:	4618      	mov	r0, r3
 800cafc:	f7ff fe56 	bl	800c7ac <LL_EXTI_EnableIT_32_63>
          break;
 800cb00:	e01a      	b.n	800cb38 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	685b      	ldr	r3, [r3, #4]
 800cb06:	4618      	mov	r0, r3
 800cb08:	f7ff fe76 	bl	800c7f8 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	685b      	ldr	r3, [r3, #4]
 800cb10:	4618      	mov	r0, r3
 800cb12:	f7ff fe97 	bl	800c844 <LL_EXTI_EnableEvent_32_63>
          break;
 800cb16:	e00f      	b.n	800cb38 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	685b      	ldr	r3, [r3, #4]
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	f7ff fe45 	bl	800c7ac <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	685b      	ldr	r3, [r3, #4]
 800cb26:	4618      	mov	r0, r3
 800cb28:	f7ff fe8c 	bl	800c844 <LL_EXTI_EnableEvent_32_63>
          break;
 800cb2c:	e004      	b.n	800cb38 <LL_EXTI_Init+0x150>
        default:
          status |= 0x04u;
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	f043 0304 	orr.w	r3, r3, #4
 800cb34:	60fb      	str	r3, [r7, #12]
          break;
 800cb36:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	7a9b      	ldrb	r3, [r3, #10]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d044      	beq.n	800cbca <LL_EXTI_Init+0x1e2>
      {
        switch (EXTI_InitStruct->Trigger)
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	7a9b      	ldrb	r3, [r3, #10]
 800cb44:	2b03      	cmp	r3, #3
 800cb46:	d01c      	beq.n	800cb82 <LL_EXTI_Init+0x19a>
 800cb48:	2b03      	cmp	r3, #3
 800cb4a:	dc25      	bgt.n	800cb98 <LL_EXTI_Init+0x1b0>
 800cb4c:	2b01      	cmp	r3, #1
 800cb4e:	d002      	beq.n	800cb56 <LL_EXTI_Init+0x16e>
 800cb50:	2b02      	cmp	r3, #2
 800cb52:	d00b      	beq.n	800cb6c <LL_EXTI_Init+0x184>
 800cb54:	e020      	b.n	800cb98 <LL_EXTI_Init+0x1b0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	685b      	ldr	r3, [r3, #4]
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	f7ff ff30 	bl	800c9c0 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	685b      	ldr	r3, [r3, #4]
 800cb64:	4618      	mov	r0, r3
 800cb66:	f7ff feb9 	bl	800c8dc <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800cb6a:	e02e      	b.n	800cbca <LL_EXTI_Init+0x1e2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	685b      	ldr	r3, [r3, #4]
 800cb70:	4618      	mov	r0, r3
 800cb72:	f7ff fed9 	bl	800c928 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	685b      	ldr	r3, [r3, #4]
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	f7ff fefa 	bl	800c974 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800cb80:	e023      	b.n	800cbca <LL_EXTI_Init+0x1e2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	685b      	ldr	r3, [r3, #4]
 800cb86:	4618      	mov	r0, r3
 800cb88:	f7ff fea8 	bl	800c8dc <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	685b      	ldr	r3, [r3, #4]
 800cb90:	4618      	mov	r0, r3
 800cb92:	f7ff feef 	bl	800c974 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800cb96:	e018      	b.n	800cbca <LL_EXTI_Init+0x1e2>
          default:
            status |= 0x05u;
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	f043 0305 	orr.w	r3, r3, #5
 800cb9e:	60fb      	str	r3, [r7, #12]
            break;
 800cba0:	e013      	b.n	800cbca <LL_EXTI_Init+0x1e2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	4618      	mov	r0, r3
 800cba8:	f7ff fe12 	bl	800c7d0 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	f7ff fe59 	bl	800c868 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	685b      	ldr	r3, [r3, #4]
 800cbba:	4618      	mov	r0, r3
 800cbbc:	f7ff fe1c 	bl	800c7f8 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	685b      	ldr	r3, [r3, #4]
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	f7ff fe63 	bl	800c890 <LL_EXTI_DisableEvent_32_63>
  }

  return status;
 800cbca:	68fb      	ldr	r3, [r7, #12]
}
 800cbcc:	4618      	mov	r0, r3
 800cbce:	3710      	adds	r7, #16
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	bd80      	pop	{r7, pc}

0800cbd4 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 800cbd4:	b480      	push	{r7}
 800cbd6:	b087      	sub	sp, #28
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
 800cbdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	681a      	ldr	r2, [r3, #0]
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbe8:	683a      	ldr	r2, [r7, #0]
 800cbea:	6812      	ldr	r2, [r2, #0]
 800cbec:	f023 0101 	bic.w	r1, r3, #1
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800cbf6:	683b      	ldr	r3, [r7, #0]
 800cbf8:	689b      	ldr	r3, [r3, #8]
 800cbfa:	2b08      	cmp	r3, #8
 800cbfc:	d102      	bne.n	800cc04 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800cbfe:	2340      	movs	r3, #64	; 0x40
 800cc00:	617b      	str	r3, [r7, #20]
 800cc02:	e001      	b.n	800cc08 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800cc04:	2300      	movs	r3, #0
 800cc06:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800cc08:	683b      	ldr	r3, [r7, #0]
 800cc0a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800cc0c:	697b      	ldr	r3, [r7, #20]
 800cc0e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800cc10:	683b      	ldr	r3, [r7, #0]
 800cc12:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800cc14:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800cc1a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800cc20:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800cc22:	683b      	ldr	r3, [r7, #0]
 800cc24:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800cc26:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800cc28:	683b      	ldr	r3, [r7, #0]
 800cc2a:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 800cc2c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 800cc32:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800cc34:	683b      	ldr	r3, [r7, #0]
 800cc36:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 800cc38:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 800cc3e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 800cc44:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 800cc4a:	4313      	orrs	r3, r2
 800cc4c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc52:	693a      	ldr	r2, [r7, #16]
 800cc54:	4313      	orrs	r3, r2
 800cc56:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 800cc58:	683b      	ldr	r3, [r7, #0]
 800cc5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc5c:	693a      	ldr	r2, [r7, #16]
 800cc5e:	4313      	orrs	r3, r2
 800cc60:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->NBLSetupTime;
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cc66:	693a      	ldr	r2, [r7, #16]
 800cc68:	4313      	orrs	r3, r2
 800cc6a:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc70:	693a      	ldr	r2, [r7, #16]
 800cc72:	4313      	orrs	r3, r2
 800cc74:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 800cc76:	4b3d      	ldr	r3, [pc, #244]	; (800cd6c <FMC_NORSRAM_Init+0x198>)
 800cc78:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cc80:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cc88:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_NBLSET;
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 800cc90:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800cc98:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800cc9a:	683b      	ldr	r3, [r7, #0]
 800cc9c:	681a      	ldr	r2, [r3, #0]
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	43db      	mvns	r3, r3
 800cca8:	ea02 0103 	and.w	r1, r2, r3
 800ccac:	683b      	ldr	r3, [r7, #0]
 800ccae:	681a      	ldr	r2, [r3, #0]
 800ccb0:	693b      	ldr	r3, [r7, #16]
 800ccb2:	4319      	orrs	r1, r3
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800ccba:	683b      	ldr	r3, [r7, #0]
 800ccbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ccc2:	d10c      	bne.n	800ccde <FMC_NORSRAM_Init+0x10a>
 800ccc4:	683b      	ldr	r3, [r7, #0]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d008      	beq.n	800ccde <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccd8:	431a      	orrs	r2, r3
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d006      	beq.n	800ccf4 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	681a      	ldr	r2, [r3, #0]
 800ccea:	683b      	ldr	r3, [r7, #0]
 800ccec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ccee:	431a      	orrs	r2, r3
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	601a      	str	r2, [r3, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 800ccf4:	683b      	ldr	r3, [r7, #0]
 800ccf6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ccfa:	2b01      	cmp	r3, #1
 800ccfc:	d12f      	bne.n	800cd5e <FMC_NORSRAM_Init+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));

    /* Configure PSRAM chip select counter value */
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	6a1b      	ldr	r3, [r3, #32]
 800cd02:	0c1b      	lsrs	r3, r3, #16
 800cd04:	041b      	lsls	r3, r3, #16
 800cd06:	683a      	ldr	r2, [r7, #0]
 800cd08:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800cd0a:	431a      	orrs	r2, r3
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	621a      	str	r2, [r3, #32]

    /* Enable PSRAM chip select counter for the bank */
    switch (Init->NSBank)
 800cd10:	683b      	ldr	r3, [r7, #0]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	2b04      	cmp	r3, #4
 800cd16:	d014      	beq.n	800cd42 <FMC_NORSRAM_Init+0x16e>
 800cd18:	2b04      	cmp	r3, #4
 800cd1a:	d819      	bhi.n	800cd50 <FMC_NORSRAM_Init+0x17c>
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d002      	beq.n	800cd26 <FMC_NORSRAM_Init+0x152>
 800cd20:	2b02      	cmp	r3, #2
 800cd22:	d007      	beq.n	800cd34 <FMC_NORSRAM_Init+0x160>
 800cd24:	e014      	b.n	800cd50 <FMC_NORSRAM_Init+0x17c>
    {
      case FMC_NORSRAM_BANK1 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	6a1b      	ldr	r3, [r3, #32]
 800cd2a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	621a      	str	r2, [r3, #32]
        break;
 800cd32:	e014      	b.n	800cd5e <FMC_NORSRAM_Init+0x18a>

      case FMC_NORSRAM_BANK2 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	6a1b      	ldr	r3, [r3, #32]
 800cd38:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	621a      	str	r2, [r3, #32]
        break;
 800cd40:	e00d      	b.n	800cd5e <FMC_NORSRAM_Init+0x18a>

      case FMC_NORSRAM_BANK3 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	6a1b      	ldr	r3, [r3, #32]
 800cd46:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	621a      	str	r2, [r3, #32]
        break;
 800cd4e:	e006      	b.n	800cd5e <FMC_NORSRAM_Init+0x18a>

      default :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	6a1b      	ldr	r3, [r3, #32]
 800cd54:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	621a      	str	r2, [r3, #32]
        break;
 800cd5c:	bf00      	nop
    }
  }

  return HAL_OK;
 800cd5e:	2300      	movs	r3, #0
}
 800cd60:	4618      	mov	r0, r3
 800cd62:	371c      	adds	r7, #28
 800cd64:	46bd      	mov	sp, r7
 800cd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6a:	4770      	bx	lr
 800cd6c:	0008fb7f 	.word	0x0008fb7f

0800cd70 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800cd70:	b480      	push	{r7}
 800cd72:	b087      	sub	sp, #28
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	60f8      	str	r0, [r7, #12]
 800cd78:	60b9      	str	r1, [r7, #8]
 800cd7a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	1c5a      	adds	r2, r3, #1
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd86:	68bb      	ldr	r3, [r7, #8]
 800cd88:	681a      	ldr	r2, [r3, #0]
 800cd8a:	68bb      	ldr	r3, [r7, #8]
 800cd8c:	685b      	ldr	r3, [r3, #4]
 800cd8e:	011b      	lsls	r3, r3, #4
 800cd90:	431a      	orrs	r2, r3
 800cd92:	68bb      	ldr	r3, [r7, #8]
 800cd94:	689b      	ldr	r3, [r3, #8]
 800cd96:	021b      	lsls	r3, r3, #8
 800cd98:	431a      	orrs	r2, r3
 800cd9a:	68bb      	ldr	r3, [r7, #8]
 800cd9c:	68db      	ldr	r3, [r3, #12]
 800cd9e:	079b      	lsls	r3, r3, #30
 800cda0:	431a      	orrs	r2, r3
 800cda2:	68bb      	ldr	r3, [r7, #8]
 800cda4:	691b      	ldr	r3, [r3, #16]
 800cda6:	041b      	lsls	r3, r3, #16
 800cda8:	431a      	orrs	r2, r3
 800cdaa:	68bb      	ldr	r3, [r7, #8]
 800cdac:	695b      	ldr	r3, [r3, #20]
 800cdae:	3b01      	subs	r3, #1
 800cdb0:	051b      	lsls	r3, r3, #20
 800cdb2:	431a      	orrs	r2, r3
 800cdb4:	68bb      	ldr	r3, [r7, #8]
 800cdb6:	699b      	ldr	r3, [r3, #24]
 800cdb8:	3b02      	subs	r3, #2
 800cdba:	061b      	lsls	r3, r3, #24
 800cdbc:	ea42 0103 	orr.w	r1, r2, r3
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	69db      	ldr	r3, [r3, #28]
 800cdc4:	687a      	ldr	r2, [r7, #4]
 800cdc6:	3201      	adds	r2, #1
 800cdc8:	4319      	orrs	r1, r3
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cdd8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cddc:	d113      	bne.n	800ce06 <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	685b      	ldr	r3, [r3, #4]
 800cde2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800cde6:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 800cde8:	68bb      	ldr	r3, [r7, #8]
 800cdea:	695b      	ldr	r3, [r3, #20]
 800cdec:	3b01      	subs	r3, #1
 800cdee:	051b      	lsls	r3, r3, #20
 800cdf0:	697a      	ldr	r2, [r7, #20]
 800cdf2:	4313      	orrs	r3, r2
 800cdf4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	685b      	ldr	r3, [r3, #4]
 800cdfa:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800cdfe:	697b      	ldr	r3, [r7, #20]
 800ce00:	431a      	orrs	r2, r3
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800ce06:	2300      	movs	r3, #0
}
 800ce08:	4618      	mov	r0, r3
 800ce0a:	371c      	adds	r7, #28
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce12:	4770      	bx	lr

0800ce14 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800ce14:	b480      	push	{r7}
 800ce16:	b085      	sub	sp, #20
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	60f8      	str	r0, [r7, #12]
 800ce1c:	60b9      	str	r1, [r7, #8]
 800ce1e:	607a      	str	r2, [r7, #4]
 800ce20:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800ce22:	683b      	ldr	r3, [r7, #0]
 800ce24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ce28:	d121      	bne.n	800ce6e <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	687a      	ldr	r2, [r7, #4]
 800ce2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce32:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 800ce36:	68bb      	ldr	r3, [r7, #8]
 800ce38:	6819      	ldr	r1, [r3, #0]
 800ce3a:	68bb      	ldr	r3, [r7, #8]
 800ce3c:	685b      	ldr	r3, [r3, #4]
 800ce3e:	011b      	lsls	r3, r3, #4
 800ce40:	4319      	orrs	r1, r3
 800ce42:	68bb      	ldr	r3, [r7, #8]
 800ce44:	689b      	ldr	r3, [r3, #8]
 800ce46:	021b      	lsls	r3, r3, #8
 800ce48:	4319      	orrs	r1, r3
 800ce4a:	68bb      	ldr	r3, [r7, #8]
 800ce4c:	68db      	ldr	r3, [r3, #12]
 800ce4e:	079b      	lsls	r3, r3, #30
 800ce50:	4319      	orrs	r1, r3
 800ce52:	68bb      	ldr	r3, [r7, #8]
 800ce54:	69db      	ldr	r3, [r3, #28]
 800ce56:	4319      	orrs	r1, r3
 800ce58:	68bb      	ldr	r3, [r7, #8]
 800ce5a:	691b      	ldr	r3, [r3, #16]
 800ce5c:	041b      	lsls	r3, r3, #16
 800ce5e:	430b      	orrs	r3, r1
 800ce60:	ea42 0103 	orr.w	r1, r2, r3
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	687a      	ldr	r2, [r7, #4]
 800ce68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800ce6c:	e005      	b.n	800ce7a <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	687a      	ldr	r2, [r7, #4]
 800ce72:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800ce76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800ce7a:	2300      	movs	r3, #0
}
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	3714      	adds	r7, #20
 800ce80:	46bd      	mov	sp, r7
 800ce82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce86:	4770      	bx	lr

0800ce88 <LL_GPIO_SetPinMode>:
{
 800ce88:	b480      	push	{r7}
 800ce8a:	b08b      	sub	sp, #44	; 0x2c
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	60f8      	str	r0, [r7, #12]
 800ce90:	60b9      	str	r1, [r7, #8]
 800ce92:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	681a      	ldr	r2, [r3, #0]
 800ce98:	68bb      	ldr	r3, [r7, #8]
 800ce9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ce9c:	697b      	ldr	r3, [r7, #20]
 800ce9e:	fa93 f3a3 	rbit	r3, r3
 800cea2:	613b      	str	r3, [r7, #16]
  return result;
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800cea8:	69bb      	ldr	r3, [r7, #24]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d101      	bne.n	800ceb2 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800ceae:	2320      	movs	r3, #32
 800ceb0:	e003      	b.n	800ceba <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800ceb2:	69bb      	ldr	r3, [r7, #24]
 800ceb4:	fab3 f383 	clz	r3, r3
 800ceb8:	b2db      	uxtb	r3, r3
 800ceba:	005b      	lsls	r3, r3, #1
 800cebc:	2103      	movs	r1, #3
 800cebe:	fa01 f303 	lsl.w	r3, r1, r3
 800cec2:	43db      	mvns	r3, r3
 800cec4:	401a      	ands	r2, r3
 800cec6:	68bb      	ldr	r3, [r7, #8]
 800cec8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ceca:	6a3b      	ldr	r3, [r7, #32]
 800cecc:	fa93 f3a3 	rbit	r3, r3
 800ced0:	61fb      	str	r3, [r7, #28]
  return result;
 800ced2:	69fb      	ldr	r3, [r7, #28]
 800ced4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800ced6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d101      	bne.n	800cee0 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800cedc:	2320      	movs	r3, #32
 800cede:	e003      	b.n	800cee8 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800cee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cee2:	fab3 f383 	clz	r3, r3
 800cee6:	b2db      	uxtb	r3, r3
 800cee8:	005b      	lsls	r3, r3, #1
 800ceea:	6879      	ldr	r1, [r7, #4]
 800ceec:	fa01 f303 	lsl.w	r3, r1, r3
 800cef0:	431a      	orrs	r2, r3
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	601a      	str	r2, [r3, #0]
}
 800cef6:	bf00      	nop
 800cef8:	372c      	adds	r7, #44	; 0x2c
 800cefa:	46bd      	mov	sp, r7
 800cefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf00:	4770      	bx	lr

0800cf02 <LL_GPIO_SetPinOutputType>:
{
 800cf02:	b480      	push	{r7}
 800cf04:	b085      	sub	sp, #20
 800cf06:	af00      	add	r7, sp, #0
 800cf08:	60f8      	str	r0, [r7, #12]
 800cf0a:	60b9      	str	r1, [r7, #8]
 800cf0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	685a      	ldr	r2, [r3, #4]
 800cf12:	68bb      	ldr	r3, [r7, #8]
 800cf14:	43db      	mvns	r3, r3
 800cf16:	401a      	ands	r2, r3
 800cf18:	68bb      	ldr	r3, [r7, #8]
 800cf1a:	6879      	ldr	r1, [r7, #4]
 800cf1c:	fb01 f303 	mul.w	r3, r1, r3
 800cf20:	431a      	orrs	r2, r3
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	605a      	str	r2, [r3, #4]
}
 800cf26:	bf00      	nop
 800cf28:	3714      	adds	r7, #20
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf30:	4770      	bx	lr

0800cf32 <LL_GPIO_SetPinSpeed>:
{
 800cf32:	b480      	push	{r7}
 800cf34:	b08b      	sub	sp, #44	; 0x2c
 800cf36:	af00      	add	r7, sp, #0
 800cf38:	60f8      	str	r0, [r7, #12]
 800cf3a:	60b9      	str	r1, [r7, #8]
 800cf3c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	689a      	ldr	r2, [r3, #8]
 800cf42:	68bb      	ldr	r3, [r7, #8]
 800cf44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cf46:	697b      	ldr	r3, [r7, #20]
 800cf48:	fa93 f3a3 	rbit	r3, r3
 800cf4c:	613b      	str	r3, [r7, #16]
  return result;
 800cf4e:	693b      	ldr	r3, [r7, #16]
 800cf50:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800cf52:	69bb      	ldr	r3, [r7, #24]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d101      	bne.n	800cf5c <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800cf58:	2320      	movs	r3, #32
 800cf5a:	e003      	b.n	800cf64 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800cf5c:	69bb      	ldr	r3, [r7, #24]
 800cf5e:	fab3 f383 	clz	r3, r3
 800cf62:	b2db      	uxtb	r3, r3
 800cf64:	005b      	lsls	r3, r3, #1
 800cf66:	2103      	movs	r1, #3
 800cf68:	fa01 f303 	lsl.w	r3, r1, r3
 800cf6c:	43db      	mvns	r3, r3
 800cf6e:	401a      	ands	r2, r3
 800cf70:	68bb      	ldr	r3, [r7, #8]
 800cf72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cf74:	6a3b      	ldr	r3, [r7, #32]
 800cf76:	fa93 f3a3 	rbit	r3, r3
 800cf7a:	61fb      	str	r3, [r7, #28]
  return result;
 800cf7c:	69fb      	ldr	r3, [r7, #28]
 800cf7e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800cf80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d101      	bne.n	800cf8a <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800cf86:	2320      	movs	r3, #32
 800cf88:	e003      	b.n	800cf92 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800cf8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf8c:	fab3 f383 	clz	r3, r3
 800cf90:	b2db      	uxtb	r3, r3
 800cf92:	005b      	lsls	r3, r3, #1
 800cf94:	6879      	ldr	r1, [r7, #4]
 800cf96:	fa01 f303 	lsl.w	r3, r1, r3
 800cf9a:	431a      	orrs	r2, r3
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	609a      	str	r2, [r3, #8]
}
 800cfa0:	bf00      	nop
 800cfa2:	372c      	adds	r7, #44	; 0x2c
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfaa:	4770      	bx	lr

0800cfac <LL_GPIO_SetPinPull>:
{
 800cfac:	b480      	push	{r7}
 800cfae:	b08b      	sub	sp, #44	; 0x2c
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	60f8      	str	r0, [r7, #12]
 800cfb4:	60b9      	str	r1, [r7, #8]
 800cfb6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	68da      	ldr	r2, [r3, #12]
 800cfbc:	68bb      	ldr	r3, [r7, #8]
 800cfbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cfc0:	697b      	ldr	r3, [r7, #20]
 800cfc2:	fa93 f3a3 	rbit	r3, r3
 800cfc6:	613b      	str	r3, [r7, #16]
  return result;
 800cfc8:	693b      	ldr	r3, [r7, #16]
 800cfca:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800cfcc:	69bb      	ldr	r3, [r7, #24]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d101      	bne.n	800cfd6 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800cfd2:	2320      	movs	r3, #32
 800cfd4:	e003      	b.n	800cfde <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800cfd6:	69bb      	ldr	r3, [r7, #24]
 800cfd8:	fab3 f383 	clz	r3, r3
 800cfdc:	b2db      	uxtb	r3, r3
 800cfde:	005b      	lsls	r3, r3, #1
 800cfe0:	2103      	movs	r1, #3
 800cfe2:	fa01 f303 	lsl.w	r3, r1, r3
 800cfe6:	43db      	mvns	r3, r3
 800cfe8:	401a      	ands	r2, r3
 800cfea:	68bb      	ldr	r3, [r7, #8]
 800cfec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cfee:	6a3b      	ldr	r3, [r7, #32]
 800cff0:	fa93 f3a3 	rbit	r3, r3
 800cff4:	61fb      	str	r3, [r7, #28]
  return result;
 800cff6:	69fb      	ldr	r3, [r7, #28]
 800cff8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800cffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d101      	bne.n	800d004 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800d000:	2320      	movs	r3, #32
 800d002:	e003      	b.n	800d00c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800d004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d006:	fab3 f383 	clz	r3, r3
 800d00a:	b2db      	uxtb	r3, r3
 800d00c:	005b      	lsls	r3, r3, #1
 800d00e:	6879      	ldr	r1, [r7, #4]
 800d010:	fa01 f303 	lsl.w	r3, r1, r3
 800d014:	431a      	orrs	r2, r3
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	60da      	str	r2, [r3, #12]
}
 800d01a:	bf00      	nop
 800d01c:	372c      	adds	r7, #44	; 0x2c
 800d01e:	46bd      	mov	sp, r7
 800d020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d024:	4770      	bx	lr

0800d026 <LL_GPIO_SetAFPin_0_7>:
{
 800d026:	b480      	push	{r7}
 800d028:	b08b      	sub	sp, #44	; 0x2c
 800d02a:	af00      	add	r7, sp, #0
 800d02c:	60f8      	str	r0, [r7, #12]
 800d02e:	60b9      	str	r1, [r7, #8]
 800d030:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	6a1a      	ldr	r2, [r3, #32]
 800d036:	68bb      	ldr	r3, [r7, #8]
 800d038:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d03a:	697b      	ldr	r3, [r7, #20]
 800d03c:	fa93 f3a3 	rbit	r3, r3
 800d040:	613b      	str	r3, [r7, #16]
  return result;
 800d042:	693b      	ldr	r3, [r7, #16]
 800d044:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d046:	69bb      	ldr	r3, [r7, #24]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d101      	bne.n	800d050 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800d04c:	2320      	movs	r3, #32
 800d04e:	e003      	b.n	800d058 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800d050:	69bb      	ldr	r3, [r7, #24]
 800d052:	fab3 f383 	clz	r3, r3
 800d056:	b2db      	uxtb	r3, r3
 800d058:	009b      	lsls	r3, r3, #2
 800d05a:	210f      	movs	r1, #15
 800d05c:	fa01 f303 	lsl.w	r3, r1, r3
 800d060:	43db      	mvns	r3, r3
 800d062:	401a      	ands	r2, r3
 800d064:	68bb      	ldr	r3, [r7, #8]
 800d066:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d068:	6a3b      	ldr	r3, [r7, #32]
 800d06a:	fa93 f3a3 	rbit	r3, r3
 800d06e:	61fb      	str	r3, [r7, #28]
  return result;
 800d070:	69fb      	ldr	r3, [r7, #28]
 800d072:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800d074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d076:	2b00      	cmp	r3, #0
 800d078:	d101      	bne.n	800d07e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800d07a:	2320      	movs	r3, #32
 800d07c:	e003      	b.n	800d086 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800d07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d080:	fab3 f383 	clz	r3, r3
 800d084:	b2db      	uxtb	r3, r3
 800d086:	009b      	lsls	r3, r3, #2
 800d088:	6879      	ldr	r1, [r7, #4]
 800d08a:	fa01 f303 	lsl.w	r3, r1, r3
 800d08e:	431a      	orrs	r2, r3
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	621a      	str	r2, [r3, #32]
}
 800d094:	bf00      	nop
 800d096:	372c      	adds	r7, #44	; 0x2c
 800d098:	46bd      	mov	sp, r7
 800d09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09e:	4770      	bx	lr

0800d0a0 <LL_GPIO_SetAFPin_8_15>:
{
 800d0a0:	b480      	push	{r7}
 800d0a2:	b08b      	sub	sp, #44	; 0x2c
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	60f8      	str	r0, [r7, #12]
 800d0a8:	60b9      	str	r1, [r7, #8]
 800d0aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d0b0:	68bb      	ldr	r3, [r7, #8]
 800d0b2:	0a1b      	lsrs	r3, r3, #8
 800d0b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d0b6:	697b      	ldr	r3, [r7, #20]
 800d0b8:	fa93 f3a3 	rbit	r3, r3
 800d0bc:	613b      	str	r3, [r7, #16]
  return result;
 800d0be:	693b      	ldr	r3, [r7, #16]
 800d0c0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d0c2:	69bb      	ldr	r3, [r7, #24]
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d101      	bne.n	800d0cc <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800d0c8:	2320      	movs	r3, #32
 800d0ca:	e003      	b.n	800d0d4 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800d0cc:	69bb      	ldr	r3, [r7, #24]
 800d0ce:	fab3 f383 	clz	r3, r3
 800d0d2:	b2db      	uxtb	r3, r3
 800d0d4:	009b      	lsls	r3, r3, #2
 800d0d6:	210f      	movs	r1, #15
 800d0d8:	fa01 f303 	lsl.w	r3, r1, r3
 800d0dc:	43db      	mvns	r3, r3
 800d0de:	401a      	ands	r2, r3
 800d0e0:	68bb      	ldr	r3, [r7, #8]
 800d0e2:	0a1b      	lsrs	r3, r3, #8
 800d0e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d0e6:	6a3b      	ldr	r3, [r7, #32]
 800d0e8:	fa93 f3a3 	rbit	r3, r3
 800d0ec:	61fb      	str	r3, [r7, #28]
  return result;
 800d0ee:	69fb      	ldr	r3, [r7, #28]
 800d0f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800d0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d101      	bne.n	800d0fc <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800d0f8:	2320      	movs	r3, #32
 800d0fa:	e003      	b.n	800d104 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800d0fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0fe:	fab3 f383 	clz	r3, r3
 800d102:	b2db      	uxtb	r3, r3
 800d104:	009b      	lsls	r3, r3, #2
 800d106:	6879      	ldr	r1, [r7, #4]
 800d108:	fa01 f303 	lsl.w	r3, r1, r3
 800d10c:	431a      	orrs	r2, r3
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	625a      	str	r2, [r3, #36]	; 0x24
}
 800d112:	bf00      	nop
 800d114:	372c      	adds	r7, #44	; 0x2c
 800d116:	46bd      	mov	sp, r7
 800d118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d11c:	4770      	bx	lr

0800d11e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800d11e:	b580      	push	{r7, lr}
 800d120:	b088      	sub	sp, #32
 800d122:	af00      	add	r7, sp, #0
 800d124:	6078      	str	r0, [r7, #4]
 800d126:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800d128:	683b      	ldr	r3, [r7, #0]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d12e:	693b      	ldr	r3, [r7, #16]
 800d130:	fa93 f3a3 	rbit	r3, r3
 800d134:	60fb      	str	r3, [r7, #12]
  return result;
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800d13a:	697b      	ldr	r3, [r7, #20]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d101      	bne.n	800d144 <LL_GPIO_Init+0x26>
    return 32U;
 800d140:	2320      	movs	r3, #32
 800d142:	e003      	b.n	800d14c <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800d144:	697b      	ldr	r3, [r7, #20]
 800d146:	fab3 f383 	clz	r3, r3
 800d14a:	b2db      	uxtb	r3, r3
 800d14c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800d14e:	e048      	b.n	800d1e2 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800d150:	683b      	ldr	r3, [r7, #0]
 800d152:	681a      	ldr	r2, [r3, #0]
 800d154:	2101      	movs	r1, #1
 800d156:	69fb      	ldr	r3, [r7, #28]
 800d158:	fa01 f303 	lsl.w	r3, r1, r3
 800d15c:	4013      	ands	r3, r2
 800d15e:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800d160:	69bb      	ldr	r3, [r7, #24]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d03a      	beq.n	800d1dc <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	685b      	ldr	r3, [r3, #4]
 800d16a:	2b01      	cmp	r3, #1
 800d16c:	d003      	beq.n	800d176 <LL_GPIO_Init+0x58>
 800d16e:	683b      	ldr	r3, [r7, #0]
 800d170:	685b      	ldr	r3, [r3, #4]
 800d172:	2b02      	cmp	r3, #2
 800d174:	d10e      	bne.n	800d194 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	689b      	ldr	r3, [r3, #8]
 800d17a:	461a      	mov	r2, r3
 800d17c:	69b9      	ldr	r1, [r7, #24]
 800d17e:	6878      	ldr	r0, [r7, #4]
 800d180:	f7ff fed7 	bl	800cf32 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	6819      	ldr	r1, [r3, #0]
 800d188:	683b      	ldr	r3, [r7, #0]
 800d18a:	68db      	ldr	r3, [r3, #12]
 800d18c:	461a      	mov	r2, r3
 800d18e:	6878      	ldr	r0, [r7, #4]
 800d190:	f7ff feb7 	bl	800cf02 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800d194:	683b      	ldr	r3, [r7, #0]
 800d196:	691b      	ldr	r3, [r3, #16]
 800d198:	461a      	mov	r2, r3
 800d19a:	69b9      	ldr	r1, [r7, #24]
 800d19c:	6878      	ldr	r0, [r7, #4]
 800d19e:	f7ff ff05 	bl	800cfac <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800d1a2:	683b      	ldr	r3, [r7, #0]
 800d1a4:	685b      	ldr	r3, [r3, #4]
 800d1a6:	2b02      	cmp	r3, #2
 800d1a8:	d111      	bne.n	800d1ce <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800d1aa:	69bb      	ldr	r3, [r7, #24]
 800d1ac:	2bff      	cmp	r3, #255	; 0xff
 800d1ae:	d807      	bhi.n	800d1c0 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d1b0:	683b      	ldr	r3, [r7, #0]
 800d1b2:	695b      	ldr	r3, [r3, #20]
 800d1b4:	461a      	mov	r2, r3
 800d1b6:	69b9      	ldr	r1, [r7, #24]
 800d1b8:	6878      	ldr	r0, [r7, #4]
 800d1ba:	f7ff ff34 	bl	800d026 <LL_GPIO_SetAFPin_0_7>
 800d1be:	e006      	b.n	800d1ce <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d1c0:	683b      	ldr	r3, [r7, #0]
 800d1c2:	695b      	ldr	r3, [r3, #20]
 800d1c4:	461a      	mov	r2, r3
 800d1c6:	69b9      	ldr	r1, [r7, #24]
 800d1c8:	6878      	ldr	r0, [r7, #4]
 800d1ca:	f7ff ff69 	bl	800d0a0 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800d1ce:	683b      	ldr	r3, [r7, #0]
 800d1d0:	685b      	ldr	r3, [r3, #4]
 800d1d2:	461a      	mov	r2, r3
 800d1d4:	69b9      	ldr	r1, [r7, #24]
 800d1d6:	6878      	ldr	r0, [r7, #4]
 800d1d8:	f7ff fe56 	bl	800ce88 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800d1dc:	69fb      	ldr	r3, [r7, #28]
 800d1de:	3301      	adds	r3, #1
 800d1e0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800d1e2:	683b      	ldr	r3, [r7, #0]
 800d1e4:	681a      	ldr	r2, [r3, #0]
 800d1e6:	69fb      	ldr	r3, [r7, #28]
 800d1e8:	fa22 f303 	lsr.w	r3, r2, r3
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d1af      	bne.n	800d150 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 800d1f0:	2300      	movs	r3, #0
}
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	3720      	adds	r7, #32
 800d1f6:	46bd      	mov	sp, r7
 800d1f8:	bd80      	pop	{r7, pc}
	...

0800d1fc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800d1fc:	b480      	push	{r7}
 800d1fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800d200:	4b07      	ldr	r3, [pc, #28]	; (800d220 <LL_RCC_HSI_IsReady+0x24>)
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d208:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d20c:	d101      	bne.n	800d212 <LL_RCC_HSI_IsReady+0x16>
 800d20e:	2301      	movs	r3, #1
 800d210:	e000      	b.n	800d214 <LL_RCC_HSI_IsReady+0x18>
 800d212:	2300      	movs	r3, #0
}
 800d214:	4618      	mov	r0, r3
 800d216:	46bd      	mov	sp, r7
 800d218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21c:	4770      	bx	lr
 800d21e:	bf00      	nop
 800d220:	40021000 	.word	0x40021000

0800d224 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800d224:	b480      	push	{r7}
 800d226:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800d228:	4b07      	ldr	r3, [pc, #28]	; (800d248 <LL_RCC_LSE_IsReady+0x24>)
 800d22a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d22e:	f003 0302 	and.w	r3, r3, #2
 800d232:	2b02      	cmp	r3, #2
 800d234:	d101      	bne.n	800d23a <LL_RCC_LSE_IsReady+0x16>
 800d236:	2301      	movs	r3, #1
 800d238:	e000      	b.n	800d23c <LL_RCC_LSE_IsReady+0x18>
 800d23a:	2300      	movs	r3, #0
}
 800d23c:	4618      	mov	r0, r3
 800d23e:	46bd      	mov	sp, r7
 800d240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d244:	4770      	bx	lr
 800d246:	bf00      	nop
 800d248:	40021000 	.word	0x40021000

0800d24c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800d24c:	b480      	push	{r7}
 800d24e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800d250:	4b04      	ldr	r3, [pc, #16]	; (800d264 <LL_RCC_GetSysClkSource+0x18>)
 800d252:	689b      	ldr	r3, [r3, #8]
 800d254:	f003 030c 	and.w	r3, r3, #12
}
 800d258:	4618      	mov	r0, r3
 800d25a:	46bd      	mov	sp, r7
 800d25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d260:	4770      	bx	lr
 800d262:	bf00      	nop
 800d264:	40021000 	.word	0x40021000

0800d268 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800d268:	b480      	push	{r7}
 800d26a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800d26c:	4b04      	ldr	r3, [pc, #16]	; (800d280 <LL_RCC_GetAHBPrescaler+0x18>)
 800d26e:	689b      	ldr	r3, [r3, #8]
 800d270:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800d274:	4618      	mov	r0, r3
 800d276:	46bd      	mov	sp, r7
 800d278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27c:	4770      	bx	lr
 800d27e:	bf00      	nop
 800d280:	40021000 	.word	0x40021000

0800d284 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800d284:	b480      	push	{r7}
 800d286:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800d288:	4b04      	ldr	r3, [pc, #16]	; (800d29c <LL_RCC_GetAPB1Prescaler+0x18>)
 800d28a:	689b      	ldr	r3, [r3, #8]
 800d28c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800d290:	4618      	mov	r0, r3
 800d292:	46bd      	mov	sp, r7
 800d294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d298:	4770      	bx	lr
 800d29a:	bf00      	nop
 800d29c:	40021000 	.word	0x40021000

0800d2a0 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800d2a0:	b480      	push	{r7}
 800d2a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800d2a4:	4b04      	ldr	r3, [pc, #16]	; (800d2b8 <LL_RCC_GetAPB2Prescaler+0x18>)
 800d2a6:	689b      	ldr	r3, [r3, #8]
 800d2a8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b4:	4770      	bx	lr
 800d2b6:	bf00      	nop
 800d2b8:	40021000 	.word	0x40021000

0800d2bc <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 800d2bc:	b480      	push	{r7}
 800d2be:	b083      	sub	sp, #12
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800d2c4:	4b06      	ldr	r3, [pc, #24]	; (800d2e0 <LL_RCC_GetUSARTClockSource+0x24>)
 800d2c6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	401a      	ands	r2, r3
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	041b      	lsls	r3, r3, #16
 800d2d2:	4313      	orrs	r3, r2
}
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	370c      	adds	r7, #12
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2de:	4770      	bx	lr
 800d2e0:	40021000 	.word	0x40021000

0800d2e4 <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 800d2e4:	b480      	push	{r7}
 800d2e6:	b083      	sub	sp, #12
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 800d2ec:	4b06      	ldr	r3, [pc, #24]	; (800d308 <LL_RCC_GetUARTClockSource+0x24>)
 800d2ee:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	401a      	ands	r2, r3
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	041b      	lsls	r3, r3, #16
 800d2fa:	4313      	orrs	r3, r2
}
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	370c      	adds	r7, #12
 800d300:	46bd      	mov	sp, r7
 800d302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d306:	4770      	bx	lr
 800d308:	40021000 	.word	0x40021000

0800d30c <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800d30c:	b480      	push	{r7}
 800d30e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800d310:	4b04      	ldr	r3, [pc, #16]	; (800d324 <LL_RCC_PLL_GetMainSource+0x18>)
 800d312:	68db      	ldr	r3, [r3, #12]
 800d314:	f003 0303 	and.w	r3, r3, #3
}
 800d318:	4618      	mov	r0, r3
 800d31a:	46bd      	mov	sp, r7
 800d31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d320:	4770      	bx	lr
 800d322:	bf00      	nop
 800d324:	40021000 	.word	0x40021000

0800d328 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800d328:	b480      	push	{r7}
 800d32a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800d32c:	4b04      	ldr	r3, [pc, #16]	; (800d340 <LL_RCC_PLL_GetN+0x18>)
 800d32e:	68db      	ldr	r3, [r3, #12]
 800d330:	0a1b      	lsrs	r3, r3, #8
 800d332:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800d336:	4618      	mov	r0, r3
 800d338:	46bd      	mov	sp, r7
 800d33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33e:	4770      	bx	lr
 800d340:	40021000 	.word	0x40021000

0800d344 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800d344:	b480      	push	{r7}
 800d346:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800d348:	4b04      	ldr	r3, [pc, #16]	; (800d35c <LL_RCC_PLL_GetR+0x18>)
 800d34a:	68db      	ldr	r3, [r3, #12]
 800d34c:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 800d350:	4618      	mov	r0, r3
 800d352:	46bd      	mov	sp, r7
 800d354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d358:	4770      	bx	lr
 800d35a:	bf00      	nop
 800d35c:	40021000 	.word	0x40021000

0800d360 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_14
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800d360:	b480      	push	{r7}
 800d362:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800d364:	4b04      	ldr	r3, [pc, #16]	; (800d378 <LL_RCC_PLL_GetDivider+0x18>)
 800d366:	68db      	ldr	r3, [r3, #12]
 800d368:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800d36c:	4618      	mov	r0, r3
 800d36e:	46bd      	mov	sp, r7
 800d370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d374:	4770      	bx	lr
 800d376:	bf00      	nop
 800d378:	40021000 	.word	0x40021000

0800d37c <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b084      	sub	sp, #16
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800d384:	2300      	movs	r3, #0
 800d386:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	2b03      	cmp	r3, #3
 800d38c:	d132      	bne.n	800d3f4 <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	f7ff ff94 	bl	800d2bc <LL_RCC_GetUSARTClockSource>
 800d394:	4603      	mov	r3, r0
 800d396:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 800d39a:	d016      	beq.n	800d3ca <LL_RCC_GetUSARTClockFreq+0x4e>
 800d39c:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 800d3a0:	d81c      	bhi.n	800d3dc <LL_RCC_GetUSARTClockFreq+0x60>
 800d3a2:	4a51      	ldr	r2, [pc, #324]	; (800d4e8 <LL_RCC_GetUSARTClockFreq+0x16c>)
 800d3a4:	4293      	cmp	r3, r2
 800d3a6:	d003      	beq.n	800d3b0 <LL_RCC_GetUSARTClockFreq+0x34>
 800d3a8:	4a50      	ldr	r2, [pc, #320]	; (800d4ec <LL_RCC_GetUSARTClockFreq+0x170>)
 800d3aa:	4293      	cmp	r3, r2
 800d3ac:	d004      	beq.n	800d3b8 <LL_RCC_GetUSARTClockFreq+0x3c>
 800d3ae:	e015      	b.n	800d3dc <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800d3b0:	f000 f92e 	bl	800d610 <RCC_GetSystemClockFreq>
 800d3b4:	60f8      	str	r0, [r7, #12]
        break;
 800d3b6:	e092      	b.n	800d4de <LL_RCC_GetUSARTClockFreq+0x162>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800d3b8:	f7ff ff20 	bl	800d1fc <LL_RCC_HSI_IsReady>
 800d3bc:	4603      	mov	r3, r0
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	f000 8082 	beq.w	800d4c8 <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 800d3c4:	4b4a      	ldr	r3, [pc, #296]	; (800d4f0 <LL_RCC_GetUSARTClockFreq+0x174>)
 800d3c6:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d3c8:	e07e      	b.n	800d4c8 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800d3ca:	f7ff ff2b 	bl	800d224 <LL_RCC_LSE_IsReady>
 800d3ce:	4603      	mov	r3, r0
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d07b      	beq.n	800d4cc <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 800d3d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d3d8:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d3da:	e077      	b.n	800d4cc <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800d3dc:	f000 f918 	bl	800d610 <RCC_GetSystemClockFreq>
 800d3e0:	4603      	mov	r3, r0
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	f000 f93a 	bl	800d65c <RCC_GetHCLKClockFreq>
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	f000 f964 	bl	800d6b8 <RCC_GetPCLK2ClockFreq>
 800d3f0:	60f8      	str	r0, [r7, #12]
        break;
 800d3f2:	e074      	b.n	800d4de <LL_RCC_GetUSARTClockFreq+0x162>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	2b0c      	cmp	r3, #12
 800d3f8:	d131      	bne.n	800d45e <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800d3fa:	6878      	ldr	r0, [r7, #4]
 800d3fc:	f7ff ff5e 	bl	800d2bc <LL_RCC_GetUSARTClockSource>
 800d400:	4603      	mov	r3, r0
 800d402:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 800d406:	d015      	beq.n	800d434 <LL_RCC_GetUSARTClockFreq+0xb8>
 800d408:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 800d40c:	d81b      	bhi.n	800d446 <LL_RCC_GetUSARTClockFreq+0xca>
 800d40e:	4a39      	ldr	r2, [pc, #228]	; (800d4f4 <LL_RCC_GetUSARTClockFreq+0x178>)
 800d410:	4293      	cmp	r3, r2
 800d412:	d003      	beq.n	800d41c <LL_RCC_GetUSARTClockFreq+0xa0>
 800d414:	4a38      	ldr	r2, [pc, #224]	; (800d4f8 <LL_RCC_GetUSARTClockFreq+0x17c>)
 800d416:	4293      	cmp	r3, r2
 800d418:	d004      	beq.n	800d424 <LL_RCC_GetUSARTClockFreq+0xa8>
 800d41a:	e014      	b.n	800d446 <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800d41c:	f000 f8f8 	bl	800d610 <RCC_GetSystemClockFreq>
 800d420:	60f8      	str	r0, [r7, #12]
        break;
 800d422:	e05c      	b.n	800d4de <LL_RCC_GetUSARTClockFreq+0x162>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800d424:	f7ff feea 	bl	800d1fc <LL_RCC_HSI_IsReady>
 800d428:	4603      	mov	r3, r0
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d050      	beq.n	800d4d0 <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 800d42e:	4b30      	ldr	r3, [pc, #192]	; (800d4f0 <LL_RCC_GetUSARTClockFreq+0x174>)
 800d430:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d432:	e04d      	b.n	800d4d0 <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800d434:	f7ff fef6 	bl	800d224 <LL_RCC_LSE_IsReady>
 800d438:	4603      	mov	r3, r0
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d04a      	beq.n	800d4d4 <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 800d43e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d442:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d444:	e046      	b.n	800d4d4 <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800d446:	f000 f8e3 	bl	800d610 <RCC_GetSystemClockFreq>
 800d44a:	4603      	mov	r3, r0
 800d44c:	4618      	mov	r0, r3
 800d44e:	f000 f905 	bl	800d65c <RCC_GetHCLKClockFreq>
 800d452:	4603      	mov	r3, r0
 800d454:	4618      	mov	r0, r3
 800d456:	f000 f919 	bl	800d68c <RCC_GetPCLK1ClockFreq>
 800d45a:	60f8      	str	r0, [r7, #12]
        break;
 800d45c:	e03f      	b.n	800d4de <LL_RCC_GetUSARTClockFreq+0x162>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	2b30      	cmp	r3, #48	; 0x30
 800d462:	d13c      	bne.n	800d4de <LL_RCC_GetUSARTClockFreq+0x162>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800d464:	6878      	ldr	r0, [r7, #4]
 800d466:	f7ff ff29 	bl	800d2bc <LL_RCC_GetUSARTClockSource>
 800d46a:	4603      	mov	r3, r0
 800d46c:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800d470:	d015      	beq.n	800d49e <LL_RCC_GetUSARTClockFreq+0x122>
 800d472:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800d476:	d81b      	bhi.n	800d4b0 <LL_RCC_GetUSARTClockFreq+0x134>
 800d478:	4a20      	ldr	r2, [pc, #128]	; (800d4fc <LL_RCC_GetUSARTClockFreq+0x180>)
 800d47a:	4293      	cmp	r3, r2
 800d47c:	d003      	beq.n	800d486 <LL_RCC_GetUSARTClockFreq+0x10a>
 800d47e:	4a20      	ldr	r2, [pc, #128]	; (800d500 <LL_RCC_GetUSARTClockFreq+0x184>)
 800d480:	4293      	cmp	r3, r2
 800d482:	d004      	beq.n	800d48e <LL_RCC_GetUSARTClockFreq+0x112>
 800d484:	e014      	b.n	800d4b0 <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 800d486:	f000 f8c3 	bl	800d610 <RCC_GetSystemClockFreq>
 800d48a:	60f8      	str	r0, [r7, #12]
          break;
 800d48c:	e027      	b.n	800d4de <LL_RCC_GetUSARTClockFreq+0x162>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 800d48e:	f7ff feb5 	bl	800d1fc <LL_RCC_HSI_IsReady>
 800d492:	4603      	mov	r3, r0
 800d494:	2b00      	cmp	r3, #0
 800d496:	d01f      	beq.n	800d4d8 <LL_RCC_GetUSARTClockFreq+0x15c>
          {
            usart_frequency = HSI_VALUE;
 800d498:	4b15      	ldr	r3, [pc, #84]	; (800d4f0 <LL_RCC_GetUSARTClockFreq+0x174>)
 800d49a:	60fb      	str	r3, [r7, #12]
          }
          break;
 800d49c:	e01c      	b.n	800d4d8 <LL_RCC_GetUSARTClockFreq+0x15c>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 800d49e:	f7ff fec1 	bl	800d224 <LL_RCC_LSE_IsReady>
 800d4a2:	4603      	mov	r3, r0
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d019      	beq.n	800d4dc <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = LSE_VALUE;
 800d4a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d4ac:	60fb      	str	r3, [r7, #12]
          }
          break;
 800d4ae:	e015      	b.n	800d4dc <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800d4b0:	f000 f8ae 	bl	800d610 <RCC_GetSystemClockFreq>
 800d4b4:	4603      	mov	r3, r0
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	f000 f8d0 	bl	800d65c <RCC_GetHCLKClockFreq>
 800d4bc:	4603      	mov	r3, r0
 800d4be:	4618      	mov	r0, r3
 800d4c0:	f000 f8e4 	bl	800d68c <RCC_GetPCLK1ClockFreq>
 800d4c4:	60f8      	str	r0, [r7, #12]
          break;
 800d4c6:	e00a      	b.n	800d4de <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 800d4c8:	bf00      	nop
 800d4ca:	e008      	b.n	800d4de <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 800d4cc:	bf00      	nop
 800d4ce:	e006      	b.n	800d4de <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 800d4d0:	bf00      	nop
 800d4d2:	e004      	b.n	800d4de <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 800d4d4:	bf00      	nop
 800d4d6:	e002      	b.n	800d4de <LL_RCC_GetUSARTClockFreq+0x162>
          break;
 800d4d8:	bf00      	nop
 800d4da:	e000      	b.n	800d4de <LL_RCC_GetUSARTClockFreq+0x162>
          break;
 800d4dc:	bf00      	nop
      }
    }
  }
  return usart_frequency;
 800d4de:	68fb      	ldr	r3, [r7, #12]
}
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	3710      	adds	r7, #16
 800d4e4:	46bd      	mov	sp, r7
 800d4e6:	bd80      	pop	{r7, pc}
 800d4e8:	00030001 	.word	0x00030001
 800d4ec:	00030002 	.word	0x00030002
 800d4f0:	00f42400 	.word	0x00f42400
 800d4f4:	000c0004 	.word	0x000c0004
 800d4f8:	000c0008 	.word	0x000c0008
 800d4fc:	00300010 	.word	0x00300010
 800d500:	00300020 	.word	0x00300020

0800d504 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 800d504:	b580      	push	{r7, lr}
 800d506:	b084      	sub	sp, #16
 800d508:	af00      	add	r7, sp, #0
 800d50a:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800d50c:	2300      	movs	r3, #0
 800d50e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	2bc0      	cmp	r3, #192	; 0xc0
 800d514:	d134      	bne.n	800d580 <LL_RCC_GetUARTClockFreq+0x7c>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800d516:	6878      	ldr	r0, [r7, #4]
 800d518:	f7ff fee4 	bl	800d2e4 <LL_RCC_GetUARTClockSource>
 800d51c:	4603      	mov	r3, r0
 800d51e:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800d522:	d015      	beq.n	800d550 <LL_RCC_GetUARTClockFreq+0x4c>
 800d524:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800d528:	d81b      	bhi.n	800d562 <LL_RCC_GetUARTClockFreq+0x5e>
 800d52a:	4a34      	ldr	r2, [pc, #208]	; (800d5fc <LL_RCC_GetUARTClockFreq+0xf8>)
 800d52c:	4293      	cmp	r3, r2
 800d52e:	d003      	beq.n	800d538 <LL_RCC_GetUARTClockFreq+0x34>
 800d530:	4a33      	ldr	r2, [pc, #204]	; (800d600 <LL_RCC_GetUARTClockFreq+0xfc>)
 800d532:	4293      	cmp	r3, r2
 800d534:	d004      	beq.n	800d540 <LL_RCC_GetUARTClockFreq+0x3c>
 800d536:	e014      	b.n	800d562 <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800d538:	f000 f86a 	bl	800d610 <RCC_GetSystemClockFreq>
 800d53c:	60f8      	str	r0, [r7, #12]
        break;
 800d53e:	e01f      	b.n	800d580 <LL_RCC_GetUARTClockFreq+0x7c>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800d540:	f7ff fe5c 	bl	800d1fc <LL_RCC_HSI_IsReady>
 800d544:	4603      	mov	r3, r0
 800d546:	2b00      	cmp	r3, #0
 800d548:	d017      	beq.n	800d57a <LL_RCC_GetUARTClockFreq+0x76>
        {
          uart_frequency = HSI_VALUE;
 800d54a:	4b2e      	ldr	r3, [pc, #184]	; (800d604 <LL_RCC_GetUARTClockFreq+0x100>)
 800d54c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d54e:	e014      	b.n	800d57a <LL_RCC_GetUARTClockFreq+0x76>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800d550:	f7ff fe68 	bl	800d224 <LL_RCC_LSE_IsReady>
 800d554:	4603      	mov	r3, r0
 800d556:	2b00      	cmp	r3, #0
 800d558:	d011      	beq.n	800d57e <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = LSE_VALUE;
 800d55a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d55e:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d560:	e00d      	b.n	800d57e <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800d562:	f000 f855 	bl	800d610 <RCC_GetSystemClockFreq>
 800d566:	4603      	mov	r3, r0
 800d568:	4618      	mov	r0, r3
 800d56a:	f000 f877 	bl	800d65c <RCC_GetHCLKClockFreq>
 800d56e:	4603      	mov	r3, r0
 800d570:	4618      	mov	r0, r3
 800d572:	f000 f88b 	bl	800d68c <RCC_GetPCLK1ClockFreq>
 800d576:	60f8      	str	r0, [r7, #12]
        break;
 800d578:	e002      	b.n	800d580 <LL_RCC_GetUARTClockFreq+0x7c>
        break;
 800d57a:	bf00      	nop
 800d57c:	e000      	b.n	800d580 <LL_RCC_GetUARTClockFreq+0x7c>
        break;
 800d57e:	bf00      	nop
    }
  }

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d586:	d134      	bne.n	800d5f2 <LL_RCC_GetUARTClockFreq+0xee>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800d588:	6878      	ldr	r0, [r7, #4]
 800d58a:	f7ff feab 	bl	800d2e4 <LL_RCC_GetUARTClockSource>
 800d58e:	4603      	mov	r3, r0
 800d590:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 800d594:	d015      	beq.n	800d5c2 <LL_RCC_GetUARTClockFreq+0xbe>
 800d596:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 800d59a:	d81b      	bhi.n	800d5d4 <LL_RCC_GetUARTClockFreq+0xd0>
 800d59c:	4a1a      	ldr	r2, [pc, #104]	; (800d608 <LL_RCC_GetUARTClockFreq+0x104>)
 800d59e:	4293      	cmp	r3, r2
 800d5a0:	d003      	beq.n	800d5aa <LL_RCC_GetUARTClockFreq+0xa6>
 800d5a2:	4a1a      	ldr	r2, [pc, #104]	; (800d60c <LL_RCC_GetUARTClockFreq+0x108>)
 800d5a4:	4293      	cmp	r3, r2
 800d5a6:	d004      	beq.n	800d5b2 <LL_RCC_GetUARTClockFreq+0xae>
 800d5a8:	e014      	b.n	800d5d4 <LL_RCC_GetUARTClockFreq+0xd0>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800d5aa:	f000 f831 	bl	800d610 <RCC_GetSystemClockFreq>
 800d5ae:	60f8      	str	r0, [r7, #12]
        break;
 800d5b0:	e01f      	b.n	800d5f2 <LL_RCC_GetUARTClockFreq+0xee>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800d5b2:	f7ff fe23 	bl	800d1fc <LL_RCC_HSI_IsReady>
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d017      	beq.n	800d5ec <LL_RCC_GetUARTClockFreq+0xe8>
        {
          uart_frequency = HSI_VALUE;
 800d5bc:	4b11      	ldr	r3, [pc, #68]	; (800d604 <LL_RCC_GetUARTClockFreq+0x100>)
 800d5be:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d5c0:	e014      	b.n	800d5ec <LL_RCC_GetUARTClockFreq+0xe8>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800d5c2:	f7ff fe2f 	bl	800d224 <LL_RCC_LSE_IsReady>
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d011      	beq.n	800d5f0 <LL_RCC_GetUARTClockFreq+0xec>
        {
          uart_frequency = LSE_VALUE;
 800d5cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d5d0:	60fb      	str	r3, [r7, #12]
        }
        break;
 800d5d2:	e00d      	b.n	800d5f0 <LL_RCC_GetUARTClockFreq+0xec>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800d5d4:	f000 f81c 	bl	800d610 <RCC_GetSystemClockFreq>
 800d5d8:	4603      	mov	r3, r0
 800d5da:	4618      	mov	r0, r3
 800d5dc:	f000 f83e 	bl	800d65c <RCC_GetHCLKClockFreq>
 800d5e0:	4603      	mov	r3, r0
 800d5e2:	4618      	mov	r0, r3
 800d5e4:	f000 f852 	bl	800d68c <RCC_GetPCLK1ClockFreq>
 800d5e8:	60f8      	str	r0, [r7, #12]
        break;
 800d5ea:	e002      	b.n	800d5f2 <LL_RCC_GetUARTClockFreq+0xee>
        break;
 800d5ec:	bf00      	nop
 800d5ee:	e000      	b.n	800d5f2 <LL_RCC_GetUARTClockFreq+0xee>
        break;
 800d5f0:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 800d5f2:	68fb      	ldr	r3, [r7, #12]
}
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	3710      	adds	r7, #16
 800d5f8:	46bd      	mov	sp, r7
 800d5fa:	bd80      	pop	{r7, pc}
 800d5fc:	00c00040 	.word	0x00c00040
 800d600:	00c00080 	.word	0x00c00080
 800d604:	00f42400 	.word	0x00f42400
 800d608:	03000100 	.word	0x03000100
 800d60c:	03000200 	.word	0x03000200

0800d610 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b082      	sub	sp, #8
 800d614:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800d616:	f7ff fe19 	bl	800d24c <LL_RCC_GetSysClkSource>
 800d61a:	4603      	mov	r3, r0
 800d61c:	2b0c      	cmp	r3, #12
 800d61e:	d00c      	beq.n	800d63a <RCC_GetSystemClockFreq+0x2a>
 800d620:	2b0c      	cmp	r3, #12
 800d622:	d80e      	bhi.n	800d642 <RCC_GetSystemClockFreq+0x32>
 800d624:	2b04      	cmp	r3, #4
 800d626:	d002      	beq.n	800d62e <RCC_GetSystemClockFreq+0x1e>
 800d628:	2b08      	cmp	r3, #8
 800d62a:	d003      	beq.n	800d634 <RCC_GetSystemClockFreq+0x24>
 800d62c:	e009      	b.n	800d642 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800d62e:	4b09      	ldr	r3, [pc, #36]	; (800d654 <RCC_GetSystemClockFreq+0x44>)
 800d630:	607b      	str	r3, [r7, #4]
      break;
 800d632:	e009      	b.n	800d648 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800d634:	4b08      	ldr	r3, [pc, #32]	; (800d658 <RCC_GetSystemClockFreq+0x48>)
 800d636:	607b      	str	r3, [r7, #4]
      break;
 800d638:	e006      	b.n	800d648 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800d63a:	f000 f853 	bl	800d6e4 <RCC_PLL_GetFreqDomain_SYS>
 800d63e:	6078      	str	r0, [r7, #4]
      break;
 800d640:	e002      	b.n	800d648 <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 800d642:	4b04      	ldr	r3, [pc, #16]	; (800d654 <RCC_GetSystemClockFreq+0x44>)
 800d644:	607b      	str	r3, [r7, #4]
      break;
 800d646:	bf00      	nop
  }

  return frequency;
 800d648:	687b      	ldr	r3, [r7, #4]
}
 800d64a:	4618      	mov	r0, r3
 800d64c:	3708      	adds	r7, #8
 800d64e:	46bd      	mov	sp, r7
 800d650:	bd80      	pop	{r7, pc}
 800d652:	bf00      	nop
 800d654:	00f42400 	.word	0x00f42400
 800d658:	007a1200 	.word	0x007a1200

0800d65c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b082      	sub	sp, #8
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800d664:	f7ff fe00 	bl	800d268 <LL_RCC_GetAHBPrescaler>
 800d668:	4603      	mov	r3, r0
 800d66a:	091b      	lsrs	r3, r3, #4
 800d66c:	f003 030f 	and.w	r3, r3, #15
 800d670:	4a05      	ldr	r2, [pc, #20]	; (800d688 <RCC_GetHCLKClockFreq+0x2c>)
 800d672:	5cd3      	ldrb	r3, [r2, r3]
 800d674:	f003 031f 	and.w	r3, r3, #31
 800d678:	687a      	ldr	r2, [r7, #4]
 800d67a:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d67e:	4618      	mov	r0, r3
 800d680:	3708      	adds	r7, #8
 800d682:	46bd      	mov	sp, r7
 800d684:	bd80      	pop	{r7, pc}
 800d686:	bf00      	nop
 800d688:	080181c4 	.word	0x080181c4

0800d68c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b082      	sub	sp, #8
 800d690:	af00      	add	r7, sp, #0
 800d692:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800d694:	f7ff fdf6 	bl	800d284 <LL_RCC_GetAPB1Prescaler>
 800d698:	4603      	mov	r3, r0
 800d69a:	0a1b      	lsrs	r3, r3, #8
 800d69c:	4a05      	ldr	r2, [pc, #20]	; (800d6b4 <RCC_GetPCLK1ClockFreq+0x28>)
 800d69e:	5cd3      	ldrb	r3, [r2, r3]
 800d6a0:	f003 031f 	and.w	r3, r3, #31
 800d6a4:	687a      	ldr	r2, [r7, #4]
 800d6a6:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	3708      	adds	r7, #8
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	bd80      	pop	{r7, pc}
 800d6b2:	bf00      	nop
 800d6b4:	080181d4 	.word	0x080181d4

0800d6b8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b082      	sub	sp, #8
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800d6c0:	f7ff fdee 	bl	800d2a0 <LL_RCC_GetAPB2Prescaler>
 800d6c4:	4603      	mov	r3, r0
 800d6c6:	0adb      	lsrs	r3, r3, #11
 800d6c8:	4a05      	ldr	r2, [pc, #20]	; (800d6e0 <RCC_GetPCLK2ClockFreq+0x28>)
 800d6ca:	5cd3      	ldrb	r3, [r2, r3]
 800d6cc:	f003 031f 	and.w	r3, r3, #31
 800d6d0:	687a      	ldr	r2, [r7, #4]
 800d6d2:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	3708      	adds	r7, #8
 800d6da:	46bd      	mov	sp, r7
 800d6dc:	bd80      	pop	{r7, pc}
 800d6de:	bf00      	nop
 800d6e0:	080181d4 	.word	0x080181d4

0800d6e4 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800d6e4:	b590      	push	{r4, r7, lr}
 800d6e6:	b083      	sub	sp, #12
 800d6e8:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800d6ea:	f7ff fe0f 	bl	800d30c <LL_RCC_PLL_GetMainSource>
 800d6ee:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800d6f0:	683b      	ldr	r3, [r7, #0]
 800d6f2:	2b02      	cmp	r3, #2
 800d6f4:	d003      	beq.n	800d6fe <RCC_PLL_GetFreqDomain_SYS+0x1a>
 800d6f6:	683b      	ldr	r3, [r7, #0]
 800d6f8:	2b03      	cmp	r3, #3
 800d6fa:	d003      	beq.n	800d704 <RCC_PLL_GetFreqDomain_SYS+0x20>
 800d6fc:	e005      	b.n	800d70a <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800d6fe:	4b11      	ldr	r3, [pc, #68]	; (800d744 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800d700:	607b      	str	r3, [r7, #4]
      break;
 800d702:	e005      	b.n	800d710 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800d704:	4b10      	ldr	r3, [pc, #64]	; (800d748 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 800d706:	607b      	str	r3, [r7, #4]
      break;
 800d708:	e002      	b.n	800d710 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 800d70a:	4b0e      	ldr	r3, [pc, #56]	; (800d744 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800d70c:	607b      	str	r3, [r7, #4]
      break;
 800d70e:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800d710:	f7ff fe0a 	bl	800d328 <LL_RCC_PLL_GetN>
 800d714:	4602      	mov	r2, r0
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	fb03 f402 	mul.w	r4, r3, r2
 800d71c:	f7ff fe20 	bl	800d360 <LL_RCC_PLL_GetDivider>
 800d720:	4603      	mov	r3, r0
 800d722:	091b      	lsrs	r3, r3, #4
 800d724:	3301      	adds	r3, #1
 800d726:	fbb4 f4f3 	udiv	r4, r4, r3
 800d72a:	f7ff fe0b 	bl	800d344 <LL_RCC_PLL_GetR>
 800d72e:	4603      	mov	r3, r0
 800d730:	0e5b      	lsrs	r3, r3, #25
 800d732:	3301      	adds	r3, #1
 800d734:	005b      	lsls	r3, r3, #1
 800d736:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800d73a:	4618      	mov	r0, r3
 800d73c:	370c      	adds	r7, #12
 800d73e:	46bd      	mov	sp, r7
 800d740:	bd90      	pop	{r4, r7, pc}
 800d742:	bf00      	nop
 800d744:	00f42400 	.word	0x00f42400
 800d748:	007a1200 	.word	0x007a1200

0800d74c <LL_TIM_SetPrescaler>:
{
 800d74c:	b480      	push	{r7}
 800d74e:	b083      	sub	sp, #12
 800d750:	af00      	add	r7, sp, #0
 800d752:	6078      	str	r0, [r7, #4]
 800d754:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	683a      	ldr	r2, [r7, #0]
 800d75a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800d75c:	bf00      	nop
 800d75e:	370c      	adds	r7, #12
 800d760:	46bd      	mov	sp, r7
 800d762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d766:	4770      	bx	lr

0800d768 <LL_TIM_SetAutoReload>:
{
 800d768:	b480      	push	{r7}
 800d76a:	b083      	sub	sp, #12
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
 800d770:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	683a      	ldr	r2, [r7, #0]
 800d776:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800d778:	bf00      	nop
 800d77a:	370c      	adds	r7, #12
 800d77c:	46bd      	mov	sp, r7
 800d77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d782:	4770      	bx	lr

0800d784 <LL_TIM_SetRepetitionCounter>:
{
 800d784:	b480      	push	{r7}
 800d786:	b083      	sub	sp, #12
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
 800d78c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	683a      	ldr	r2, [r7, #0]
 800d792:	631a      	str	r2, [r3, #48]	; 0x30
}
 800d794:	bf00      	nop
 800d796:	370c      	adds	r7, #12
 800d798:	46bd      	mov	sp, r7
 800d79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79e:	4770      	bx	lr

0800d7a0 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800d7a0:	b480      	push	{r7}
 800d7a2:	b083      	sub	sp, #12
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	695b      	ldr	r3, [r3, #20]
 800d7ac:	f043 0201 	orr.w	r2, r3, #1
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	615a      	str	r2, [r3, #20]
}
 800d7b4:	bf00      	nop
 800d7b6:	370c      	adds	r7, #12
 800d7b8:	46bd      	mov	sp, r7
 800d7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7be:	4770      	bx	lr

0800d7c0 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b084      	sub	sp, #16
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	6078      	str	r0, [r7, #4]
 800d7c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	4a43      	ldr	r2, [pc, #268]	; (800d8e0 <LL_TIM_Init+0x120>)
 800d7d4:	4293      	cmp	r3, r2
 800d7d6:	d017      	beq.n	800d808 <LL_TIM_Init+0x48>
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d7de:	d013      	beq.n	800d808 <LL_TIM_Init+0x48>
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	4a40      	ldr	r2, [pc, #256]	; (800d8e4 <LL_TIM_Init+0x124>)
 800d7e4:	4293      	cmp	r3, r2
 800d7e6:	d00f      	beq.n	800d808 <LL_TIM_Init+0x48>
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	4a3f      	ldr	r2, [pc, #252]	; (800d8e8 <LL_TIM_Init+0x128>)
 800d7ec:	4293      	cmp	r3, r2
 800d7ee:	d00b      	beq.n	800d808 <LL_TIM_Init+0x48>
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	4a3e      	ldr	r2, [pc, #248]	; (800d8ec <LL_TIM_Init+0x12c>)
 800d7f4:	4293      	cmp	r3, r2
 800d7f6:	d007      	beq.n	800d808 <LL_TIM_Init+0x48>
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	4a3d      	ldr	r2, [pc, #244]	; (800d8f0 <LL_TIM_Init+0x130>)
 800d7fc:	4293      	cmp	r3, r2
 800d7fe:	d003      	beq.n	800d808 <LL_TIM_Init+0x48>
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	4a3c      	ldr	r2, [pc, #240]	; (800d8f4 <LL_TIM_Init+0x134>)
 800d804:	4293      	cmp	r3, r2
 800d806:	d106      	bne.n	800d816 <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800d80e:	683b      	ldr	r3, [r7, #0]
 800d810:	685b      	ldr	r3, [r3, #4]
 800d812:	4313      	orrs	r3, r2
 800d814:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	4a31      	ldr	r2, [pc, #196]	; (800d8e0 <LL_TIM_Init+0x120>)
 800d81a:	4293      	cmp	r3, r2
 800d81c:	d023      	beq.n	800d866 <LL_TIM_Init+0xa6>
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d824:	d01f      	beq.n	800d866 <LL_TIM_Init+0xa6>
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	4a2e      	ldr	r2, [pc, #184]	; (800d8e4 <LL_TIM_Init+0x124>)
 800d82a:	4293      	cmp	r3, r2
 800d82c:	d01b      	beq.n	800d866 <LL_TIM_Init+0xa6>
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	4a2d      	ldr	r2, [pc, #180]	; (800d8e8 <LL_TIM_Init+0x128>)
 800d832:	4293      	cmp	r3, r2
 800d834:	d017      	beq.n	800d866 <LL_TIM_Init+0xa6>
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	4a2c      	ldr	r2, [pc, #176]	; (800d8ec <LL_TIM_Init+0x12c>)
 800d83a:	4293      	cmp	r3, r2
 800d83c:	d013      	beq.n	800d866 <LL_TIM_Init+0xa6>
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	4a2b      	ldr	r2, [pc, #172]	; (800d8f0 <LL_TIM_Init+0x130>)
 800d842:	4293      	cmp	r3, r2
 800d844:	d00f      	beq.n	800d866 <LL_TIM_Init+0xa6>
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	4a2b      	ldr	r2, [pc, #172]	; (800d8f8 <LL_TIM_Init+0x138>)
 800d84a:	4293      	cmp	r3, r2
 800d84c:	d00b      	beq.n	800d866 <LL_TIM_Init+0xa6>
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	4a2a      	ldr	r2, [pc, #168]	; (800d8fc <LL_TIM_Init+0x13c>)
 800d852:	4293      	cmp	r3, r2
 800d854:	d007      	beq.n	800d866 <LL_TIM_Init+0xa6>
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	4a29      	ldr	r2, [pc, #164]	; (800d900 <LL_TIM_Init+0x140>)
 800d85a:	4293      	cmp	r3, r2
 800d85c:	d003      	beq.n	800d866 <LL_TIM_Init+0xa6>
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	4a24      	ldr	r2, [pc, #144]	; (800d8f4 <LL_TIM_Init+0x134>)
 800d862:	4293      	cmp	r3, r2
 800d864:	d106      	bne.n	800d874 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d86c:	683b      	ldr	r3, [r7, #0]
 800d86e:	68db      	ldr	r3, [r3, #12]
 800d870:	4313      	orrs	r3, r2
 800d872:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	68fa      	ldr	r2, [r7, #12]
 800d878:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800d87a:	683b      	ldr	r3, [r7, #0]
 800d87c:	689b      	ldr	r3, [r3, #8]
 800d87e:	4619      	mov	r1, r3
 800d880:	6878      	ldr	r0, [r7, #4]
 800d882:	f7ff ff71 	bl	800d768 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800d886:	683b      	ldr	r3, [r7, #0]
 800d888:	881b      	ldrh	r3, [r3, #0]
 800d88a:	4619      	mov	r1, r3
 800d88c:	6878      	ldr	r0, [r7, #4]
 800d88e:	f7ff ff5d 	bl	800d74c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	4a12      	ldr	r2, [pc, #72]	; (800d8e0 <LL_TIM_Init+0x120>)
 800d896:	4293      	cmp	r3, r2
 800d898:	d013      	beq.n	800d8c2 <LL_TIM_Init+0x102>
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	4a14      	ldr	r2, [pc, #80]	; (800d8f0 <LL_TIM_Init+0x130>)
 800d89e:	4293      	cmp	r3, r2
 800d8a0:	d00f      	beq.n	800d8c2 <LL_TIM_Init+0x102>
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	4a14      	ldr	r2, [pc, #80]	; (800d8f8 <LL_TIM_Init+0x138>)
 800d8a6:	4293      	cmp	r3, r2
 800d8a8:	d00b      	beq.n	800d8c2 <LL_TIM_Init+0x102>
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	4a13      	ldr	r2, [pc, #76]	; (800d8fc <LL_TIM_Init+0x13c>)
 800d8ae:	4293      	cmp	r3, r2
 800d8b0:	d007      	beq.n	800d8c2 <LL_TIM_Init+0x102>
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	4a12      	ldr	r2, [pc, #72]	; (800d900 <LL_TIM_Init+0x140>)
 800d8b6:	4293      	cmp	r3, r2
 800d8b8:	d003      	beq.n	800d8c2 <LL_TIM_Init+0x102>
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	4a0d      	ldr	r2, [pc, #52]	; (800d8f4 <LL_TIM_Init+0x134>)
 800d8be:	4293      	cmp	r3, r2
 800d8c0:	d105      	bne.n	800d8ce <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800d8c2:	683b      	ldr	r3, [r7, #0]
 800d8c4:	691b      	ldr	r3, [r3, #16]
 800d8c6:	4619      	mov	r1, r3
 800d8c8:	6878      	ldr	r0, [r7, #4]
 800d8ca:	f7ff ff5b 	bl	800d784 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800d8ce:	6878      	ldr	r0, [r7, #4]
 800d8d0:	f7ff ff66 	bl	800d7a0 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800d8d4:	2300      	movs	r3, #0
}
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	3710      	adds	r7, #16
 800d8da:	46bd      	mov	sp, r7
 800d8dc:	bd80      	pop	{r7, pc}
 800d8de:	bf00      	nop
 800d8e0:	40012c00 	.word	0x40012c00
 800d8e4:	40000400 	.word	0x40000400
 800d8e8:	40000800 	.word	0x40000800
 800d8ec:	40000c00 	.word	0x40000c00
 800d8f0:	40013400 	.word	0x40013400
 800d8f4:	40015000 	.word	0x40015000
 800d8f8:	40014000 	.word	0x40014000
 800d8fc:	40014400 	.word	0x40014400
 800d900:	40014800 	.word	0x40014800

0800d904 <LL_USART_IsEnabled>:
{
 800d904:	b480      	push	{r7}
 800d906:	b083      	sub	sp, #12
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	f003 0301 	and.w	r3, r3, #1
 800d914:	2b01      	cmp	r3, #1
 800d916:	d101      	bne.n	800d91c <LL_USART_IsEnabled+0x18>
 800d918:	2301      	movs	r3, #1
 800d91a:	e000      	b.n	800d91e <LL_USART_IsEnabled+0x1a>
 800d91c:	2300      	movs	r3, #0
}
 800d91e:	4618      	mov	r0, r3
 800d920:	370c      	adds	r7, #12
 800d922:	46bd      	mov	sp, r7
 800d924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d928:	4770      	bx	lr

0800d92a <LL_USART_SetPrescaler>:
{
 800d92a:	b480      	push	{r7}
 800d92c:	b083      	sub	sp, #12
 800d92e:	af00      	add	r7, sp, #0
 800d930:	6078      	str	r0, [r7, #4]
 800d932:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d938:	f023 030f 	bic.w	r3, r3, #15
 800d93c:	683a      	ldr	r2, [r7, #0]
 800d93e:	b292      	uxth	r2, r2
 800d940:	431a      	orrs	r2, r3
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800d946:	bf00      	nop
 800d948:	370c      	adds	r7, #12
 800d94a:	46bd      	mov	sp, r7
 800d94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d950:	4770      	bx	lr

0800d952 <LL_USART_SetStopBitsLength>:
{
 800d952:	b480      	push	{r7}
 800d954:	b083      	sub	sp, #12
 800d956:	af00      	add	r7, sp, #0
 800d958:	6078      	str	r0, [r7, #4]
 800d95a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	685b      	ldr	r3, [r3, #4]
 800d960:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d964:	683b      	ldr	r3, [r7, #0]
 800d966:	431a      	orrs	r2, r3
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	605a      	str	r2, [r3, #4]
}
 800d96c:	bf00      	nop
 800d96e:	370c      	adds	r7, #12
 800d970:	46bd      	mov	sp, r7
 800d972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d976:	4770      	bx	lr

0800d978 <LL_USART_SetHWFlowCtrl>:
{
 800d978:	b480      	push	{r7}
 800d97a:	b083      	sub	sp, #12
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
 800d980:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	689b      	ldr	r3, [r3, #8]
 800d986:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d98a:	683b      	ldr	r3, [r7, #0]
 800d98c:	431a      	orrs	r2, r3
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	609a      	str	r2, [r3, #8]
}
 800d992:	bf00      	nop
 800d994:	370c      	adds	r7, #12
 800d996:	46bd      	mov	sp, r7
 800d998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d99c:	4770      	bx	lr
	...

0800d9a0 <LL_USART_SetBaudRate>:
{
 800d9a0:	b480      	push	{r7}
 800d9a2:	b087      	sub	sp, #28
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	60f8      	str	r0, [r7, #12]
 800d9a8:	60b9      	str	r1, [r7, #8]
 800d9aa:	607a      	str	r2, [r7, #4]
 800d9ac:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	2b0b      	cmp	r3, #11
 800d9b2:	d83c      	bhi.n	800da2e <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 800d9b4:	6a3b      	ldr	r3, [r7, #32]
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d039      	beq.n	800da2e <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800d9ba:	683b      	ldr	r3, [r7, #0]
 800d9bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d9c0:	d122      	bne.n	800da08 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	b2db      	uxtb	r3, r3
 800d9c6:	461a      	mov	r2, r3
 800d9c8:	4b1c      	ldr	r3, [pc, #112]	; (800da3c <LL_USART_SetBaudRate+0x9c>)
 800d9ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d9ce:	68ba      	ldr	r2, [r7, #8]
 800d9d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9d4:	005a      	lsls	r2, r3, #1
 800d9d6:	6a3b      	ldr	r3, [r7, #32]
 800d9d8:	085b      	lsrs	r3, r3, #1
 800d9da:	441a      	add	r2, r3
 800d9dc:	6a3b      	ldr	r3, [r7, #32]
 800d9de:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9e2:	b29b      	uxth	r3, r3
 800d9e4:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800d9e6:	697a      	ldr	r2, [r7, #20]
 800d9e8:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800d9ec:	4013      	ands	r3, r2
 800d9ee:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d9f0:	697b      	ldr	r3, [r7, #20]
 800d9f2:	085b      	lsrs	r3, r3, #1
 800d9f4:	b29b      	uxth	r3, r3
 800d9f6:	f003 0307 	and.w	r3, r3, #7
 800d9fa:	693a      	ldr	r2, [r7, #16]
 800d9fc:	4313      	orrs	r3, r2
 800d9fe:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	693a      	ldr	r2, [r7, #16]
 800da04:	60da      	str	r2, [r3, #12]
}
 800da06:	e012      	b.n	800da2e <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	b2db      	uxtb	r3, r3
 800da0c:	461a      	mov	r2, r3
 800da0e:	4b0b      	ldr	r3, [pc, #44]	; (800da3c <LL_USART_SetBaudRate+0x9c>)
 800da10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da14:	68ba      	ldr	r2, [r7, #8]
 800da16:	fbb2 f2f3 	udiv	r2, r2, r3
 800da1a:	6a3b      	ldr	r3, [r7, #32]
 800da1c:	085b      	lsrs	r3, r3, #1
 800da1e:	441a      	add	r2, r3
 800da20:	6a3b      	ldr	r3, [r7, #32]
 800da22:	fbb2 f3f3 	udiv	r3, r2, r3
 800da26:	b29b      	uxth	r3, r3
 800da28:	461a      	mov	r2, r3
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	60da      	str	r2, [r3, #12]
}
 800da2e:	bf00      	nop
 800da30:	371c      	adds	r7, #28
 800da32:	46bd      	mov	sp, r7
 800da34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da38:	4770      	bx	lr
 800da3a:	bf00      	nop
 800da3c:	0801820c 	.word	0x0801820c

0800da40 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800da40:	b580      	push	{r7, lr}
 800da42:	b086      	sub	sp, #24
 800da44:	af02      	add	r7, sp, #8
 800da46:	6078      	str	r0, [r7, #4]
 800da48:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800da4a:	2301      	movs	r3, #1
 800da4c:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800da4e:	2300      	movs	r3, #0
 800da50:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800da52:	6878      	ldr	r0, [r7, #4]
 800da54:	f7ff ff56 	bl	800d904 <LL_USART_IsEnabled>
 800da58:	4603      	mov	r3, r0
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d165      	bne.n	800db2a <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	681a      	ldr	r2, [r3, #0]
 800da62:	4b34      	ldr	r3, [pc, #208]	; (800db34 <LL_USART_Init+0xf4>)
 800da64:	4013      	ands	r3, r2
 800da66:	683a      	ldr	r2, [r7, #0]
 800da68:	6891      	ldr	r1, [r2, #8]
 800da6a:	683a      	ldr	r2, [r7, #0]
 800da6c:	6912      	ldr	r2, [r2, #16]
 800da6e:	4311      	orrs	r1, r2
 800da70:	683a      	ldr	r2, [r7, #0]
 800da72:	6952      	ldr	r2, [r2, #20]
 800da74:	4311      	orrs	r1, r2
 800da76:	683a      	ldr	r2, [r7, #0]
 800da78:	69d2      	ldr	r2, [r2, #28]
 800da7a:	430a      	orrs	r2, r1
 800da7c:	431a      	orrs	r2, r3
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800da82:	683b      	ldr	r3, [r7, #0]
 800da84:	68db      	ldr	r3, [r3, #12]
 800da86:	4619      	mov	r1, r3
 800da88:	6878      	ldr	r0, [r7, #4]
 800da8a:	f7ff ff62 	bl	800d952 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800da8e:	683b      	ldr	r3, [r7, #0]
 800da90:	699b      	ldr	r3, [r3, #24]
 800da92:	4619      	mov	r1, r3
 800da94:	6878      	ldr	r0, [r7, #4]
 800da96:	f7ff ff6f 	bl	800d978 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	4a26      	ldr	r2, [pc, #152]	; (800db38 <LL_USART_Init+0xf8>)
 800da9e:	4293      	cmp	r3, r2
 800daa0:	d104      	bne.n	800daac <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800daa2:	2003      	movs	r0, #3
 800daa4:	f7ff fc6a 	bl	800d37c <LL_RCC_GetUSARTClockFreq>
 800daa8:	60b8      	str	r0, [r7, #8]
 800daaa:	e023      	b.n	800daf4 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	4a23      	ldr	r2, [pc, #140]	; (800db3c <LL_USART_Init+0xfc>)
 800dab0:	4293      	cmp	r3, r2
 800dab2:	d104      	bne.n	800dabe <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800dab4:	200c      	movs	r0, #12
 800dab6:	f7ff fc61 	bl	800d37c <LL_RCC_GetUSARTClockFreq>
 800daba:	60b8      	str	r0, [r7, #8]
 800dabc:	e01a      	b.n	800daf4 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	4a1f      	ldr	r2, [pc, #124]	; (800db40 <LL_USART_Init+0x100>)
 800dac2:	4293      	cmp	r3, r2
 800dac4:	d104      	bne.n	800dad0 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800dac6:	2030      	movs	r0, #48	; 0x30
 800dac8:	f7ff fc58 	bl	800d37c <LL_RCC_GetUSARTClockFreq>
 800dacc:	60b8      	str	r0, [r7, #8]
 800dace:	e011      	b.n	800daf4 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	4a1c      	ldr	r2, [pc, #112]	; (800db44 <LL_USART_Init+0x104>)
 800dad4:	4293      	cmp	r3, r2
 800dad6:	d104      	bne.n	800dae2 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 800dad8:	20c0      	movs	r0, #192	; 0xc0
 800dada:	f7ff fd13 	bl	800d504 <LL_RCC_GetUARTClockFreq>
 800dade:	60b8      	str	r0, [r7, #8]
 800dae0:	e008      	b.n	800daf4 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	4a18      	ldr	r2, [pc, #96]	; (800db48 <LL_USART_Init+0x108>)
 800dae6:	4293      	cmp	r3, r2
 800dae8:	d104      	bne.n	800daf4 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 800daea:	f44f 7040 	mov.w	r0, #768	; 0x300
 800daee:	f7ff fd09 	bl	800d504 <LL_RCC_GetUARTClockFreq>
 800daf2:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800daf4:	68bb      	ldr	r3, [r7, #8]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d011      	beq.n	800db1e <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 800dafa:	683b      	ldr	r3, [r7, #0]
 800dafc:	685b      	ldr	r3, [r3, #4]
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d00d      	beq.n	800db1e <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 800db02:	2300      	movs	r3, #0
 800db04:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 800db06:	683b      	ldr	r3, [r7, #0]
 800db08:	681a      	ldr	r2, [r3, #0]
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	69d9      	ldr	r1, [r3, #28]
 800db0e:	683b      	ldr	r3, [r7, #0]
 800db10:	685b      	ldr	r3, [r3, #4]
 800db12:	9300      	str	r3, [sp, #0]
 800db14:	460b      	mov	r3, r1
 800db16:	68b9      	ldr	r1, [r7, #8]
 800db18:	6878      	ldr	r0, [r7, #4]
 800db1a:	f7ff ff41 	bl	800d9a0 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800db1e:	683b      	ldr	r3, [r7, #0]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	4619      	mov	r1, r3
 800db24:	6878      	ldr	r0, [r7, #4]
 800db26:	f7ff ff00 	bl	800d92a <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800db2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800db2c:	4618      	mov	r0, r3
 800db2e:	3710      	adds	r7, #16
 800db30:	46bd      	mov	sp, r7
 800db32:	bd80      	pop	{r7, pc}
 800db34:	efff69f3 	.word	0xefff69f3
 800db38:	40013800 	.word	0x40013800
 800db3c:	40004400 	.word	0x40004400
 800db40:	40004800 	.word	0x40004800
 800db44:	40004c00 	.word	0x40004c00
 800db48:	40005000 	.word	0x40005000

0800db4c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800db4c:	b480      	push	{r7}
 800db4e:	b085      	sub	sp, #20
 800db50:	af00      	add	r7, sp, #0
 800db52:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	2200      	movs	r2, #0
 800db58:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800db5c:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800db60:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	b29a      	uxth	r2, r3
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800db6c:	2300      	movs	r3, #0
}
 800db6e:	4618      	mov	r0, r3
 800db70:	3714      	adds	r7, #20
 800db72:	46bd      	mov	sp, r7
 800db74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db78:	4770      	bx	lr

0800db7a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800db7a:	b480      	push	{r7}
 800db7c:	b085      	sub	sp, #20
 800db7e:	af00      	add	r7, sp, #0
 800db80:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800db82:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800db86:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800db8e:	b29a      	uxth	r2, r3
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	b29b      	uxth	r3, r3
 800db94:	43db      	mvns	r3, r3
 800db96:	b29b      	uxth	r3, r3
 800db98:	4013      	ands	r3, r2
 800db9a:	b29a      	uxth	r2, r3
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800dba2:	2300      	movs	r3, #0
}
 800dba4:	4618      	mov	r0, r3
 800dba6:	3714      	adds	r7, #20
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbae:	4770      	bx	lr

0800dbb0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800dbb0:	b084      	sub	sp, #16
 800dbb2:	b480      	push	{r7}
 800dbb4:	b083      	sub	sp, #12
 800dbb6:	af00      	add	r7, sp, #0
 800dbb8:	6078      	str	r0, [r7, #4]
 800dbba:	f107 0014 	add.w	r0, r7, #20
 800dbbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	2201      	movs	r2, #1
 800dbc6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	2200      	movs	r2, #0
 800dbce:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	2200      	movs	r2, #0
 800dbd6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	2200      	movs	r2, #0
 800dbde:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800dbe2:	2300      	movs	r3, #0
}
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	370c      	adds	r7, #12
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbee:	b004      	add	sp, #16
 800dbf0:	4770      	bx	lr
	...

0800dbf4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800dbf4:	b480      	push	{r7}
 800dbf6:	b09d      	sub	sp, #116	; 0x74
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	6078      	str	r0, [r7, #4]
 800dbfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800dbfe:	2300      	movs	r3, #0
 800dc00:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800dc04:	687a      	ldr	r2, [r7, #4]
 800dc06:	683b      	ldr	r3, [r7, #0]
 800dc08:	781b      	ldrb	r3, [r3, #0]
 800dc0a:	009b      	lsls	r3, r3, #2
 800dc0c:	4413      	add	r3, r2
 800dc0e:	881b      	ldrh	r3, [r3, #0]
 800dc10:	b29b      	uxth	r3, r3
 800dc12:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800dc16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dc1a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	78db      	ldrb	r3, [r3, #3]
 800dc22:	2b03      	cmp	r3, #3
 800dc24:	d81f      	bhi.n	800dc66 <USB_ActivateEndpoint+0x72>
 800dc26:	a201      	add	r2, pc, #4	; (adr r2, 800dc2c <USB_ActivateEndpoint+0x38>)
 800dc28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc2c:	0800dc3d 	.word	0x0800dc3d
 800dc30:	0800dc59 	.word	0x0800dc59
 800dc34:	0800dc6f 	.word	0x0800dc6f
 800dc38:	0800dc4b 	.word	0x0800dc4b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800dc3c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800dc40:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800dc44:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800dc48:	e012      	b.n	800dc70 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800dc4a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800dc4e:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800dc52:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800dc56:	e00b      	b.n	800dc70 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800dc58:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800dc5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800dc60:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800dc64:	e004      	b.n	800dc70 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800dc66:	2301      	movs	r3, #1
 800dc68:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 800dc6c:	e000      	b.n	800dc70 <USB_ActivateEndpoint+0x7c>
      break;
 800dc6e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800dc70:	687a      	ldr	r2, [r7, #4]
 800dc72:	683b      	ldr	r3, [r7, #0]
 800dc74:	781b      	ldrb	r3, [r3, #0]
 800dc76:	009b      	lsls	r3, r3, #2
 800dc78:	441a      	add	r2, r3
 800dc7a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800dc7e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dc82:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dc86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dc8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc8e:	b29b      	uxth	r3, r3
 800dc90:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800dc92:	687a      	ldr	r2, [r7, #4]
 800dc94:	683b      	ldr	r3, [r7, #0]
 800dc96:	781b      	ldrb	r3, [r3, #0]
 800dc98:	009b      	lsls	r3, r3, #2
 800dc9a:	4413      	add	r3, r2
 800dc9c:	881b      	ldrh	r3, [r3, #0]
 800dc9e:	b29b      	uxth	r3, r3
 800dca0:	b21b      	sxth	r3, r3
 800dca2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dca6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dcaa:	b21a      	sxth	r2, r3
 800dcac:	683b      	ldr	r3, [r7, #0]
 800dcae:	781b      	ldrb	r3, [r3, #0]
 800dcb0:	b21b      	sxth	r3, r3
 800dcb2:	4313      	orrs	r3, r2
 800dcb4:	b21b      	sxth	r3, r3
 800dcb6:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800dcba:	687a      	ldr	r2, [r7, #4]
 800dcbc:	683b      	ldr	r3, [r7, #0]
 800dcbe:	781b      	ldrb	r3, [r3, #0]
 800dcc0:	009b      	lsls	r3, r3, #2
 800dcc2:	441a      	add	r2, r3
 800dcc4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800dcc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dccc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dcd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dcd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dcd8:	b29b      	uxth	r3, r3
 800dcda:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800dcdc:	683b      	ldr	r3, [r7, #0]
 800dcde:	7b1b      	ldrb	r3, [r3, #12]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	f040 8149 	bne.w	800df78 <USB_ActivateEndpoint+0x384>
  {
    if (ep->is_in != 0U)
 800dce6:	683b      	ldr	r3, [r7, #0]
 800dce8:	785b      	ldrb	r3, [r3, #1]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	f000 8084 	beq.w	800ddf8 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	61bb      	str	r3, [r7, #24]
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800dcfa:	b29b      	uxth	r3, r3
 800dcfc:	461a      	mov	r2, r3
 800dcfe:	69bb      	ldr	r3, [r7, #24]
 800dd00:	4413      	add	r3, r2
 800dd02:	61bb      	str	r3, [r7, #24]
 800dd04:	683b      	ldr	r3, [r7, #0]
 800dd06:	781b      	ldrb	r3, [r3, #0]
 800dd08:	00da      	lsls	r2, r3, #3
 800dd0a:	69bb      	ldr	r3, [r7, #24]
 800dd0c:	4413      	add	r3, r2
 800dd0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800dd12:	617b      	str	r3, [r7, #20]
 800dd14:	683b      	ldr	r3, [r7, #0]
 800dd16:	88db      	ldrh	r3, [r3, #6]
 800dd18:	085b      	lsrs	r3, r3, #1
 800dd1a:	b29b      	uxth	r3, r3
 800dd1c:	005b      	lsls	r3, r3, #1
 800dd1e:	b29a      	uxth	r2, r3
 800dd20:	697b      	ldr	r3, [r7, #20]
 800dd22:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dd24:	687a      	ldr	r2, [r7, #4]
 800dd26:	683b      	ldr	r3, [r7, #0]
 800dd28:	781b      	ldrb	r3, [r3, #0]
 800dd2a:	009b      	lsls	r3, r3, #2
 800dd2c:	4413      	add	r3, r2
 800dd2e:	881b      	ldrh	r3, [r3, #0]
 800dd30:	827b      	strh	r3, [r7, #18]
 800dd32:	8a7b      	ldrh	r3, [r7, #18]
 800dd34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d01b      	beq.n	800dd74 <USB_ActivateEndpoint+0x180>
 800dd3c:	687a      	ldr	r2, [r7, #4]
 800dd3e:	683b      	ldr	r3, [r7, #0]
 800dd40:	781b      	ldrb	r3, [r3, #0]
 800dd42:	009b      	lsls	r3, r3, #2
 800dd44:	4413      	add	r3, r2
 800dd46:	881b      	ldrh	r3, [r3, #0]
 800dd48:	b29b      	uxth	r3, r3
 800dd4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dd4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dd52:	823b      	strh	r3, [r7, #16]
 800dd54:	687a      	ldr	r2, [r7, #4]
 800dd56:	683b      	ldr	r3, [r7, #0]
 800dd58:	781b      	ldrb	r3, [r3, #0]
 800dd5a:	009b      	lsls	r3, r3, #2
 800dd5c:	441a      	add	r2, r3
 800dd5e:	8a3b      	ldrh	r3, [r7, #16]
 800dd60:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dd64:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dd68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dd6c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800dd70:	b29b      	uxth	r3, r3
 800dd72:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800dd74:	683b      	ldr	r3, [r7, #0]
 800dd76:	78db      	ldrb	r3, [r3, #3]
 800dd78:	2b01      	cmp	r3, #1
 800dd7a:	d020      	beq.n	800ddbe <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dd7c:	687a      	ldr	r2, [r7, #4]
 800dd7e:	683b      	ldr	r3, [r7, #0]
 800dd80:	781b      	ldrb	r3, [r3, #0]
 800dd82:	009b      	lsls	r3, r3, #2
 800dd84:	4413      	add	r3, r2
 800dd86:	881b      	ldrh	r3, [r3, #0]
 800dd88:	b29b      	uxth	r3, r3
 800dd8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dd8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dd92:	81bb      	strh	r3, [r7, #12]
 800dd94:	89bb      	ldrh	r3, [r7, #12]
 800dd96:	f083 0320 	eor.w	r3, r3, #32
 800dd9a:	81bb      	strh	r3, [r7, #12]
 800dd9c:	687a      	ldr	r2, [r7, #4]
 800dd9e:	683b      	ldr	r3, [r7, #0]
 800dda0:	781b      	ldrb	r3, [r3, #0]
 800dda2:	009b      	lsls	r3, r3, #2
 800dda4:	441a      	add	r2, r3
 800dda6:	89bb      	ldrh	r3, [r7, #12]
 800dda8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ddac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ddb0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ddb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ddb8:	b29b      	uxth	r3, r3
 800ddba:	8013      	strh	r3, [r2, #0]
 800ddbc:	e2a6      	b.n	800e30c <USB_ActivateEndpoint+0x718>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ddbe:	687a      	ldr	r2, [r7, #4]
 800ddc0:	683b      	ldr	r3, [r7, #0]
 800ddc2:	781b      	ldrb	r3, [r3, #0]
 800ddc4:	009b      	lsls	r3, r3, #2
 800ddc6:	4413      	add	r3, r2
 800ddc8:	881b      	ldrh	r3, [r3, #0]
 800ddca:	b29b      	uxth	r3, r3
 800ddcc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ddd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ddd4:	81fb      	strh	r3, [r7, #14]
 800ddd6:	687a      	ldr	r2, [r7, #4]
 800ddd8:	683b      	ldr	r3, [r7, #0]
 800ddda:	781b      	ldrb	r3, [r3, #0]
 800dddc:	009b      	lsls	r3, r3, #2
 800ddde:	441a      	add	r2, r3
 800dde0:	89fb      	ldrh	r3, [r7, #14]
 800dde2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dde6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ddea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ddee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ddf2:	b29b      	uxth	r3, r3
 800ddf4:	8013      	strh	r3, [r2, #0]
 800ddf6:	e289      	b.n	800e30c <USB_ActivateEndpoint+0x718>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	633b      	str	r3, [r7, #48]	; 0x30
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800de02:	b29b      	uxth	r3, r3
 800de04:	461a      	mov	r2, r3
 800de06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de08:	4413      	add	r3, r2
 800de0a:	633b      	str	r3, [r7, #48]	; 0x30
 800de0c:	683b      	ldr	r3, [r7, #0]
 800de0e:	781b      	ldrb	r3, [r3, #0]
 800de10:	00da      	lsls	r2, r3, #3
 800de12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de14:	4413      	add	r3, r2
 800de16:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800de1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	88db      	ldrh	r3, [r3, #6]
 800de20:	085b      	lsrs	r3, r3, #1
 800de22:	b29b      	uxth	r3, r3
 800de24:	005b      	lsls	r3, r3, #1
 800de26:	b29a      	uxth	r2, r3
 800de28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de2a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	62bb      	str	r3, [r7, #40]	; 0x28
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800de36:	b29b      	uxth	r3, r3
 800de38:	461a      	mov	r2, r3
 800de3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de3c:	4413      	add	r3, r2
 800de3e:	62bb      	str	r3, [r7, #40]	; 0x28
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	781b      	ldrb	r3, [r3, #0]
 800de44:	00da      	lsls	r2, r3, #3
 800de46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de48:	4413      	add	r3, r2
 800de4a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800de4e:	627b      	str	r3, [r7, #36]	; 0x24
 800de50:	683b      	ldr	r3, [r7, #0]
 800de52:	691b      	ldr	r3, [r3, #16]
 800de54:	2b3e      	cmp	r3, #62	; 0x3e
 800de56:	d918      	bls.n	800de8a <USB_ActivateEndpoint+0x296>
 800de58:	683b      	ldr	r3, [r7, #0]
 800de5a:	691b      	ldr	r3, [r3, #16]
 800de5c:	095b      	lsrs	r3, r3, #5
 800de5e:	66bb      	str	r3, [r7, #104]	; 0x68
 800de60:	683b      	ldr	r3, [r7, #0]
 800de62:	691b      	ldr	r3, [r3, #16]
 800de64:	f003 031f 	and.w	r3, r3, #31
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d102      	bne.n	800de72 <USB_ActivateEndpoint+0x27e>
 800de6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800de6e:	3b01      	subs	r3, #1
 800de70:	66bb      	str	r3, [r7, #104]	; 0x68
 800de72:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800de74:	b29b      	uxth	r3, r3
 800de76:	029b      	lsls	r3, r3, #10
 800de78:	b29b      	uxth	r3, r3
 800de7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800de7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800de82:	b29a      	uxth	r2, r3
 800de84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de86:	801a      	strh	r2, [r3, #0]
 800de88:	e029      	b.n	800dede <USB_ActivateEndpoint+0x2ea>
 800de8a:	683b      	ldr	r3, [r7, #0]
 800de8c:	691b      	ldr	r3, [r3, #16]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d112      	bne.n	800deb8 <USB_ActivateEndpoint+0x2c4>
 800de92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de94:	881b      	ldrh	r3, [r3, #0]
 800de96:	b29b      	uxth	r3, r3
 800de98:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800de9c:	b29a      	uxth	r2, r3
 800de9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea0:	801a      	strh	r2, [r3, #0]
 800dea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea4:	881b      	ldrh	r3, [r3, #0]
 800dea6:	b29b      	uxth	r3, r3
 800dea8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800deac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800deb0:	b29a      	uxth	r2, r3
 800deb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deb4:	801a      	strh	r2, [r3, #0]
 800deb6:	e012      	b.n	800dede <USB_ActivateEndpoint+0x2ea>
 800deb8:	683b      	ldr	r3, [r7, #0]
 800deba:	691b      	ldr	r3, [r3, #16]
 800debc:	085b      	lsrs	r3, r3, #1
 800debe:	66bb      	str	r3, [r7, #104]	; 0x68
 800dec0:	683b      	ldr	r3, [r7, #0]
 800dec2:	691b      	ldr	r3, [r3, #16]
 800dec4:	f003 0301 	and.w	r3, r3, #1
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d002      	beq.n	800ded2 <USB_ActivateEndpoint+0x2de>
 800decc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dece:	3301      	adds	r3, #1
 800ded0:	66bb      	str	r3, [r7, #104]	; 0x68
 800ded2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ded4:	b29b      	uxth	r3, r3
 800ded6:	029b      	lsls	r3, r3, #10
 800ded8:	b29a      	uxth	r2, r3
 800deda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dedc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dede:	687a      	ldr	r2, [r7, #4]
 800dee0:	683b      	ldr	r3, [r7, #0]
 800dee2:	781b      	ldrb	r3, [r3, #0]
 800dee4:	009b      	lsls	r3, r3, #2
 800dee6:	4413      	add	r3, r2
 800dee8:	881b      	ldrh	r3, [r3, #0]
 800deea:	847b      	strh	r3, [r7, #34]	; 0x22
 800deec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800deee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800def2:	2b00      	cmp	r3, #0
 800def4:	d01b      	beq.n	800df2e <USB_ActivateEndpoint+0x33a>
 800def6:	687a      	ldr	r2, [r7, #4]
 800def8:	683b      	ldr	r3, [r7, #0]
 800defa:	781b      	ldrb	r3, [r3, #0]
 800defc:	009b      	lsls	r3, r3, #2
 800defe:	4413      	add	r3, r2
 800df00:	881b      	ldrh	r3, [r3, #0]
 800df02:	b29b      	uxth	r3, r3
 800df04:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800df08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df0c:	843b      	strh	r3, [r7, #32]
 800df0e:	687a      	ldr	r2, [r7, #4]
 800df10:	683b      	ldr	r3, [r7, #0]
 800df12:	781b      	ldrb	r3, [r3, #0]
 800df14:	009b      	lsls	r3, r3, #2
 800df16:	441a      	add	r2, r3
 800df18:	8c3b      	ldrh	r3, [r7, #32]
 800df1a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800df1e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800df22:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800df26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df2a:	b29b      	uxth	r3, r3
 800df2c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800df2e:	687a      	ldr	r2, [r7, #4]
 800df30:	683b      	ldr	r3, [r7, #0]
 800df32:	781b      	ldrb	r3, [r3, #0]
 800df34:	009b      	lsls	r3, r3, #2
 800df36:	4413      	add	r3, r2
 800df38:	881b      	ldrh	r3, [r3, #0]
 800df3a:	b29b      	uxth	r3, r3
 800df3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800df40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df44:	83fb      	strh	r3, [r7, #30]
 800df46:	8bfb      	ldrh	r3, [r7, #30]
 800df48:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800df4c:	83fb      	strh	r3, [r7, #30]
 800df4e:	8bfb      	ldrh	r3, [r7, #30]
 800df50:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800df54:	83fb      	strh	r3, [r7, #30]
 800df56:	687a      	ldr	r2, [r7, #4]
 800df58:	683b      	ldr	r3, [r7, #0]
 800df5a:	781b      	ldrb	r3, [r3, #0]
 800df5c:	009b      	lsls	r3, r3, #2
 800df5e:	441a      	add	r2, r3
 800df60:	8bfb      	ldrh	r3, [r7, #30]
 800df62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800df66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800df6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800df6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df72:	b29b      	uxth	r3, r3
 800df74:	8013      	strh	r3, [r2, #0]
 800df76:	e1c9      	b.n	800e30c <USB_ActivateEndpoint+0x718>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800df78:	683b      	ldr	r3, [r7, #0]
 800df7a:	78db      	ldrb	r3, [r3, #3]
 800df7c:	2b02      	cmp	r3, #2
 800df7e:	d11e      	bne.n	800dfbe <USB_ActivateEndpoint+0x3ca>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800df80:	687a      	ldr	r2, [r7, #4]
 800df82:	683b      	ldr	r3, [r7, #0]
 800df84:	781b      	ldrb	r3, [r3, #0]
 800df86:	009b      	lsls	r3, r3, #2
 800df88:	4413      	add	r3, r2
 800df8a:	881b      	ldrh	r3, [r3, #0]
 800df8c:	b29b      	uxth	r3, r3
 800df8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800df92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df96:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800df9a:	687a      	ldr	r2, [r7, #4]
 800df9c:	683b      	ldr	r3, [r7, #0]
 800df9e:	781b      	ldrb	r3, [r3, #0]
 800dfa0:	009b      	lsls	r3, r3, #2
 800dfa2:	441a      	add	r2, r3
 800dfa4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800dfa8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dfac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dfb0:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800dfb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dfb8:	b29b      	uxth	r3, r3
 800dfba:	8013      	strh	r3, [r2, #0]
 800dfbc:	e01d      	b.n	800dffa <USB_ActivateEndpoint+0x406>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800dfbe:	687a      	ldr	r2, [r7, #4]
 800dfc0:	683b      	ldr	r3, [r7, #0]
 800dfc2:	781b      	ldrb	r3, [r3, #0]
 800dfc4:	009b      	lsls	r3, r3, #2
 800dfc6:	4413      	add	r3, r2
 800dfc8:	881b      	ldrh	r3, [r3, #0]
 800dfca:	b29b      	uxth	r3, r3
 800dfcc:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800dfd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dfd4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800dfd8:	687a      	ldr	r2, [r7, #4]
 800dfda:	683b      	ldr	r3, [r7, #0]
 800dfdc:	781b      	ldrb	r3, [r3, #0]
 800dfde:	009b      	lsls	r3, r3, #2
 800dfe0:	441a      	add	r2, r3
 800dfe2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800dfe6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dfea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dfee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dff2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dff6:	b29b      	uxth	r3, r3
 800dff8:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e004:	b29b      	uxth	r3, r3
 800e006:	461a      	mov	r2, r3
 800e008:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e00a:	4413      	add	r3, r2
 800e00c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	781b      	ldrb	r3, [r3, #0]
 800e012:	00da      	lsls	r2, r3, #3
 800e014:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e016:	4413      	add	r3, r2
 800e018:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e01c:	65bb      	str	r3, [r7, #88]	; 0x58
 800e01e:	683b      	ldr	r3, [r7, #0]
 800e020:	891b      	ldrh	r3, [r3, #8]
 800e022:	085b      	lsrs	r3, r3, #1
 800e024:	b29b      	uxth	r3, r3
 800e026:	005b      	lsls	r3, r3, #1
 800e028:	b29a      	uxth	r2, r3
 800e02a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e02c:	801a      	strh	r2, [r3, #0]
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	657b      	str	r3, [r7, #84]	; 0x54
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e038:	b29b      	uxth	r3, r3
 800e03a:	461a      	mov	r2, r3
 800e03c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e03e:	4413      	add	r3, r2
 800e040:	657b      	str	r3, [r7, #84]	; 0x54
 800e042:	683b      	ldr	r3, [r7, #0]
 800e044:	781b      	ldrb	r3, [r3, #0]
 800e046:	00da      	lsls	r2, r3, #3
 800e048:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e04a:	4413      	add	r3, r2
 800e04c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800e050:	653b      	str	r3, [r7, #80]	; 0x50
 800e052:	683b      	ldr	r3, [r7, #0]
 800e054:	895b      	ldrh	r3, [r3, #10]
 800e056:	085b      	lsrs	r3, r3, #1
 800e058:	b29b      	uxth	r3, r3
 800e05a:	005b      	lsls	r3, r3, #1
 800e05c:	b29a      	uxth	r2, r3
 800e05e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e060:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800e062:	683b      	ldr	r3, [r7, #0]
 800e064:	785b      	ldrb	r3, [r3, #1]
 800e066:	2b00      	cmp	r3, #0
 800e068:	f040 8093 	bne.w	800e192 <USB_ActivateEndpoint+0x59e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e06c:	687a      	ldr	r2, [r7, #4]
 800e06e:	683b      	ldr	r3, [r7, #0]
 800e070:	781b      	ldrb	r3, [r3, #0]
 800e072:	009b      	lsls	r3, r3, #2
 800e074:	4413      	add	r3, r2
 800e076:	881b      	ldrh	r3, [r3, #0]
 800e078:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800e07c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800e080:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e084:	2b00      	cmp	r3, #0
 800e086:	d01b      	beq.n	800e0c0 <USB_ActivateEndpoint+0x4cc>
 800e088:	687a      	ldr	r2, [r7, #4]
 800e08a:	683b      	ldr	r3, [r7, #0]
 800e08c:	781b      	ldrb	r3, [r3, #0]
 800e08e:	009b      	lsls	r3, r3, #2
 800e090:	4413      	add	r3, r2
 800e092:	881b      	ldrh	r3, [r3, #0]
 800e094:	b29b      	uxth	r3, r3
 800e096:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e09a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e09e:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800e0a0:	687a      	ldr	r2, [r7, #4]
 800e0a2:	683b      	ldr	r3, [r7, #0]
 800e0a4:	781b      	ldrb	r3, [r3, #0]
 800e0a6:	009b      	lsls	r3, r3, #2
 800e0a8:	441a      	add	r2, r3
 800e0aa:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800e0ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e0b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e0b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800e0b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e0bc:	b29b      	uxth	r3, r3
 800e0be:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e0c0:	687a      	ldr	r2, [r7, #4]
 800e0c2:	683b      	ldr	r3, [r7, #0]
 800e0c4:	781b      	ldrb	r3, [r3, #0]
 800e0c6:	009b      	lsls	r3, r3, #2
 800e0c8:	4413      	add	r3, r2
 800e0ca:	881b      	ldrh	r3, [r3, #0]
 800e0cc:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800e0ce:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800e0d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d01b      	beq.n	800e110 <USB_ActivateEndpoint+0x51c>
 800e0d8:	687a      	ldr	r2, [r7, #4]
 800e0da:	683b      	ldr	r3, [r7, #0]
 800e0dc:	781b      	ldrb	r3, [r3, #0]
 800e0de:	009b      	lsls	r3, r3, #2
 800e0e0:	4413      	add	r3, r2
 800e0e2:	881b      	ldrh	r3, [r3, #0]
 800e0e4:	b29b      	uxth	r3, r3
 800e0e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e0ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e0ee:	877b      	strh	r3, [r7, #58]	; 0x3a
 800e0f0:	687a      	ldr	r2, [r7, #4]
 800e0f2:	683b      	ldr	r3, [r7, #0]
 800e0f4:	781b      	ldrb	r3, [r3, #0]
 800e0f6:	009b      	lsls	r3, r3, #2
 800e0f8:	441a      	add	r2, r3
 800e0fa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800e0fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e100:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e104:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e108:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800e10c:	b29b      	uxth	r3, r3
 800e10e:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e110:	687a      	ldr	r2, [r7, #4]
 800e112:	683b      	ldr	r3, [r7, #0]
 800e114:	781b      	ldrb	r3, [r3, #0]
 800e116:	009b      	lsls	r3, r3, #2
 800e118:	4413      	add	r3, r2
 800e11a:	881b      	ldrh	r3, [r3, #0]
 800e11c:	b29b      	uxth	r3, r3
 800e11e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e126:	873b      	strh	r3, [r7, #56]	; 0x38
 800e128:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800e12a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800e12e:	873b      	strh	r3, [r7, #56]	; 0x38
 800e130:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800e132:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800e136:	873b      	strh	r3, [r7, #56]	; 0x38
 800e138:	687a      	ldr	r2, [r7, #4]
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	781b      	ldrb	r3, [r3, #0]
 800e13e:	009b      	lsls	r3, r3, #2
 800e140:	441a      	add	r2, r3
 800e142:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800e144:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e148:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e14c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e150:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e154:	b29b      	uxth	r3, r3
 800e156:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e158:	687a      	ldr	r2, [r7, #4]
 800e15a:	683b      	ldr	r3, [r7, #0]
 800e15c:	781b      	ldrb	r3, [r3, #0]
 800e15e:	009b      	lsls	r3, r3, #2
 800e160:	4413      	add	r3, r2
 800e162:	881b      	ldrh	r3, [r3, #0]
 800e164:	b29b      	uxth	r3, r3
 800e166:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e16a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e16e:	86fb      	strh	r3, [r7, #54]	; 0x36
 800e170:	687a      	ldr	r2, [r7, #4]
 800e172:	683b      	ldr	r3, [r7, #0]
 800e174:	781b      	ldrb	r3, [r3, #0]
 800e176:	009b      	lsls	r3, r3, #2
 800e178:	441a      	add	r2, r3
 800e17a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e17c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e180:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e184:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e18c:	b29b      	uxth	r3, r3
 800e18e:	8013      	strh	r3, [r2, #0]
 800e190:	e0bc      	b.n	800e30c <USB_ActivateEndpoint+0x718>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e192:	687a      	ldr	r2, [r7, #4]
 800e194:	683b      	ldr	r3, [r7, #0]
 800e196:	781b      	ldrb	r3, [r3, #0]
 800e198:	009b      	lsls	r3, r3, #2
 800e19a:	4413      	add	r3, r2
 800e19c:	881b      	ldrh	r3, [r3, #0]
 800e19e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800e1a2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800e1a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d01d      	beq.n	800e1ea <USB_ActivateEndpoint+0x5f6>
 800e1ae:	687a      	ldr	r2, [r7, #4]
 800e1b0:	683b      	ldr	r3, [r7, #0]
 800e1b2:	781b      	ldrb	r3, [r3, #0]
 800e1b4:	009b      	lsls	r3, r3, #2
 800e1b6:	4413      	add	r3, r2
 800e1b8:	881b      	ldrh	r3, [r3, #0]
 800e1ba:	b29b      	uxth	r3, r3
 800e1bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e1c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e1c4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800e1c8:	687a      	ldr	r2, [r7, #4]
 800e1ca:	683b      	ldr	r3, [r7, #0]
 800e1cc:	781b      	ldrb	r3, [r3, #0]
 800e1ce:	009b      	lsls	r3, r3, #2
 800e1d0:	441a      	add	r2, r3
 800e1d2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800e1d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e1da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e1de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800e1e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e1e6:	b29b      	uxth	r3, r3
 800e1e8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e1ea:	687a      	ldr	r2, [r7, #4]
 800e1ec:	683b      	ldr	r3, [r7, #0]
 800e1ee:	781b      	ldrb	r3, [r3, #0]
 800e1f0:	009b      	lsls	r3, r3, #2
 800e1f2:	4413      	add	r3, r2
 800e1f4:	881b      	ldrh	r3, [r3, #0]
 800e1f6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800e1fa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800e1fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e202:	2b00      	cmp	r3, #0
 800e204:	d01d      	beq.n	800e242 <USB_ActivateEndpoint+0x64e>
 800e206:	687a      	ldr	r2, [r7, #4]
 800e208:	683b      	ldr	r3, [r7, #0]
 800e20a:	781b      	ldrb	r3, [r3, #0]
 800e20c:	009b      	lsls	r3, r3, #2
 800e20e:	4413      	add	r3, r2
 800e210:	881b      	ldrh	r3, [r3, #0]
 800e212:	b29b      	uxth	r3, r3
 800e214:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e218:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e21c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800e220:	687a      	ldr	r2, [r7, #4]
 800e222:	683b      	ldr	r3, [r7, #0]
 800e224:	781b      	ldrb	r3, [r3, #0]
 800e226:	009b      	lsls	r3, r3, #2
 800e228:	441a      	add	r2, r3
 800e22a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800e22e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e232:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e236:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e23a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800e23e:	b29b      	uxth	r3, r3
 800e240:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e242:	683b      	ldr	r3, [r7, #0]
 800e244:	78db      	ldrb	r3, [r3, #3]
 800e246:	2b01      	cmp	r3, #1
 800e248:	d024      	beq.n	800e294 <USB_ActivateEndpoint+0x6a0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e24a:	687a      	ldr	r2, [r7, #4]
 800e24c:	683b      	ldr	r3, [r7, #0]
 800e24e:	781b      	ldrb	r3, [r3, #0]
 800e250:	009b      	lsls	r3, r3, #2
 800e252:	4413      	add	r3, r2
 800e254:	881b      	ldrh	r3, [r3, #0]
 800e256:	b29b      	uxth	r3, r3
 800e258:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e25c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e260:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800e264:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800e268:	f083 0320 	eor.w	r3, r3, #32
 800e26c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800e270:	687a      	ldr	r2, [r7, #4]
 800e272:	683b      	ldr	r3, [r7, #0]
 800e274:	781b      	ldrb	r3, [r3, #0]
 800e276:	009b      	lsls	r3, r3, #2
 800e278:	441a      	add	r2, r3
 800e27a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800e27e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e282:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e286:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e28a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e28e:	b29b      	uxth	r3, r3
 800e290:	8013      	strh	r3, [r2, #0]
 800e292:	e01d      	b.n	800e2d0 <USB_ActivateEndpoint+0x6dc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e294:	687a      	ldr	r2, [r7, #4]
 800e296:	683b      	ldr	r3, [r7, #0]
 800e298:	781b      	ldrb	r3, [r3, #0]
 800e29a:	009b      	lsls	r3, r3, #2
 800e29c:	4413      	add	r3, r2
 800e29e:	881b      	ldrh	r3, [r3, #0]
 800e2a0:	b29b      	uxth	r3, r3
 800e2a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e2a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e2aa:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800e2ae:	687a      	ldr	r2, [r7, #4]
 800e2b0:	683b      	ldr	r3, [r7, #0]
 800e2b2:	781b      	ldrb	r3, [r3, #0]
 800e2b4:	009b      	lsls	r3, r3, #2
 800e2b6:	441a      	add	r2, r3
 800e2b8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800e2bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e2c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e2c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e2c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e2cc:	b29b      	uxth	r3, r3
 800e2ce:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e2d0:	687a      	ldr	r2, [r7, #4]
 800e2d2:	683b      	ldr	r3, [r7, #0]
 800e2d4:	781b      	ldrb	r3, [r3, #0]
 800e2d6:	009b      	lsls	r3, r3, #2
 800e2d8:	4413      	add	r3, r2
 800e2da:	881b      	ldrh	r3, [r3, #0]
 800e2dc:	b29b      	uxth	r3, r3
 800e2de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e2e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e2e6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800e2ea:	687a      	ldr	r2, [r7, #4]
 800e2ec:	683b      	ldr	r3, [r7, #0]
 800e2ee:	781b      	ldrb	r3, [r3, #0]
 800e2f0:	009b      	lsls	r3, r3, #2
 800e2f2:	441a      	add	r2, r3
 800e2f4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800e2f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e2fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e300:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e304:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e308:	b29b      	uxth	r3, r3
 800e30a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800e30c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800e310:	4618      	mov	r0, r3
 800e312:	3774      	adds	r7, #116	; 0x74
 800e314:	46bd      	mov	sp, r7
 800e316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e31a:	4770      	bx	lr

0800e31c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e31c:	b480      	push	{r7}
 800e31e:	b08d      	sub	sp, #52	; 0x34
 800e320:	af00      	add	r7, sp, #0
 800e322:	6078      	str	r0, [r7, #4]
 800e324:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800e326:	683b      	ldr	r3, [r7, #0]
 800e328:	7b1b      	ldrb	r3, [r3, #12]
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	f040 808e 	bne.w	800e44c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800e330:	683b      	ldr	r3, [r7, #0]
 800e332:	785b      	ldrb	r3, [r3, #1]
 800e334:	2b00      	cmp	r3, #0
 800e336:	d044      	beq.n	800e3c2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e338:	687a      	ldr	r2, [r7, #4]
 800e33a:	683b      	ldr	r3, [r7, #0]
 800e33c:	781b      	ldrb	r3, [r3, #0]
 800e33e:	009b      	lsls	r3, r3, #2
 800e340:	4413      	add	r3, r2
 800e342:	881b      	ldrh	r3, [r3, #0]
 800e344:	81bb      	strh	r3, [r7, #12]
 800e346:	89bb      	ldrh	r3, [r7, #12]
 800e348:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d01b      	beq.n	800e388 <USB_DeactivateEndpoint+0x6c>
 800e350:	687a      	ldr	r2, [r7, #4]
 800e352:	683b      	ldr	r3, [r7, #0]
 800e354:	781b      	ldrb	r3, [r3, #0]
 800e356:	009b      	lsls	r3, r3, #2
 800e358:	4413      	add	r3, r2
 800e35a:	881b      	ldrh	r3, [r3, #0]
 800e35c:	b29b      	uxth	r3, r3
 800e35e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e362:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e366:	817b      	strh	r3, [r7, #10]
 800e368:	687a      	ldr	r2, [r7, #4]
 800e36a:	683b      	ldr	r3, [r7, #0]
 800e36c:	781b      	ldrb	r3, [r3, #0]
 800e36e:	009b      	lsls	r3, r3, #2
 800e370:	441a      	add	r2, r3
 800e372:	897b      	ldrh	r3, [r7, #10]
 800e374:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e378:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e37c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e380:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800e384:	b29b      	uxth	r3, r3
 800e386:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e388:	687a      	ldr	r2, [r7, #4]
 800e38a:	683b      	ldr	r3, [r7, #0]
 800e38c:	781b      	ldrb	r3, [r3, #0]
 800e38e:	009b      	lsls	r3, r3, #2
 800e390:	4413      	add	r3, r2
 800e392:	881b      	ldrh	r3, [r3, #0]
 800e394:	b29b      	uxth	r3, r3
 800e396:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e39a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e39e:	813b      	strh	r3, [r7, #8]
 800e3a0:	687a      	ldr	r2, [r7, #4]
 800e3a2:	683b      	ldr	r3, [r7, #0]
 800e3a4:	781b      	ldrb	r3, [r3, #0]
 800e3a6:	009b      	lsls	r3, r3, #2
 800e3a8:	441a      	add	r2, r3
 800e3aa:	893b      	ldrh	r3, [r7, #8]
 800e3ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e3b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e3b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e3b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e3bc:	b29b      	uxth	r3, r3
 800e3be:	8013      	strh	r3, [r2, #0]
 800e3c0:	e192      	b.n	800e6e8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e3c2:	687a      	ldr	r2, [r7, #4]
 800e3c4:	683b      	ldr	r3, [r7, #0]
 800e3c6:	781b      	ldrb	r3, [r3, #0]
 800e3c8:	009b      	lsls	r3, r3, #2
 800e3ca:	4413      	add	r3, r2
 800e3cc:	881b      	ldrh	r3, [r3, #0]
 800e3ce:	827b      	strh	r3, [r7, #18]
 800e3d0:	8a7b      	ldrh	r3, [r7, #18]
 800e3d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d01b      	beq.n	800e412 <USB_DeactivateEndpoint+0xf6>
 800e3da:	687a      	ldr	r2, [r7, #4]
 800e3dc:	683b      	ldr	r3, [r7, #0]
 800e3de:	781b      	ldrb	r3, [r3, #0]
 800e3e0:	009b      	lsls	r3, r3, #2
 800e3e2:	4413      	add	r3, r2
 800e3e4:	881b      	ldrh	r3, [r3, #0]
 800e3e6:	b29b      	uxth	r3, r3
 800e3e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e3ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e3f0:	823b      	strh	r3, [r7, #16]
 800e3f2:	687a      	ldr	r2, [r7, #4]
 800e3f4:	683b      	ldr	r3, [r7, #0]
 800e3f6:	781b      	ldrb	r3, [r3, #0]
 800e3f8:	009b      	lsls	r3, r3, #2
 800e3fa:	441a      	add	r2, r3
 800e3fc:	8a3b      	ldrh	r3, [r7, #16]
 800e3fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e402:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e406:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800e40a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e40e:	b29b      	uxth	r3, r3
 800e410:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e412:	687a      	ldr	r2, [r7, #4]
 800e414:	683b      	ldr	r3, [r7, #0]
 800e416:	781b      	ldrb	r3, [r3, #0]
 800e418:	009b      	lsls	r3, r3, #2
 800e41a:	4413      	add	r3, r2
 800e41c:	881b      	ldrh	r3, [r3, #0]
 800e41e:	b29b      	uxth	r3, r3
 800e420:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e424:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e428:	81fb      	strh	r3, [r7, #14]
 800e42a:	687a      	ldr	r2, [r7, #4]
 800e42c:	683b      	ldr	r3, [r7, #0]
 800e42e:	781b      	ldrb	r3, [r3, #0]
 800e430:	009b      	lsls	r3, r3, #2
 800e432:	441a      	add	r2, r3
 800e434:	89fb      	ldrh	r3, [r7, #14]
 800e436:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e43a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e43e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e442:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e446:	b29b      	uxth	r3, r3
 800e448:	8013      	strh	r3, [r2, #0]
 800e44a:	e14d      	b.n	800e6e8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800e44c:	683b      	ldr	r3, [r7, #0]
 800e44e:	785b      	ldrb	r3, [r3, #1]
 800e450:	2b00      	cmp	r3, #0
 800e452:	f040 80a5 	bne.w	800e5a0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e456:	687a      	ldr	r2, [r7, #4]
 800e458:	683b      	ldr	r3, [r7, #0]
 800e45a:	781b      	ldrb	r3, [r3, #0]
 800e45c:	009b      	lsls	r3, r3, #2
 800e45e:	4413      	add	r3, r2
 800e460:	881b      	ldrh	r3, [r3, #0]
 800e462:	843b      	strh	r3, [r7, #32]
 800e464:	8c3b      	ldrh	r3, [r7, #32]
 800e466:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d01b      	beq.n	800e4a6 <USB_DeactivateEndpoint+0x18a>
 800e46e:	687a      	ldr	r2, [r7, #4]
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	781b      	ldrb	r3, [r3, #0]
 800e474:	009b      	lsls	r3, r3, #2
 800e476:	4413      	add	r3, r2
 800e478:	881b      	ldrh	r3, [r3, #0]
 800e47a:	b29b      	uxth	r3, r3
 800e47c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e480:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e484:	83fb      	strh	r3, [r7, #30]
 800e486:	687a      	ldr	r2, [r7, #4]
 800e488:	683b      	ldr	r3, [r7, #0]
 800e48a:	781b      	ldrb	r3, [r3, #0]
 800e48c:	009b      	lsls	r3, r3, #2
 800e48e:	441a      	add	r2, r3
 800e490:	8bfb      	ldrh	r3, [r7, #30]
 800e492:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e496:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e49a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800e49e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e4a2:	b29b      	uxth	r3, r3
 800e4a4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e4a6:	687a      	ldr	r2, [r7, #4]
 800e4a8:	683b      	ldr	r3, [r7, #0]
 800e4aa:	781b      	ldrb	r3, [r3, #0]
 800e4ac:	009b      	lsls	r3, r3, #2
 800e4ae:	4413      	add	r3, r2
 800e4b0:	881b      	ldrh	r3, [r3, #0]
 800e4b2:	83bb      	strh	r3, [r7, #28]
 800e4b4:	8bbb      	ldrh	r3, [r7, #28]
 800e4b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d01b      	beq.n	800e4f6 <USB_DeactivateEndpoint+0x1da>
 800e4be:	687a      	ldr	r2, [r7, #4]
 800e4c0:	683b      	ldr	r3, [r7, #0]
 800e4c2:	781b      	ldrb	r3, [r3, #0]
 800e4c4:	009b      	lsls	r3, r3, #2
 800e4c6:	4413      	add	r3, r2
 800e4c8:	881b      	ldrh	r3, [r3, #0]
 800e4ca:	b29b      	uxth	r3, r3
 800e4cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e4d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e4d4:	837b      	strh	r3, [r7, #26]
 800e4d6:	687a      	ldr	r2, [r7, #4]
 800e4d8:	683b      	ldr	r3, [r7, #0]
 800e4da:	781b      	ldrb	r3, [r3, #0]
 800e4dc:	009b      	lsls	r3, r3, #2
 800e4de:	441a      	add	r2, r3
 800e4e0:	8b7b      	ldrh	r3, [r7, #26]
 800e4e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e4e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e4ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e4ee:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800e4f2:	b29b      	uxth	r3, r3
 800e4f4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800e4f6:	687a      	ldr	r2, [r7, #4]
 800e4f8:	683b      	ldr	r3, [r7, #0]
 800e4fa:	781b      	ldrb	r3, [r3, #0]
 800e4fc:	009b      	lsls	r3, r3, #2
 800e4fe:	4413      	add	r3, r2
 800e500:	881b      	ldrh	r3, [r3, #0]
 800e502:	b29b      	uxth	r3, r3
 800e504:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e508:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e50c:	833b      	strh	r3, [r7, #24]
 800e50e:	687a      	ldr	r2, [r7, #4]
 800e510:	683b      	ldr	r3, [r7, #0]
 800e512:	781b      	ldrb	r3, [r3, #0]
 800e514:	009b      	lsls	r3, r3, #2
 800e516:	441a      	add	r2, r3
 800e518:	8b3b      	ldrh	r3, [r7, #24]
 800e51a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e51e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e522:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e526:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800e52a:	b29b      	uxth	r3, r3
 800e52c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e52e:	687a      	ldr	r2, [r7, #4]
 800e530:	683b      	ldr	r3, [r7, #0]
 800e532:	781b      	ldrb	r3, [r3, #0]
 800e534:	009b      	lsls	r3, r3, #2
 800e536:	4413      	add	r3, r2
 800e538:	881b      	ldrh	r3, [r3, #0]
 800e53a:	b29b      	uxth	r3, r3
 800e53c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e540:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e544:	82fb      	strh	r3, [r7, #22]
 800e546:	687a      	ldr	r2, [r7, #4]
 800e548:	683b      	ldr	r3, [r7, #0]
 800e54a:	781b      	ldrb	r3, [r3, #0]
 800e54c:	009b      	lsls	r3, r3, #2
 800e54e:	441a      	add	r2, r3
 800e550:	8afb      	ldrh	r3, [r7, #22]
 800e552:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e556:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e55a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e55e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e562:	b29b      	uxth	r3, r3
 800e564:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e566:	687a      	ldr	r2, [r7, #4]
 800e568:	683b      	ldr	r3, [r7, #0]
 800e56a:	781b      	ldrb	r3, [r3, #0]
 800e56c:	009b      	lsls	r3, r3, #2
 800e56e:	4413      	add	r3, r2
 800e570:	881b      	ldrh	r3, [r3, #0]
 800e572:	b29b      	uxth	r3, r3
 800e574:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e578:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e57c:	82bb      	strh	r3, [r7, #20]
 800e57e:	687a      	ldr	r2, [r7, #4]
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	781b      	ldrb	r3, [r3, #0]
 800e584:	009b      	lsls	r3, r3, #2
 800e586:	441a      	add	r2, r3
 800e588:	8abb      	ldrh	r3, [r7, #20]
 800e58a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e58e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e592:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e596:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e59a:	b29b      	uxth	r3, r3
 800e59c:	8013      	strh	r3, [r2, #0]
 800e59e:	e0a3      	b.n	800e6e8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e5a0:	687a      	ldr	r2, [r7, #4]
 800e5a2:	683b      	ldr	r3, [r7, #0]
 800e5a4:	781b      	ldrb	r3, [r3, #0]
 800e5a6:	009b      	lsls	r3, r3, #2
 800e5a8:	4413      	add	r3, r2
 800e5aa:	881b      	ldrh	r3, [r3, #0]
 800e5ac:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800e5ae:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800e5b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d01b      	beq.n	800e5f0 <USB_DeactivateEndpoint+0x2d4>
 800e5b8:	687a      	ldr	r2, [r7, #4]
 800e5ba:	683b      	ldr	r3, [r7, #0]
 800e5bc:	781b      	ldrb	r3, [r3, #0]
 800e5be:	009b      	lsls	r3, r3, #2
 800e5c0:	4413      	add	r3, r2
 800e5c2:	881b      	ldrh	r3, [r3, #0]
 800e5c4:	b29b      	uxth	r3, r3
 800e5c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e5ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e5ce:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800e5d0:	687a      	ldr	r2, [r7, #4]
 800e5d2:	683b      	ldr	r3, [r7, #0]
 800e5d4:	781b      	ldrb	r3, [r3, #0]
 800e5d6:	009b      	lsls	r3, r3, #2
 800e5d8:	441a      	add	r2, r3
 800e5da:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e5dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e5e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e5e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800e5e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e5ec:	b29b      	uxth	r3, r3
 800e5ee:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e5f0:	687a      	ldr	r2, [r7, #4]
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	781b      	ldrb	r3, [r3, #0]
 800e5f6:	009b      	lsls	r3, r3, #2
 800e5f8:	4413      	add	r3, r2
 800e5fa:	881b      	ldrh	r3, [r3, #0]
 800e5fc:	857b      	strh	r3, [r7, #42]	; 0x2a
 800e5fe:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800e600:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e604:	2b00      	cmp	r3, #0
 800e606:	d01b      	beq.n	800e640 <USB_DeactivateEndpoint+0x324>
 800e608:	687a      	ldr	r2, [r7, #4]
 800e60a:	683b      	ldr	r3, [r7, #0]
 800e60c:	781b      	ldrb	r3, [r3, #0]
 800e60e:	009b      	lsls	r3, r3, #2
 800e610:	4413      	add	r3, r2
 800e612:	881b      	ldrh	r3, [r3, #0]
 800e614:	b29b      	uxth	r3, r3
 800e616:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e61a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e61e:	853b      	strh	r3, [r7, #40]	; 0x28
 800e620:	687a      	ldr	r2, [r7, #4]
 800e622:	683b      	ldr	r3, [r7, #0]
 800e624:	781b      	ldrb	r3, [r3, #0]
 800e626:	009b      	lsls	r3, r3, #2
 800e628:	441a      	add	r2, r3
 800e62a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e62c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e630:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e634:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e638:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800e63c:	b29b      	uxth	r3, r3
 800e63e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800e640:	687a      	ldr	r2, [r7, #4]
 800e642:	683b      	ldr	r3, [r7, #0]
 800e644:	781b      	ldrb	r3, [r3, #0]
 800e646:	009b      	lsls	r3, r3, #2
 800e648:	4413      	add	r3, r2
 800e64a:	881b      	ldrh	r3, [r3, #0]
 800e64c:	b29b      	uxth	r3, r3
 800e64e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e656:	84fb      	strh	r3, [r7, #38]	; 0x26
 800e658:	687a      	ldr	r2, [r7, #4]
 800e65a:	683b      	ldr	r3, [r7, #0]
 800e65c:	781b      	ldrb	r3, [r3, #0]
 800e65e:	009b      	lsls	r3, r3, #2
 800e660:	441a      	add	r2, r3
 800e662:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800e664:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e668:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e66c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800e670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e674:	b29b      	uxth	r3, r3
 800e676:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e678:	687a      	ldr	r2, [r7, #4]
 800e67a:	683b      	ldr	r3, [r7, #0]
 800e67c:	781b      	ldrb	r3, [r3, #0]
 800e67e:	009b      	lsls	r3, r3, #2
 800e680:	4413      	add	r3, r2
 800e682:	881b      	ldrh	r3, [r3, #0]
 800e684:	b29b      	uxth	r3, r3
 800e686:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e68a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e68e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800e690:	687a      	ldr	r2, [r7, #4]
 800e692:	683b      	ldr	r3, [r7, #0]
 800e694:	781b      	ldrb	r3, [r3, #0]
 800e696:	009b      	lsls	r3, r3, #2
 800e698:	441a      	add	r2, r3
 800e69a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e69c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e6a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e6a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e6a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e6ac:	b29b      	uxth	r3, r3
 800e6ae:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e6b0:	687a      	ldr	r2, [r7, #4]
 800e6b2:	683b      	ldr	r3, [r7, #0]
 800e6b4:	781b      	ldrb	r3, [r3, #0]
 800e6b6:	009b      	lsls	r3, r3, #2
 800e6b8:	4413      	add	r3, r2
 800e6ba:	881b      	ldrh	r3, [r3, #0]
 800e6bc:	b29b      	uxth	r3, r3
 800e6be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e6c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e6c6:	847b      	strh	r3, [r7, #34]	; 0x22
 800e6c8:	687a      	ldr	r2, [r7, #4]
 800e6ca:	683b      	ldr	r3, [r7, #0]
 800e6cc:	781b      	ldrb	r3, [r3, #0]
 800e6ce:	009b      	lsls	r3, r3, #2
 800e6d0:	441a      	add	r2, r3
 800e6d2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e6d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e6d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e6dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e6e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e6e4:	b29b      	uxth	r3, r3
 800e6e6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800e6e8:	2300      	movs	r3, #0
}
 800e6ea:	4618      	mov	r0, r3
 800e6ec:	3734      	adds	r7, #52	; 0x34
 800e6ee:	46bd      	mov	sp, r7
 800e6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f4:	4770      	bx	lr

0800e6f6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e6f6:	b580      	push	{r7, lr}
 800e6f8:	b0c2      	sub	sp, #264	; 0x108
 800e6fa:	af00      	add	r7, sp, #0
 800e6fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e700:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e704:	6018      	str	r0, [r3, #0]
 800e706:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e70a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e70e:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e710:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e714:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	785b      	ldrb	r3, [r3, #1]
 800e71c:	2b01      	cmp	r3, #1
 800e71e:	f040 867b 	bne.w	800f418 <USB_EPStartXfer+0xd22>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800e722:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e726:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	699a      	ldr	r2, [r3, #24]
 800e72e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e732:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	691b      	ldr	r3, [r3, #16]
 800e73a:	429a      	cmp	r2, r3
 800e73c:	d908      	bls.n	800e750 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800e73e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e742:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	691b      	ldr	r3, [r3, #16]
 800e74a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800e74e:	e007      	b.n	800e760 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800e750:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e754:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	699b      	ldr	r3, [r3, #24]
 800e75c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800e760:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e764:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	7b1b      	ldrb	r3, [r3, #12]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d13a      	bne.n	800e7e6 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800e770:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e774:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	6959      	ldr	r1, [r3, #20]
 800e77c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e780:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	88da      	ldrh	r2, [r3, #6]
 800e788:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e78c:	b29b      	uxth	r3, r3
 800e78e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800e792:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800e796:	6800      	ldr	r0, [r0, #0]
 800e798:	f001 fc1d 	bl	800ffd6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e79c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e7a0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	613b      	str	r3, [r7, #16]
 800e7a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e7ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e7b6:	b29b      	uxth	r3, r3
 800e7b8:	461a      	mov	r2, r3
 800e7ba:	693b      	ldr	r3, [r7, #16]
 800e7bc:	4413      	add	r3, r2
 800e7be:	613b      	str	r3, [r7, #16]
 800e7c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e7c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	781b      	ldrb	r3, [r3, #0]
 800e7cc:	00da      	lsls	r2, r3, #3
 800e7ce:	693b      	ldr	r3, [r7, #16]
 800e7d0:	4413      	add	r3, r2
 800e7d2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800e7d6:	60fb      	str	r3, [r7, #12]
 800e7d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e7dc:	b29a      	uxth	r2, r3
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	801a      	strh	r2, [r3, #0]
 800e7e2:	f000 bde3 	b.w	800f3ac <USB_EPStartXfer+0xcb6>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800e7e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e7ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	78db      	ldrb	r3, [r3, #3]
 800e7f2:	2b02      	cmp	r3, #2
 800e7f4:	f040 843a 	bne.w	800f06c <USB_EPStartXfer+0x976>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800e7f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e7fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	6a1a      	ldr	r2, [r3, #32]
 800e804:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e808:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	691b      	ldr	r3, [r3, #16]
 800e810:	429a      	cmp	r2, r3
 800e812:	f240 83b7 	bls.w	800ef84 <USB_EPStartXfer+0x88e>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e816:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e81a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e81e:	681a      	ldr	r2, [r3, #0]
 800e820:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e824:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	781b      	ldrb	r3, [r3, #0]
 800e82c:	009b      	lsls	r3, r3, #2
 800e82e:	4413      	add	r3, r2
 800e830:	881b      	ldrh	r3, [r3, #0]
 800e832:	b29b      	uxth	r3, r3
 800e834:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e838:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e83c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800e840:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e844:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e848:	681a      	ldr	r2, [r3, #0]
 800e84a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e84e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	781b      	ldrb	r3, [r3, #0]
 800e856:	009b      	lsls	r3, r3, #2
 800e858:	441a      	add	r2, r3
 800e85a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800e85e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e862:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e866:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800e86a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e86e:	b29b      	uxth	r3, r3
 800e870:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800e872:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e876:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	6a1a      	ldr	r2, [r3, #32]
 800e87e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e882:	1ad2      	subs	r2, r2, r3
 800e884:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e888:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e890:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e894:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e898:	681a      	ldr	r2, [r3, #0]
 800e89a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e89e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	781b      	ldrb	r3, [r3, #0]
 800e8a6:	009b      	lsls	r3, r3, #2
 800e8a8:	4413      	add	r3, r2
 800e8aa:	881b      	ldrh	r3, [r3, #0]
 800e8ac:	b29b      	uxth	r3, r3
 800e8ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	f000 81b3 	beq.w	800ec1e <USB_EPStartXfer+0x528>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e8b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e8bc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	633b      	str	r3, [r7, #48]	; 0x30
 800e8c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e8c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	785b      	ldrb	r3, [r3, #1]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d16d      	bne.n	800e9b0 <USB_EPStartXfer+0x2ba>
 800e8d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e8d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	62bb      	str	r3, [r7, #40]	; 0x28
 800e8e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e8e4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e8ee:	b29b      	uxth	r3, r3
 800e8f0:	461a      	mov	r2, r3
 800e8f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8f4:	4413      	add	r3, r2
 800e8f6:	62bb      	str	r3, [r7, #40]	; 0x28
 800e8f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e8fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	781b      	ldrb	r3, [r3, #0]
 800e904:	00da      	lsls	r2, r3, #3
 800e906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e908:	4413      	add	r3, r2
 800e90a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800e90e:	627b      	str	r3, [r7, #36]	; 0x24
 800e910:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e914:	2b3e      	cmp	r3, #62	; 0x3e
 800e916:	d91c      	bls.n	800e952 <USB_EPStartXfer+0x25c>
 800e918:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e91c:	095b      	lsrs	r3, r3, #5
 800e91e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800e922:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e926:	f003 031f 	and.w	r3, r3, #31
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d104      	bne.n	800e938 <USB_EPStartXfer+0x242>
 800e92e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800e932:	3b01      	subs	r3, #1
 800e934:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800e938:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800e93c:	b29b      	uxth	r3, r3
 800e93e:	029b      	lsls	r3, r3, #10
 800e940:	b29b      	uxth	r3, r3
 800e942:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e946:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e94a:	b29a      	uxth	r2, r3
 800e94c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e94e:	801a      	strh	r2, [r3, #0]
 800e950:	e053      	b.n	800e9fa <USB_EPStartXfer+0x304>
 800e952:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e956:	2b00      	cmp	r3, #0
 800e958:	d112      	bne.n	800e980 <USB_EPStartXfer+0x28a>
 800e95a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e95c:	881b      	ldrh	r3, [r3, #0]
 800e95e:	b29b      	uxth	r3, r3
 800e960:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800e964:	b29a      	uxth	r2, r3
 800e966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e968:	801a      	strh	r2, [r3, #0]
 800e96a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e96c:	881b      	ldrh	r3, [r3, #0]
 800e96e:	b29b      	uxth	r3, r3
 800e970:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e974:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e978:	b29a      	uxth	r2, r3
 800e97a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e97c:	801a      	strh	r2, [r3, #0]
 800e97e:	e03c      	b.n	800e9fa <USB_EPStartXfer+0x304>
 800e980:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e984:	085b      	lsrs	r3, r3, #1
 800e986:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800e98a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e98e:	f003 0301 	and.w	r3, r3, #1
 800e992:	2b00      	cmp	r3, #0
 800e994:	d004      	beq.n	800e9a0 <USB_EPStartXfer+0x2aa>
 800e996:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800e99a:	3301      	adds	r3, #1
 800e99c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800e9a0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800e9a4:	b29b      	uxth	r3, r3
 800e9a6:	029b      	lsls	r3, r3, #10
 800e9a8:	b29a      	uxth	r2, r3
 800e9aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9ac:	801a      	strh	r2, [r3, #0]
 800e9ae:	e024      	b.n	800e9fa <USB_EPStartXfer+0x304>
 800e9b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e9b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	785b      	ldrb	r3, [r3, #1]
 800e9bc:	2b01      	cmp	r3, #1
 800e9be:	d11c      	bne.n	800e9fa <USB_EPStartXfer+0x304>
 800e9c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e9c4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e9ce:	b29b      	uxth	r3, r3
 800e9d0:	461a      	mov	r2, r3
 800e9d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9d4:	4413      	add	r3, r2
 800e9d6:	633b      	str	r3, [r7, #48]	; 0x30
 800e9d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e9dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e9e0:	681b      	ldr	r3, [r3, #0]
 800e9e2:	781b      	ldrb	r3, [r3, #0]
 800e9e4:	00da      	lsls	r2, r3, #3
 800e9e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9e8:	4413      	add	r3, r2
 800e9ea:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800e9ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e9f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e9f4:	b29a      	uxth	r2, r3
 800e9f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9f8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800e9fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e9fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	895b      	ldrh	r3, [r3, #10]
 800ea06:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ea0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea0e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ea12:	681b      	ldr	r3, [r3, #0]
 800ea14:	6959      	ldr	r1, [r3, #20]
 800ea16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ea1a:	b29b      	uxth	r3, r3
 800ea1c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ea20:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800ea24:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800ea28:	6800      	ldr	r0, [r0, #0]
 800ea2a:	f001 fad4 	bl	800ffd6 <USB_WritePMA>
            ep->xfer_buff += len;
 800ea2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	695a      	ldr	r2, [r3, #20]
 800ea3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ea3e:	441a      	add	r2, r3
 800ea40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ea4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	6a1a      	ldr	r2, [r3, #32]
 800ea58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	691b      	ldr	r3, [r3, #16]
 800ea64:	429a      	cmp	r2, r3
 800ea66:	d90f      	bls.n	800ea88 <USB_EPStartXfer+0x392>
            {
              ep->xfer_len_db -= len;
 800ea68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	6a1a      	ldr	r2, [r3, #32]
 800ea74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ea78:	1ad2      	subs	r2, r2, r3
 800ea7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	621a      	str	r2, [r3, #32]
 800ea86:	e00e      	b.n	800eaa6 <USB_EPStartXfer+0x3b0>
            }
            else
            {
              len = ep->xfer_len_db;
 800ea88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	6a1b      	ldr	r3, [r3, #32]
 800ea94:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800ea98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea9c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	2200      	movs	r2, #0
 800eaa4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800eaa6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eaaa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	785b      	ldrb	r3, [r3, #1]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d16d      	bne.n	800eb92 <USB_EPStartXfer+0x49c>
 800eab6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eaba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	61bb      	str	r3, [r7, #24]
 800eac2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eac6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ead0:	b29b      	uxth	r3, r3
 800ead2:	461a      	mov	r2, r3
 800ead4:	69bb      	ldr	r3, [r7, #24]
 800ead6:	4413      	add	r3, r2
 800ead8:	61bb      	str	r3, [r7, #24]
 800eada:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eade:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	781b      	ldrb	r3, [r3, #0]
 800eae6:	00da      	lsls	r2, r3, #3
 800eae8:	69bb      	ldr	r3, [r7, #24]
 800eaea:	4413      	add	r3, r2
 800eaec:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800eaf0:	617b      	str	r3, [r7, #20]
 800eaf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eaf6:	2b3e      	cmp	r3, #62	; 0x3e
 800eaf8:	d91c      	bls.n	800eb34 <USB_EPStartXfer+0x43e>
 800eafa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eafe:	095b      	lsrs	r3, r3, #5
 800eb00:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800eb04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eb08:	f003 031f 	and.w	r3, r3, #31
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d104      	bne.n	800eb1a <USB_EPStartXfer+0x424>
 800eb10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800eb14:	3b01      	subs	r3, #1
 800eb16:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800eb1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800eb1e:	b29b      	uxth	r3, r3
 800eb20:	029b      	lsls	r3, r3, #10
 800eb22:	b29b      	uxth	r3, r3
 800eb24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eb28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eb2c:	b29a      	uxth	r2, r3
 800eb2e:	697b      	ldr	r3, [r7, #20]
 800eb30:	801a      	strh	r2, [r3, #0]
 800eb32:	e059      	b.n	800ebe8 <USB_EPStartXfer+0x4f2>
 800eb34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d112      	bne.n	800eb62 <USB_EPStartXfer+0x46c>
 800eb3c:	697b      	ldr	r3, [r7, #20]
 800eb3e:	881b      	ldrh	r3, [r3, #0]
 800eb40:	b29b      	uxth	r3, r3
 800eb42:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800eb46:	b29a      	uxth	r2, r3
 800eb48:	697b      	ldr	r3, [r7, #20]
 800eb4a:	801a      	strh	r2, [r3, #0]
 800eb4c:	697b      	ldr	r3, [r7, #20]
 800eb4e:	881b      	ldrh	r3, [r3, #0]
 800eb50:	b29b      	uxth	r3, r3
 800eb52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eb56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eb5a:	b29a      	uxth	r2, r3
 800eb5c:	697b      	ldr	r3, [r7, #20]
 800eb5e:	801a      	strh	r2, [r3, #0]
 800eb60:	e042      	b.n	800ebe8 <USB_EPStartXfer+0x4f2>
 800eb62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eb66:	085b      	lsrs	r3, r3, #1
 800eb68:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800eb6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eb70:	f003 0301 	and.w	r3, r3, #1
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d004      	beq.n	800eb82 <USB_EPStartXfer+0x48c>
 800eb78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800eb7c:	3301      	adds	r3, #1
 800eb7e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800eb82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800eb86:	b29b      	uxth	r3, r3
 800eb88:	029b      	lsls	r3, r3, #10
 800eb8a:	b29a      	uxth	r2, r3
 800eb8c:	697b      	ldr	r3, [r7, #20]
 800eb8e:	801a      	strh	r2, [r3, #0]
 800eb90:	e02a      	b.n	800ebe8 <USB_EPStartXfer+0x4f2>
 800eb92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eb96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	785b      	ldrb	r3, [r3, #1]
 800eb9e:	2b01      	cmp	r3, #1
 800eba0:	d122      	bne.n	800ebe8 <USB_EPStartXfer+0x4f2>
 800eba2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eba6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	623b      	str	r3, [r7, #32]
 800ebae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ebb2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ebbc:	b29b      	uxth	r3, r3
 800ebbe:	461a      	mov	r2, r3
 800ebc0:	6a3b      	ldr	r3, [r7, #32]
 800ebc2:	4413      	add	r3, r2
 800ebc4:	623b      	str	r3, [r7, #32]
 800ebc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ebca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	781b      	ldrb	r3, [r3, #0]
 800ebd2:	00da      	lsls	r2, r3, #3
 800ebd4:	6a3b      	ldr	r3, [r7, #32]
 800ebd6:	4413      	add	r3, r2
 800ebd8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800ebdc:	61fb      	str	r3, [r7, #28]
 800ebde:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ebe2:	b29a      	uxth	r2, r3
 800ebe4:	69fb      	ldr	r3, [r7, #28]
 800ebe6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ebe8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ebec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ebf0:	681b      	ldr	r3, [r3, #0]
 800ebf2:	891b      	ldrh	r3, [r3, #8]
 800ebf4:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ebf8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ebfc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	6959      	ldr	r1, [r3, #20]
 800ec04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ec08:	b29b      	uxth	r3, r3
 800ec0a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ec0e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800ec12:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800ec16:	6800      	ldr	r0, [r0, #0]
 800ec18:	f001 f9dd 	bl	800ffd6 <USB_WritePMA>
 800ec1c:	e3c6      	b.n	800f3ac <USB_EPStartXfer+0xcb6>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ec1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ec22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	785b      	ldrb	r3, [r3, #1]
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d16d      	bne.n	800ed0a <USB_EPStartXfer+0x614>
 800ec2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ec32:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	64bb      	str	r3, [r7, #72]	; 0x48
 800ec3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ec3e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ec48:	b29b      	uxth	r3, r3
 800ec4a:	461a      	mov	r2, r3
 800ec4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ec4e:	4413      	add	r3, r2
 800ec50:	64bb      	str	r3, [r7, #72]	; 0x48
 800ec52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ec56:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	781b      	ldrb	r3, [r3, #0]
 800ec5e:	00da      	lsls	r2, r3, #3
 800ec60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ec62:	4413      	add	r3, r2
 800ec64:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800ec68:	647b      	str	r3, [r7, #68]	; 0x44
 800ec6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ec6e:	2b3e      	cmp	r3, #62	; 0x3e
 800ec70:	d91c      	bls.n	800ecac <USB_EPStartXfer+0x5b6>
 800ec72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ec76:	095b      	lsrs	r3, r3, #5
 800ec78:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ec7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ec80:	f003 031f 	and.w	r3, r3, #31
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d104      	bne.n	800ec92 <USB_EPStartXfer+0x59c>
 800ec88:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ec8c:	3b01      	subs	r3, #1
 800ec8e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ec92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ec96:	b29b      	uxth	r3, r3
 800ec98:	029b      	lsls	r3, r3, #10
 800ec9a:	b29b      	uxth	r3, r3
 800ec9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eca0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eca4:	b29a      	uxth	r2, r3
 800eca6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eca8:	801a      	strh	r2, [r3, #0]
 800ecaa:	e059      	b.n	800ed60 <USB_EPStartXfer+0x66a>
 800ecac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d112      	bne.n	800ecda <USB_EPStartXfer+0x5e4>
 800ecb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ecb6:	881b      	ldrh	r3, [r3, #0]
 800ecb8:	b29b      	uxth	r3, r3
 800ecba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ecbe:	b29a      	uxth	r2, r3
 800ecc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ecc2:	801a      	strh	r2, [r3, #0]
 800ecc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ecc6:	881b      	ldrh	r3, [r3, #0]
 800ecc8:	b29b      	uxth	r3, r3
 800ecca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ecce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ecd2:	b29a      	uxth	r2, r3
 800ecd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ecd6:	801a      	strh	r2, [r3, #0]
 800ecd8:	e042      	b.n	800ed60 <USB_EPStartXfer+0x66a>
 800ecda:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ecde:	085b      	lsrs	r3, r3, #1
 800ece0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ece4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ece8:	f003 0301 	and.w	r3, r3, #1
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d004      	beq.n	800ecfa <USB_EPStartXfer+0x604>
 800ecf0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ecf4:	3301      	adds	r3, #1
 800ecf6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ecfa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ecfe:	b29b      	uxth	r3, r3
 800ed00:	029b      	lsls	r3, r3, #10
 800ed02:	b29a      	uxth	r2, r3
 800ed04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed06:	801a      	strh	r2, [r3, #0]
 800ed08:	e02a      	b.n	800ed60 <USB_EPStartXfer+0x66a>
 800ed0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ed0e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	785b      	ldrb	r3, [r3, #1]
 800ed16:	2b01      	cmp	r3, #1
 800ed18:	d122      	bne.n	800ed60 <USB_EPStartXfer+0x66a>
 800ed1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ed1e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	653b      	str	r3, [r7, #80]	; 0x50
 800ed26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ed2a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ed34:	b29b      	uxth	r3, r3
 800ed36:	461a      	mov	r2, r3
 800ed38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ed3a:	4413      	add	r3, r2
 800ed3c:	653b      	str	r3, [r7, #80]	; 0x50
 800ed3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ed42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	781b      	ldrb	r3, [r3, #0]
 800ed4a:	00da      	lsls	r2, r3, #3
 800ed4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ed4e:	4413      	add	r3, r2
 800ed50:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800ed54:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ed56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ed5a:	b29a      	uxth	r2, r3
 800ed5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ed5e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ed60:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ed64:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	891b      	ldrh	r3, [r3, #8]
 800ed6c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ed70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ed74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	6959      	ldr	r1, [r3, #20]
 800ed7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ed80:	b29b      	uxth	r3, r3
 800ed82:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ed86:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800ed8a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800ed8e:	6800      	ldr	r0, [r0, #0]
 800ed90:	f001 f921 	bl	800ffd6 <USB_WritePMA>
            ep->xfer_buff += len;
 800ed94:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ed98:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	695a      	ldr	r2, [r3, #20]
 800eda0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eda4:	441a      	add	r2, r3
 800eda6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800edaa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800edb2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800edb6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	6a1a      	ldr	r2, [r3, #32]
 800edbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800edc2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	691b      	ldr	r3, [r3, #16]
 800edca:	429a      	cmp	r2, r3
 800edcc:	d90f      	bls.n	800edee <USB_EPStartXfer+0x6f8>
            {
              ep->xfer_len_db -= len;
 800edce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800edd2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	6a1a      	ldr	r2, [r3, #32]
 800edda:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800edde:	1ad2      	subs	r2, r2, r3
 800ede0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ede4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	621a      	str	r2, [r3, #32]
 800edec:	e00e      	b.n	800ee0c <USB_EPStartXfer+0x716>
            }
            else
            {
              len = ep->xfer_len_db;
 800edee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800edf2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	6a1b      	ldr	r3, [r3, #32]
 800edfa:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800edfe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee02:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	2200      	movs	r2, #0
 800ee0a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ee0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee10:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	643b      	str	r3, [r7, #64]	; 0x40
 800ee18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	785b      	ldrb	r3, [r3, #1]
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d16d      	bne.n	800ef04 <USB_EPStartXfer+0x80e>
 800ee28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee2c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	63bb      	str	r3, [r7, #56]	; 0x38
 800ee34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee38:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ee42:	b29b      	uxth	r3, r3
 800ee44:	461a      	mov	r2, r3
 800ee46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee48:	4413      	add	r3, r2
 800ee4a:	63bb      	str	r3, [r7, #56]	; 0x38
 800ee4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	781b      	ldrb	r3, [r3, #0]
 800ee58:	00da      	lsls	r2, r3, #3
 800ee5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee5c:	4413      	add	r3, r2
 800ee5e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ee62:	637b      	str	r3, [r7, #52]	; 0x34
 800ee64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ee68:	2b3e      	cmp	r3, #62	; 0x3e
 800ee6a:	d91c      	bls.n	800eea6 <USB_EPStartXfer+0x7b0>
 800ee6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ee70:	095b      	lsrs	r3, r3, #5
 800ee72:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ee76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ee7a:	f003 031f 	and.w	r3, r3, #31
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d104      	bne.n	800ee8c <USB_EPStartXfer+0x796>
 800ee82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ee86:	3b01      	subs	r3, #1
 800ee88:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ee8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ee90:	b29b      	uxth	r3, r3
 800ee92:	029b      	lsls	r3, r3, #10
 800ee94:	b29b      	uxth	r3, r3
 800ee96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ee9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ee9e:	b29a      	uxth	r2, r3
 800eea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eea2:	801a      	strh	r2, [r3, #0]
 800eea4:	e053      	b.n	800ef4e <USB_EPStartXfer+0x858>
 800eea6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d112      	bne.n	800eed4 <USB_EPStartXfer+0x7de>
 800eeae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eeb0:	881b      	ldrh	r3, [r3, #0]
 800eeb2:	b29b      	uxth	r3, r3
 800eeb4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800eeb8:	b29a      	uxth	r2, r3
 800eeba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eebc:	801a      	strh	r2, [r3, #0]
 800eebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eec0:	881b      	ldrh	r3, [r3, #0]
 800eec2:	b29b      	uxth	r3, r3
 800eec4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eec8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eecc:	b29a      	uxth	r2, r3
 800eece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eed0:	801a      	strh	r2, [r3, #0]
 800eed2:	e03c      	b.n	800ef4e <USB_EPStartXfer+0x858>
 800eed4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eed8:	085b      	lsrs	r3, r3, #1
 800eeda:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800eede:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eee2:	f003 0301 	and.w	r3, r3, #1
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d004      	beq.n	800eef4 <USB_EPStartXfer+0x7fe>
 800eeea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800eeee:	3301      	adds	r3, #1
 800eef0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800eef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800eef8:	b29b      	uxth	r3, r3
 800eefa:	029b      	lsls	r3, r3, #10
 800eefc:	b29a      	uxth	r2, r3
 800eefe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ef00:	801a      	strh	r2, [r3, #0]
 800ef02:	e024      	b.n	800ef4e <USB_EPStartXfer+0x858>
 800ef04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	785b      	ldrb	r3, [r3, #1]
 800ef10:	2b01      	cmp	r3, #1
 800ef12:	d11c      	bne.n	800ef4e <USB_EPStartXfer+0x858>
 800ef14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef18:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ef22:	b29b      	uxth	r3, r3
 800ef24:	461a      	mov	r2, r3
 800ef26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef28:	4413      	add	r3, r2
 800ef2a:	643b      	str	r3, [r7, #64]	; 0x40
 800ef2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	781b      	ldrb	r3, [r3, #0]
 800ef38:	00da      	lsls	r2, r3, #3
 800ef3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef3c:	4413      	add	r3, r2
 800ef3e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ef42:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ef44:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ef48:	b29a      	uxth	r2, r3
 800ef4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef4c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ef4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef52:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	895b      	ldrh	r3, [r3, #10]
 800ef5a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ef5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef62:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	6959      	ldr	r1, [r3, #20]
 800ef6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ef6e:	b29b      	uxth	r3, r3
 800ef70:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ef74:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800ef78:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800ef7c:	6800      	ldr	r0, [r0, #0]
 800ef7e:	f001 f82a 	bl	800ffd6 <USB_WritePMA>
 800ef82:	e213      	b.n	800f3ac <USB_EPStartXfer+0xcb6>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800ef84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	6a1b      	ldr	r3, [r3, #32]
 800ef90:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800ef94:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef98:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ef9c:	681a      	ldr	r2, [r3, #0]
 800ef9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800efa2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	781b      	ldrb	r3, [r3, #0]
 800efaa:	009b      	lsls	r3, r3, #2
 800efac:	4413      	add	r3, r2
 800efae:	881b      	ldrh	r3, [r3, #0]
 800efb0:	b29b      	uxth	r3, r3
 800efb2:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800efb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800efba:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800efbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800efc2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800efc6:	681a      	ldr	r2, [r3, #0]
 800efc8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800efcc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	781b      	ldrb	r3, [r3, #0]
 800efd4:	009b      	lsls	r3, r3, #2
 800efd6:	441a      	add	r2, r3
 800efd8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800efdc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800efe0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800efe4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800efe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800efec:	b29b      	uxth	r3, r3
 800efee:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800eff0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eff4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	65fb      	str	r3, [r7, #92]	; 0x5c
 800effc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f000:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f00a:	b29b      	uxth	r3, r3
 800f00c:	461a      	mov	r2, r3
 800f00e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f010:	4413      	add	r3, r2
 800f012:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f014:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f018:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	781b      	ldrb	r3, [r3, #0]
 800f020:	00da      	lsls	r2, r3, #3
 800f022:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f024:	4413      	add	r3, r2
 800f026:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f02a:	65bb      	str	r3, [r7, #88]	; 0x58
 800f02c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f030:	b29a      	uxth	r2, r3
 800f032:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f034:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f036:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f03a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	891b      	ldrh	r3, [r3, #8]
 800f042:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f046:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f04a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	6959      	ldr	r1, [r3, #20]
 800f052:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f056:	b29b      	uxth	r3, r3
 800f058:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800f05c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800f060:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800f064:	6800      	ldr	r0, [r0, #0]
 800f066:	f000 ffb6 	bl	800ffd6 <USB_WritePMA>
 800f06a:	e19f      	b.n	800f3ac <USB_EPStartXfer+0xcb6>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800f06c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f070:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	6a1a      	ldr	r2, [r3, #32]
 800f078:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f07c:	1ad2      	subs	r2, r2, r3
 800f07e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f082:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800f08a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f08e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f092:	681a      	ldr	r2, [r3, #0]
 800f094:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f098:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f09c:	681b      	ldr	r3, [r3, #0]
 800f09e:	781b      	ldrb	r3, [r3, #0]
 800f0a0:	009b      	lsls	r3, r3, #2
 800f0a2:	4413      	add	r3, r2
 800f0a4:	881b      	ldrh	r3, [r3, #0]
 800f0a6:	b29b      	uxth	r3, r3
 800f0a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	f000 80bc 	beq.w	800f22a <USB_EPStartXfer+0xb34>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f0b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f0b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	673b      	str	r3, [r7, #112]	; 0x70
 800f0be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f0c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	785b      	ldrb	r3, [r3, #1]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d16d      	bne.n	800f1aa <USB_EPStartXfer+0xab4>
 800f0ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f0d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	66bb      	str	r3, [r7, #104]	; 0x68
 800f0da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f0de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f0e8:	b29b      	uxth	r3, r3
 800f0ea:	461a      	mov	r2, r3
 800f0ec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f0ee:	4413      	add	r3, r2
 800f0f0:	66bb      	str	r3, [r7, #104]	; 0x68
 800f0f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f0f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	781b      	ldrb	r3, [r3, #0]
 800f0fe:	00da      	lsls	r2, r3, #3
 800f100:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f102:	4413      	add	r3, r2
 800f104:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f108:	667b      	str	r3, [r7, #100]	; 0x64
 800f10a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f10e:	2b3e      	cmp	r3, #62	; 0x3e
 800f110:	d91c      	bls.n	800f14c <USB_EPStartXfer+0xa56>
 800f112:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f116:	095b      	lsrs	r3, r3, #5
 800f118:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800f11c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f120:	f003 031f 	and.w	r3, r3, #31
 800f124:	2b00      	cmp	r3, #0
 800f126:	d104      	bne.n	800f132 <USB_EPStartXfer+0xa3c>
 800f128:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800f12c:	3b01      	subs	r3, #1
 800f12e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800f132:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800f136:	b29b      	uxth	r3, r3
 800f138:	029b      	lsls	r3, r3, #10
 800f13a:	b29b      	uxth	r3, r3
 800f13c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f140:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f144:	b29a      	uxth	r2, r3
 800f146:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f148:	801a      	strh	r2, [r3, #0]
 800f14a:	e053      	b.n	800f1f4 <USB_EPStartXfer+0xafe>
 800f14c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f150:	2b00      	cmp	r3, #0
 800f152:	d112      	bne.n	800f17a <USB_EPStartXfer+0xa84>
 800f154:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f156:	881b      	ldrh	r3, [r3, #0]
 800f158:	b29b      	uxth	r3, r3
 800f15a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800f15e:	b29a      	uxth	r2, r3
 800f160:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f162:	801a      	strh	r2, [r3, #0]
 800f164:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f166:	881b      	ldrh	r3, [r3, #0]
 800f168:	b29b      	uxth	r3, r3
 800f16a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f16e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f172:	b29a      	uxth	r2, r3
 800f174:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f176:	801a      	strh	r2, [r3, #0]
 800f178:	e03c      	b.n	800f1f4 <USB_EPStartXfer+0xafe>
 800f17a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f17e:	085b      	lsrs	r3, r3, #1
 800f180:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800f184:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f188:	f003 0301 	and.w	r3, r3, #1
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d004      	beq.n	800f19a <USB_EPStartXfer+0xaa4>
 800f190:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800f194:	3301      	adds	r3, #1
 800f196:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800f19a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800f19e:	b29b      	uxth	r3, r3
 800f1a0:	029b      	lsls	r3, r3, #10
 800f1a2:	b29a      	uxth	r2, r3
 800f1a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f1a6:	801a      	strh	r2, [r3, #0]
 800f1a8:	e024      	b.n	800f1f4 <USB_EPStartXfer+0xafe>
 800f1aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f1ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	785b      	ldrb	r3, [r3, #1]
 800f1b6:	2b01      	cmp	r3, #1
 800f1b8:	d11c      	bne.n	800f1f4 <USB_EPStartXfer+0xafe>
 800f1ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f1be:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f1c8:	b29b      	uxth	r3, r3
 800f1ca:	461a      	mov	r2, r3
 800f1cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f1ce:	4413      	add	r3, r2
 800f1d0:	673b      	str	r3, [r7, #112]	; 0x70
 800f1d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f1d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	781b      	ldrb	r3, [r3, #0]
 800f1de:	00da      	lsls	r2, r3, #3
 800f1e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f1e2:	4413      	add	r3, r2
 800f1e4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f1e8:	66fb      	str	r3, [r7, #108]	; 0x6c
 800f1ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f1ee:	b29a      	uxth	r2, r3
 800f1f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f1f2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800f1f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f1f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	895b      	ldrh	r3, [r3, #10]
 800f200:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f204:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f208:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	6959      	ldr	r1, [r3, #20]
 800f210:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f214:	b29b      	uxth	r3, r3
 800f216:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800f21a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800f21e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800f222:	6800      	ldr	r0, [r0, #0]
 800f224:	f000 fed7 	bl	800ffd6 <USB_WritePMA>
 800f228:	e0c0      	b.n	800f3ac <USB_EPStartXfer+0xcb6>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f22a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f22e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	785b      	ldrb	r3, [r3, #1]
 800f236:	2b00      	cmp	r3, #0
 800f238:	d16d      	bne.n	800f316 <USB_EPStartXfer+0xc20>
 800f23a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f23e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f246:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f24a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f254:	b29b      	uxth	r3, r3
 800f256:	461a      	mov	r2, r3
 800f258:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f25a:	4413      	add	r3, r2
 800f25c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f25e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f262:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	781b      	ldrb	r3, [r3, #0]
 800f26a:	00da      	lsls	r2, r3, #3
 800f26c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f26e:	4413      	add	r3, r2
 800f270:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f274:	67bb      	str	r3, [r7, #120]	; 0x78
 800f276:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f27a:	2b3e      	cmp	r3, #62	; 0x3e
 800f27c:	d91c      	bls.n	800f2b8 <USB_EPStartXfer+0xbc2>
 800f27e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f282:	095b      	lsrs	r3, r3, #5
 800f284:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800f288:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f28c:	f003 031f 	and.w	r3, r3, #31
 800f290:	2b00      	cmp	r3, #0
 800f292:	d104      	bne.n	800f29e <USB_EPStartXfer+0xba8>
 800f294:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800f298:	3b01      	subs	r3, #1
 800f29a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800f29e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800f2a2:	b29b      	uxth	r3, r3
 800f2a4:	029b      	lsls	r3, r3, #10
 800f2a6:	b29b      	uxth	r3, r3
 800f2a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f2ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f2b0:	b29a      	uxth	r2, r3
 800f2b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f2b4:	801a      	strh	r2, [r3, #0]
 800f2b6:	e05f      	b.n	800f378 <USB_EPStartXfer+0xc82>
 800f2b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d112      	bne.n	800f2e6 <USB_EPStartXfer+0xbf0>
 800f2c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f2c2:	881b      	ldrh	r3, [r3, #0]
 800f2c4:	b29b      	uxth	r3, r3
 800f2c6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800f2ca:	b29a      	uxth	r2, r3
 800f2cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f2ce:	801a      	strh	r2, [r3, #0]
 800f2d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f2d2:	881b      	ldrh	r3, [r3, #0]
 800f2d4:	b29b      	uxth	r3, r3
 800f2d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f2da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f2de:	b29a      	uxth	r2, r3
 800f2e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f2e2:	801a      	strh	r2, [r3, #0]
 800f2e4:	e048      	b.n	800f378 <USB_EPStartXfer+0xc82>
 800f2e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f2ea:	085b      	lsrs	r3, r3, #1
 800f2ec:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800f2f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f2f4:	f003 0301 	and.w	r3, r3, #1
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d004      	beq.n	800f306 <USB_EPStartXfer+0xc10>
 800f2fc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800f300:	3301      	adds	r3, #1
 800f302:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800f306:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800f30a:	b29b      	uxth	r3, r3
 800f30c:	029b      	lsls	r3, r3, #10
 800f30e:	b29a      	uxth	r2, r3
 800f310:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f312:	801a      	strh	r2, [r3, #0]
 800f314:	e030      	b.n	800f378 <USB_EPStartXfer+0xc82>
 800f316:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f31a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	785b      	ldrb	r3, [r3, #1]
 800f322:	2b01      	cmp	r3, #1
 800f324:	d128      	bne.n	800f378 <USB_EPStartXfer+0xc82>
 800f326:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f32a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800f334:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f338:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f342:	b29b      	uxth	r3, r3
 800f344:	461a      	mov	r2, r3
 800f346:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f34a:	4413      	add	r3, r2
 800f34c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800f350:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f354:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	781b      	ldrb	r3, [r3, #0]
 800f35c:	00da      	lsls	r2, r3, #3
 800f35e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f362:	4413      	add	r3, r2
 800f364:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f368:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800f36c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f370:	b29a      	uxth	r2, r3
 800f372:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800f376:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f378:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f37c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	891b      	ldrh	r3, [r3, #8]
 800f384:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f388:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f38c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	6959      	ldr	r1, [r3, #20]
 800f394:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f398:	b29b      	uxth	r3, r3
 800f39a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800f39e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800f3a2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800f3a6:	6800      	ldr	r0, [r0, #0]
 800f3a8:	f000 fe15 	bl	800ffd6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800f3ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f3b0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f3b4:	681a      	ldr	r2, [r3, #0]
 800f3b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f3ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	781b      	ldrb	r3, [r3, #0]
 800f3c2:	009b      	lsls	r3, r3, #2
 800f3c4:	4413      	add	r3, r2
 800f3c6:	881b      	ldrh	r3, [r3, #0]
 800f3c8:	b29b      	uxth	r3, r3
 800f3ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f3ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f3d2:	817b      	strh	r3, [r7, #10]
 800f3d4:	897b      	ldrh	r3, [r7, #10]
 800f3d6:	f083 0310 	eor.w	r3, r3, #16
 800f3da:	817b      	strh	r3, [r7, #10]
 800f3dc:	897b      	ldrh	r3, [r7, #10]
 800f3de:	f083 0320 	eor.w	r3, r3, #32
 800f3e2:	817b      	strh	r3, [r7, #10]
 800f3e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f3e8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f3ec:	681a      	ldr	r2, [r3, #0]
 800f3ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f3f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	781b      	ldrb	r3, [r3, #0]
 800f3fa:	009b      	lsls	r3, r3, #2
 800f3fc:	441a      	add	r2, r3
 800f3fe:	897b      	ldrh	r3, [r7, #10]
 800f400:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f404:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f408:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f40c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f410:	b29b      	uxth	r3, r3
 800f412:	8013      	strh	r3, [r2, #0]
 800f414:	f000 bc9f 	b.w	800fd56 <USB_EPStartXfer+0x1660>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800f418:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f41c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	7b1b      	ldrb	r3, [r3, #12]
 800f424:	2b00      	cmp	r3, #0
 800f426:	f040 80ae 	bne.w	800f586 <USB_EPStartXfer+0xe90>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800f42a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f42e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	699a      	ldr	r2, [r3, #24]
 800f436:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f43a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	691b      	ldr	r3, [r3, #16]
 800f442:	429a      	cmp	r2, r3
 800f444:	d917      	bls.n	800f476 <USB_EPStartXfer+0xd80>
      {
        len = ep->maxpacket;
 800f446:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f44a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	691b      	ldr	r3, [r3, #16]
 800f452:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800f456:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f45a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	699a      	ldr	r2, [r3, #24]
 800f462:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f466:	1ad2      	subs	r2, r2, r3
 800f468:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f46c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	619a      	str	r2, [r3, #24]
 800f474:	e00e      	b.n	800f494 <USB_EPStartXfer+0xd9e>
      }
      else
      {
        len = ep->xfer_len;
 800f476:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f47a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	699b      	ldr	r3, [r3, #24]
 800f482:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800f486:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f48a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	2200      	movs	r2, #0
 800f492:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800f494:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f498:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800f4a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f4a6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f4b0:	b29b      	uxth	r3, r3
 800f4b2:	461a      	mov	r2, r3
 800f4b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f4b8:	4413      	add	r3, r2
 800f4ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800f4be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f4c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	781b      	ldrb	r3, [r3, #0]
 800f4ca:	00da      	lsls	r2, r3, #3
 800f4cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800f4d0:	4413      	add	r3, r2
 800f4d2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f4d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800f4da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f4de:	2b3e      	cmp	r3, #62	; 0x3e
 800f4e0:	d91d      	bls.n	800f51e <USB_EPStartXfer+0xe28>
 800f4e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f4e6:	095b      	lsrs	r3, r3, #5
 800f4e8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800f4ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f4f0:	f003 031f 	and.w	r3, r3, #31
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d104      	bne.n	800f502 <USB_EPStartXfer+0xe0c>
 800f4f8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f4fc:	3b01      	subs	r3, #1
 800f4fe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800f502:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f506:	b29b      	uxth	r3, r3
 800f508:	029b      	lsls	r3, r3, #10
 800f50a:	b29b      	uxth	r3, r3
 800f50c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f510:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f514:	b29a      	uxth	r2, r3
 800f516:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f51a:	801a      	strh	r2, [r3, #0]
 800f51c:	e3e1      	b.n	800fce2 <USB_EPStartXfer+0x15ec>
 800f51e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f522:	2b00      	cmp	r3, #0
 800f524:	d116      	bne.n	800f554 <USB_EPStartXfer+0xe5e>
 800f526:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f52a:	881b      	ldrh	r3, [r3, #0]
 800f52c:	b29b      	uxth	r3, r3
 800f52e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800f532:	b29a      	uxth	r2, r3
 800f534:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f538:	801a      	strh	r2, [r3, #0]
 800f53a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f53e:	881b      	ldrh	r3, [r3, #0]
 800f540:	b29b      	uxth	r3, r3
 800f542:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f546:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f54a:	b29a      	uxth	r2, r3
 800f54c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f550:	801a      	strh	r2, [r3, #0]
 800f552:	e3c6      	b.n	800fce2 <USB_EPStartXfer+0x15ec>
 800f554:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f558:	085b      	lsrs	r3, r3, #1
 800f55a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800f55e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f562:	f003 0301 	and.w	r3, r3, #1
 800f566:	2b00      	cmp	r3, #0
 800f568:	d004      	beq.n	800f574 <USB_EPStartXfer+0xe7e>
 800f56a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f56e:	3301      	adds	r3, #1
 800f570:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800f574:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800f578:	b29b      	uxth	r3, r3
 800f57a:	029b      	lsls	r3, r3, #10
 800f57c:	b29a      	uxth	r2, r3
 800f57e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f582:	801a      	strh	r2, [r3, #0]
 800f584:	e3ad      	b.n	800fce2 <USB_EPStartXfer+0x15ec>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800f586:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f58a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	78db      	ldrb	r3, [r3, #3]
 800f592:	2b02      	cmp	r3, #2
 800f594:	f040 8200 	bne.w	800f998 <USB_EPStartXfer+0x12a2>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800f598:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f59c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	785b      	ldrb	r3, [r3, #1]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	f040 8091 	bne.w	800f6cc <USB_EPStartXfer+0xfd6>
 800f5aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f5ae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800f5b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f5bc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f5c6:	b29b      	uxth	r3, r3
 800f5c8:	461a      	mov	r2, r3
 800f5ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f5ce:	4413      	add	r3, r2
 800f5d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800f5d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f5d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	781b      	ldrb	r3, [r3, #0]
 800f5e0:	00da      	lsls	r2, r3, #3
 800f5e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f5e6:	4413      	add	r3, r2
 800f5e8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f5ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800f5f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f5f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	691b      	ldr	r3, [r3, #16]
 800f5fc:	2b3e      	cmp	r3, #62	; 0x3e
 800f5fe:	d925      	bls.n	800f64c <USB_EPStartXfer+0xf56>
 800f600:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f604:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	691b      	ldr	r3, [r3, #16]
 800f60c:	095b      	lsrs	r3, r3, #5
 800f60e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800f612:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f616:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	691b      	ldr	r3, [r3, #16]
 800f61e:	f003 031f 	and.w	r3, r3, #31
 800f622:	2b00      	cmp	r3, #0
 800f624:	d104      	bne.n	800f630 <USB_EPStartXfer+0xf3a>
 800f626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f62a:	3b01      	subs	r3, #1
 800f62c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800f630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f634:	b29b      	uxth	r3, r3
 800f636:	029b      	lsls	r3, r3, #10
 800f638:	b29b      	uxth	r3, r3
 800f63a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f63e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f642:	b29a      	uxth	r2, r3
 800f644:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f648:	801a      	strh	r2, [r3, #0]
 800f64a:	e074      	b.n	800f736 <USB_EPStartXfer+0x1040>
 800f64c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f650:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	691b      	ldr	r3, [r3, #16]
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d116      	bne.n	800f68a <USB_EPStartXfer+0xf94>
 800f65c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f660:	881b      	ldrh	r3, [r3, #0]
 800f662:	b29b      	uxth	r3, r3
 800f664:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800f668:	b29a      	uxth	r2, r3
 800f66a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f66e:	801a      	strh	r2, [r3, #0]
 800f670:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f674:	881b      	ldrh	r3, [r3, #0]
 800f676:	b29b      	uxth	r3, r3
 800f678:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f67c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f680:	b29a      	uxth	r2, r3
 800f682:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f686:	801a      	strh	r2, [r3, #0]
 800f688:	e055      	b.n	800f736 <USB_EPStartXfer+0x1040>
 800f68a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f68e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	691b      	ldr	r3, [r3, #16]
 800f696:	085b      	lsrs	r3, r3, #1
 800f698:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800f69c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f6a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	691b      	ldr	r3, [r3, #16]
 800f6a8:	f003 0301 	and.w	r3, r3, #1
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d004      	beq.n	800f6ba <USB_EPStartXfer+0xfc4>
 800f6b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f6b4:	3301      	adds	r3, #1
 800f6b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800f6ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f6be:	b29b      	uxth	r3, r3
 800f6c0:	029b      	lsls	r3, r3, #10
 800f6c2:	b29a      	uxth	r2, r3
 800f6c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f6c8:	801a      	strh	r2, [r3, #0]
 800f6ca:	e034      	b.n	800f736 <USB_EPStartXfer+0x1040>
 800f6cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f6d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	785b      	ldrb	r3, [r3, #1]
 800f6d8:	2b01      	cmp	r3, #1
 800f6da:	d12c      	bne.n	800f736 <USB_EPStartXfer+0x1040>
 800f6dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f6e0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800f6ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f6ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f6f8:	b29b      	uxth	r3, r3
 800f6fa:	461a      	mov	r2, r3
 800f6fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800f700:	4413      	add	r3, r2
 800f702:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800f706:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f70a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	781b      	ldrb	r3, [r3, #0]
 800f712:	00da      	lsls	r2, r3, #3
 800f714:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800f718:	4413      	add	r3, r2
 800f71a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f71e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800f722:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f726:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	691b      	ldr	r3, [r3, #16]
 800f72e:	b29a      	uxth	r2, r3
 800f730:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800f734:	801a      	strh	r2, [r3, #0]
 800f736:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f73a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800f744:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f748:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	785b      	ldrb	r3, [r3, #1]
 800f750:	2b00      	cmp	r3, #0
 800f752:	f040 8091 	bne.w	800f878 <USB_EPStartXfer+0x1182>
 800f756:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f75a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800f764:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f768:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f772:	b29b      	uxth	r3, r3
 800f774:	461a      	mov	r2, r3
 800f776:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f77a:	4413      	add	r3, r2
 800f77c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800f780:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f784:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	781b      	ldrb	r3, [r3, #0]
 800f78c:	00da      	lsls	r2, r3, #3
 800f78e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f792:	4413      	add	r3, r2
 800f794:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f798:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800f79c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	691b      	ldr	r3, [r3, #16]
 800f7a8:	2b3e      	cmp	r3, #62	; 0x3e
 800f7aa:	d925      	bls.n	800f7f8 <USB_EPStartXfer+0x1102>
 800f7ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	691b      	ldr	r3, [r3, #16]
 800f7b8:	095b      	lsrs	r3, r3, #5
 800f7ba:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800f7be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f7c6:	681b      	ldr	r3, [r3, #0]
 800f7c8:	691b      	ldr	r3, [r3, #16]
 800f7ca:	f003 031f 	and.w	r3, r3, #31
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d104      	bne.n	800f7dc <USB_EPStartXfer+0x10e6>
 800f7d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f7d6:	3b01      	subs	r3, #1
 800f7d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800f7dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f7e0:	b29b      	uxth	r3, r3
 800f7e2:	029b      	lsls	r3, r3, #10
 800f7e4:	b29b      	uxth	r3, r3
 800f7e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f7ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f7ee:	b29a      	uxth	r2, r3
 800f7f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f7f4:	801a      	strh	r2, [r3, #0]
 800f7f6:	e06d      	b.n	800f8d4 <USB_EPStartXfer+0x11de>
 800f7f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	691b      	ldr	r3, [r3, #16]
 800f804:	2b00      	cmp	r3, #0
 800f806:	d116      	bne.n	800f836 <USB_EPStartXfer+0x1140>
 800f808:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f80c:	881b      	ldrh	r3, [r3, #0]
 800f80e:	b29b      	uxth	r3, r3
 800f810:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800f814:	b29a      	uxth	r2, r3
 800f816:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f81a:	801a      	strh	r2, [r3, #0]
 800f81c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f820:	881b      	ldrh	r3, [r3, #0]
 800f822:	b29b      	uxth	r3, r3
 800f824:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f828:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f82c:	b29a      	uxth	r2, r3
 800f82e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f832:	801a      	strh	r2, [r3, #0]
 800f834:	e04e      	b.n	800f8d4 <USB_EPStartXfer+0x11de>
 800f836:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f83a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	691b      	ldr	r3, [r3, #16]
 800f842:	085b      	lsrs	r3, r3, #1
 800f844:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800f848:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f84c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	691b      	ldr	r3, [r3, #16]
 800f854:	f003 0301 	and.w	r3, r3, #1
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d004      	beq.n	800f866 <USB_EPStartXfer+0x1170>
 800f85c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f860:	3301      	adds	r3, #1
 800f862:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800f866:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f86a:	b29b      	uxth	r3, r3
 800f86c:	029b      	lsls	r3, r3, #10
 800f86e:	b29a      	uxth	r2, r3
 800f870:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f874:	801a      	strh	r2, [r3, #0]
 800f876:	e02d      	b.n	800f8d4 <USB_EPStartXfer+0x11de>
 800f878:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f87c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	785b      	ldrb	r3, [r3, #1]
 800f884:	2b01      	cmp	r3, #1
 800f886:	d125      	bne.n	800f8d4 <USB_EPStartXfer+0x11de>
 800f888:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f88c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f896:	b29b      	uxth	r3, r3
 800f898:	461a      	mov	r2, r3
 800f89a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800f89e:	4413      	add	r3, r2
 800f8a0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800f8a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f8a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	781b      	ldrb	r3, [r3, #0]
 800f8b0:	00da      	lsls	r2, r3, #3
 800f8b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800f8b6:	4413      	add	r3, r2
 800f8b8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f8bc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800f8c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f8c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	691b      	ldr	r3, [r3, #16]
 800f8cc:	b29a      	uxth	r2, r3
 800f8ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800f8d2:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800f8d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f8d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	69db      	ldr	r3, [r3, #28]
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	f000 81fe 	beq.w	800fce2 <USB_EPStartXfer+0x15ec>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800f8e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f8ea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f8ee:	681a      	ldr	r2, [r3, #0]
 800f8f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f8f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	781b      	ldrb	r3, [r3, #0]
 800f8fc:	009b      	lsls	r3, r3, #2
 800f8fe:	4413      	add	r3, r2
 800f900:	881b      	ldrh	r3, [r3, #0]
 800f902:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f906:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800f90a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f90e:	2b00      	cmp	r3, #0
 800f910:	d005      	beq.n	800f91e <USB_EPStartXfer+0x1228>
 800f912:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800f916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d10d      	bne.n	800f93a <USB_EPStartXfer+0x1244>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f91e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800f922:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f926:	2b00      	cmp	r3, #0
 800f928:	f040 81db 	bne.w	800fce2 <USB_EPStartXfer+0x15ec>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f92c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800f930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f934:	2b00      	cmp	r3, #0
 800f936:	f040 81d4 	bne.w	800fce2 <USB_EPStartXfer+0x15ec>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800f93a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f93e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f942:	681a      	ldr	r2, [r3, #0]
 800f944:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f948:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	781b      	ldrb	r3, [r3, #0]
 800f950:	009b      	lsls	r3, r3, #2
 800f952:	4413      	add	r3, r2
 800f954:	881b      	ldrh	r3, [r3, #0]
 800f956:	b29b      	uxth	r3, r3
 800f958:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f95c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f960:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800f964:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f968:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f96c:	681a      	ldr	r2, [r3, #0]
 800f96e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f972:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	781b      	ldrb	r3, [r3, #0]
 800f97a:	009b      	lsls	r3, r3, #2
 800f97c:	441a      	add	r2, r3
 800f97e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800f982:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f986:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f98a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f98e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f992:	b29b      	uxth	r3, r3
 800f994:	8013      	strh	r3, [r2, #0]
 800f996:	e1a4      	b.n	800fce2 <USB_EPStartXfer+0x15ec>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800f998:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f99c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	78db      	ldrb	r3, [r3, #3]
 800f9a4:	2b01      	cmp	r3, #1
 800f9a6:	f040 819a 	bne.w	800fcde <USB_EPStartXfer+0x15e8>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800f9aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f9ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	699a      	ldr	r2, [r3, #24]
 800f9b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f9ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	691b      	ldr	r3, [r3, #16]
 800f9c2:	429a      	cmp	r2, r3
 800f9c4:	d917      	bls.n	800f9f6 <USB_EPStartXfer+0x1300>
        {
          len = ep->maxpacket;
 800f9c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f9ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	691b      	ldr	r3, [r3, #16]
 800f9d2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800f9d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f9da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	699a      	ldr	r2, [r3, #24]
 800f9e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f9e6:	1ad2      	subs	r2, r2, r3
 800f9e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f9ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	619a      	str	r2, [r3, #24]
 800f9f4:	e00e      	b.n	800fa14 <USB_EPStartXfer+0x131e>
        }
        else
        {
          len = ep->xfer_len;
 800f9f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f9fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	699b      	ldr	r3, [r3, #24]
 800fa02:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800fa06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	2200      	movs	r2, #0
 800fa12:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800fa14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	785b      	ldrb	r3, [r3, #1]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d178      	bne.n	800fb16 <USB_EPStartXfer+0x1420>
 800fa24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa28:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800fa32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa36:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fa40:	b29b      	uxth	r3, r3
 800fa42:	461a      	mov	r2, r3
 800fa44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800fa48:	4413      	add	r3, r2
 800fa4a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800fa4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa52:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	781b      	ldrb	r3, [r3, #0]
 800fa5a:	00da      	lsls	r2, r3, #3
 800fa5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800fa60:	4413      	add	r3, r2
 800fa62:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800fa66:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800fa6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fa6e:	2b3e      	cmp	r3, #62	; 0x3e
 800fa70:	d91d      	bls.n	800faae <USB_EPStartXfer+0x13b8>
 800fa72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fa76:	095b      	lsrs	r3, r3, #5
 800fa78:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800fa7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fa80:	f003 031f 	and.w	r3, r3, #31
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d104      	bne.n	800fa92 <USB_EPStartXfer+0x139c>
 800fa88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800fa8c:	3b01      	subs	r3, #1
 800fa8e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800fa92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800fa96:	b29b      	uxth	r3, r3
 800fa98:	029b      	lsls	r3, r3, #10
 800fa9a:	b29b      	uxth	r3, r3
 800fa9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800faa0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800faa4:	b29a      	uxth	r2, r3
 800faa6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800faaa:	801a      	strh	r2, [r3, #0]
 800faac:	e064      	b.n	800fb78 <USB_EPStartXfer+0x1482>
 800faae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d116      	bne.n	800fae4 <USB_EPStartXfer+0x13ee>
 800fab6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800faba:	881b      	ldrh	r3, [r3, #0]
 800fabc:	b29b      	uxth	r3, r3
 800fabe:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800fac2:	b29a      	uxth	r2, r3
 800fac4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800fac8:	801a      	strh	r2, [r3, #0]
 800faca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800face:	881b      	ldrh	r3, [r3, #0]
 800fad0:	b29b      	uxth	r3, r3
 800fad2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fad6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fada:	b29a      	uxth	r2, r3
 800fadc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800fae0:	801a      	strh	r2, [r3, #0]
 800fae2:	e049      	b.n	800fb78 <USB_EPStartXfer+0x1482>
 800fae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fae8:	085b      	lsrs	r3, r3, #1
 800faea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800faee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800faf2:	f003 0301 	and.w	r3, r3, #1
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d004      	beq.n	800fb04 <USB_EPStartXfer+0x140e>
 800fafa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800fafe:	3301      	adds	r3, #1
 800fb00:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800fb04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800fb08:	b29b      	uxth	r3, r3
 800fb0a:	029b      	lsls	r3, r3, #10
 800fb0c:	b29a      	uxth	r2, r3
 800fb0e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800fb12:	801a      	strh	r2, [r3, #0]
 800fb14:	e030      	b.n	800fb78 <USB_EPStartXfer+0x1482>
 800fb16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb1a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	785b      	ldrb	r3, [r3, #1]
 800fb22:	2b01      	cmp	r3, #1
 800fb24:	d128      	bne.n	800fb78 <USB_EPStartXfer+0x1482>
 800fb26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb2a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800fb34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb38:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fb42:	b29b      	uxth	r3, r3
 800fb44:	461a      	mov	r2, r3
 800fb46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800fb4a:	4413      	add	r3, r2
 800fb4c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800fb50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	781b      	ldrb	r3, [r3, #0]
 800fb5c:	00da      	lsls	r2, r3, #3
 800fb5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800fb62:	4413      	add	r3, r2
 800fb64:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800fb68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800fb6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fb70:	b29a      	uxth	r2, r3
 800fb72:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800fb76:	801a      	strh	r2, [r3, #0]
 800fb78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb7c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800fb86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	785b      	ldrb	r3, [r3, #1]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d178      	bne.n	800fc88 <USB_EPStartXfer+0x1592>
 800fb96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb9a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800fba4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fba8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fbb2:	b29b      	uxth	r3, r3
 800fbb4:	461a      	mov	r2, r3
 800fbb6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800fbba:	4413      	add	r3, r2
 800fbbc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800fbc0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fbc4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	781b      	ldrb	r3, [r3, #0]
 800fbcc:	00da      	lsls	r2, r3, #3
 800fbce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800fbd2:	4413      	add	r3, r2
 800fbd4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800fbd8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800fbdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fbe0:	2b3e      	cmp	r3, #62	; 0x3e
 800fbe2:	d91d      	bls.n	800fc20 <USB_EPStartXfer+0x152a>
 800fbe4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fbe8:	095b      	lsrs	r3, r3, #5
 800fbea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800fbee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fbf2:	f003 031f 	and.w	r3, r3, #31
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d104      	bne.n	800fc04 <USB_EPStartXfer+0x150e>
 800fbfa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800fbfe:	3b01      	subs	r3, #1
 800fc00:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800fc04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800fc08:	b29b      	uxth	r3, r3
 800fc0a:	029b      	lsls	r3, r3, #10
 800fc0c:	b29b      	uxth	r3, r3
 800fc0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fc12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fc16:	b29a      	uxth	r2, r3
 800fc18:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800fc1c:	801a      	strh	r2, [r3, #0]
 800fc1e:	e060      	b.n	800fce2 <USB_EPStartXfer+0x15ec>
 800fc20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d116      	bne.n	800fc56 <USB_EPStartXfer+0x1560>
 800fc28:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800fc2c:	881b      	ldrh	r3, [r3, #0]
 800fc2e:	b29b      	uxth	r3, r3
 800fc30:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800fc34:	b29a      	uxth	r2, r3
 800fc36:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800fc3a:	801a      	strh	r2, [r3, #0]
 800fc3c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800fc40:	881b      	ldrh	r3, [r3, #0]
 800fc42:	b29b      	uxth	r3, r3
 800fc44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fc48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fc4c:	b29a      	uxth	r2, r3
 800fc4e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800fc52:	801a      	strh	r2, [r3, #0]
 800fc54:	e045      	b.n	800fce2 <USB_EPStartXfer+0x15ec>
 800fc56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fc5a:	085b      	lsrs	r3, r3, #1
 800fc5c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800fc60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fc64:	f003 0301 	and.w	r3, r3, #1
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d004      	beq.n	800fc76 <USB_EPStartXfer+0x1580>
 800fc6c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800fc70:	3301      	adds	r3, #1
 800fc72:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800fc76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800fc7a:	b29b      	uxth	r3, r3
 800fc7c:	029b      	lsls	r3, r3, #10
 800fc7e:	b29a      	uxth	r2, r3
 800fc80:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800fc84:	801a      	strh	r2, [r3, #0]
 800fc86:	e02c      	b.n	800fce2 <USB_EPStartXfer+0x15ec>
 800fc88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	785b      	ldrb	r3, [r3, #1]
 800fc94:	2b01      	cmp	r3, #1
 800fc96:	d124      	bne.n	800fce2 <USB_EPStartXfer+0x15ec>
 800fc98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc9c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fca6:	b29b      	uxth	r3, r3
 800fca8:	461a      	mov	r2, r3
 800fcaa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800fcae:	4413      	add	r3, r2
 800fcb0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800fcb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fcb8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fcbc:	681b      	ldr	r3, [r3, #0]
 800fcbe:	781b      	ldrb	r3, [r3, #0]
 800fcc0:	00da      	lsls	r2, r3, #3
 800fcc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800fcc6:	4413      	add	r3, r2
 800fcc8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800fccc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800fcd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fcd4:	b29a      	uxth	r2, r3
 800fcd6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800fcda:	801a      	strh	r2, [r3, #0]
 800fcdc:	e001      	b.n	800fce2 <USB_EPStartXfer+0x15ec>
      }
      else
      {
        return HAL_ERROR;
 800fcde:	2301      	movs	r3, #1
 800fce0:	e03a      	b.n	800fd58 <USB_EPStartXfer+0x1662>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800fce2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fce6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fcea:	681a      	ldr	r2, [r3, #0]
 800fcec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fcf0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	781b      	ldrb	r3, [r3, #0]
 800fcf8:	009b      	lsls	r3, r3, #2
 800fcfa:	4413      	add	r3, r2
 800fcfc:	881b      	ldrh	r3, [r3, #0]
 800fcfe:	b29b      	uxth	r3, r3
 800fd00:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800fd04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fd08:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800fd0c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800fd10:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800fd14:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800fd18:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800fd1c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800fd20:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800fd24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fd28:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fd2c:	681a      	ldr	r2, [r3, #0]
 800fd2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fd32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	781b      	ldrb	r3, [r3, #0]
 800fd3a:	009b      	lsls	r3, r3, #2
 800fd3c:	441a      	add	r2, r3
 800fd3e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800fd42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fd46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fd4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fd4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fd52:	b29b      	uxth	r3, r3
 800fd54:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800fd56:	2300      	movs	r3, #0
}
 800fd58:	4618      	mov	r0, r3
 800fd5a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800fd5e:	46bd      	mov	sp, r7
 800fd60:	bd80      	pop	{r7, pc}

0800fd62 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800fd62:	b480      	push	{r7}
 800fd64:	b085      	sub	sp, #20
 800fd66:	af00      	add	r7, sp, #0
 800fd68:	6078      	str	r0, [r7, #4]
 800fd6a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800fd6c:	683b      	ldr	r3, [r7, #0]
 800fd6e:	785b      	ldrb	r3, [r3, #1]
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d020      	beq.n	800fdb6 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800fd74:	687a      	ldr	r2, [r7, #4]
 800fd76:	683b      	ldr	r3, [r7, #0]
 800fd78:	781b      	ldrb	r3, [r3, #0]
 800fd7a:	009b      	lsls	r3, r3, #2
 800fd7c:	4413      	add	r3, r2
 800fd7e:	881b      	ldrh	r3, [r3, #0]
 800fd80:	b29b      	uxth	r3, r3
 800fd82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fd86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fd8a:	81bb      	strh	r3, [r7, #12]
 800fd8c:	89bb      	ldrh	r3, [r7, #12]
 800fd8e:	f083 0310 	eor.w	r3, r3, #16
 800fd92:	81bb      	strh	r3, [r7, #12]
 800fd94:	687a      	ldr	r2, [r7, #4]
 800fd96:	683b      	ldr	r3, [r7, #0]
 800fd98:	781b      	ldrb	r3, [r3, #0]
 800fd9a:	009b      	lsls	r3, r3, #2
 800fd9c:	441a      	add	r2, r3
 800fd9e:	89bb      	ldrh	r3, [r7, #12]
 800fda0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fda4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fda8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fdac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fdb0:	b29b      	uxth	r3, r3
 800fdb2:	8013      	strh	r3, [r2, #0]
 800fdb4:	e01f      	b.n	800fdf6 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800fdb6:	687a      	ldr	r2, [r7, #4]
 800fdb8:	683b      	ldr	r3, [r7, #0]
 800fdba:	781b      	ldrb	r3, [r3, #0]
 800fdbc:	009b      	lsls	r3, r3, #2
 800fdbe:	4413      	add	r3, r2
 800fdc0:	881b      	ldrh	r3, [r3, #0]
 800fdc2:	b29b      	uxth	r3, r3
 800fdc4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800fdc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fdcc:	81fb      	strh	r3, [r7, #14]
 800fdce:	89fb      	ldrh	r3, [r7, #14]
 800fdd0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800fdd4:	81fb      	strh	r3, [r7, #14]
 800fdd6:	687a      	ldr	r2, [r7, #4]
 800fdd8:	683b      	ldr	r3, [r7, #0]
 800fdda:	781b      	ldrb	r3, [r3, #0]
 800fddc:	009b      	lsls	r3, r3, #2
 800fdde:	441a      	add	r2, r3
 800fde0:	89fb      	ldrh	r3, [r7, #14]
 800fde2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fde6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fdea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fdee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fdf2:	b29b      	uxth	r3, r3
 800fdf4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800fdf6:	2300      	movs	r3, #0
}
 800fdf8:	4618      	mov	r0, r3
 800fdfa:	3714      	adds	r7, #20
 800fdfc:	46bd      	mov	sp, r7
 800fdfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe02:	4770      	bx	lr

0800fe04 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800fe04:	b480      	push	{r7}
 800fe06:	b087      	sub	sp, #28
 800fe08:	af00      	add	r7, sp, #0
 800fe0a:	6078      	str	r0, [r7, #4]
 800fe0c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800fe0e:	683b      	ldr	r3, [r7, #0]
 800fe10:	7b1b      	ldrb	r3, [r3, #12]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	f040 809d 	bne.w	800ff52 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800fe18:	683b      	ldr	r3, [r7, #0]
 800fe1a:	785b      	ldrb	r3, [r3, #1]
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d04c      	beq.n	800feba <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800fe20:	687a      	ldr	r2, [r7, #4]
 800fe22:	683b      	ldr	r3, [r7, #0]
 800fe24:	781b      	ldrb	r3, [r3, #0]
 800fe26:	009b      	lsls	r3, r3, #2
 800fe28:	4413      	add	r3, r2
 800fe2a:	881b      	ldrh	r3, [r3, #0]
 800fe2c:	823b      	strh	r3, [r7, #16]
 800fe2e:	8a3b      	ldrh	r3, [r7, #16]
 800fe30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d01b      	beq.n	800fe70 <USB_EPClearStall+0x6c>
 800fe38:	687a      	ldr	r2, [r7, #4]
 800fe3a:	683b      	ldr	r3, [r7, #0]
 800fe3c:	781b      	ldrb	r3, [r3, #0]
 800fe3e:	009b      	lsls	r3, r3, #2
 800fe40:	4413      	add	r3, r2
 800fe42:	881b      	ldrh	r3, [r3, #0]
 800fe44:	b29b      	uxth	r3, r3
 800fe46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fe4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fe4e:	81fb      	strh	r3, [r7, #14]
 800fe50:	687a      	ldr	r2, [r7, #4]
 800fe52:	683b      	ldr	r3, [r7, #0]
 800fe54:	781b      	ldrb	r3, [r3, #0]
 800fe56:	009b      	lsls	r3, r3, #2
 800fe58:	441a      	add	r2, r3
 800fe5a:	89fb      	ldrh	r3, [r7, #14]
 800fe5c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fe60:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fe64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fe68:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800fe6c:	b29b      	uxth	r3, r3
 800fe6e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800fe70:	683b      	ldr	r3, [r7, #0]
 800fe72:	78db      	ldrb	r3, [r3, #3]
 800fe74:	2b01      	cmp	r3, #1
 800fe76:	d06c      	beq.n	800ff52 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800fe78:	687a      	ldr	r2, [r7, #4]
 800fe7a:	683b      	ldr	r3, [r7, #0]
 800fe7c:	781b      	ldrb	r3, [r3, #0]
 800fe7e:	009b      	lsls	r3, r3, #2
 800fe80:	4413      	add	r3, r2
 800fe82:	881b      	ldrh	r3, [r3, #0]
 800fe84:	b29b      	uxth	r3, r3
 800fe86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fe8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fe8e:	81bb      	strh	r3, [r7, #12]
 800fe90:	89bb      	ldrh	r3, [r7, #12]
 800fe92:	f083 0320 	eor.w	r3, r3, #32
 800fe96:	81bb      	strh	r3, [r7, #12]
 800fe98:	687a      	ldr	r2, [r7, #4]
 800fe9a:	683b      	ldr	r3, [r7, #0]
 800fe9c:	781b      	ldrb	r3, [r3, #0]
 800fe9e:	009b      	lsls	r3, r3, #2
 800fea0:	441a      	add	r2, r3
 800fea2:	89bb      	ldrh	r3, [r7, #12]
 800fea4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fea8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800feac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800feb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800feb4:	b29b      	uxth	r3, r3
 800feb6:	8013      	strh	r3, [r2, #0]
 800feb8:	e04b      	b.n	800ff52 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800feba:	687a      	ldr	r2, [r7, #4]
 800febc:	683b      	ldr	r3, [r7, #0]
 800febe:	781b      	ldrb	r3, [r3, #0]
 800fec0:	009b      	lsls	r3, r3, #2
 800fec2:	4413      	add	r3, r2
 800fec4:	881b      	ldrh	r3, [r3, #0]
 800fec6:	82fb      	strh	r3, [r7, #22]
 800fec8:	8afb      	ldrh	r3, [r7, #22]
 800feca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d01b      	beq.n	800ff0a <USB_EPClearStall+0x106>
 800fed2:	687a      	ldr	r2, [r7, #4]
 800fed4:	683b      	ldr	r3, [r7, #0]
 800fed6:	781b      	ldrb	r3, [r3, #0]
 800fed8:	009b      	lsls	r3, r3, #2
 800feda:	4413      	add	r3, r2
 800fedc:	881b      	ldrh	r3, [r3, #0]
 800fede:	b29b      	uxth	r3, r3
 800fee0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fee4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fee8:	82bb      	strh	r3, [r7, #20]
 800feea:	687a      	ldr	r2, [r7, #4]
 800feec:	683b      	ldr	r3, [r7, #0]
 800feee:	781b      	ldrb	r3, [r3, #0]
 800fef0:	009b      	lsls	r3, r3, #2
 800fef2:	441a      	add	r2, r3
 800fef4:	8abb      	ldrh	r3, [r7, #20]
 800fef6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800fefa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800fefe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ff02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ff06:	b29b      	uxth	r3, r3
 800ff08:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ff0a:	687a      	ldr	r2, [r7, #4]
 800ff0c:	683b      	ldr	r3, [r7, #0]
 800ff0e:	781b      	ldrb	r3, [r3, #0]
 800ff10:	009b      	lsls	r3, r3, #2
 800ff12:	4413      	add	r3, r2
 800ff14:	881b      	ldrh	r3, [r3, #0]
 800ff16:	b29b      	uxth	r3, r3
 800ff18:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ff1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ff20:	827b      	strh	r3, [r7, #18]
 800ff22:	8a7b      	ldrh	r3, [r7, #18]
 800ff24:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800ff28:	827b      	strh	r3, [r7, #18]
 800ff2a:	8a7b      	ldrh	r3, [r7, #18]
 800ff2c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ff30:	827b      	strh	r3, [r7, #18]
 800ff32:	687a      	ldr	r2, [r7, #4]
 800ff34:	683b      	ldr	r3, [r7, #0]
 800ff36:	781b      	ldrb	r3, [r3, #0]
 800ff38:	009b      	lsls	r3, r3, #2
 800ff3a:	441a      	add	r2, r3
 800ff3c:	8a7b      	ldrh	r3, [r7, #18]
 800ff3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ff42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ff46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ff4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ff4e:	b29b      	uxth	r3, r3
 800ff50:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800ff52:	2300      	movs	r3, #0
}
 800ff54:	4618      	mov	r0, r3
 800ff56:	371c      	adds	r7, #28
 800ff58:	46bd      	mov	sp, r7
 800ff5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff5e:	4770      	bx	lr

0800ff60 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800ff60:	b480      	push	{r7}
 800ff62:	b083      	sub	sp, #12
 800ff64:	af00      	add	r7, sp, #0
 800ff66:	6078      	str	r0, [r7, #4]
 800ff68:	460b      	mov	r3, r1
 800ff6a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800ff6c:	78fb      	ldrb	r3, [r7, #3]
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d103      	bne.n	800ff7a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	2280      	movs	r2, #128	; 0x80
 800ff76:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800ff7a:	2300      	movs	r3, #0
}
 800ff7c:	4618      	mov	r0, r3
 800ff7e:	370c      	adds	r7, #12
 800ff80:	46bd      	mov	sp, r7
 800ff82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff86:	4770      	bx	lr

0800ff88 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800ff88:	b480      	push	{r7}
 800ff8a:	b083      	sub	sp, #12
 800ff8c:	af00      	add	r7, sp, #0
 800ff8e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ff96:	b29b      	uxth	r3, r3
 800ff98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ff9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ffa0:	b29a      	uxth	r2, r3
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800ffa8:	2300      	movs	r3, #0
}
 800ffaa:	4618      	mov	r0, r3
 800ffac:	370c      	adds	r7, #12
 800ffae:	46bd      	mov	sp, r7
 800ffb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb4:	4770      	bx	lr

0800ffb6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800ffb6:	b480      	push	{r7}
 800ffb8:	b085      	sub	sp, #20
 800ffba:	af00      	add	r7, sp, #0
 800ffbc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800ffc4:	b29b      	uxth	r3, r3
 800ffc6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800ffc8:	68fb      	ldr	r3, [r7, #12]
}
 800ffca:	4618      	mov	r0, r3
 800ffcc:	3714      	adds	r7, #20
 800ffce:	46bd      	mov	sp, r7
 800ffd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffd4:	4770      	bx	lr

0800ffd6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ffd6:	b480      	push	{r7}
 800ffd8:	b08d      	sub	sp, #52	; 0x34
 800ffda:	af00      	add	r7, sp, #0
 800ffdc:	60f8      	str	r0, [r7, #12]
 800ffde:	60b9      	str	r1, [r7, #8]
 800ffe0:	4611      	mov	r1, r2
 800ffe2:	461a      	mov	r2, r3
 800ffe4:	460b      	mov	r3, r1
 800ffe6:	80fb      	strh	r3, [r7, #6]
 800ffe8:	4613      	mov	r3, r2
 800ffea:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800ffec:	88bb      	ldrh	r3, [r7, #4]
 800ffee:	3301      	adds	r3, #1
 800fff0:	085b      	lsrs	r3, r3, #1
 800fff2:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t temp1;
  uint32_t temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800fff8:	68bb      	ldr	r3, [r7, #8]
 800fffa:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800fffc:	88fa      	ldrh	r2, [r7, #6]
 800fffe:	69fb      	ldr	r3, [r7, #28]
 8010000:	4413      	add	r3, r2
 8010002:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8010006:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8010008:	6a3b      	ldr	r3, [r7, #32]
 801000a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801000c:	e01b      	b.n	8010046 <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 801000e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010010:	781b      	ldrb	r3, [r3, #0]
 8010012:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8010014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010016:	3301      	adds	r3, #1
 8010018:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 801001a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801001c:	781b      	ldrb	r3, [r3, #0]
 801001e:	b29b      	uxth	r3, r3
 8010020:	021b      	lsls	r3, r3, #8
 8010022:	b29b      	uxth	r3, r3
 8010024:	461a      	mov	r2, r3
 8010026:	69bb      	ldr	r3, [r7, #24]
 8010028:	4313      	orrs	r3, r2
 801002a:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 801002c:	697b      	ldr	r3, [r7, #20]
 801002e:	b29a      	uxth	r2, r3
 8010030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010032:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8010034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010036:	3302      	adds	r3, #2
 8010038:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 801003a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801003c:	3301      	adds	r3, #1
 801003e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8010040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010042:	3b01      	subs	r3, #1
 8010044:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010048:	2b00      	cmp	r3, #0
 801004a:	d1e0      	bne.n	801000e <USB_WritePMA+0x38>
  }
}
 801004c:	bf00      	nop
 801004e:	bf00      	nop
 8010050:	3734      	adds	r7, #52	; 0x34
 8010052:	46bd      	mov	sp, r7
 8010054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010058:	4770      	bx	lr

0801005a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801005a:	b480      	push	{r7}
 801005c:	b08b      	sub	sp, #44	; 0x2c
 801005e:	af00      	add	r7, sp, #0
 8010060:	60f8      	str	r0, [r7, #12]
 8010062:	60b9      	str	r1, [r7, #8]
 8010064:	4611      	mov	r1, r2
 8010066:	461a      	mov	r2, r3
 8010068:	460b      	mov	r3, r1
 801006a:	80fb      	strh	r3, [r7, #6]
 801006c:	4613      	mov	r3, r2
 801006e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8010070:	88bb      	ldrh	r3, [r7, #4]
 8010072:	085b      	lsrs	r3, r3, #1
 8010074:	b29b      	uxth	r3, r3
 8010076:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	617b      	str	r3, [r7, #20]
  uint32_t i;
  uint32_t temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 801007c:	68bb      	ldr	r3, [r7, #8]
 801007e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8010080:	88fa      	ldrh	r2, [r7, #6]
 8010082:	697b      	ldr	r3, [r7, #20]
 8010084:	4413      	add	r3, r2
 8010086:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801008a:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 801008c:	69bb      	ldr	r3, [r7, #24]
 801008e:	627b      	str	r3, [r7, #36]	; 0x24
 8010090:	e018      	b.n	80100c4 <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8010092:	6a3b      	ldr	r3, [r7, #32]
 8010094:	881b      	ldrh	r3, [r3, #0]
 8010096:	b29b      	uxth	r3, r3
 8010098:	613b      	str	r3, [r7, #16]
    pdwVal++;
 801009a:	6a3b      	ldr	r3, [r7, #32]
 801009c:	3302      	adds	r3, #2
 801009e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80100a0:	693b      	ldr	r3, [r7, #16]
 80100a2:	b2da      	uxtb	r2, r3
 80100a4:	69fb      	ldr	r3, [r7, #28]
 80100a6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80100a8:	69fb      	ldr	r3, [r7, #28]
 80100aa:	3301      	adds	r3, #1
 80100ac:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80100ae:	693b      	ldr	r3, [r7, #16]
 80100b0:	0a1b      	lsrs	r3, r3, #8
 80100b2:	b2da      	uxtb	r2, r3
 80100b4:	69fb      	ldr	r3, [r7, #28]
 80100b6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80100b8:	69fb      	ldr	r3, [r7, #28]
 80100ba:	3301      	adds	r3, #1
 80100bc:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 80100be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100c0:	3b01      	subs	r3, #1
 80100c2:	627b      	str	r3, [r7, #36]	; 0x24
 80100c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d1e3      	bne.n	8010092 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80100ca:	88bb      	ldrh	r3, [r7, #4]
 80100cc:	f003 0301 	and.w	r3, r3, #1
 80100d0:	b29b      	uxth	r3, r3
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d007      	beq.n	80100e6 <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 80100d6:	6a3b      	ldr	r3, [r7, #32]
 80100d8:	881b      	ldrh	r3, [r3, #0]
 80100da:	b29b      	uxth	r3, r3
 80100dc:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80100de:	693b      	ldr	r3, [r7, #16]
 80100e0:	b2da      	uxtb	r2, r3
 80100e2:	69fb      	ldr	r3, [r7, #28]
 80100e4:	701a      	strb	r2, [r3, #0]
  }
}
 80100e6:	bf00      	nop
 80100e8:	372c      	adds	r7, #44	; 0x2c
 80100ea:	46bd      	mov	sp, r7
 80100ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f0:	4770      	bx	lr
	...

080100f4 <LCD_IO_Init>:
/*!
 * @brief Nizkonivojska inicializacija zaslona
 * @internal
 */
static void LCD_IO_Init()
{
 80100f4:	b580      	push	{r7, lr}
 80100f6:	af00      	add	r7, sp, #0
	LCD_RST_LOW();
 80100f8:	4b06      	ldr	r3, [pc, #24]	; (8010114 <LCD_IO_Init+0x20>)
 80100fa:	2208      	movs	r2, #8
 80100fc:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(120);
 80100fe:	2078      	movs	r0, #120	; 0x78
 8010100:	f7f4 ff6c 	bl	8004fdc <HAL_Delay>
	LCD_RST_HIGH();
 8010104:	4b03      	ldr	r3, [pc, #12]	; (8010114 <LCD_IO_Init+0x20>)
 8010106:	2208      	movs	r2, #8
 8010108:	619a      	str	r2, [r3, #24]
	HAL_Delay(120);
 801010a:	2078      	movs	r0, #120	; 0x78
 801010c:	f7f4 ff66 	bl	8004fdc <HAL_Delay>
}
 8010110:	bf00      	nop
 8010112:	bd80      	pop	{r7, pc}
 8010114:	48000c00 	.word	0x48000c00

08010118 <LCD_FillRect>:
 *
 * Funkcija izbere eleno obmoje, potem pa tolikokrat polje izbrano barvo,
 * kolikor slikovnih tok je potrebnih.
 */
void LCD_FillRect(uint32_t x, uint32_t y, uint32_t w, uint32_t h, uint16_t c)
{
 8010118:	b580      	push	{r7, lr}
 801011a:	b086      	sub	sp, #24
 801011c:	af00      	add	r7, sp, #0
 801011e:	60f8      	str	r0, [r7, #12]
 8010120:	60b9      	str	r1, [r7, #8]
 8010122:	607a      	str	r2, [r7, #4]
 8010124:	603b      	str	r3, [r7, #0]
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* t. vseh pikslov     */
 8010126:	2002      	movs	r0, #2
 8010128:	f000 fac4 	bl	80106b4 <ILI9341_GetParam>
 801012c:	6138      	str	r0, [r7, #16]
	uint32_t pixel_count = ((w + 1) - x) * ((h + 1) - y);  /* Dejansko t. pikslov */
 801012e:	687a      	ldr	r2, [r7, #4]
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	1ad3      	subs	r3, r2, r3
 8010134:	3301      	adds	r3, #1
 8010136:	6839      	ldr	r1, [r7, #0]
 8010138:	68ba      	ldr	r2, [r7, #8]
 801013a:	1a8a      	subs	r2, r1, r2
 801013c:	3201      	adds	r2, #1
 801013e:	fb02 f303 	mul.w	r3, r2, r3
 8010142:	617b      	str	r3, [r7, #20]

	if(pixel_count > max_count)
 8010144:	697a      	ldr	r2, [r7, #20]
 8010146:	693b      	ldr	r3, [r7, #16]
 8010148:	429a      	cmp	r2, r3
 801014a:	d901      	bls.n	8010150 <LCD_FillRect+0x38>
		pixel_count = max_count;
 801014c:	693b      	ldr	r3, [r7, #16]
 801014e:	617b      	str	r3, [r7, #20]

	// Izbor koordinat piksla
	ILI9341_SetDisplayWindow(x, y, w, h);
 8010150:	683b      	ldr	r3, [r7, #0]
 8010152:	687a      	ldr	r2, [r7, #4]
 8010154:	68b9      	ldr	r1, [r7, #8]
 8010156:	68f8      	ldr	r0, [r7, #12]
 8010158:	f000 f9c0 	bl	80104dc <ILI9341_SetDisplayWindow>

	ILI9341_SendRepeatedData(c, pixel_count);
 801015c:	8c3b      	ldrh	r3, [r7, #32]
 801015e:	6979      	ldr	r1, [r7, #20]
 8010160:	4618      	mov	r0, r3
 8010162:	f000 f964 	bl	801042e <ILI9341_SendRepeatedData>
	//while (pixel_count) {
	//	LCD_IO_SendData((uint16_t *)&c, LCD_IO_DATA_WRITE_CYCLES);
	//	pixel_count--;
	//}
}
 8010166:	bf00      	nop
 8010168:	3718      	adds	r7, #24
 801016a:	46bd      	mov	sp, r7
 801016c:	bd80      	pop	{r7, pc}

0801016e <LCD_Tetromino>:


void LCD_Tetromino(Tetromino t) {
 801016e:	b084      	sub	sp, #16
 8010170:	b580      	push	{r7, lr}
 8010172:	b086      	sub	sp, #24
 8010174:	af00      	add	r7, sp, #0
 8010176:	f107 0c20 	add.w	ip, r7, #32
 801017a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	for (int y = 0; y < 4; y++) {
 801017e:	2300      	movs	r3, #0
 8010180:	617b      	str	r3, [r7, #20]
 8010182:	e037      	b.n	80101f4 <LCD_Tetromino+0x86>
		for (int x = 0; x < 4; x++) {
 8010184:	2300      	movs	r3, #0
 8010186:	613b      	str	r3, [r7, #16]
 8010188:	e02e      	b.n	80101e8 <LCD_Tetromino+0x7a>
			int gridIndex = rotateTetromino(x, y, t.rotation);
 801018a:	6a3b      	ldr	r3, [r7, #32]
 801018c:	461a      	mov	r2, r3
 801018e:	6979      	ldr	r1, [r7, #20]
 8010190:	6938      	ldr	r0, [r7, #16]
 8010192:	f7f3 fb3d 	bl	8003810 <rotateTetromino>
 8010196:	60f8      	str	r0, [r7, #12]
			uint16_t tetrominoValue = t.grid[gridIndex];
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	005b      	lsls	r3, r3, #1
 801019c:	3320      	adds	r3, #32
 801019e:	443b      	add	r3, r7
 80101a0:	88db      	ldrh	r3, [r3, #6]
 80101a2:	817b      	strh	r3, [r7, #10]
			if (tetrominoValue != 0) {  // If the current block of the tetromino is true
 80101a4:	897b      	ldrh	r3, [r7, #10]
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d01b      	beq.n	80101e2 <LCD_Tetromino+0x74>
				int pixelX = (t.x + x-1)*10;
 80101aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80101ac:	693b      	ldr	r3, [r7, #16]
 80101ae:	4413      	add	r3, r2
 80101b0:	1e5a      	subs	r2, r3, #1
 80101b2:	4613      	mov	r3, r2
 80101b4:	009b      	lsls	r3, r3, #2
 80101b6:	4413      	add	r3, r2
 80101b8:	005b      	lsls	r3, r3, #1
 80101ba:	607b      	str	r3, [r7, #4]
				int pixelY = (t.y + y)*10;
 80101bc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80101be:	697b      	ldr	r3, [r7, #20]
 80101c0:	441a      	add	r2, r3
 80101c2:	4613      	mov	r3, r2
 80101c4:	009b      	lsls	r3, r3, #2
 80101c6:	4413      	add	r3, r2
 80101c8:	005b      	lsls	r3, r3, #1
 80101ca:	603b      	str	r3, [r7, #0]
				ILI9341_SetDisplayWindow(pixelX, pixelY, 10, 10);
 80101cc:	6878      	ldr	r0, [r7, #4]
 80101ce:	6839      	ldr	r1, [r7, #0]
 80101d0:	230a      	movs	r3, #10
 80101d2:	220a      	movs	r2, #10
 80101d4:	f000 f982 	bl	80104dc <ILI9341_SetDisplayWindow>
				ILI9341_SendRepeatedData(tetrominoValue, 10*10);
 80101d8:	897b      	ldrh	r3, [r7, #10]
 80101da:	2164      	movs	r1, #100	; 0x64
 80101dc:	4618      	mov	r0, r3
 80101de:	f000 f926 	bl	801042e <ILI9341_SendRepeatedData>
		for (int x = 0; x < 4; x++) {
 80101e2:	693b      	ldr	r3, [r7, #16]
 80101e4:	3301      	adds	r3, #1
 80101e6:	613b      	str	r3, [r7, #16]
 80101e8:	693b      	ldr	r3, [r7, #16]
 80101ea:	2b03      	cmp	r3, #3
 80101ec:	ddcd      	ble.n	801018a <LCD_Tetromino+0x1c>
	for (int y = 0; y < 4; y++) {
 80101ee:	697b      	ldr	r3, [r7, #20]
 80101f0:	3301      	adds	r3, #1
 80101f2:	617b      	str	r3, [r7, #20]
 80101f4:	697b      	ldr	r3, [r7, #20]
 80101f6:	2b03      	cmp	r3, #3
 80101f8:	ddc4      	ble.n	8010184 <LCD_Tetromino+0x16>
			}
		}
	}
}
 80101fa:	bf00      	nop
 80101fc:	bf00      	nop
 80101fe:	3718      	adds	r7, #24
 8010200:	46bd      	mov	sp, r7
 8010202:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010206:	b004      	add	sp, #16
 8010208:	4770      	bx	lr

0801020a <LCD_PlayingField>:

void LCD_PlayingField(uint16_t fieldArray[], int fullRow[]) {
 801020a:	b580      	push	{r7, lr}
 801020c:	b086      	sub	sp, #24
 801020e:	af00      	add	r7, sp, #0
 8010210:	6078      	str	r0, [r7, #4]
 8010212:	6039      	str	r1, [r7, #0]
	for (int y = 0; y < 25; y++) {
 8010214:	2300      	movs	r3, #0
 8010216:	617b      	str	r3, [r7, #20]
 8010218:	e04e      	b.n	80102b8 <LCD_PlayingField+0xae>
		for (int x = 0; x < 33; x++) {
 801021a:	2300      	movs	r3, #0
 801021c:	613b      	str	r3, [r7, #16]
 801021e:	e045      	b.n	80102ac <LCD_PlayingField+0xa2>
			uint16_t faValue = fieldArray[y * 34 + x+1];
 8010220:	697a      	ldr	r2, [r7, #20]
 8010222:	4613      	mov	r3, r2
 8010224:	011b      	lsls	r3, r3, #4
 8010226:	4413      	add	r3, r2
 8010228:	005b      	lsls	r3, r3, #1
 801022a:	461a      	mov	r2, r3
 801022c:	693b      	ldr	r3, [r7, #16]
 801022e:	4413      	add	r3, r2
 8010230:	3301      	adds	r3, #1
 8010232:	005b      	lsls	r3, r3, #1
 8010234:	687a      	ldr	r2, [r7, #4]
 8010236:	4413      	add	r3, r2
 8010238:	881b      	ldrh	r3, [r3, #0]
 801023a:	81fb      	strh	r3, [r7, #14]
			if (fullRow[y] == 32) {
 801023c:	697b      	ldr	r3, [r7, #20]
 801023e:	009b      	lsls	r3, r3, #2
 8010240:	683a      	ldr	r2, [r7, #0]
 8010242:	4413      	add	r3, r2
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	2b20      	cmp	r3, #32
 8010248:	d115      	bne.n	8010276 <LCD_PlayingField+0x6c>
				ILI9341_SetDisplayWindow(x*10, y*10, 10, 10);
 801024a:	693a      	ldr	r2, [r7, #16]
 801024c:	4613      	mov	r3, r2
 801024e:	009b      	lsls	r3, r3, #2
 8010250:	4413      	add	r3, r2
 8010252:	005b      	lsls	r3, r3, #1
 8010254:	4618      	mov	r0, r3
 8010256:	697a      	ldr	r2, [r7, #20]
 8010258:	4613      	mov	r3, r2
 801025a:	009b      	lsls	r3, r3, #2
 801025c:	4413      	add	r3, r2
 801025e:	005b      	lsls	r3, r3, #1
 8010260:	4619      	mov	r1, r3
 8010262:	230a      	movs	r3, #10
 8010264:	220a      	movs	r2, #10
 8010266:	f000 f939 	bl	80104dc <ILI9341_SetDisplayWindow>
				ILI9341_SendRepeatedData(C_GOLDEN_ROD, (10)*(10));
 801026a:	2164      	movs	r1, #100	; 0x64
 801026c:	f64d 5024 	movw	r0, #56612	; 0xdd24
 8010270:	f000 f8dd 	bl	801042e <ILI9341_SendRepeatedData>
 8010274:	e017      	b.n	80102a6 <LCD_PlayingField+0x9c>
			}
			else if (faValue != 0) {
 8010276:	89fb      	ldrh	r3, [r7, #14]
 8010278:	2b00      	cmp	r3, #0
 801027a:	d014      	beq.n	80102a6 <LCD_PlayingField+0x9c>
				ILI9341_SetDisplayWindow(x*10, y*10, 10, 10);
 801027c:	693a      	ldr	r2, [r7, #16]
 801027e:	4613      	mov	r3, r2
 8010280:	009b      	lsls	r3, r3, #2
 8010282:	4413      	add	r3, r2
 8010284:	005b      	lsls	r3, r3, #1
 8010286:	4618      	mov	r0, r3
 8010288:	697a      	ldr	r2, [r7, #20]
 801028a:	4613      	mov	r3, r2
 801028c:	009b      	lsls	r3, r3, #2
 801028e:	4413      	add	r3, r2
 8010290:	005b      	lsls	r3, r3, #1
 8010292:	4619      	mov	r1, r3
 8010294:	230a      	movs	r3, #10
 8010296:	220a      	movs	r2, #10
 8010298:	f000 f920 	bl	80104dc <ILI9341_SetDisplayWindow>
				ILI9341_SendRepeatedData(faValue, (10)*(10));
 801029c:	89fb      	ldrh	r3, [r7, #14]
 801029e:	2164      	movs	r1, #100	; 0x64
 80102a0:	4618      	mov	r0, r3
 80102a2:	f000 f8c4 	bl	801042e <ILI9341_SendRepeatedData>
		for (int x = 0; x < 33; x++) {
 80102a6:	693b      	ldr	r3, [r7, #16]
 80102a8:	3301      	adds	r3, #1
 80102aa:	613b      	str	r3, [r7, #16]
 80102ac:	693b      	ldr	r3, [r7, #16]
 80102ae:	2b20      	cmp	r3, #32
 80102b0:	ddb6      	ble.n	8010220 <LCD_PlayingField+0x16>
	for (int y = 0; y < 25; y++) {
 80102b2:	697b      	ldr	r3, [r7, #20]
 80102b4:	3301      	adds	r3, #1
 80102b6:	617b      	str	r3, [r7, #20]
 80102b8:	697b      	ldr	r3, [r7, #20]
 80102ba:	2b18      	cmp	r3, #24
 80102bc:	ddad      	ble.n	801021a <LCD_PlayingField+0x10>
			}
		}
	}
}
 80102be:	bf00      	nop
 80102c0:	bf00      	nop
 80102c2:	3718      	adds	r7, #24
 80102c4:	46bd      	mov	sp, r7
 80102c6:	bd80      	pop	{r7, pc}

080102c8 <LCD_TetrisFrame>:

void LCD_TetrisFrame(Tetromino t, uint16_t field[], int fullRow[]) {
 80102c8:	b084      	sub	sp, #16
 80102ca:	b5b0      	push	{r4, r5, r7, lr}
 80102cc:	b088      	sub	sp, #32
 80102ce:	af08      	add	r7, sp, #32
 80102d0:	f107 0410 	add.w	r4, r7, #16
 80102d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LCD_Tetromino(t);
 80102d8:	466d      	mov	r5, sp
 80102da:	f107 0420 	add.w	r4, r7, #32
 80102de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80102e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80102e2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80102e6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80102ea:	f107 0310 	add.w	r3, r7, #16
 80102ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80102f0:	f7ff ff3d 	bl	801016e <LCD_Tetromino>
	LCD_PlayingField(field, fullRow);
 80102f4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80102f6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80102f8:	f7ff ff87 	bl	801020a <LCD_PlayingField>
}
 80102fc:	bf00      	nop
 80102fe:	46bd      	mov	sp, r7
 8010300:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8010304:	b004      	add	sp, #16
 8010306:	4770      	bx	lr

08010308 <LCD_Init>:
 * Inicializacija nastavi privzet barvni prostor (RGB565), orientacijo zaslona, vklopi osvetlitev,
 * zapolni zaslon s rno barvo in nastavi bel tekst na rni podlagi.
 * @note Za inicializacijo posameznih strojnih enot mora poskrbeti uporabnik (npr. FMC)
 */
void LCD_Init()
{
 8010308:	b580      	push	{r7, lr}
 801030a:	af00      	add	r7, sp, #0
	// Resetiraj V/I linijo zaslona
	LCD_IO_Init();
 801030c:	f7ff fef2 	bl	80100f4 <LCD_IO_Init>

	// Inicializiraj krmilnik Ili9341 v barvnem prostoru RBG565 in brez zasuka slike
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 8010310:	2103      	movs	r1, #3
 8010312:	2055      	movs	r0, #85	; 0x55
 8010314:	f000 f944 	bl	80105a0 <ILI9341_Init>
	ILI9341_DisplayOn();
 8010318:	f000 f9bf 	bl	801069a <ILI9341_DisplayOn>

	LCD_ClearScreen();
 801031c:	f000 f820 	bl	8010360 <LCD_ClearScreen>
	// Gornja funkcija se bo zakljuila pred izbrisom celega zaslona, ker si FMC zapomni vse
	// ukaze in sporoi, da se je zakljuil prenos, ne pa poiljanje.
	// Brez zamika bo zaslon za trenutek utripnil belo. Prej:  HAL_Delay(25);
	ILI9341_WaitTransfer();
 8010320:	f000 f9b4 	bl	801068c <ILI9341_WaitTransfer>
	LCD_SetBacklight(1);
 8010324:	2001      	movs	r0, #1
 8010326:	f000 f803 	bl	8010330 <LCD_SetBacklight>
}
 801032a:	bf00      	nop
 801032c:	bd80      	pop	{r7, pc}
	...

08010330 <LCD_SetBacklight>:
 * @brief Vklopi/izklopi osvetlitev zaslona
 * @param state logina vrednost
 */

void LCD_SetBacklight(uint8_t state)
{
 8010330:	b480      	push	{r7}
 8010332:	b083      	sub	sp, #12
 8010334:	af00      	add	r7, sp, #0
 8010336:	4603      	mov	r3, r0
 8010338:	71fb      	strb	r3, [r7, #7]
	if (state == 1)
 801033a:	79fb      	ldrb	r3, [r7, #7]
 801033c:	2b01      	cmp	r3, #1
 801033e:	d103      	bne.n	8010348 <LCD_SetBacklight+0x18>
		LCD_BCKL_ON();
 8010340:	4b06      	ldr	r3, [pc, #24]	; (801035c <LCD_SetBacklight+0x2c>)
 8010342:	2240      	movs	r2, #64	; 0x40
 8010344:	619a      	str	r2, [r3, #24]
	else
		LCD_BCKL_OFF();
}
 8010346:	e002      	b.n	801034e <LCD_SetBacklight+0x1e>
		LCD_BCKL_OFF();
 8010348:	4b04      	ldr	r3, [pc, #16]	; (801035c <LCD_SetBacklight+0x2c>)
 801034a:	2240      	movs	r2, #64	; 0x40
 801034c:	629a      	str	r2, [r3, #40]	; 0x28
}
 801034e:	bf00      	nop
 8010350:	370c      	adds	r7, #12
 8010352:	46bd      	mov	sp, r7
 8010354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010358:	4770      	bx	lr
 801035a:	bf00      	nop
 801035c:	48000400 	.word	0x48000400

08010360 <LCD_ClearScreen>:

/*!
 * @brief Poisti zaslon (prebarvaj s rno barvo)
 */
void LCD_ClearScreen()
{
 8010360:	b580      	push	{r7, lr}
 8010362:	af00      	add	r7, sp, #0
	ILI9341_SetDisplayWindow(0, 0, 320, 240);
 8010364:	23f0      	movs	r3, #240	; 0xf0
 8010366:	f44f 72a0 	mov.w	r2, #320	; 0x140
 801036a:	2100      	movs	r1, #0
 801036c:	2000      	movs	r0, #0
 801036e:	f000 f8b5 	bl	80104dc <ILI9341_SetDisplayWindow>
	ILI9341_SendRepeatedData(C_BLACK, 321*241);
 8010372:	4903      	ldr	r1, [pc, #12]	; (8010380 <LCD_ClearScreen+0x20>)
 8010374:	2000      	movs	r0, #0
 8010376:	f000 f85a 	bl	801042e <ILI9341_SendRepeatedData>
}
 801037a:	bf00      	nop
 801037c:	bd80      	pop	{r7, pc}
 801037e:	bf00      	nop
 8010380:	00012e31 	.word	0x00012e31

08010384 <FMC_BANK1_SetAddress>:
 * @brief Nastavi spominski naslov enote FSMC
 * @param address elen naslov
 * @internal
 */
static inline void FMC_BANK1_SetAddress (LCD_IO_Data_t address)
{
 8010384:	b480      	push	{r7}
 8010386:	b083      	sub	sp, #12
 8010388:	af00      	add	r7, sp, #0
 801038a:	4603      	mov	r3, r0
 801038c:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 801038e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8010392:	88fb      	ldrh	r3, [r7, #6]
 8010394:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8010396:	f3bf 8f4f 	dsb	sy
}
 801039a:	bf00      	nop

	// Poakaj na sinhronizacijo pomnilnika
	__DSB();
}
 801039c:	bf00      	nop
 801039e:	370c      	adds	r7, #12
 80103a0:	46bd      	mov	sp, r7
 80103a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103a6:	4770      	bx	lr

080103a8 <FMC_BANK1_WriteData>:
 * @brief Pii v register enote FSMC
 * @param data elen podatek
 * @internal
 */
static inline void FMC_BANK1_WriteData(LCD_IO_Data_t data)
{
 80103a8:	b480      	push	{r7}
 80103aa:	b083      	sub	sp, #12
 80103ac:	af00      	add	r7, sp, #0
 80103ae:	4603      	mov	r3, r0
 80103b0:	80fb      	strh	r3, [r7, #6]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 80103b2:	4a06      	ldr	r2, [pc, #24]	; (80103cc <FMC_BANK1_WriteData+0x24>)
 80103b4:	88fb      	ldrh	r3, [r7, #6]
 80103b6:	8013      	strh	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80103b8:	f3bf 8f4f 	dsb	sy
}
 80103bc:	bf00      	nop

	// Poakaj na sinhronizacijo pomnilnika
	__DSB();
}
 80103be:	bf00      	nop
 80103c0:	370c      	adds	r7, #12
 80103c2:	46bd      	mov	sp, r7
 80103c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c8:	4770      	bx	lr
 80103ca:	bf00      	nop
 80103cc:	60010000 	.word	0x60010000

080103d0 <ILI9341_SetAddress>:
/*!
 * @brief Podaj spominski naslov LCD krmilniku
 * @param *address *naslov* spremenljivke, v kateri je zapisan ukaz (register)
 */
void ILI9341_SetAddress(LCD_IO_Data_t *address)
{
 80103d0:	b580      	push	{r7, lr}
 80103d2:	b082      	sub	sp, #8
 80103d4:	af00      	add	r7, sp, #0
 80103d6:	6078      	str	r0, [r7, #4]
	// Ukazni register je le eden, zato podajanje doline podatka ni potrebno
	FMC_BANK1_SetAddress(*address);
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	881b      	ldrh	r3, [r3, #0]
 80103dc:	4618      	mov	r0, r3
 80103de:	f7ff ffd1 	bl	8010384 <FMC_BANK1_SetAddress>
}
 80103e2:	bf00      	nop
 80103e4:	3708      	adds	r7, #8
 80103e6:	46bd      	mov	sp, r7
 80103e8:	bd80      	pop	{r7, pc}

080103ea <ILI9341_SendData>:
 * @brief Pii tabelo v grafini pomnilnik (GRAM) LCD krmilnika
 * @param *data  *naslov* tabele, v kateri so zapisani podatki
 * @param length dolina tabele podatkov
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length)
{
 80103ea:	b580      	push	{r7, lr}
 80103ec:	b084      	sub	sp, #16
 80103ee:	af00      	add	r7, sp, #0
 80103f0:	6078      	str	r0, [r7, #4]
 80103f2:	6039      	str	r1, [r7, #0]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 80103f4:	2301      	movs	r3, #1
 80103f6:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (length/increment); i += increment)
 80103f8:	2300      	movs	r3, #0
 80103fa:	60fb      	str	r3, [r7, #12]
 80103fc:	e00b      	b.n	8010416 <ILI9341_SendData+0x2c>
		FMC_BANK1_WriteData(data[i]);
 80103fe:	68fb      	ldr	r3, [r7, #12]
 8010400:	005b      	lsls	r3, r3, #1
 8010402:	687a      	ldr	r2, [r7, #4]
 8010404:	4413      	add	r3, r2
 8010406:	881b      	ldrh	r3, [r3, #0]
 8010408:	4618      	mov	r0, r3
 801040a:	f7ff ffcd 	bl	80103a8 <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (length/increment); i += increment)
 801040e:	7afb      	ldrb	r3, [r7, #11]
 8010410:	68fa      	ldr	r2, [r7, #12]
 8010412:	4413      	add	r3, r2
 8010414:	60fb      	str	r3, [r7, #12]
 8010416:	7afb      	ldrb	r3, [r7, #11]
 8010418:	683a      	ldr	r2, [r7, #0]
 801041a:	fbb2 f3f3 	udiv	r3, r2, r3
 801041e:	68fa      	ldr	r2, [r7, #12]
 8010420:	429a      	cmp	r2, r3
 8010422:	d3ec      	bcc.n	80103fe <ILI9341_SendData+0x14>
}
 8010424:	bf00      	nop
 8010426:	bf00      	nop
 8010428:	3710      	adds	r7, #16
 801042a:	46bd      	mov	sp, r7
 801042c:	bd80      	pop	{r7, pc}

0801042e <ILI9341_SendRepeatedData>:
 * @brief Vekrat zapii isti podatek v grafini pomnilnik (GRAM) LCD krmilnika
 * @param data spremenljivka s podatkom
 * @param num_copies tevilo kopij, ki se poljejo
 */
void ILI9341_SendRepeatedData(LCD_IO_Data_t data, uint32_t num_copies)
{
 801042e:	b580      	push	{r7, lr}
 8010430:	b084      	sub	sp, #16
 8010432:	af00      	add	r7, sp, #0
 8010434:	4603      	mov	r3, r0
 8010436:	6039      	str	r1, [r7, #0]
 8010438:	80fb      	strh	r3, [r7, #6]
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;
 801043a:	2301      	movs	r3, #1
 801043c:	72fb      	strb	r3, [r7, #11]

	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 801043e:	2300      	movs	r3, #0
 8010440:	60fb      	str	r3, [r7, #12]
 8010442:	e007      	b.n	8010454 <ILI9341_SendRepeatedData+0x26>
		FMC_BANK1_WriteData(data);
 8010444:	88fb      	ldrh	r3, [r7, #6]
 8010446:	4618      	mov	r0, r3
 8010448:	f7ff ffae 	bl	80103a8 <FMC_BANK1_WriteData>
	for (uint32_t i = 0; i < (num_copies/increment); i += increment)
 801044c:	7afb      	ldrb	r3, [r7, #11]
 801044e:	68fa      	ldr	r2, [r7, #12]
 8010450:	4413      	add	r3, r2
 8010452:	60fb      	str	r3, [r7, #12]
 8010454:	7afb      	ldrb	r3, [r7, #11]
 8010456:	683a      	ldr	r2, [r7, #0]
 8010458:	fbb2 f3f3 	udiv	r3, r2, r3
 801045c:	68fa      	ldr	r2, [r7, #12]
 801045e:	429a      	cmp	r2, r3
 8010460:	d3f0      	bcc.n	8010444 <ILI9341_SendRepeatedData+0x16>
}
 8010462:	bf00      	nop
 8010464:	bf00      	nop
 8010466:	3710      	adds	r7, #16
 8010468:	46bd      	mov	sp, r7
 801046a:	bd80      	pop	{r7, pc}

0801046c <ILI9341_SetOrientation>:
/*!
  * @brief  Nastavi orientacijo zaslona.
  * @param  orientation zasuk zaslona, podan v obliki ILI9341_MISKO_ROTATE_{0,90,180,270}
  */
void ILI9341_SetOrientation(uint32_t orientation)
{
 801046c:	b580      	push	{r7, lr}
 801046e:	b084      	sub	sp, #16
 8010470:	af00      	add	r7, sp, #0
 8010472:	6078      	str	r0, [r7, #4]
	ILI9341_Data_t command   = ILI9341_MAC; /* Memory Access Control */
 8010474:	2336      	movs	r3, #54	; 0x36
 8010476:	81fb      	strh	r3, [r7, #14]
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 8010478:	4a16      	ldr	r2, [pc, #88]	; (80104d4 <ILI9341_SetOrientation+0x68>)
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010480:	b29b      	uxth	r3, r3
 8010482:	81bb      	strh	r3, [r7, #12]

	ILI9341_SetAddress(&command);
 8010484:	f107 030e 	add.w	r3, r7, #14
 8010488:	4618      	mov	r0, r3
 801048a:	f7ff ffa1 	bl	80103d0 <ILI9341_SetAddress>
	ILI9341_SendData(&parameter, 1);
 801048e:	f107 030c 	add.w	r3, r7, #12
 8010492:	2101      	movs	r1, #1
 8010494:	4618      	mov	r0, r3
 8010496:	f7ff ffa8 	bl	80103ea <ILI9341_SendData>

	switch (orientation) {
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	2b00      	cmp	r3, #0
 801049e:	d002      	beq.n	80104a6 <ILI9341_SetOrientation+0x3a>
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	2b03      	cmp	r3, #3
 80104a4:	d107      	bne.n	80104b6 <ILI9341_SetOrientation+0x4a>
	case ILI9341_MISKO_ROTATE_0:
	case ILI9341_MISKO_ROTATE_270:
		LCD.width  = ILI9341_HEIGHT;
 80104a6:	4b0c      	ldr	r3, [pc, #48]	; (80104d8 <ILI9341_SetOrientation+0x6c>)
 80104a8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80104ac:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_WIDTH;
 80104ae:	4b0a      	ldr	r3, [pc, #40]	; (80104d8 <ILI9341_SetOrientation+0x6c>)
 80104b0:	22f0      	movs	r2, #240	; 0xf0
 80104b2:	605a      	str	r2, [r3, #4]
		break;
 80104b4:	e007      	b.n	80104c6 <ILI9341_SetOrientation+0x5a>
	default:
	case ILI9341_MISKO_ROTATE_90:
	case ILI9341_MISKO_ROTATE_180:
		LCD.width  = ILI9341_WIDTH;
 80104b6:	4b08      	ldr	r3, [pc, #32]	; (80104d8 <ILI9341_SetOrientation+0x6c>)
 80104b8:	22f0      	movs	r2, #240	; 0xf0
 80104ba:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_HEIGHT;
 80104bc:	4b06      	ldr	r3, [pc, #24]	; (80104d8 <ILI9341_SetOrientation+0x6c>)
 80104be:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80104c2:	605a      	str	r2, [r3, #4]
		break;
 80104c4:	bf00      	nop
	}
	LCD.orientation = orientation;
 80104c6:	4a04      	ldr	r2, [pc, #16]	; (80104d8 <ILI9341_SetOrientation+0x6c>)
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	6093      	str	r3, [r2, #8]
}
 80104cc:	bf00      	nop
 80104ce:	3710      	adds	r7, #16
 80104d0:	46bd      	mov	sp, r7
 80104d2:	bd80      	pop	{r7, pc}
 80104d4:	20000210 	.word	0x20000210
 80104d8:	200014dc 	.word	0x200014dc

080104dc <ILI9341_SetDisplayWindow>:
  * @param  Ypos   y koordinata izhodia
  * @param  Height viina okna
  * @param  Width  irina okna
  */
void ILI9341_SetDisplayWindow(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 80104dc:	b580      	push	{r7, lr}
 80104de:	b088      	sub	sp, #32
 80104e0:	af00      	add	r7, sp, #0
 80104e2:	60f8      	str	r0, [r7, #12]
 80104e4:	60b9      	str	r1, [r7, #8]
 80104e6:	607a      	str	r2, [r7, #4]
 80104e8:	603b      	str	r3, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[4];

	/* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
	command = ILI9341_CASET;
 80104ea:	232a      	movs	r3, #42	; 0x2a
 80104ec:	83fb      	strh	r3, [r7, #30]
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	0a1b      	lsrs	r3, r3, #8
 80104f2:	b29b      	uxth	r3, r3
 80104f4:	82bb      	strh	r3, [r7, #20]
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	b29b      	uxth	r3, r3
 80104fa:	b2db      	uxtb	r3, r3
 80104fc:	b29b      	uxth	r3, r3
 80104fe:	82fb      	strh	r3, [r7, #22]
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 8010500:	68fa      	ldr	r2, [r7, #12]
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	4413      	add	r3, r2
 8010506:	3b01      	subs	r3, #1
 8010508:	0a1b      	lsrs	r3, r3, #8
 801050a:	b29b      	uxth	r3, r3
 801050c:	833b      	strh	r3, [r7, #24]
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	b29a      	uxth	r2, r3
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	b29b      	uxth	r3, r3
 8010516:	4413      	add	r3, r2
 8010518:	b29b      	uxth	r3, r3
 801051a:	3b01      	subs	r3, #1
 801051c:	b29b      	uxth	r3, r3
 801051e:	b2db      	uxtb	r3, r3
 8010520:	b29b      	uxth	r3, r3
 8010522:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 8010524:	f107 031e 	add.w	r3, r7, #30
 8010528:	4618      	mov	r0, r3
 801052a:	f7ff ff51 	bl	80103d0 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 801052e:	f107 0314 	add.w	r3, r7, #20
 8010532:	2104      	movs	r1, #4
 8010534:	4618      	mov	r0, r3
 8010536:	f7ff ff58 	bl	80103ea <ILI9341_SendData>

	/* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
	command = ILI9341_RASET;
 801053a:	232b      	movs	r3, #43	; 0x2b
 801053c:	83fb      	strh	r3, [r7, #30]
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 801053e:	68bb      	ldr	r3, [r7, #8]
 8010540:	0a1b      	lsrs	r3, r3, #8
 8010542:	b29b      	uxth	r3, r3
 8010544:	82bb      	strh	r3, [r7, #20]
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 8010546:	68bb      	ldr	r3, [r7, #8]
 8010548:	b29b      	uxth	r3, r3
 801054a:	b2db      	uxtb	r3, r3
 801054c:	b29b      	uxth	r3, r3
 801054e:	82fb      	strh	r3, [r7, #22]
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 8010550:	68ba      	ldr	r2, [r7, #8]
 8010552:	683b      	ldr	r3, [r7, #0]
 8010554:	4413      	add	r3, r2
 8010556:	3b01      	subs	r3, #1
 8010558:	0a1b      	lsrs	r3, r3, #8
 801055a:	b29b      	uxth	r3, r3
 801055c:	833b      	strh	r3, [r7, #24]
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 801055e:	68bb      	ldr	r3, [r7, #8]
 8010560:	b29a      	uxth	r2, r3
 8010562:	683b      	ldr	r3, [r7, #0]
 8010564:	b29b      	uxth	r3, r3
 8010566:	4413      	add	r3, r2
 8010568:	b29b      	uxth	r3, r3
 801056a:	3b01      	subs	r3, #1
 801056c:	b29b      	uxth	r3, r3
 801056e:	b2db      	uxtb	r3, r3
 8010570:	b29b      	uxth	r3, r3
 8010572:	837b      	strh	r3, [r7, #26]
	ILI9341_SetAddress(&command);
 8010574:	f107 031e 	add.w	r3, r7, #30
 8010578:	4618      	mov	r0, r3
 801057a:	f7ff ff29 	bl	80103d0 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 801057e:	f107 0314 	add.w	r3, r7, #20
 8010582:	2104      	movs	r1, #4
 8010584:	4618      	mov	r0, r3
 8010586:	f7ff ff30 	bl	80103ea <ILI9341_SendData>

	// Zapusti nastavitev okna v nainu za vpis barve v GRAM
	command = ILI9341_GRAM;
 801058a:	232c      	movs	r3, #44	; 0x2c
 801058c:	83fb      	strh	r3, [r7, #30]
	ILI9341_SetAddress(&command);
 801058e:	f107 031e 	add.w	r3, r7, #30
 8010592:	4618      	mov	r0, r3
 8010594:	f7ff ff1c 	bl	80103d0 <ILI9341_SetAddress>
}
 8010598:	bf00      	nop
 801059a:	3720      	adds	r7, #32
 801059c:	46bd      	mov	sp, r7
 801059e:	bd80      	pop	{r7, pc}

080105a0 <ILI9341_Init>:
  * @param  color_space elen barvni prostor (ILI9341_COLORSPACE_RBG{565,666})
  * @param  orientation orientacija zaslona
  * @internal
  */
void ILI9341_Init(uint32_t color_space, uint32_t orientation)
{
 80105a0:	b580      	push	{r7, lr}
 80105a2:	b086      	sub	sp, #24
 80105a4:	af00      	add	r7, sp, #0
 80105a6:	6078      	str	r0, [r7, #4]
 80105a8:	6039      	str	r1, [r7, #0]
	ILI9341_Data_t command;
	ILI9341_Data_t parameter[5];

	ILI9341_SetOrientation(orientation);
 80105aa:	6838      	ldr	r0, [r7, #0]
 80105ac:	f7ff ff5e 	bl	801046c <ILI9341_SetOrientation>
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 80105b0:	4b35      	ldr	r3, [pc, #212]	; (8010688 <ILI9341_Init+0xe8>)
 80105b2:	681a      	ldr	r2, [r3, #0]
 80105b4:	4b34      	ldr	r3, [pc, #208]	; (8010688 <ILI9341_Init+0xe8>)
 80105b6:	685b      	ldr	r3, [r3, #4]
 80105b8:	2100      	movs	r1, #0
 80105ba:	2000      	movs	r0, #0
 80105bc:	f7ff ff8e 	bl	80104dc <ILI9341_SetDisplayWindow>

	// Sleep out
	command = ILI9341_SLEEP_OUT;
 80105c0:	2311      	movs	r3, #17
 80105c2:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 80105c4:	f107 0316 	add.w	r3, r7, #22
 80105c8:	4618      	mov	r0, r3
 80105ca:	f7ff ff01 	bl	80103d0 <ILI9341_SetAddress>
	HAL_Delay(200);
 80105ce:	20c8      	movs	r0, #200	; 0xc8
 80105d0:	f7f4 fd04 	bl	8004fdc <HAL_Delay>

	// Display Normal mode
	command = ILI9341_NORMAL_MODE_ON;
 80105d4:	2313      	movs	r3, #19
 80105d6:	82fb      	strh	r3, [r7, #22]
	ILI9341_SetAddress(&command);
 80105d8:	f107 0316 	add.w	r3, r7, #22
 80105dc:	4618      	mov	r0, r3
 80105de:	f7ff fef7 	bl	80103d0 <ILI9341_SetAddress>
	HAL_Delay(100);
 80105e2:	2064      	movs	r0, #100	; 0x64
 80105e4:	f7f4 fcfa 	bl	8004fdc <HAL_Delay>

	// Pixel Format
	command = ILI9341_PIXEL_FORMAT;
 80105e8:	233a      	movs	r3, #58	; 0x3a
 80105ea:	82fb      	strh	r3, [r7, #22]
	parameter[0] = color_space;
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	b29b      	uxth	r3, r3
 80105f0:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 80105f2:	f107 0316 	add.w	r3, r7, #22
 80105f6:	4618      	mov	r0, r3
 80105f8:	f7ff feea 	bl	80103d0 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 80105fc:	f107 030c 	add.w	r3, r7, #12
 8010600:	2101      	movs	r1, #1
 8010602:	4618      	mov	r0, r3
 8010604:	f7ff fef1 	bl	80103ea <ILI9341_SendData>
	HAL_Delay(100);
 8010608:	2064      	movs	r0, #100	; 0x64
 801060a:	f7f4 fce7 	bl	8004fdc <HAL_Delay>

	// Update Interface control
	command = ILI9341_INTERFACE;
 801060e:	23f6      	movs	r3, #246	; 0xf6
 8010610:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0x49;
 8010612:	2349      	movs	r3, #73	; 0x49
 8010614:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 8010616:	2300      	movs	r3, #0
 8010618:	81fb      	strh	r3, [r7, #14]
	parameter[2] = 0x20;
 801061a:	2320      	movs	r3, #32
 801061c:	823b      	strh	r3, [r7, #16]
	ILI9341_SetAddress(&command);
 801061e:	f107 0316 	add.w	r3, r7, #22
 8010622:	4618      	mov	r0, r3
 8010624:	f7ff fed4 	bl	80103d0 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 3);
 8010628:	f107 030c 	add.w	r3, r7, #12
 801062c:	2103      	movs	r1, #3
 801062e:	4618      	mov	r0, r3
 8010630:	f7ff fedb 	bl	80103ea <ILI9341_SendData>

	// Enable TE
	command = ILI9341_TEON;
 8010634:	2335      	movs	r3, #53	; 0x35
 8010636:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 1; /* VSYNC + HSYNC */
 8010638:	2301      	movs	r3, #1
 801063a:	81bb      	strh	r3, [r7, #12]
	ILI9341_SetAddress(&command);
 801063c:	f107 0316 	add.w	r3, r7, #22
 8010640:	4618      	mov	r0, r3
 8010642:	f7ff fec5 	bl	80103d0 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 8010646:	f107 030c 	add.w	r3, r7, #12
 801064a:	2101      	movs	r1, #1
 801064c:	4618      	mov	r0, r3
 801064e:	f7ff fecc 	bl	80103ea <ILI9341_SendData>
	HAL_Delay(100);
 8010652:	2064      	movs	r0, #100	; 0x64
 8010654:	f7f4 fcc2 	bl	8004fdc <HAL_Delay>

	// Enable TE scan line
	command = ILI9341_SET_TEAR_SCANLINE;
 8010658:	2344      	movs	r3, #68	; 0x44
 801065a:	82fb      	strh	r3, [r7, #22]
	parameter[0] = 0;
 801065c:	2300      	movs	r3, #0
 801065e:	81bb      	strh	r3, [r7, #12]
	parameter[1] = 0;
 8010660:	2300      	movs	r3, #0
 8010662:	81fb      	strh	r3, [r7, #14]
	ILI9341_SetAddress(&command);
 8010664:	f107 0316 	add.w	r3, r7, #22
 8010668:	4618      	mov	r0, r3
 801066a:	f7ff feb1 	bl	80103d0 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 2);
 801066e:	f107 030c 	add.w	r3, r7, #12
 8010672:	2102      	movs	r1, #2
 8010674:	4618      	mov	r0, r3
 8010676:	f7ff feb8 	bl	80103ea <ILI9341_SendData>
	HAL_Delay(100);
 801067a:	2064      	movs	r0, #100	; 0x64
 801067c:	f7f4 fcae 	bl	8004fdc <HAL_Delay>
}
 8010680:	bf00      	nop
 8010682:	3718      	adds	r7, #24
 8010684:	46bd      	mov	sp, r7
 8010686:	bd80      	pop	{r7, pc}
 8010688:	200014dc 	.word	0x200014dc

0801068c <ILI9341_WaitTransfer>:

//! @brief Poakaj na prenos podatka FSMC->Ili9341. Mone dodelave.
void ILI9341_WaitTransfer()
{
 801068c:	b580      	push	{r7, lr}
 801068e:	af00      	add	r7, sp, #0
	// AddresSetupTime + 1 + DataSetupTime + 1. Glej `fmc.c'.
	// naeloma 6 + 1 + 5 + 1 ms (13 ms), vendar ni zadosti
	HAL_Delay(50);
 8010690:	2032      	movs	r0, #50	; 0x32
 8010692:	f7f4 fca3 	bl	8004fdc <HAL_Delay>
}
 8010696:	bf00      	nop
 8010698:	bd80      	pop	{r7, pc}

0801069a <ILI9341_DisplayOn>:

//! @brief Strojno omogoi zaslon
void ILI9341_DisplayOn()
{
 801069a:	b580      	push	{r7, lr}
 801069c:	b082      	sub	sp, #8
 801069e:	af00      	add	r7, sp, #0
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
 80106a0:	2329      	movs	r3, #41	; 0x29
 80106a2:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(&command);
 80106a4:	1dbb      	adds	r3, r7, #6
 80106a6:	4618      	mov	r0, r3
 80106a8:	f7ff fe92 	bl	80103d0 <ILI9341_SetAddress>
}
 80106ac:	bf00      	nop
 80106ae:	3708      	adds	r7, #8
 80106b0:	46bd      	mov	sp, r7
 80106b2:	bd80      	pop	{r7, pc}

080106b4 <ILI9341_GetParam>:
 *
 * Mone opcije: LCD_WIDTH, LCD_HEIGHT, LCD_AREA, LCD_ORIENTATION.
 * @warning Zaslon mora biti predhodno inicializiran s funkcijo `LCD_Init()'!
 */
uint32_t ILI9341_GetParam(LCD_Param_t param)
{
 80106b4:	b480      	push	{r7}
 80106b6:	b085      	sub	sp, #20
 80106b8:	af00      	add	r7, sp, #0
 80106ba:	4603      	mov	r3, r0
 80106bc:	71fb      	strb	r3, [r7, #7]
	uint32_t value = 0;
 80106be:	2300      	movs	r3, #0
 80106c0:	60fb      	str	r3, [r7, #12]

	switch (param) {
 80106c2:	79fb      	ldrb	r3, [r7, #7]
 80106c4:	2b03      	cmp	r3, #3
 80106c6:	d81b      	bhi.n	8010700 <ILI9341_GetParam+0x4c>
 80106c8:	a201      	add	r2, pc, #4	; (adr r2, 80106d0 <ILI9341_GetParam+0x1c>)
 80106ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106ce:	bf00      	nop
 80106d0:	080106e1 	.word	0x080106e1
 80106d4:	080106e9 	.word	0x080106e9
 80106d8:	080106f1 	.word	0x080106f1
 80106dc:	080106f9 	.word	0x080106f9
	case LCD_WIDTH:
		value = LCD.width;
 80106e0:	4b0b      	ldr	r3, [pc, #44]	; (8010710 <ILI9341_GetParam+0x5c>)
 80106e2:	681b      	ldr	r3, [r3, #0]
 80106e4:	60fb      	str	r3, [r7, #12]
		break;
 80106e6:	e00c      	b.n	8010702 <ILI9341_GetParam+0x4e>
	case LCD_HEIGHT:
		value = LCD.height;
 80106e8:	4b09      	ldr	r3, [pc, #36]	; (8010710 <ILI9341_GetParam+0x5c>)
 80106ea:	685b      	ldr	r3, [r3, #4]
 80106ec:	60fb      	str	r3, [r7, #12]
		break;
 80106ee:	e008      	b.n	8010702 <ILI9341_GetParam+0x4e>
	case LCD_AREA:
		value = ILI9341_AREA;
 80106f0:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80106f4:	60fb      	str	r3, [r7, #12]
		break;
 80106f6:	e004      	b.n	8010702 <ILI9341_GetParam+0x4e>
	case LCD_ORIENTATION:
		value = LCD.orientation;
 80106f8:	4b05      	ldr	r3, [pc, #20]	; (8010710 <ILI9341_GetParam+0x5c>)
 80106fa:	689b      	ldr	r3, [r3, #8]
 80106fc:	60fb      	str	r3, [r7, #12]
		break;
 80106fe:	e000      	b.n	8010702 <ILI9341_GetParam+0x4e>
	default:
		break;
 8010700:	bf00      	nop
	}

	return value;
 8010702:	68fb      	ldr	r3, [r7, #12]
}
 8010704:	4618      	mov	r0, r3
 8010706:	3714      	adds	r7, #20
 8010708:	46bd      	mov	sp, r7
 801070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801070e:	4770      	bx	lr
 8010710:	200014dc 	.word	0x200014dc

08010714 <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 8010714:	b480      	push	{r7}
 8010716:	b087      	sub	sp, #28
 8010718:	af00      	add	r7, sp, #0
 801071a:	60f8      	str	r0, [r7, #12]
 801071c:	60b9      	str	r1, [r7, #8]
 801071e:	607a      	str	r2, [r7, #4]
 8010720:	603b      	str	r3, [r7, #0]
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	68ba      	ldr	r2, [r7, #8]
 8010726:	601a      	str	r2, [r3, #0]
   g->x_dim = x;
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	687a      	ldr	r2, [r7, #4]
 801072c:	605a      	str	r2, [r3, #4]
   g->y_dim = y;
 801072e:	68fb      	ldr	r3, [r7, #12]
 8010730:	683a      	ldr	r2, [r7, #0]
 8010732:	609a      	str	r2, [r3, #8]
   g->console.x_start = 4;
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	2204      	movs	r2, #4
 8010738:	62da      	str	r2, [r3, #44]	; 0x2c
   g->console.y_start = 4;
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	2204      	movs	r2, #4
 801073e:	631a      	str	r2, [r3, #48]	; 0x30
   g->console.x_end = g->x_dim - g->console.x_start-1;
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	685a      	ldr	r2, [r3, #4]
 8010744:	68fb      	ldr	r3, [r7, #12]
 8010746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010748:	1ad3      	subs	r3, r2, r3
 801074a:	1e5a      	subs	r2, r3, #1
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	635a      	str	r2, [r3, #52]	; 0x34
   g->console.y_end = g->y_dim - g->console.x_start-1;
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	689a      	ldr	r2, [r3, #8]
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010758:	1ad3      	subs	r3, r2, r3
 801075a:	1e5a      	subs	r2, r3, #1
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	639a      	str	r2, [r3, #56]	; 0x38
   g->console.x_pos = g->console.x_end;
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010764:	68fb      	ldr	r3, [r7, #12]
 8010766:	625a      	str	r2, [r3, #36]	; 0x24
   g->console.y_pos = g->console.y_end;
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	629a      	str	r2, [r3, #40]	; 0x28
   g->char_h_space = 1;
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	2201      	movs	r2, #1
 8010774:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
   g->char_v_space = 1;
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	2201      	movs	r2, #1
 801077c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
   g->font.p = NULL;
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	2200      	movs	r2, #0
 8010784:	645a      	str	r2, [r3, #68]	; 0x44
   g->font.char_height = 0;
 8010786:	68fb      	ldr	r3, [r7, #12]
 8010788:	2200      	movs	r2, #0
 801078a:	651a      	str	r2, [r3, #80]	; 0x50
   g->font.char_width = 0;
 801078c:	68fb      	ldr	r3, [r7, #12]
 801078e:	2200      	movs	r2, #0
 8010790:	64da      	str	r2, [r3, #76]	; 0x4c
   g->font.start_char = 0;
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	2200      	movs	r2, #0
 8010796:	655a      	str	r2, [r3, #84]	; 0x54
   g->font.end_char = 0;
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	2200      	movs	r2, #0
 801079c:	659a      	str	r2, [r3, #88]	; 0x58
   g->font.widths = NULL;
 801079e:	68fb      	ldr	r3, [r7, #12]
 80107a0:	2200      	movs	r2, #0
 80107a2:	65da      	str	r2, [r3, #92]	; 0x5c
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
 80107a4:	68fb      	ldr	r3, [r7, #12]
 80107a6:	f645 425d 	movw	r2, #23645	; 0x5c5d
 80107aa:	66da      	str	r2, [r3, #108]	; 0x6c
   #endif
   g->fore_color = C_WHITE;
 80107ac:	68fb      	ldr	r3, [r7, #12]
 80107ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80107b2:	665a      	str	r2, [r3, #100]	; 0x64
   g->back_color = C_BLACK;
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	2200      	movs	r2, #0
 80107b8:	669a      	str	r2, [r3, #104]	; 0x68
   g->next_window = NULL;
 80107ba:	68fb      	ldr	r3, [r7, #12]
 80107bc:	2200      	movs	r2, #0
 80107be:	619a      	str	r2, [r3, #24]
   g->active_window = NULL;
 80107c0:	68fb      	ldr	r3, [r7, #12]
 80107c2:	2200      	movs	r2, #0
 80107c4:	61da      	str	r2, [r3, #28]
   g->last_window = NULL;
 80107c6:	68fb      	ldr	r3, [r7, #12]
 80107c8:	2200      	movs	r2, #0
 80107ca:	621a      	str	r2, [r3, #32]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 80107cc:	2300      	movs	r3, #0
 80107ce:	75fb      	strb	r3, [r7, #23]
 80107d0:	e010      	b.n	80107f4 <UG_Init+0xe0>
   {
      g->driver[i].driver = NULL;
 80107d2:	7dfb      	ldrb	r3, [r7, #23]
 80107d4:	68fa      	ldr	r2, [r7, #12]
 80107d6:	330e      	adds	r3, #14
 80107d8:	00db      	lsls	r3, r3, #3
 80107da:	4413      	add	r3, r2
 80107dc:	2200      	movs	r2, #0
 80107de:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 80107e0:	7dfb      	ldrb	r3, [r7, #23]
 80107e2:	68fa      	ldr	r2, [r7, #12]
 80107e4:	330e      	adds	r3, #14
 80107e6:	00db      	lsls	r3, r3, #3
 80107e8:	4413      	add	r3, r2
 80107ea:	2200      	movs	r2, #0
 80107ec:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 80107ee:	7dfb      	ldrb	r3, [r7, #23]
 80107f0:	3301      	adds	r3, #1
 80107f2:	75fb      	strb	r3, [r7, #23]
 80107f4:	7dfb      	ldrb	r3, [r7, #23]
 80107f6:	2b02      	cmp	r3, #2
 80107f8:	d9eb      	bls.n	80107d2 <UG_Init+0xbe>
   }

   gui = g;
 80107fa:	4a05      	ldr	r2, [pc, #20]	; (8010810 <UG_Init+0xfc>)
 80107fc:	68fb      	ldr	r3, [r7, #12]
 80107fe:	6013      	str	r3, [r2, #0]
   return 1;
 8010800:	2301      	movs	r3, #1
}
 8010802:	4618      	mov	r0, r3
 8010804:	371c      	adds	r7, #28
 8010806:	46bd      	mov	sp, r7
 8010808:	f85d 7b04 	ldr.w	r7, [sp], #4
 801080c:	4770      	bx	lr
 801080e:	bf00      	nop
 8010810:	200014e8 	.word	0x200014e8

08010814 <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 8010814:	b4b0      	push	{r4, r5, r7}
 8010816:	b083      	sub	sp, #12
 8010818:	af00      	add	r7, sp, #0
 801081a:	6078      	str	r0, [r7, #4]
   gui->font = *font;
 801081c:	4b08      	ldr	r3, [pc, #32]	; (8010840 <UG_FontSelect+0x2c>)
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	687a      	ldr	r2, [r7, #4]
 8010822:	f103 0444 	add.w	r4, r3, #68	; 0x44
 8010826:	4615      	mov	r5, r2
 8010828:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801082a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801082c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8010830:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8010834:	bf00      	nop
 8010836:	370c      	adds	r7, #12
 8010838:	46bd      	mov	sp, r7
 801083a:	bcb0      	pop	{r4, r5, r7}
 801083c:	4770      	bx	lr
 801083e:	bf00      	nop
 8010840:	200014e8 	.word	0x200014e8

08010844 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 8010844:	b580      	push	{r7, lr}
 8010846:	b084      	sub	sp, #16
 8010848:	af02      	add	r7, sp, #8
 801084a:	6078      	str	r0, [r7, #4]
   UG_FillFrame(0,0,gui->x_dim-1,gui->y_dim-1,c);
 801084c:	4b09      	ldr	r3, [pc, #36]	; (8010874 <UG_FillScreen+0x30>)
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	685b      	ldr	r3, [r3, #4]
 8010852:	1e5a      	subs	r2, r3, #1
 8010854:	4b07      	ldr	r3, [pc, #28]	; (8010874 <UG_FillScreen+0x30>)
 8010856:	681b      	ldr	r3, [r3, #0]
 8010858:	689b      	ldr	r3, [r3, #8]
 801085a:	1e59      	subs	r1, r3, #1
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	9300      	str	r3, [sp, #0]
 8010860:	460b      	mov	r3, r1
 8010862:	2100      	movs	r1, #0
 8010864:	2000      	movs	r0, #0
 8010866:	f000 f807 	bl	8010878 <UG_FillFrame>
}
 801086a:	bf00      	nop
 801086c:	3708      	adds	r7, #8
 801086e:	46bd      	mov	sp, r7
 8010870:	bd80      	pop	{r7, pc}
 8010872:	bf00      	nop
 8010874:	200014e8 	.word	0x200014e8

08010878 <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8010878:	b590      	push	{r4, r7, lr}
 801087a:	b089      	sub	sp, #36	; 0x24
 801087c:	af02      	add	r7, sp, #8
 801087e:	60f8      	str	r0, [r7, #12]
 8010880:	60b9      	str	r1, [r7, #8]
 8010882:	607a      	str	r2, [r7, #4]
 8010884:	603b      	str	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 8010886:	687a      	ldr	r2, [r7, #4]
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	429a      	cmp	r2, r3
 801088c:	da05      	bge.n	801089a <UG_FillFrame+0x22>
   {
      n = x2;
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	617b      	str	r3, [r7, #20]
      x2 = x1;
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	607b      	str	r3, [r7, #4]
      x1 = n;
 8010896:	697b      	ldr	r3, [r7, #20]
 8010898:	60fb      	str	r3, [r7, #12]
   }
   if ( y2 < y1 )
 801089a:	683a      	ldr	r2, [r7, #0]
 801089c:	68bb      	ldr	r3, [r7, #8]
 801089e:	429a      	cmp	r2, r3
 80108a0:	da05      	bge.n	80108ae <UG_FillFrame+0x36>
   {
      n = y2;
 80108a2:	683b      	ldr	r3, [r7, #0]
 80108a4:	617b      	str	r3, [r7, #20]
      y2 = y1;
 80108a6:	68bb      	ldr	r3, [r7, #8]
 80108a8:	603b      	str	r3, [r7, #0]
      y1 = n;
 80108aa:	697b      	ldr	r3, [r7, #20]
 80108ac:	60bb      	str	r3, [r7, #8]
   }

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 80108ae:	4b1b      	ldr	r3, [pc, #108]	; (801091c <UG_FillFrame+0xa4>)
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80108b6:	f003 0302 	and.w	r3, r3, #2
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d00d      	beq.n	80108da <UG_FillFrame+0x62>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 80108be:	4b17      	ldr	r3, [pc, #92]	; (801091c <UG_FillFrame+0xa4>)
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80108c4:	461c      	mov	r4, r3
 80108c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108c8:	9300      	str	r3, [sp, #0]
 80108ca:	683b      	ldr	r3, [r7, #0]
 80108cc:	687a      	ldr	r2, [r7, #4]
 80108ce:	68b9      	ldr	r1, [r7, #8]
 80108d0:	68f8      	ldr	r0, [r7, #12]
 80108d2:	47a0      	blx	r4
 80108d4:	4603      	mov	r3, r0
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d01b      	beq.n	8010912 <UG_FillFrame+0x9a>
   }

   for( m=y1; m<=y2; m++ )
 80108da:	68bb      	ldr	r3, [r7, #8]
 80108dc:	613b      	str	r3, [r7, #16]
 80108de:	e013      	b.n	8010908 <UG_FillFrame+0x90>
   {
      for( n=x1; n<=x2; n++ )
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	617b      	str	r3, [r7, #20]
 80108e4:	e009      	b.n	80108fa <UG_FillFrame+0x82>
      {
         gui->pset(n,m,c);
 80108e6:	4b0d      	ldr	r3, [pc, #52]	; (801091c <UG_FillFrame+0xa4>)
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80108ee:	6939      	ldr	r1, [r7, #16]
 80108f0:	6978      	ldr	r0, [r7, #20]
 80108f2:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 80108f4:	697b      	ldr	r3, [r7, #20]
 80108f6:	3301      	adds	r3, #1
 80108f8:	617b      	str	r3, [r7, #20]
 80108fa:	697a      	ldr	r2, [r7, #20]
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	429a      	cmp	r2, r3
 8010900:	ddf1      	ble.n	80108e6 <UG_FillFrame+0x6e>
   for( m=y1; m<=y2; m++ )
 8010902:	693b      	ldr	r3, [r7, #16]
 8010904:	3301      	adds	r3, #1
 8010906:	613b      	str	r3, [r7, #16]
 8010908:	693a      	ldr	r2, [r7, #16]
 801090a:	683b      	ldr	r3, [r7, #0]
 801090c:	429a      	cmp	r2, r3
 801090e:	dde7      	ble.n	80108e0 <UG_FillFrame+0x68>
 8010910:	e000      	b.n	8010914 <UG_FillFrame+0x9c>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8010912:	bf00      	nop
      }
   }
}
 8010914:	371c      	adds	r7, #28
 8010916:	46bd      	mov	sp, r7
 8010918:	bd90      	pop	{r4, r7, pc}
 801091a:	bf00      	nop
 801091c:	200014e8 	.word	0x200014e8

08010920 <UG_PutString>:
      }
   }  
}

void UG_PutString( UG_S16 x, UG_S16 y, const char* str )
{
 8010920:	b580      	push	{r7, lr}
 8010922:	b08a      	sub	sp, #40	; 0x28
 8010924:	af02      	add	r7, sp, #8
 8010926:	60f8      	str	r0, [r7, #12]
 8010928:	60b9      	str	r1, [r7, #8]
 801092a:	607a      	str	r2, [r7, #4]
   UG_S16 xp,yp;
   UG_U8 cw;
   char chr;

   xp=x;
 801092c:	68fb      	ldr	r3, [r7, #12]
 801092e:	61fb      	str	r3, [r7, #28]
   yp=y;
 8010930:	68bb      	ldr	r3, [r7, #8]
 8010932:	61bb      	str	r3, [r7, #24]

   while ( *str != 0 )
 8010934:	e059      	b.n	80109ea <UG_PutString+0xca>
   {
      chr = *str++;
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	1c5a      	adds	r2, r3, #1
 801093a:	607a      	str	r2, [r7, #4]
 801093c:	781b      	ldrb	r3, [r3, #0]
 801093e:	75fb      	strb	r3, [r7, #23]
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8010940:	7dfa      	ldrb	r2, [r7, #23]
 8010942:	4b2e      	ldr	r3, [pc, #184]	; (80109fc <UG_PutString+0xdc>)
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010948:	429a      	cmp	r2, r3
 801094a:	d34e      	bcc.n	80109ea <UG_PutString+0xca>
 801094c:	7dfa      	ldrb	r2, [r7, #23]
 801094e:	4b2b      	ldr	r3, [pc, #172]	; (80109fc <UG_PutString+0xdc>)
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010954:	429a      	cmp	r2, r3
 8010956:	d900      	bls.n	801095a <UG_PutString+0x3a>
 8010958:	e047      	b.n	80109ea <UG_PutString+0xca>
      if ( chr == '\n' )
 801095a:	7dfb      	ldrb	r3, [r7, #23]
 801095c:	2b0a      	cmp	r3, #10
 801095e:	d104      	bne.n	801096a <UG_PutString+0x4a>
      {
         xp = gui->x_dim;
 8010960:	4b26      	ldr	r3, [pc, #152]	; (80109fc <UG_PutString+0xdc>)
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	685b      	ldr	r3, [r3, #4]
 8010966:	61fb      	str	r3, [r7, #28]
         continue;
 8010968:	e03f      	b.n	80109ea <UG_PutString+0xca>
      }
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 801096a:	4b24      	ldr	r3, [pc, #144]	; (80109fc <UG_PutString+0xdc>)
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010970:	2b00      	cmp	r3, #0
 8010972:	d00a      	beq.n	801098a <UG_PutString+0x6a>
 8010974:	4b21      	ldr	r3, [pc, #132]	; (80109fc <UG_PutString+0xdc>)
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801097a:	7df9      	ldrb	r1, [r7, #23]
 801097c:	4b1f      	ldr	r3, [pc, #124]	; (80109fc <UG_PutString+0xdc>)
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010982:	1acb      	subs	r3, r1, r3
 8010984:	4413      	add	r3, r2
 8010986:	781b      	ldrb	r3, [r3, #0]
 8010988:	e003      	b.n	8010992 <UG_PutString+0x72>
 801098a:	4b1c      	ldr	r3, [pc, #112]	; (80109fc <UG_PutString+0xdc>)
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010990:	b2db      	uxtb	r3, r3
 8010992:	75bb      	strb	r3, [r7, #22]

      if ( xp + cw > gui->x_dim - 1 )
 8010994:	4b19      	ldr	r3, [pc, #100]	; (80109fc <UG_PutString+0xdc>)
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	685a      	ldr	r2, [r3, #4]
 801099a:	7db9      	ldrb	r1, [r7, #22]
 801099c:	69fb      	ldr	r3, [r7, #28]
 801099e:	440b      	add	r3, r1
 80109a0:	429a      	cmp	r2, r3
 80109a2:	dc0c      	bgt.n	80109be <UG_PutString+0x9e>
      {
         xp = x;
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	61fb      	str	r3, [r7, #28]
         yp += gui->font.char_height+gui->char_v_space;
 80109a8:	4b14      	ldr	r3, [pc, #80]	; (80109fc <UG_PutString+0xdc>)
 80109aa:	681b      	ldr	r3, [r3, #0]
 80109ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80109ae:	4a13      	ldr	r2, [pc, #76]	; (80109fc <UG_PutString+0xdc>)
 80109b0:	6812      	ldr	r2, [r2, #0]
 80109b2:	f992 2061 	ldrsb.w	r2, [r2, #97]	; 0x61
 80109b6:	4413      	add	r3, r2
 80109b8:	69ba      	ldr	r2, [r7, #24]
 80109ba:	4413      	add	r3, r2
 80109bc:	61bb      	str	r3, [r7, #24]
      }

      UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 80109be:	4b0f      	ldr	r3, [pc, #60]	; (80109fc <UG_PutString+0xdc>)
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80109c4:	4b0d      	ldr	r3, [pc, #52]	; (80109fc <UG_PutString+0xdc>)
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80109ca:	7df8      	ldrb	r0, [r7, #23]
 80109cc:	9300      	str	r3, [sp, #0]
 80109ce:	4613      	mov	r3, r2
 80109d0:	69ba      	ldr	r2, [r7, #24]
 80109d2:	69f9      	ldr	r1, [r7, #28]
 80109d4:	f000 f814 	bl	8010a00 <UG_PutChar>

      xp += cw + gui->char_h_space;
 80109d8:	7dbb      	ldrb	r3, [r7, #22]
 80109da:	4a08      	ldr	r2, [pc, #32]	; (80109fc <UG_PutString+0xdc>)
 80109dc:	6812      	ldr	r2, [r2, #0]
 80109de:	f992 2060 	ldrsb.w	r2, [r2, #96]	; 0x60
 80109e2:	4413      	add	r3, r2
 80109e4:	69fa      	ldr	r2, [r7, #28]
 80109e6:	4413      	add	r3, r2
 80109e8:	61fb      	str	r3, [r7, #28]
   while ( *str != 0 )
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	781b      	ldrb	r3, [r3, #0]
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d1a1      	bne.n	8010936 <UG_PutString+0x16>
   }
}
 80109f2:	bf00      	nop
 80109f4:	bf00      	nop
 80109f6:	3720      	adds	r7, #32
 80109f8:	46bd      	mov	sp, r7
 80109fa:	bd80      	pop	{r7, pc}
 80109fc:	200014e8 	.word	0x200014e8

08010a00 <UG_PutChar>:

void UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
 8010a00:	b580      	push	{r7, lr}
 8010a02:	b086      	sub	sp, #24
 8010a04:	af02      	add	r7, sp, #8
 8010a06:	60b9      	str	r1, [r7, #8]
 8010a08:	607a      	str	r2, [r7, #4]
 8010a0a:	603b      	str	r3, [r7, #0]
 8010a0c:	4603      	mov	r3, r0
 8010a0e:	73fb      	strb	r3, [r7, #15]
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 8010a10:	4b07      	ldr	r3, [pc, #28]	; (8010a30 <UG_PutChar+0x30>)
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	3344      	adds	r3, #68	; 0x44
 8010a16:	7bf8      	ldrb	r0, [r7, #15]
 8010a18:	9301      	str	r3, [sp, #4]
 8010a1a:	69bb      	ldr	r3, [r7, #24]
 8010a1c:	9300      	str	r3, [sp, #0]
 8010a1e:	683b      	ldr	r3, [r7, #0]
 8010a20:	687a      	ldr	r2, [r7, #4]
 8010a22:	68b9      	ldr	r1, [r7, #8]
 8010a24:	f000 f826 	bl	8010a74 <_UG_PutChar>
}
 8010a28:	bf00      	nop
 8010a2a:	3710      	adds	r7, #16
 8010a2c:	46bd      	mov	sp, r7
 8010a2e:	bd80      	pop	{r7, pc}
 8010a30:	200014e8 	.word	0x200014e8

08010a34 <UG_SetForecolor>:
{
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
 8010a34:	b480      	push	{r7}
 8010a36:	b083      	sub	sp, #12
 8010a38:	af00      	add	r7, sp, #0
 8010a3a:	6078      	str	r0, [r7, #4]
   gui->fore_color = c;
 8010a3c:	4b04      	ldr	r3, [pc, #16]	; (8010a50 <UG_SetForecolor+0x1c>)
 8010a3e:	681b      	ldr	r3, [r3, #0]
 8010a40:	687a      	ldr	r2, [r7, #4]
 8010a42:	665a      	str	r2, [r3, #100]	; 0x64
}
 8010a44:	bf00      	nop
 8010a46:	370c      	adds	r7, #12
 8010a48:	46bd      	mov	sp, r7
 8010a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a4e:	4770      	bx	lr
 8010a50:	200014e8 	.word	0x200014e8

08010a54 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 8010a54:	b480      	push	{r7}
 8010a56:	b083      	sub	sp, #12
 8010a58:	af00      	add	r7, sp, #0
 8010a5a:	6078      	str	r0, [r7, #4]
   gui->back_color = c;
 8010a5c:	4b04      	ldr	r3, [pc, #16]	; (8010a70 <UG_SetBackcolor+0x1c>)
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	687a      	ldr	r2, [r7, #4]
 8010a62:	669a      	str	r2, [r3, #104]	; 0x68
}
 8010a64:	bf00      	nop
 8010a66:	370c      	adds	r7, #12
 8010a68:	46bd      	mov	sp, r7
 8010a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a6e:	4770      	bx	lr
 8010a70:	200014e8 	.word	0x200014e8

08010a74 <_UG_PutChar>:

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 8010a74:	b590      	push	{r4, r7, lr}
 8010a76:	b091      	sub	sp, #68	; 0x44
 8010a78:	af00      	add	r7, sp, #0
 8010a7a:	60b9      	str	r1, [r7, #8]
 8010a7c:	607a      	str	r2, [r7, #4]
 8010a7e:	603b      	str	r3, [r7, #0]
 8010a80:	4603      	mov	r3, r0
 8010a82:	73fb      	strb	r3, [r7, #15]
   UG_U8 b,bt;
   UG_U32 index;
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;
 8010a84:	7bfb      	ldrb	r3, [r7, #15]
 8010a86:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

   switch ( bt )
 8010a8a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8010a8e:	2bfc      	cmp	r3, #252	; 0xfc
 8010a90:	dc7e      	bgt.n	8010b90 <_UG_PutChar+0x11c>
 8010a92:	2bd6      	cmp	r3, #214	; 0xd6
 8010a94:	da08      	bge.n	8010aa8 <_UG_PutChar+0x34>
 8010a96:	2bc4      	cmp	r3, #196	; 0xc4
 8010a98:	d06e      	beq.n	8010b78 <_UG_PutChar+0x104>
 8010a9a:	2bc4      	cmp	r3, #196	; 0xc4
 8010a9c:	dc78      	bgt.n	8010b90 <_UG_PutChar+0x11c>
 8010a9e:	2bb0      	cmp	r3, #176	; 0xb0
 8010aa0:	d072      	beq.n	8010b88 <_UG_PutChar+0x114>
 8010aa2:	2bb5      	cmp	r3, #181	; 0xb5
 8010aa4:	d06c      	beq.n	8010b80 <_UG_PutChar+0x10c>
 8010aa6:	e073      	b.n	8010b90 <_UG_PutChar+0x11c>
 8010aa8:	3bd6      	subs	r3, #214	; 0xd6
 8010aaa:	2b26      	cmp	r3, #38	; 0x26
 8010aac:	d870      	bhi.n	8010b90 <_UG_PutChar+0x11c>
 8010aae:	a201      	add	r2, pc, #4	; (adr r2, 8010ab4 <_UG_PutChar+0x40>)
 8010ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ab4:	08010b59 	.word	0x08010b59
 8010ab8:	08010b91 	.word	0x08010b91
 8010abc:	08010b91 	.word	0x08010b91
 8010ac0:	08010b91 	.word	0x08010b91
 8010ac4:	08010b91 	.word	0x08010b91
 8010ac8:	08010b91 	.word	0x08010b91
 8010acc:	08010b69 	.word	0x08010b69
 8010ad0:	08010b91 	.word	0x08010b91
 8010ad4:	08010b91 	.word	0x08010b91
 8010ad8:	08010b91 	.word	0x08010b91
 8010adc:	08010b91 	.word	0x08010b91
 8010ae0:	08010b91 	.word	0x08010b91
 8010ae4:	08010b91 	.word	0x08010b91
 8010ae8:	08010b91 	.word	0x08010b91
 8010aec:	08010b71 	.word	0x08010b71
 8010af0:	08010b91 	.word	0x08010b91
 8010af4:	08010b91 	.word	0x08010b91
 8010af8:	08010b91 	.word	0x08010b91
 8010afc:	08010b91 	.word	0x08010b91
 8010b00:	08010b91 	.word	0x08010b91
 8010b04:	08010b91 	.word	0x08010b91
 8010b08:	08010b91 	.word	0x08010b91
 8010b0c:	08010b91 	.word	0x08010b91
 8010b10:	08010b91 	.word	0x08010b91
 8010b14:	08010b91 	.word	0x08010b91
 8010b18:	08010b91 	.word	0x08010b91
 8010b1c:	08010b91 	.word	0x08010b91
 8010b20:	08010b91 	.word	0x08010b91
 8010b24:	08010b91 	.word	0x08010b91
 8010b28:	08010b91 	.word	0x08010b91
 8010b2c:	08010b91 	.word	0x08010b91
 8010b30:	08010b91 	.word	0x08010b91
 8010b34:	08010b51 	.word	0x08010b51
 8010b38:	08010b91 	.word	0x08010b91
 8010b3c:	08010b91 	.word	0x08010b91
 8010b40:	08010b91 	.word	0x08010b91
 8010b44:	08010b91 	.word	0x08010b91
 8010b48:	08010b91 	.word	0x08010b91
 8010b4c:	08010b61 	.word	0x08010b61
   {
      case 0xF6: bt = 0x94; break; // 
 8010b50:	2394      	movs	r3, #148	; 0x94
 8010b52:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8010b56:	e01b      	b.n	8010b90 <_UG_PutChar+0x11c>
      case 0xD6: bt = 0x99; break; // 
 8010b58:	2399      	movs	r3, #153	; 0x99
 8010b5a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8010b5e:	e017      	b.n	8010b90 <_UG_PutChar+0x11c>
      case 0xFC: bt = 0x81; break; // 
 8010b60:	2381      	movs	r3, #129	; 0x81
 8010b62:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8010b66:	e013      	b.n	8010b90 <_UG_PutChar+0x11c>
      case 0xDC: bt = 0x9A; break; // 
 8010b68:	239a      	movs	r3, #154	; 0x9a
 8010b6a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8010b6e:	e00f      	b.n	8010b90 <_UG_PutChar+0x11c>
      case 0xE4: bt = 0x84; break; // 
 8010b70:	2384      	movs	r3, #132	; 0x84
 8010b72:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8010b76:	e00b      	b.n	8010b90 <_UG_PutChar+0x11c>
      case 0xC4: bt = 0x8E; break; // 
 8010b78:	238e      	movs	r3, #142	; 0x8e
 8010b7a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8010b7e:	e007      	b.n	8010b90 <_UG_PutChar+0x11c>
      case 0xB5: bt = 0xE6; break; // 
 8010b80:	23e6      	movs	r3, #230	; 0xe6
 8010b82:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8010b86:	e003      	b.n	8010b90 <_UG_PutChar+0x11c>
      case 0xB0: bt = 0xF8; break; // 
 8010b88:	23f8      	movs	r3, #248	; 0xf8
 8010b8a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8010b8e:	bf00      	nop
   }

   if (bt < font->start_char || bt > font->end_char) return;
 8010b90:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8010b94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010b96:	691b      	ldr	r3, [r3, #16]
 8010b98:	429a      	cmp	r2, r3
 8010b9a:	f0c0 8206 	bcc.w	8010faa <_UG_PutChar+0x536>
 8010b9e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8010ba2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010ba4:	695b      	ldr	r3, [r3, #20]
 8010ba6:	429a      	cmp	r2, r3
 8010ba8:	f200 81ff 	bhi.w	8010faa <_UG_PutChar+0x536>
   
   yo = y;
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	62fb      	str	r3, [r7, #44]	; 0x2c
   bn = font->char_width;
 8010bb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010bb2:	689b      	ldr	r3, [r3, #8]
 8010bb4:	627b      	str	r3, [r7, #36]	; 0x24
   if ( !bn ) return;
 8010bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	f000 81f8 	beq.w	8010fae <_UG_PutChar+0x53a>
   bn >>= 3;
 8010bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bc0:	08db      	lsrs	r3, r3, #3
 8010bc2:	627b      	str	r3, [r7, #36]	; 0x24
   if ( font->char_width % 8 ) bn++;
 8010bc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010bc6:	689b      	ldr	r3, [r3, #8]
 8010bc8:	f003 0307 	and.w	r3, r3, #7
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d002      	beq.n	8010bd6 <_UG_PutChar+0x162>
 8010bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bd2:	3301      	adds	r3, #1
 8010bd4:	627b      	str	r3, [r7, #36]	; 0x24
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 8010bd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010bd8:	699b      	ldr	r3, [r3, #24]
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d009      	beq.n	8010bf2 <_UG_PutChar+0x17e>
 8010bde:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010be0:	699a      	ldr	r2, [r3, #24]
 8010be2:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 8010be6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010be8:	691b      	ldr	r3, [r3, #16]
 8010bea:	1acb      	subs	r3, r1, r3
 8010bec:	4413      	add	r3, r2
 8010bee:	781b      	ldrb	r3, [r3, #0]
 8010bf0:	e001      	b.n	8010bf6 <_UG_PutChar+0x182>
 8010bf2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010bf4:	689b      	ldr	r3, [r3, #8]
 8010bf6:	61bb      	str	r3, [r7, #24]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 8010bf8:	4b90      	ldr	r3, [pc, #576]	; (8010e3c <_UG_PutChar+0x3c8>)
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8010c00:	f003 0302 	and.w	r3, r3, #2
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	f000 80e3 	beq.w	8010dd0 <_UG_PutChar+0x35c>
   {
	   //(void(*)(UG_COLOR))
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 8010c0a:	4b8c      	ldr	r3, [pc, #560]	; (8010e3c <_UG_PutChar+0x3c8>)
 8010c0c:	681b      	ldr	r3, [r3, #0]
 8010c0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010c12:	461c      	mov	r4, r3
 8010c14:	68ba      	ldr	r2, [r7, #8]
 8010c16:	69bb      	ldr	r3, [r7, #24]
 8010c18:	4413      	add	r3, r2
 8010c1a:	3b01      	subs	r3, #1
 8010c1c:	4619      	mov	r1, r3
 8010c1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010c20:	68da      	ldr	r2, [r3, #12]
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	4413      	add	r3, r2
 8010c26:	3b01      	subs	r3, #1
 8010c28:	460a      	mov	r2, r1
 8010c2a:	6879      	ldr	r1, [r7, #4]
 8010c2c:	68b8      	ldr	r0, [r7, #8]
 8010c2e:	47a0      	blx	r4
 8010c30:	4603      	mov	r3, r0
 8010c32:	613b      	str	r3, [r7, #16]
	   
      if (font->font_type == FONT_TYPE_1BPP)
 8010c34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010c36:	791b      	ldrb	r3, [r3, #4]
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d14f      	bne.n	8010cdc <_UG_PutChar+0x268>
	  {
	      index = (bt - font->start_char)* font->char_height * bn;
 8010c3c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8010c40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010c42:	691b      	ldr	r3, [r3, #16]
 8010c44:	1ad3      	subs	r3, r2, r3
 8010c46:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010c48:	68d2      	ldr	r2, [r2, #12]
 8010c4a:	fb03 f202 	mul.w	r2, r3, r2
 8010c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c50:	fb02 f303 	mul.w	r3, r2, r3
 8010c54:	61fb      	str	r3, [r7, #28]
		  for( j=0;j<font->char_height;j++ )
 8010c56:	2300      	movs	r3, #0
 8010c58:	63bb      	str	r3, [r7, #56]	; 0x38
 8010c5a:	e038      	b.n	8010cce <_UG_PutChar+0x25a>
		  {
			 c=actual_char_width;
 8010c5c:	69bb      	ldr	r3, [r7, #24]
 8010c5e:	62bb      	str	r3, [r7, #40]	; 0x28
			 for( i=0;i<bn;i++ )
 8010c60:	2300      	movs	r3, #0
 8010c62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010c64:	e02c      	b.n	8010cc0 <_UG_PutChar+0x24c>
			 {
				b = font->p[index++];
 8010c66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010c68:	681a      	ldr	r2, [r3, #0]
 8010c6a:	69fb      	ldr	r3, [r7, #28]
 8010c6c:	1c59      	adds	r1, r3, #1
 8010c6e:	61f9      	str	r1, [r7, #28]
 8010c70:	4413      	add	r3, r2
 8010c72:	781b      	ldrb	r3, [r3, #0]
 8010c74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				for( k=0;(k<8) && c;k++ )
 8010c78:	2300      	movs	r3, #0
 8010c7a:	637b      	str	r3, [r7, #52]	; 0x34
 8010c7c:	e017      	b.n	8010cae <_UG_PutChar+0x23a>
				{
				   if( b & 0x01 )
 8010c7e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8010c82:	f003 0301 	and.w	r3, r3, #1
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d003      	beq.n	8010c92 <_UG_PutChar+0x21e>
				   {
					  push_pixel(fc);
 8010c8a:	693b      	ldr	r3, [r7, #16]
 8010c8c:	6838      	ldr	r0, [r7, #0]
 8010c8e:	4798      	blx	r3
 8010c90:	e002      	b.n	8010c98 <_UG_PutChar+0x224>
				   }
				   else
				   {
					  push_pixel(bc);
 8010c92:	693b      	ldr	r3, [r7, #16]
 8010c94:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8010c96:	4798      	blx	r3
				   }
				   b >>= 1;
 8010c98:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8010c9c:	085b      	lsrs	r3, r3, #1
 8010c9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				   c--;
 8010ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ca4:	3b01      	subs	r3, #1
 8010ca6:	62bb      	str	r3, [r7, #40]	; 0x28
				for( k=0;(k<8) && c;k++ )
 8010ca8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010caa:	3301      	adds	r3, #1
 8010cac:	637b      	str	r3, [r7, #52]	; 0x34
 8010cae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010cb0:	2b07      	cmp	r3, #7
 8010cb2:	d802      	bhi.n	8010cba <_UG_PutChar+0x246>
 8010cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	d1e1      	bne.n	8010c7e <_UG_PutChar+0x20a>
			 for( i=0;i<bn;i++ )
 8010cba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010cbc:	3301      	adds	r3, #1
 8010cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010cc0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cc4:	429a      	cmp	r2, r3
 8010cc6:	d3ce      	bcc.n	8010c66 <_UG_PutChar+0x1f2>
		  for( j=0;j<font->char_height;j++ )
 8010cc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cca:	3301      	adds	r3, #1
 8010ccc:	63bb      	str	r3, [r7, #56]	; 0x38
 8010cce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010cd0:	68db      	ldr	r3, [r3, #12]
 8010cd2:	461a      	mov	r2, r3
 8010cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cd6:	4293      	cmp	r3, r2
 8010cd8:	d3c0      	bcc.n	8010c5c <_UG_PutChar+0x1e8>
 8010cda:	e169      	b.n	8010fb0 <_UG_PutChar+0x53c>
				}
			 }
	 	 }
	  }
	  else if (font->font_type == FONT_TYPE_8BPP)
 8010cdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010cde:	791b      	ldrb	r3, [r3, #4]
 8010ce0:	2b01      	cmp	r3, #1
 8010ce2:	f040 8165 	bne.w	8010fb0 <_UG_PutChar+0x53c>
	  {
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 8010ce6:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8010cea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010cec:	691b      	ldr	r3, [r3, #16]
 8010cee:	1ad3      	subs	r3, r2, r3
 8010cf0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010cf2:	68d2      	ldr	r2, [r2, #12]
 8010cf4:	fb02 f303 	mul.w	r3, r2, r3
 8010cf8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010cfa:	6892      	ldr	r2, [r2, #8]
 8010cfc:	fb02 f303 	mul.w	r3, r2, r3
 8010d00:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 8010d02:	2300      	movs	r3, #0
 8010d04:	63bb      	str	r3, [r7, #56]	; 0x38
 8010d06:	e05c      	b.n	8010dc2 <_UG_PutChar+0x34e>
		   {
			  for( i=0;i<actual_char_width;i++ )
 8010d08:	2300      	movs	r3, #0
 8010d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010d0c:	e04a      	b.n	8010da4 <_UG_PutChar+0x330>
			  {
				 b = font->p[index++];
 8010d0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010d10:	681a      	ldr	r2, [r3, #0]
 8010d12:	69fb      	ldr	r3, [r7, #28]
 8010d14:	1c59      	adds	r1, r3, #1
 8010d16:	61f9      	str	r1, [r7, #28]
 8010d18:	4413      	add	r3, r2
 8010d1a:	781b      	ldrb	r3, [r3, #0]
 8010d1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8010d20:	683b      	ldr	r3, [r7, #0]
 8010d22:	b2db      	uxtb	r3, r3
 8010d24:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8010d28:	fb03 f202 	mul.w	r2, r3, r2
 8010d2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010d2e:	b2db      	uxtb	r3, r3
 8010d30:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8010d34:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 8010d38:	fb01 f303 	mul.w	r3, r1, r3
 8010d3c:	4413      	add	r3, r2
 8010d3e:	0a1b      	lsrs	r3, r3, #8
 8010d40:	b2da      	uxtb	r2, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8010d42:	683b      	ldr	r3, [r7, #0]
 8010d44:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8010d48:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8010d4c:	fb03 f101 	mul.w	r1, r3, r1
 8010d50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010d52:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8010d56:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8010d5a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8010d5e:	fb00 f303 	mul.w	r3, r0, r3
 8010d62:	440b      	add	r3, r1
 8010d64:	0a1b      	lsrs	r3, r3, #8
 8010d66:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8010d6a:	431a      	orrs	r2, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8010d6c:	683b      	ldr	r3, [r7, #0]
 8010d6e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8010d72:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8010d76:	fb03 f101 	mul.w	r1, r3, r1
 8010d7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010d7c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8010d80:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8010d84:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8010d88:	fb00 f303 	mul.w	r3, r0, r3
 8010d8c:	440b      	add	r3, r1
 8010d8e:	0a1b      	lsrs	r3, r3, #8
 8010d90:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8010d94:	4313      	orrs	r3, r2
 8010d96:	617b      	str	r3, [r7, #20]
				 push_pixel(color);
 8010d98:	693b      	ldr	r3, [r7, #16]
 8010d9a:	6978      	ldr	r0, [r7, #20]
 8010d9c:	4798      	blx	r3
			  for( i=0;i<actual_char_width;i++ )
 8010d9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010da0:	3301      	adds	r3, #1
 8010da2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010da4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010da6:	69bb      	ldr	r3, [r7, #24]
 8010da8:	429a      	cmp	r2, r3
 8010daa:	d3b0      	bcc.n	8010d0e <_UG_PutChar+0x29a>
			  }
			  index += font->char_width - actual_char_width;
 8010dac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010dae:	689b      	ldr	r3, [r3, #8]
 8010db0:	461a      	mov	r2, r3
 8010db2:	69bb      	ldr	r3, [r7, #24]
 8010db4:	1ad3      	subs	r3, r2, r3
 8010db6:	69fa      	ldr	r2, [r7, #28]
 8010db8:	4413      	add	r3, r2
 8010dba:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 8010dbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010dbe:	3301      	adds	r3, #1
 8010dc0:	63bb      	str	r3, [r7, #56]	; 0x38
 8010dc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010dc4:	68db      	ldr	r3, [r3, #12]
 8010dc6:	461a      	mov	r2, r3
 8010dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010dca:	4293      	cmp	r3, r2
 8010dcc:	d39c      	bcc.n	8010d08 <_UG_PutChar+0x294>
 8010dce:	e0ef      	b.n	8010fb0 <_UG_PutChar+0x53c>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 8010dd0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010dd2:	791b      	ldrb	r3, [r3, #4]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d162      	bne.n	8010e9e <_UG_PutChar+0x42a>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 8010dd8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8010ddc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010dde:	691b      	ldr	r3, [r3, #16]
 8010de0:	1ad3      	subs	r3, r2, r3
 8010de2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010de4:	68d2      	ldr	r2, [r2, #12]
 8010de6:	fb03 f202 	mul.w	r2, r3, r2
 8010dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010dec:	fb02 f303 	mul.w	r3, r2, r3
 8010df0:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 8010df2:	2300      	movs	r3, #0
 8010df4:	63bb      	str	r3, [r7, #56]	; 0x38
 8010df6:	e04b      	b.n	8010e90 <_UG_PutChar+0x41c>
         {
           xo = x;
 8010df8:	68bb      	ldr	r3, [r7, #8]
 8010dfa:	633b      	str	r3, [r7, #48]	; 0x30
           c=actual_char_width;
 8010dfc:	69bb      	ldr	r3, [r7, #24]
 8010dfe:	62bb      	str	r3, [r7, #40]	; 0x28
           for( i=0;i<bn;i++ )
 8010e00:	2300      	movs	r3, #0
 8010e02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010e04:	e03a      	b.n	8010e7c <_UG_PutChar+0x408>
           {
             b = font->p[index++];
 8010e06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010e08:	681a      	ldr	r2, [r3, #0]
 8010e0a:	69fb      	ldr	r3, [r7, #28]
 8010e0c:	1c59      	adds	r1, r3, #1
 8010e0e:	61f9      	str	r1, [r7, #28]
 8010e10:	4413      	add	r3, r2
 8010e12:	781b      	ldrb	r3, [r3, #0]
 8010e14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
             for( k=0;(k<8) && c;k++ )
 8010e18:	2300      	movs	r3, #0
 8010e1a:	637b      	str	r3, [r7, #52]	; 0x34
 8010e1c:	e025      	b.n	8010e6a <_UG_PutChar+0x3f6>
             {
               if( b & 0x01 )
 8010e1e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8010e22:	f003 0301 	and.w	r3, r3, #1
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d00a      	beq.n	8010e40 <_UG_PutChar+0x3cc>
               {
                  gui->pset(xo,yo,fc);
 8010e2a:	4b04      	ldr	r3, [pc, #16]	; (8010e3c <_UG_PutChar+0x3c8>)
 8010e2c:	681b      	ldr	r3, [r3, #0]
 8010e2e:	681b      	ldr	r3, [r3, #0]
 8010e30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010e32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010e34:	683a      	ldr	r2, [r7, #0]
 8010e36:	4798      	blx	r3
 8010e38:	e009      	b.n	8010e4e <_UG_PutChar+0x3da>
 8010e3a:	bf00      	nop
 8010e3c:	200014e8 	.word	0x200014e8
               }
               else
               {
                  gui->pset(xo,yo,bc);
 8010e40:	4b5d      	ldr	r3, [pc, #372]	; (8010fb8 <_UG_PutChar+0x544>)
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	681b      	ldr	r3, [r3, #0]
 8010e46:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010e48:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010e4a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010e4c:	4798      	blx	r3
               }
               b >>= 1;
 8010e4e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8010e52:	085b      	lsrs	r3, r3, #1
 8010e54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               xo++;
 8010e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e5a:	3301      	adds	r3, #1
 8010e5c:	633b      	str	r3, [r7, #48]	; 0x30
               c--;
 8010e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e60:	3b01      	subs	r3, #1
 8010e62:	62bb      	str	r3, [r7, #40]	; 0x28
             for( k=0;(k<8) && c;k++ )
 8010e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e66:	3301      	adds	r3, #1
 8010e68:	637b      	str	r3, [r7, #52]	; 0x34
 8010e6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e6c:	2b07      	cmp	r3, #7
 8010e6e:	d802      	bhi.n	8010e76 <_UG_PutChar+0x402>
 8010e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d1d3      	bne.n	8010e1e <_UG_PutChar+0x3aa>
           for( i=0;i<bn;i++ )
 8010e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010e78:	3301      	adds	r3, #1
 8010e7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010e7c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e80:	429a      	cmp	r2, r3
 8010e82:	d3c0      	bcc.n	8010e06 <_UG_PutChar+0x392>
             }
           }
           yo++;
 8010e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e86:	3301      	adds	r3, #1
 8010e88:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 8010e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e8c:	3301      	adds	r3, #1
 8010e8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8010e90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010e92:	68db      	ldr	r3, [r3, #12]
 8010e94:	461a      	mov	r2, r3
 8010e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e98:	4293      	cmp	r3, r2
 8010e9a:	d3ad      	bcc.n	8010df8 <_UG_PutChar+0x384>
 8010e9c:	e088      	b.n	8010fb0 <_UG_PutChar+0x53c>
         }
      }
      else if (font->font_type == FONT_TYPE_8BPP)
 8010e9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010ea0:	791b      	ldrb	r3, [r3, #4]
 8010ea2:	2b01      	cmp	r3, #1
 8010ea4:	f040 8084 	bne.w	8010fb0 <_UG_PutChar+0x53c>
      {
         index = (bt - font->start_char)* font->char_height * font->char_width;
 8010ea8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8010eac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010eae:	691b      	ldr	r3, [r3, #16]
 8010eb0:	1ad3      	subs	r3, r2, r3
 8010eb2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010eb4:	68d2      	ldr	r2, [r2, #12]
 8010eb6:	fb02 f303 	mul.w	r3, r2, r3
 8010eba:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010ebc:	6892      	ldr	r2, [r2, #8]
 8010ebe:	fb02 f303 	mul.w	r3, r2, r3
 8010ec2:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 8010ec4:	2300      	movs	r3, #0
 8010ec6:	63bb      	str	r3, [r7, #56]	; 0x38
 8010ec8:	e068      	b.n	8010f9c <_UG_PutChar+0x528>
         {
            xo = x;
 8010eca:	68bb      	ldr	r3, [r7, #8]
 8010ecc:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 8010ece:	2300      	movs	r3, #0
 8010ed0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010ed2:	e051      	b.n	8010f78 <_UG_PutChar+0x504>
            {
               b = font->p[index++];
 8010ed4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010ed6:	681a      	ldr	r2, [r3, #0]
 8010ed8:	69fb      	ldr	r3, [r7, #28]
 8010eda:	1c59      	adds	r1, r3, #1
 8010edc:	61f9      	str	r1, [r7, #28]
 8010ede:	4413      	add	r3, r2
 8010ee0:	781b      	ldrb	r3, [r3, #0]
 8010ee2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8010ee6:	683b      	ldr	r3, [r7, #0]
 8010ee8:	b2db      	uxtb	r3, r3
 8010eea:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8010eee:	fb03 f202 	mul.w	r2, r3, r2
 8010ef2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010ef4:	b2db      	uxtb	r3, r3
 8010ef6:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8010efa:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 8010efe:	fb01 f303 	mul.w	r3, r1, r3
 8010f02:	4413      	add	r3, r2
 8010f04:	0a1b      	lsrs	r3, r3, #8
 8010f06:	b2da      	uxtb	r2, r3
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     // Green
 8010f08:	683b      	ldr	r3, [r7, #0]
 8010f0a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8010f0e:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8010f12:	fb03 f101 	mul.w	r1, r3, r1
 8010f16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010f18:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8010f1c:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8010f20:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8010f24:	fb00 f303 	mul.w	r3, r0, r3
 8010f28:	440b      	add	r3, r1
 8010f2a:	0a1b      	lsrs	r3, r3, #8
 8010f2c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8010f30:	431a      	orrs	r2, r3
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); // Red
 8010f32:	683b      	ldr	r3, [r7, #0]
 8010f34:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8010f38:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8010f3c:	fb03 f101 	mul.w	r1, r3, r1
 8010f40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010f42:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8010f46:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8010f4a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8010f4e:	fb00 f303 	mul.w	r3, r0, r3
 8010f52:	440b      	add	r3, r1
 8010f54:	0a1b      	lsrs	r3, r3, #8
 8010f56:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF)        |     // Blue
 8010f5a:	4313      	orrs	r3, r2
 8010f5c:	617b      	str	r3, [r7, #20]
               gui->pset(xo,yo,color);
 8010f5e:	4b16      	ldr	r3, [pc, #88]	; (8010fb8 <_UG_PutChar+0x544>)
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	681b      	ldr	r3, [r3, #0]
 8010f64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010f66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010f68:	697a      	ldr	r2, [r7, #20]
 8010f6a:	4798      	blx	r3
               xo++;
 8010f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f6e:	3301      	adds	r3, #1
 8010f70:	633b      	str	r3, [r7, #48]	; 0x30
            for( i=0;i<actual_char_width;i++ )
 8010f72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f74:	3301      	adds	r3, #1
 8010f76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010f78:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010f7a:	69bb      	ldr	r3, [r7, #24]
 8010f7c:	429a      	cmp	r2, r3
 8010f7e:	d3a9      	bcc.n	8010ed4 <_UG_PutChar+0x460>
            }
            index += font->char_width - actual_char_width;
 8010f80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010f82:	689b      	ldr	r3, [r3, #8]
 8010f84:	461a      	mov	r2, r3
 8010f86:	69bb      	ldr	r3, [r7, #24]
 8010f88:	1ad3      	subs	r3, r2, r3
 8010f8a:	69fa      	ldr	r2, [r7, #28]
 8010f8c:	4413      	add	r3, r2
 8010f8e:	61fb      	str	r3, [r7, #28]
            yo++;
 8010f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f92:	3301      	adds	r3, #1
 8010f94:	62fb      	str	r3, [r7, #44]	; 0x2c
         for( j=0;j<font->char_height;j++ )
 8010f96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f98:	3301      	adds	r3, #1
 8010f9a:	63bb      	str	r3, [r7, #56]	; 0x38
 8010f9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010f9e:	68db      	ldr	r3, [r3, #12]
 8010fa0:	461a      	mov	r2, r3
 8010fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fa4:	4293      	cmp	r3, r2
 8010fa6:	d390      	bcc.n	8010eca <_UG_PutChar+0x456>
 8010fa8:	e002      	b.n	8010fb0 <_UG_PutChar+0x53c>
   if (bt < font->start_char || bt > font->end_char) return;
 8010faa:	bf00      	nop
 8010fac:	e000      	b.n	8010fb0 <_UG_PutChar+0x53c>
   if ( !bn ) return;
 8010fae:	bf00      	nop
         }
      }
   }
}
 8010fb0:	3744      	adds	r7, #68	; 0x44
 8010fb2:	46bd      	mov	sp, r7
 8010fb4:	bd90      	pop	{r4, r7, pc}
 8010fb6:	bf00      	nop
 8010fb8:	200014e8 	.word	0x200014e8

08010fbc <UG_DriverRegister>:

/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
 8010fbc:	b480      	push	{r7}
 8010fbe:	b083      	sub	sp, #12
 8010fc0:	af00      	add	r7, sp, #0
 8010fc2:	4603      	mov	r3, r0
 8010fc4:	6039      	str	r1, [r7, #0]
 8010fc6:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8010fc8:	79fb      	ldrb	r3, [r7, #7]
 8010fca:	2b02      	cmp	r3, #2
 8010fcc:	d810      	bhi.n	8010ff0 <UG_DriverRegister+0x34>

   gui->driver[type].driver = driver;
 8010fce:	4b0b      	ldr	r3, [pc, #44]	; (8010ffc <UG_DriverRegister+0x40>)
 8010fd0:	681a      	ldr	r2, [r3, #0]
 8010fd2:	79fb      	ldrb	r3, [r7, #7]
 8010fd4:	330e      	adds	r3, #14
 8010fd6:	00db      	lsls	r3, r3, #3
 8010fd8:	4413      	add	r3, r2
 8010fda:	683a      	ldr	r2, [r7, #0]
 8010fdc:	605a      	str	r2, [r3, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 8010fde:	4b07      	ldr	r3, [pc, #28]	; (8010ffc <UG_DriverRegister+0x40>)
 8010fe0:	681a      	ldr	r2, [r3, #0]
 8010fe2:	79fb      	ldrb	r3, [r7, #7]
 8010fe4:	330e      	adds	r3, #14
 8010fe6:	00db      	lsls	r3, r3, #3
 8010fe8:	4413      	add	r3, r2
 8010fea:	2203      	movs	r2, #3
 8010fec:	721a      	strb	r2, [r3, #8]
 8010fee:	e000      	b.n	8010ff2 <UG_DriverRegister+0x36>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8010ff0:	bf00      	nop
}
 8010ff2:	370c      	adds	r7, #12
 8010ff4:	46bd      	mov	sp, r7
 8010ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ffa:	4770      	bx	lr
 8010ffc:	200014e8 	.word	0x200014e8

08011000 <UG_DriverEnable>:

void UG_DriverEnable( UG_U8 type )
{
 8011000:	b480      	push	{r7}
 8011002:	b083      	sub	sp, #12
 8011004:	af00      	add	r7, sp, #0
 8011006:	4603      	mov	r3, r0
 8011008:	71fb      	strb	r3, [r7, #7]
   if ( type >= NUMBER_OF_DRIVERS ) return;
 801100a:	79fb      	ldrb	r3, [r7, #7]
 801100c:	2b02      	cmp	r3, #2
 801100e:	d81d      	bhi.n	801104c <UG_DriverEnable+0x4c>
   if ( gui->driver[type].state & DRIVER_REGISTERED )
 8011010:	4b11      	ldr	r3, [pc, #68]	; (8011058 <UG_DriverEnable+0x58>)
 8011012:	681a      	ldr	r2, [r3, #0]
 8011014:	79fb      	ldrb	r3, [r7, #7]
 8011016:	330e      	adds	r3, #14
 8011018:	00db      	lsls	r3, r3, #3
 801101a:	4413      	add	r3, r2
 801101c:	7a1b      	ldrb	r3, [r3, #8]
 801101e:	f003 0301 	and.w	r3, r3, #1
 8011022:	2b00      	cmp	r3, #0
 8011024:	d013      	beq.n	801104e <UG_DriverEnable+0x4e>
   {
      gui->driver[type].state |= DRIVER_ENABLED;
 8011026:	4b0c      	ldr	r3, [pc, #48]	; (8011058 <UG_DriverEnable+0x58>)
 8011028:	681a      	ldr	r2, [r3, #0]
 801102a:	79fb      	ldrb	r3, [r7, #7]
 801102c:	330e      	adds	r3, #14
 801102e:	00db      	lsls	r3, r3, #3
 8011030:	4413      	add	r3, r2
 8011032:	7a19      	ldrb	r1, [r3, #8]
 8011034:	4b08      	ldr	r3, [pc, #32]	; (8011058 <UG_DriverEnable+0x58>)
 8011036:	681a      	ldr	r2, [r3, #0]
 8011038:	79fb      	ldrb	r3, [r7, #7]
 801103a:	f041 0102 	orr.w	r1, r1, #2
 801103e:	b2c9      	uxtb	r1, r1
 8011040:	330e      	adds	r3, #14
 8011042:	00db      	lsls	r3, r3, #3
 8011044:	4413      	add	r3, r2
 8011046:	460a      	mov	r2, r1
 8011048:	721a      	strb	r2, [r3, #8]
 801104a:	e000      	b.n	801104e <UG_DriverEnable+0x4e>
   if ( type >= NUMBER_OF_DRIVERS ) return;
 801104c:	bf00      	nop
   }
}
 801104e:	370c      	adds	r7, #12
 8011050:	46bd      	mov	sp, r7
 8011052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011056:	4770      	bx	lr
 8011058:	200014e8 	.word	0x200014e8

0801105c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801105c:	b580      	push	{r7, lr}
 801105e:	b084      	sub	sp, #16
 8011060:	af00      	add	r7, sp, #0
 8011062:	6078      	str	r0, [r7, #4]
 8011064:	460b      	mov	r3, r1
 8011066:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8011068:	f44f 7007 	mov.w	r0, #540	; 0x21c
 801106c:	f002 fb86 	bl	801377c <USBD_static_malloc>
 8011070:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d105      	bne.n	8011084 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	2200      	movs	r2, #0
 801107c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8011080:	2302      	movs	r3, #2
 8011082:	e066      	b.n	8011152 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	68fa      	ldr	r2, [r7, #12]
 8011088:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	7c1b      	ldrb	r3, [r3, #16]
 8011090:	2b00      	cmp	r3, #0
 8011092:	d119      	bne.n	80110c8 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8011094:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011098:	2202      	movs	r2, #2
 801109a:	2181      	movs	r1, #129	; 0x81
 801109c:	6878      	ldr	r0, [r7, #4]
 801109e:	f002 fa12 	bl	80134c6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	2201      	movs	r2, #1
 80110a6:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80110a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80110ac:	2202      	movs	r2, #2
 80110ae:	2101      	movs	r1, #1
 80110b0:	6878      	ldr	r0, [r7, #4]
 80110b2:	f002 fa08 	bl	80134c6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	2201      	movs	r2, #1
 80110ba:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	2210      	movs	r2, #16
 80110c2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80110c6:	e016      	b.n	80110f6 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80110c8:	2340      	movs	r3, #64	; 0x40
 80110ca:	2202      	movs	r2, #2
 80110cc:	2181      	movs	r1, #129	; 0x81
 80110ce:	6878      	ldr	r0, [r7, #4]
 80110d0:	f002 f9f9 	bl	80134c6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	2201      	movs	r2, #1
 80110d8:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80110da:	2340      	movs	r3, #64	; 0x40
 80110dc:	2202      	movs	r2, #2
 80110de:	2101      	movs	r1, #1
 80110e0:	6878      	ldr	r0, [r7, #4]
 80110e2:	f002 f9f0 	bl	80134c6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	2201      	movs	r2, #1
 80110ea:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	2210      	movs	r2, #16
 80110f2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80110f6:	2308      	movs	r3, #8
 80110f8:	2203      	movs	r2, #3
 80110fa:	2182      	movs	r1, #130	; 0x82
 80110fc:	6878      	ldr	r0, [r7, #4]
 80110fe:	f002 f9e2 	bl	80134c6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	2201      	movs	r2, #1
 8011106:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011110:	681b      	ldr	r3, [r3, #0]
 8011112:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	2200      	movs	r2, #0
 8011118:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 801111c:	68fb      	ldr	r3, [r7, #12]
 801111e:	2200      	movs	r2, #0
 8011120:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	7c1b      	ldrb	r3, [r3, #16]
 8011128:	2b00      	cmp	r3, #0
 801112a:	d109      	bne.n	8011140 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801112c:	68fb      	ldr	r3, [r7, #12]
 801112e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011132:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011136:	2101      	movs	r1, #1
 8011138:	6878      	ldr	r0, [r7, #4]
 801113a:	f002 fab4 	bl	80136a6 <USBD_LL_PrepareReceive>
 801113e:	e007      	b.n	8011150 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011146:	2340      	movs	r3, #64	; 0x40
 8011148:	2101      	movs	r1, #1
 801114a:	6878      	ldr	r0, [r7, #4]
 801114c:	f002 faab 	bl	80136a6 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011150:	2300      	movs	r3, #0
}
 8011152:	4618      	mov	r0, r3
 8011154:	3710      	adds	r7, #16
 8011156:	46bd      	mov	sp, r7
 8011158:	bd80      	pop	{r7, pc}

0801115a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801115a:	b580      	push	{r7, lr}
 801115c:	b082      	sub	sp, #8
 801115e:	af00      	add	r7, sp, #0
 8011160:	6078      	str	r0, [r7, #4]
 8011162:	460b      	mov	r3, r1
 8011164:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8011166:	2181      	movs	r1, #129	; 0x81
 8011168:	6878      	ldr	r0, [r7, #4]
 801116a:	f002 f9d2 	bl	8013512 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	2200      	movs	r2, #0
 8011172:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8011174:	2101      	movs	r1, #1
 8011176:	6878      	ldr	r0, [r7, #4]
 8011178:	f002 f9cb 	bl	8013512 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	2200      	movs	r2, #0
 8011180:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8011184:	2182      	movs	r1, #130	; 0x82
 8011186:	6878      	ldr	r0, [r7, #4]
 8011188:	f002 f9c3 	bl	8013512 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	2200      	movs	r2, #0
 8011190:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	2200      	movs	r2, #0
 8011198:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d00e      	beq.n	80111c4 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80111ac:	685b      	ldr	r3, [r3, #4]
 80111ae:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80111b6:	4618      	mov	r0, r3
 80111b8:	f002 faee 	bl	8013798 <USBD_static_free>
    pdev->pClassData = NULL;
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	2200      	movs	r2, #0
 80111c0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80111c4:	2300      	movs	r3, #0
}
 80111c6:	4618      	mov	r0, r3
 80111c8:	3708      	adds	r7, #8
 80111ca:	46bd      	mov	sp, r7
 80111cc:	bd80      	pop	{r7, pc}
	...

080111d0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80111d0:	b580      	push	{r7, lr}
 80111d2:	b086      	sub	sp, #24
 80111d4:	af00      	add	r7, sp, #0
 80111d6:	6078      	str	r0, [r7, #4]
 80111d8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80111e0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80111e2:	2300      	movs	r3, #0
 80111e4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80111e6:	2300      	movs	r3, #0
 80111e8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80111ea:	2300      	movs	r3, #0
 80111ec:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80111ee:	693b      	ldr	r3, [r7, #16]
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d101      	bne.n	80111f8 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80111f4:	2303      	movs	r3, #3
 80111f6:	e0af      	b.n	8011358 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80111f8:	683b      	ldr	r3, [r7, #0]
 80111fa:	781b      	ldrb	r3, [r3, #0]
 80111fc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011200:	2b00      	cmp	r3, #0
 8011202:	d03f      	beq.n	8011284 <USBD_CDC_Setup+0xb4>
 8011204:	2b20      	cmp	r3, #32
 8011206:	f040 809f 	bne.w	8011348 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801120a:	683b      	ldr	r3, [r7, #0]
 801120c:	88db      	ldrh	r3, [r3, #6]
 801120e:	2b00      	cmp	r3, #0
 8011210:	d02e      	beq.n	8011270 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8011212:	683b      	ldr	r3, [r7, #0]
 8011214:	781b      	ldrb	r3, [r3, #0]
 8011216:	b25b      	sxtb	r3, r3
 8011218:	2b00      	cmp	r3, #0
 801121a:	da16      	bge.n	801124a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011222:	689b      	ldr	r3, [r3, #8]
 8011224:	683a      	ldr	r2, [r7, #0]
 8011226:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8011228:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801122a:	683a      	ldr	r2, [r7, #0]
 801122c:	88d2      	ldrh	r2, [r2, #6]
 801122e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8011230:	683b      	ldr	r3, [r7, #0]
 8011232:	88db      	ldrh	r3, [r3, #6]
 8011234:	2b07      	cmp	r3, #7
 8011236:	bf28      	it	cs
 8011238:	2307      	movcs	r3, #7
 801123a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801123c:	693b      	ldr	r3, [r7, #16]
 801123e:	89fa      	ldrh	r2, [r7, #14]
 8011240:	4619      	mov	r1, r3
 8011242:	6878      	ldr	r0, [r7, #4]
 8011244:	f001 fa9f 	bl	8012786 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8011248:	e085      	b.n	8011356 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 801124a:	683b      	ldr	r3, [r7, #0]
 801124c:	785a      	ldrb	r2, [r3, #1]
 801124e:	693b      	ldr	r3, [r7, #16]
 8011250:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8011254:	683b      	ldr	r3, [r7, #0]
 8011256:	88db      	ldrh	r3, [r3, #6]
 8011258:	b2da      	uxtb	r2, r3
 801125a:	693b      	ldr	r3, [r7, #16]
 801125c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8011260:	6939      	ldr	r1, [r7, #16]
 8011262:	683b      	ldr	r3, [r7, #0]
 8011264:	88db      	ldrh	r3, [r3, #6]
 8011266:	461a      	mov	r2, r3
 8011268:	6878      	ldr	r0, [r7, #4]
 801126a:	f001 fab8 	bl	80127de <USBD_CtlPrepareRx>
      break;
 801126e:	e072      	b.n	8011356 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011276:	689b      	ldr	r3, [r3, #8]
 8011278:	683a      	ldr	r2, [r7, #0]
 801127a:	7850      	ldrb	r0, [r2, #1]
 801127c:	2200      	movs	r2, #0
 801127e:	6839      	ldr	r1, [r7, #0]
 8011280:	4798      	blx	r3
      break;
 8011282:	e068      	b.n	8011356 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011284:	683b      	ldr	r3, [r7, #0]
 8011286:	785b      	ldrb	r3, [r3, #1]
 8011288:	2b0b      	cmp	r3, #11
 801128a:	d852      	bhi.n	8011332 <USBD_CDC_Setup+0x162>
 801128c:	a201      	add	r2, pc, #4	; (adr r2, 8011294 <USBD_CDC_Setup+0xc4>)
 801128e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011292:	bf00      	nop
 8011294:	080112c5 	.word	0x080112c5
 8011298:	08011341 	.word	0x08011341
 801129c:	08011333 	.word	0x08011333
 80112a0:	08011333 	.word	0x08011333
 80112a4:	08011333 	.word	0x08011333
 80112a8:	08011333 	.word	0x08011333
 80112ac:	08011333 	.word	0x08011333
 80112b0:	08011333 	.word	0x08011333
 80112b4:	08011333 	.word	0x08011333
 80112b8:	08011333 	.word	0x08011333
 80112bc:	080112ef 	.word	0x080112ef
 80112c0:	08011319 	.word	0x08011319
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80112ca:	b2db      	uxtb	r3, r3
 80112cc:	2b03      	cmp	r3, #3
 80112ce:	d107      	bne.n	80112e0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80112d0:	f107 030a 	add.w	r3, r7, #10
 80112d4:	2202      	movs	r2, #2
 80112d6:	4619      	mov	r1, r3
 80112d8:	6878      	ldr	r0, [r7, #4]
 80112da:	f001 fa54 	bl	8012786 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80112de:	e032      	b.n	8011346 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80112e0:	6839      	ldr	r1, [r7, #0]
 80112e2:	6878      	ldr	r0, [r7, #4]
 80112e4:	f001 f9de 	bl	80126a4 <USBD_CtlError>
            ret = USBD_FAIL;
 80112e8:	2303      	movs	r3, #3
 80112ea:	75fb      	strb	r3, [r7, #23]
          break;
 80112ec:	e02b      	b.n	8011346 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80112f4:	b2db      	uxtb	r3, r3
 80112f6:	2b03      	cmp	r3, #3
 80112f8:	d107      	bne.n	801130a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80112fa:	f107 030d 	add.w	r3, r7, #13
 80112fe:	2201      	movs	r2, #1
 8011300:	4619      	mov	r1, r3
 8011302:	6878      	ldr	r0, [r7, #4]
 8011304:	f001 fa3f 	bl	8012786 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011308:	e01d      	b.n	8011346 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 801130a:	6839      	ldr	r1, [r7, #0]
 801130c:	6878      	ldr	r0, [r7, #4]
 801130e:	f001 f9c9 	bl	80126a4 <USBD_CtlError>
            ret = USBD_FAIL;
 8011312:	2303      	movs	r3, #3
 8011314:	75fb      	strb	r3, [r7, #23]
          break;
 8011316:	e016      	b.n	8011346 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801131e:	b2db      	uxtb	r3, r3
 8011320:	2b03      	cmp	r3, #3
 8011322:	d00f      	beq.n	8011344 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8011324:	6839      	ldr	r1, [r7, #0]
 8011326:	6878      	ldr	r0, [r7, #4]
 8011328:	f001 f9bc 	bl	80126a4 <USBD_CtlError>
            ret = USBD_FAIL;
 801132c:	2303      	movs	r3, #3
 801132e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8011330:	e008      	b.n	8011344 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8011332:	6839      	ldr	r1, [r7, #0]
 8011334:	6878      	ldr	r0, [r7, #4]
 8011336:	f001 f9b5 	bl	80126a4 <USBD_CtlError>
          ret = USBD_FAIL;
 801133a:	2303      	movs	r3, #3
 801133c:	75fb      	strb	r3, [r7, #23]
          break;
 801133e:	e002      	b.n	8011346 <USBD_CDC_Setup+0x176>
          break;
 8011340:	bf00      	nop
 8011342:	e008      	b.n	8011356 <USBD_CDC_Setup+0x186>
          break;
 8011344:	bf00      	nop
      }
      break;
 8011346:	e006      	b.n	8011356 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8011348:	6839      	ldr	r1, [r7, #0]
 801134a:	6878      	ldr	r0, [r7, #4]
 801134c:	f001 f9aa 	bl	80126a4 <USBD_CtlError>
      ret = USBD_FAIL;
 8011350:	2303      	movs	r3, #3
 8011352:	75fb      	strb	r3, [r7, #23]
      break;
 8011354:	bf00      	nop
  }

  return (uint8_t)ret;
 8011356:	7dfb      	ldrb	r3, [r7, #23]
}
 8011358:	4618      	mov	r0, r3
 801135a:	3718      	adds	r7, #24
 801135c:	46bd      	mov	sp, r7
 801135e:	bd80      	pop	{r7, pc}

08011360 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011360:	b580      	push	{r7, lr}
 8011362:	b084      	sub	sp, #16
 8011364:	af00      	add	r7, sp, #0
 8011366:	6078      	str	r0, [r7, #4]
 8011368:	460b      	mov	r3, r1
 801136a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011372:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801137a:	2b00      	cmp	r3, #0
 801137c:	d101      	bne.n	8011382 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801137e:	2303      	movs	r3, #3
 8011380:	e04f      	b.n	8011422 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011388:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801138a:	78fa      	ldrb	r2, [r7, #3]
 801138c:	6879      	ldr	r1, [r7, #4]
 801138e:	4613      	mov	r3, r2
 8011390:	009b      	lsls	r3, r3, #2
 8011392:	4413      	add	r3, r2
 8011394:	009b      	lsls	r3, r3, #2
 8011396:	440b      	add	r3, r1
 8011398:	3318      	adds	r3, #24
 801139a:	681b      	ldr	r3, [r3, #0]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d029      	beq.n	80113f4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80113a0:	78fa      	ldrb	r2, [r7, #3]
 80113a2:	6879      	ldr	r1, [r7, #4]
 80113a4:	4613      	mov	r3, r2
 80113a6:	009b      	lsls	r3, r3, #2
 80113a8:	4413      	add	r3, r2
 80113aa:	009b      	lsls	r3, r3, #2
 80113ac:	440b      	add	r3, r1
 80113ae:	3318      	adds	r3, #24
 80113b0:	681a      	ldr	r2, [r3, #0]
 80113b2:	78f9      	ldrb	r1, [r7, #3]
 80113b4:	68f8      	ldr	r0, [r7, #12]
 80113b6:	460b      	mov	r3, r1
 80113b8:	009b      	lsls	r3, r3, #2
 80113ba:	440b      	add	r3, r1
 80113bc:	00db      	lsls	r3, r3, #3
 80113be:	4403      	add	r3, r0
 80113c0:	3338      	adds	r3, #56	; 0x38
 80113c2:	681b      	ldr	r3, [r3, #0]
 80113c4:	fbb2 f1f3 	udiv	r1, r2, r3
 80113c8:	fb01 f303 	mul.w	r3, r1, r3
 80113cc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d110      	bne.n	80113f4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80113d2:	78fa      	ldrb	r2, [r7, #3]
 80113d4:	6879      	ldr	r1, [r7, #4]
 80113d6:	4613      	mov	r3, r2
 80113d8:	009b      	lsls	r3, r3, #2
 80113da:	4413      	add	r3, r2
 80113dc:	009b      	lsls	r3, r3, #2
 80113de:	440b      	add	r3, r1
 80113e0:	3318      	adds	r3, #24
 80113e2:	2200      	movs	r2, #0
 80113e4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80113e6:	78f9      	ldrb	r1, [r7, #3]
 80113e8:	2300      	movs	r3, #0
 80113ea:	2200      	movs	r2, #0
 80113ec:	6878      	ldr	r0, [r7, #4]
 80113ee:	f002 f939 	bl	8013664 <USBD_LL_Transmit>
 80113f2:	e015      	b.n	8011420 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80113f4:	68bb      	ldr	r3, [r7, #8]
 80113f6:	2200      	movs	r2, #0
 80113f8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011402:	691b      	ldr	r3, [r3, #16]
 8011404:	2b00      	cmp	r3, #0
 8011406:	d00b      	beq.n	8011420 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801140e:	691b      	ldr	r3, [r3, #16]
 8011410:	68ba      	ldr	r2, [r7, #8]
 8011412:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8011416:	68ba      	ldr	r2, [r7, #8]
 8011418:	f502 7104 	add.w	r1, r2, #528	; 0x210
 801141c:	78fa      	ldrb	r2, [r7, #3]
 801141e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8011420:	2300      	movs	r3, #0
}
 8011422:	4618      	mov	r0, r3
 8011424:	3710      	adds	r7, #16
 8011426:	46bd      	mov	sp, r7
 8011428:	bd80      	pop	{r7, pc}

0801142a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801142a:	b580      	push	{r7, lr}
 801142c:	b084      	sub	sp, #16
 801142e:	af00      	add	r7, sp, #0
 8011430:	6078      	str	r0, [r7, #4]
 8011432:	460b      	mov	r3, r1
 8011434:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801143c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011444:	2b00      	cmp	r3, #0
 8011446:	d101      	bne.n	801144c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011448:	2303      	movs	r3, #3
 801144a:	e015      	b.n	8011478 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 801144c:	78fb      	ldrb	r3, [r7, #3]
 801144e:	4619      	mov	r1, r3
 8011450:	6878      	ldr	r0, [r7, #4]
 8011452:	f002 f949 	bl	80136e8 <USBD_LL_GetRxDataSize>
 8011456:	4602      	mov	r2, r0
 8011458:	68fb      	ldr	r3, [r7, #12]
 801145a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011464:	68db      	ldr	r3, [r3, #12]
 8011466:	68fa      	ldr	r2, [r7, #12]
 8011468:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 801146c:	68fa      	ldr	r2, [r7, #12]
 801146e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8011472:	4611      	mov	r1, r2
 8011474:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8011476:	2300      	movs	r3, #0
}
 8011478:	4618      	mov	r0, r3
 801147a:	3710      	adds	r7, #16
 801147c:	46bd      	mov	sp, r7
 801147e:	bd80      	pop	{r7, pc}

08011480 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8011480:	b580      	push	{r7, lr}
 8011482:	b084      	sub	sp, #16
 8011484:	af00      	add	r7, sp, #0
 8011486:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801148e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011490:	68fb      	ldr	r3, [r7, #12]
 8011492:	2b00      	cmp	r3, #0
 8011494:	d101      	bne.n	801149a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8011496:	2303      	movs	r3, #3
 8011498:	e01b      	b.n	80114d2 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	d015      	beq.n	80114d0 <USBD_CDC_EP0_RxReady+0x50>
 80114a4:	68fb      	ldr	r3, [r7, #12]
 80114a6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80114aa:	2bff      	cmp	r3, #255	; 0xff
 80114ac:	d010      	beq.n	80114d0 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80114b4:	689b      	ldr	r3, [r3, #8]
 80114b6:	68fa      	ldr	r2, [r7, #12]
 80114b8:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 80114bc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80114be:	68fa      	ldr	r2, [r7, #12]
 80114c0:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80114c4:	b292      	uxth	r2, r2
 80114c6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	22ff      	movs	r2, #255	; 0xff
 80114cc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80114d0:	2300      	movs	r3, #0
}
 80114d2:	4618      	mov	r0, r3
 80114d4:	3710      	adds	r7, #16
 80114d6:	46bd      	mov	sp, r7
 80114d8:	bd80      	pop	{r7, pc}
	...

080114dc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80114dc:	b480      	push	{r7}
 80114de:	b083      	sub	sp, #12
 80114e0:	af00      	add	r7, sp, #0
 80114e2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	2243      	movs	r2, #67	; 0x43
 80114e8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80114ea:	4b03      	ldr	r3, [pc, #12]	; (80114f8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80114ec:	4618      	mov	r0, r3
 80114ee:	370c      	adds	r7, #12
 80114f0:	46bd      	mov	sp, r7
 80114f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114f6:	4770      	bx	lr
 80114f8:	200002a8 	.word	0x200002a8

080114fc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80114fc:	b480      	push	{r7}
 80114fe:	b083      	sub	sp, #12
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	2243      	movs	r2, #67	; 0x43
 8011508:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801150a:	4b03      	ldr	r3, [pc, #12]	; (8011518 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 801150c:	4618      	mov	r0, r3
 801150e:	370c      	adds	r7, #12
 8011510:	46bd      	mov	sp, r7
 8011512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011516:	4770      	bx	lr
 8011518:	20000264 	.word	0x20000264

0801151c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801151c:	b480      	push	{r7}
 801151e:	b083      	sub	sp, #12
 8011520:	af00      	add	r7, sp, #0
 8011522:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	2243      	movs	r2, #67	; 0x43
 8011528:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801152a:	4b03      	ldr	r3, [pc, #12]	; (8011538 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 801152c:	4618      	mov	r0, r3
 801152e:	370c      	adds	r7, #12
 8011530:	46bd      	mov	sp, r7
 8011532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011536:	4770      	bx	lr
 8011538:	200002ec 	.word	0x200002ec

0801153c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801153c:	b480      	push	{r7}
 801153e:	b083      	sub	sp, #12
 8011540:	af00      	add	r7, sp, #0
 8011542:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	220a      	movs	r2, #10
 8011548:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801154a:	4b03      	ldr	r3, [pc, #12]	; (8011558 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801154c:	4618      	mov	r0, r3
 801154e:	370c      	adds	r7, #12
 8011550:	46bd      	mov	sp, r7
 8011552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011556:	4770      	bx	lr
 8011558:	20000220 	.word	0x20000220

0801155c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 801155c:	b480      	push	{r7}
 801155e:	b083      	sub	sp, #12
 8011560:	af00      	add	r7, sp, #0
 8011562:	6078      	str	r0, [r7, #4]
 8011564:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8011566:	683b      	ldr	r3, [r7, #0]
 8011568:	2b00      	cmp	r3, #0
 801156a:	d101      	bne.n	8011570 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 801156c:	2303      	movs	r3, #3
 801156e:	e004      	b.n	801157a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	683a      	ldr	r2, [r7, #0]
 8011574:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8011578:	2300      	movs	r3, #0
}
 801157a:	4618      	mov	r0, r3
 801157c:	370c      	adds	r7, #12
 801157e:	46bd      	mov	sp, r7
 8011580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011584:	4770      	bx	lr

08011586 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8011586:	b480      	push	{r7}
 8011588:	b087      	sub	sp, #28
 801158a:	af00      	add	r7, sp, #0
 801158c:	60f8      	str	r0, [r7, #12]
 801158e:	60b9      	str	r1, [r7, #8]
 8011590:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011598:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 801159a:	697b      	ldr	r3, [r7, #20]
 801159c:	2b00      	cmp	r3, #0
 801159e:	d101      	bne.n	80115a4 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80115a0:	2303      	movs	r3, #3
 80115a2:	e008      	b.n	80115b6 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80115a4:	697b      	ldr	r3, [r7, #20]
 80115a6:	68ba      	ldr	r2, [r7, #8]
 80115a8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80115ac:	697b      	ldr	r3, [r7, #20]
 80115ae:	687a      	ldr	r2, [r7, #4]
 80115b0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80115b4:	2300      	movs	r3, #0
}
 80115b6:	4618      	mov	r0, r3
 80115b8:	371c      	adds	r7, #28
 80115ba:	46bd      	mov	sp, r7
 80115bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c0:	4770      	bx	lr

080115c2 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80115c2:	b480      	push	{r7}
 80115c4:	b085      	sub	sp, #20
 80115c6:	af00      	add	r7, sp, #0
 80115c8:	6078      	str	r0, [r7, #4]
 80115ca:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80115d2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80115d4:	68fb      	ldr	r3, [r7, #12]
 80115d6:	2b00      	cmp	r3, #0
 80115d8:	d101      	bne.n	80115de <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80115da:	2303      	movs	r3, #3
 80115dc:	e004      	b.n	80115e8 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	683a      	ldr	r2, [r7, #0]
 80115e2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80115e6:	2300      	movs	r3, #0
}
 80115e8:	4618      	mov	r0, r3
 80115ea:	3714      	adds	r7, #20
 80115ec:	46bd      	mov	sp, r7
 80115ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115f2:	4770      	bx	lr

080115f4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80115f4:	b580      	push	{r7, lr}
 80115f6:	b084      	sub	sp, #16
 80115f8:	af00      	add	r7, sp, #0
 80115fa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011602:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801160a:	2b00      	cmp	r3, #0
 801160c:	d101      	bne.n	8011612 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 801160e:	2303      	movs	r3, #3
 8011610:	e016      	b.n	8011640 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	7c1b      	ldrb	r3, [r3, #16]
 8011616:	2b00      	cmp	r3, #0
 8011618:	d109      	bne.n	801162e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801161a:	68fb      	ldr	r3, [r7, #12]
 801161c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011620:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011624:	2101      	movs	r1, #1
 8011626:	6878      	ldr	r0, [r7, #4]
 8011628:	f002 f83d 	bl	80136a6 <USBD_LL_PrepareReceive>
 801162c:	e007      	b.n	801163e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801162e:	68fb      	ldr	r3, [r7, #12]
 8011630:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011634:	2340      	movs	r3, #64	; 0x40
 8011636:	2101      	movs	r1, #1
 8011638:	6878      	ldr	r0, [r7, #4]
 801163a:	f002 f834 	bl	80136a6 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801163e:	2300      	movs	r3, #0
}
 8011640:	4618      	mov	r0, r3
 8011642:	3710      	adds	r7, #16
 8011644:	46bd      	mov	sp, r7
 8011646:	bd80      	pop	{r7, pc}

08011648 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011648:	b580      	push	{r7, lr}
 801164a:	b086      	sub	sp, #24
 801164c:	af00      	add	r7, sp, #0
 801164e:	60f8      	str	r0, [r7, #12]
 8011650:	60b9      	str	r1, [r7, #8]
 8011652:	4613      	mov	r3, r2
 8011654:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8011656:	68fb      	ldr	r3, [r7, #12]
 8011658:	2b00      	cmp	r3, #0
 801165a:	d101      	bne.n	8011660 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 801165c:	2303      	movs	r3, #3
 801165e:	e01f      	b.n	80116a0 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8011660:	68fb      	ldr	r3, [r7, #12]
 8011662:	2200      	movs	r2, #0
 8011664:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8011668:	68fb      	ldr	r3, [r7, #12]
 801166a:	2200      	movs	r2, #0
 801166c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8011670:	68fb      	ldr	r3, [r7, #12]
 8011672:	2200      	movs	r2, #0
 8011674:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011678:	68bb      	ldr	r3, [r7, #8]
 801167a:	2b00      	cmp	r3, #0
 801167c:	d003      	beq.n	8011686 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801167e:	68fb      	ldr	r3, [r7, #12]
 8011680:	68ba      	ldr	r2, [r7, #8]
 8011682:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011686:	68fb      	ldr	r3, [r7, #12]
 8011688:	2201      	movs	r2, #1
 801168a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 801168e:	68fb      	ldr	r3, [r7, #12]
 8011690:	79fa      	ldrb	r2, [r7, #7]
 8011692:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8011694:	68f8      	ldr	r0, [r7, #12]
 8011696:	f001 fe9b 	bl	80133d0 <USBD_LL_Init>
 801169a:	4603      	mov	r3, r0
 801169c:	75fb      	strb	r3, [r7, #23]

  return ret;
 801169e:	7dfb      	ldrb	r3, [r7, #23]
}
 80116a0:	4618      	mov	r0, r3
 80116a2:	3718      	adds	r7, #24
 80116a4:	46bd      	mov	sp, r7
 80116a6:	bd80      	pop	{r7, pc}

080116a8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80116a8:	b580      	push	{r7, lr}
 80116aa:	b084      	sub	sp, #16
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	6078      	str	r0, [r7, #4]
 80116b0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80116b2:	2300      	movs	r3, #0
 80116b4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80116b6:	683b      	ldr	r3, [r7, #0]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d101      	bne.n	80116c0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80116bc:	2303      	movs	r3, #3
 80116be:	e016      	b.n	80116ee <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	683a      	ldr	r2, [r7, #0]
 80116c4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80116ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d00b      	beq.n	80116ec <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80116da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116dc:	f107 020e 	add.w	r2, r7, #14
 80116e0:	4610      	mov	r0, r2
 80116e2:	4798      	blx	r3
 80116e4:	4602      	mov	r2, r0
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80116ec:	2300      	movs	r3, #0
}
 80116ee:	4618      	mov	r0, r3
 80116f0:	3710      	adds	r7, #16
 80116f2:	46bd      	mov	sp, r7
 80116f4:	bd80      	pop	{r7, pc}

080116f6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80116f6:	b580      	push	{r7, lr}
 80116f8:	b082      	sub	sp, #8
 80116fa:	af00      	add	r7, sp, #0
 80116fc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80116fe:	6878      	ldr	r0, [r7, #4]
 8011700:	f001 fec6 	bl	8013490 <USBD_LL_Start>
 8011704:	4603      	mov	r3, r0
}
 8011706:	4618      	mov	r0, r3
 8011708:	3708      	adds	r7, #8
 801170a:	46bd      	mov	sp, r7
 801170c:	bd80      	pop	{r7, pc}

0801170e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 801170e:	b480      	push	{r7}
 8011710:	b083      	sub	sp, #12
 8011712:	af00      	add	r7, sp, #0
 8011714:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011716:	2300      	movs	r3, #0
}
 8011718:	4618      	mov	r0, r3
 801171a:	370c      	adds	r7, #12
 801171c:	46bd      	mov	sp, r7
 801171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011722:	4770      	bx	lr

08011724 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011724:	b580      	push	{r7, lr}
 8011726:	b084      	sub	sp, #16
 8011728:	af00      	add	r7, sp, #0
 801172a:	6078      	str	r0, [r7, #4]
 801172c:	460b      	mov	r3, r1
 801172e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8011730:	2303      	movs	r3, #3
 8011732:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801173a:	2b00      	cmp	r3, #0
 801173c:	d009      	beq.n	8011752 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	78fa      	ldrb	r2, [r7, #3]
 8011748:	4611      	mov	r1, r2
 801174a:	6878      	ldr	r0, [r7, #4]
 801174c:	4798      	blx	r3
 801174e:	4603      	mov	r3, r0
 8011750:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8011752:	7bfb      	ldrb	r3, [r7, #15]
}
 8011754:	4618      	mov	r0, r3
 8011756:	3710      	adds	r7, #16
 8011758:	46bd      	mov	sp, r7
 801175a:	bd80      	pop	{r7, pc}

0801175c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801175c:	b580      	push	{r7, lr}
 801175e:	b082      	sub	sp, #8
 8011760:	af00      	add	r7, sp, #0
 8011762:	6078      	str	r0, [r7, #4]
 8011764:	460b      	mov	r3, r1
 8011766:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801176e:	2b00      	cmp	r3, #0
 8011770:	d007      	beq.n	8011782 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011778:	685b      	ldr	r3, [r3, #4]
 801177a:	78fa      	ldrb	r2, [r7, #3]
 801177c:	4611      	mov	r1, r2
 801177e:	6878      	ldr	r0, [r7, #4]
 8011780:	4798      	blx	r3
  }

  return USBD_OK;
 8011782:	2300      	movs	r3, #0
}
 8011784:	4618      	mov	r0, r3
 8011786:	3708      	adds	r7, #8
 8011788:	46bd      	mov	sp, r7
 801178a:	bd80      	pop	{r7, pc}

0801178c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801178c:	b580      	push	{r7, lr}
 801178e:	b084      	sub	sp, #16
 8011790:	af00      	add	r7, sp, #0
 8011792:	6078      	str	r0, [r7, #4]
 8011794:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801179c:	6839      	ldr	r1, [r7, #0]
 801179e:	4618      	mov	r0, r3
 80117a0:	f000 ff46 	bl	8012630 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	2201      	movs	r2, #1
 80117a8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80117b2:	461a      	mov	r2, r3
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80117c0:	f003 031f 	and.w	r3, r3, #31
 80117c4:	2b02      	cmp	r3, #2
 80117c6:	d01a      	beq.n	80117fe <USBD_LL_SetupStage+0x72>
 80117c8:	2b02      	cmp	r3, #2
 80117ca:	d822      	bhi.n	8011812 <USBD_LL_SetupStage+0x86>
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d002      	beq.n	80117d6 <USBD_LL_SetupStage+0x4a>
 80117d0:	2b01      	cmp	r3, #1
 80117d2:	d00a      	beq.n	80117ea <USBD_LL_SetupStage+0x5e>
 80117d4:	e01d      	b.n	8011812 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80117dc:	4619      	mov	r1, r3
 80117de:	6878      	ldr	r0, [r7, #4]
 80117e0:	f000 f9ee 	bl	8011bc0 <USBD_StdDevReq>
 80117e4:	4603      	mov	r3, r0
 80117e6:	73fb      	strb	r3, [r7, #15]
      break;
 80117e8:	e020      	b.n	801182c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80117f0:	4619      	mov	r1, r3
 80117f2:	6878      	ldr	r0, [r7, #4]
 80117f4:	f000 fa52 	bl	8011c9c <USBD_StdItfReq>
 80117f8:	4603      	mov	r3, r0
 80117fa:	73fb      	strb	r3, [r7, #15]
      break;
 80117fc:	e016      	b.n	801182c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011804:	4619      	mov	r1, r3
 8011806:	6878      	ldr	r0, [r7, #4]
 8011808:	f000 fa91 	bl	8011d2e <USBD_StdEPReq>
 801180c:	4603      	mov	r3, r0
 801180e:	73fb      	strb	r3, [r7, #15]
      break;
 8011810:	e00c      	b.n	801182c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011818:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801181c:	b2db      	uxtb	r3, r3
 801181e:	4619      	mov	r1, r3
 8011820:	6878      	ldr	r0, [r7, #4]
 8011822:	f001 fe95 	bl	8013550 <USBD_LL_StallEP>
 8011826:	4603      	mov	r3, r0
 8011828:	73fb      	strb	r3, [r7, #15]
      break;
 801182a:	bf00      	nop
  }

  return ret;
 801182c:	7bfb      	ldrb	r3, [r7, #15]
}
 801182e:	4618      	mov	r0, r3
 8011830:	3710      	adds	r7, #16
 8011832:	46bd      	mov	sp, r7
 8011834:	bd80      	pop	{r7, pc}

08011836 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011836:	b580      	push	{r7, lr}
 8011838:	b086      	sub	sp, #24
 801183a:	af00      	add	r7, sp, #0
 801183c:	60f8      	str	r0, [r7, #12]
 801183e:	460b      	mov	r3, r1
 8011840:	607a      	str	r2, [r7, #4]
 8011842:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011844:	7afb      	ldrb	r3, [r7, #11]
 8011846:	2b00      	cmp	r3, #0
 8011848:	d138      	bne.n	80118bc <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8011850:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011852:	68fb      	ldr	r3, [r7, #12]
 8011854:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011858:	2b03      	cmp	r3, #3
 801185a:	d14a      	bne.n	80118f2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 801185c:	693b      	ldr	r3, [r7, #16]
 801185e:	689a      	ldr	r2, [r3, #8]
 8011860:	693b      	ldr	r3, [r7, #16]
 8011862:	68db      	ldr	r3, [r3, #12]
 8011864:	429a      	cmp	r2, r3
 8011866:	d913      	bls.n	8011890 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011868:	693b      	ldr	r3, [r7, #16]
 801186a:	689a      	ldr	r2, [r3, #8]
 801186c:	693b      	ldr	r3, [r7, #16]
 801186e:	68db      	ldr	r3, [r3, #12]
 8011870:	1ad2      	subs	r2, r2, r3
 8011872:	693b      	ldr	r3, [r7, #16]
 8011874:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8011876:	693b      	ldr	r3, [r7, #16]
 8011878:	68da      	ldr	r2, [r3, #12]
 801187a:	693b      	ldr	r3, [r7, #16]
 801187c:	689b      	ldr	r3, [r3, #8]
 801187e:	4293      	cmp	r3, r2
 8011880:	bf28      	it	cs
 8011882:	4613      	movcs	r3, r2
 8011884:	461a      	mov	r2, r3
 8011886:	6879      	ldr	r1, [r7, #4]
 8011888:	68f8      	ldr	r0, [r7, #12]
 801188a:	f000 ffc5 	bl	8012818 <USBD_CtlContinueRx>
 801188e:	e030      	b.n	80118f2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011890:	68fb      	ldr	r3, [r7, #12]
 8011892:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011896:	b2db      	uxtb	r3, r3
 8011898:	2b03      	cmp	r3, #3
 801189a:	d10b      	bne.n	80118b4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 801189c:	68fb      	ldr	r3, [r7, #12]
 801189e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118a2:	691b      	ldr	r3, [r3, #16]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d005      	beq.n	80118b4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118ae:	691b      	ldr	r3, [r3, #16]
 80118b0:	68f8      	ldr	r0, [r7, #12]
 80118b2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80118b4:	68f8      	ldr	r0, [r7, #12]
 80118b6:	f000 ffc0 	bl	801283a <USBD_CtlSendStatus>
 80118ba:	e01a      	b.n	80118f2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80118c2:	b2db      	uxtb	r3, r3
 80118c4:	2b03      	cmp	r3, #3
 80118c6:	d114      	bne.n	80118f2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118ce:	699b      	ldr	r3, [r3, #24]
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d00e      	beq.n	80118f2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80118da:	699b      	ldr	r3, [r3, #24]
 80118dc:	7afa      	ldrb	r2, [r7, #11]
 80118de:	4611      	mov	r1, r2
 80118e0:	68f8      	ldr	r0, [r7, #12]
 80118e2:	4798      	blx	r3
 80118e4:	4603      	mov	r3, r0
 80118e6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80118e8:	7dfb      	ldrb	r3, [r7, #23]
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	d001      	beq.n	80118f2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80118ee:	7dfb      	ldrb	r3, [r7, #23]
 80118f0:	e000      	b.n	80118f4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80118f2:	2300      	movs	r3, #0
}
 80118f4:	4618      	mov	r0, r3
 80118f6:	3718      	adds	r7, #24
 80118f8:	46bd      	mov	sp, r7
 80118fa:	bd80      	pop	{r7, pc}

080118fc <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80118fc:	b580      	push	{r7, lr}
 80118fe:	b086      	sub	sp, #24
 8011900:	af00      	add	r7, sp, #0
 8011902:	60f8      	str	r0, [r7, #12]
 8011904:	460b      	mov	r3, r1
 8011906:	607a      	str	r2, [r7, #4]
 8011908:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 801190a:	7afb      	ldrb	r3, [r7, #11]
 801190c:	2b00      	cmp	r3, #0
 801190e:	d16b      	bne.n	80119e8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	3314      	adds	r3, #20
 8011914:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8011916:	68fb      	ldr	r3, [r7, #12]
 8011918:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801191c:	2b02      	cmp	r3, #2
 801191e:	d156      	bne.n	80119ce <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8011920:	693b      	ldr	r3, [r7, #16]
 8011922:	689a      	ldr	r2, [r3, #8]
 8011924:	693b      	ldr	r3, [r7, #16]
 8011926:	68db      	ldr	r3, [r3, #12]
 8011928:	429a      	cmp	r2, r3
 801192a:	d914      	bls.n	8011956 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801192c:	693b      	ldr	r3, [r7, #16]
 801192e:	689a      	ldr	r2, [r3, #8]
 8011930:	693b      	ldr	r3, [r7, #16]
 8011932:	68db      	ldr	r3, [r3, #12]
 8011934:	1ad2      	subs	r2, r2, r3
 8011936:	693b      	ldr	r3, [r7, #16]
 8011938:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801193a:	693b      	ldr	r3, [r7, #16]
 801193c:	689b      	ldr	r3, [r3, #8]
 801193e:	461a      	mov	r2, r3
 8011940:	6879      	ldr	r1, [r7, #4]
 8011942:	68f8      	ldr	r0, [r7, #12]
 8011944:	f000 ff3a 	bl	80127bc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011948:	2300      	movs	r3, #0
 801194a:	2200      	movs	r2, #0
 801194c:	2100      	movs	r1, #0
 801194e:	68f8      	ldr	r0, [r7, #12]
 8011950:	f001 fea9 	bl	80136a6 <USBD_LL_PrepareReceive>
 8011954:	e03b      	b.n	80119ce <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8011956:	693b      	ldr	r3, [r7, #16]
 8011958:	68da      	ldr	r2, [r3, #12]
 801195a:	693b      	ldr	r3, [r7, #16]
 801195c:	689b      	ldr	r3, [r3, #8]
 801195e:	429a      	cmp	r2, r3
 8011960:	d11c      	bne.n	801199c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8011962:	693b      	ldr	r3, [r7, #16]
 8011964:	685a      	ldr	r2, [r3, #4]
 8011966:	693b      	ldr	r3, [r7, #16]
 8011968:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801196a:	429a      	cmp	r2, r3
 801196c:	d316      	bcc.n	801199c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801196e:	693b      	ldr	r3, [r7, #16]
 8011970:	685a      	ldr	r2, [r3, #4]
 8011972:	68fb      	ldr	r3, [r7, #12]
 8011974:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011978:	429a      	cmp	r2, r3
 801197a:	d20f      	bcs.n	801199c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801197c:	2200      	movs	r2, #0
 801197e:	2100      	movs	r1, #0
 8011980:	68f8      	ldr	r0, [r7, #12]
 8011982:	f000 ff1b 	bl	80127bc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8011986:	68fb      	ldr	r3, [r7, #12]
 8011988:	2200      	movs	r2, #0
 801198a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801198e:	2300      	movs	r3, #0
 8011990:	2200      	movs	r2, #0
 8011992:	2100      	movs	r1, #0
 8011994:	68f8      	ldr	r0, [r7, #12]
 8011996:	f001 fe86 	bl	80136a6 <USBD_LL_PrepareReceive>
 801199a:	e018      	b.n	80119ce <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80119a2:	b2db      	uxtb	r3, r3
 80119a4:	2b03      	cmp	r3, #3
 80119a6:	d10b      	bne.n	80119c0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119ae:	68db      	ldr	r3, [r3, #12]
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	d005      	beq.n	80119c0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80119b4:	68fb      	ldr	r3, [r7, #12]
 80119b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119ba:	68db      	ldr	r3, [r3, #12]
 80119bc:	68f8      	ldr	r0, [r7, #12]
 80119be:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80119c0:	2180      	movs	r1, #128	; 0x80
 80119c2:	68f8      	ldr	r0, [r7, #12]
 80119c4:	f001 fdc4 	bl	8013550 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80119c8:	68f8      	ldr	r0, [r7, #12]
 80119ca:	f000 ff49 	bl	8012860 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80119d4:	2b01      	cmp	r3, #1
 80119d6:	d122      	bne.n	8011a1e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80119d8:	68f8      	ldr	r0, [r7, #12]
 80119da:	f7ff fe98 	bl	801170e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	2200      	movs	r2, #0
 80119e2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80119e6:	e01a      	b.n	8011a1e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80119e8:	68fb      	ldr	r3, [r7, #12]
 80119ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80119ee:	b2db      	uxtb	r3, r3
 80119f0:	2b03      	cmp	r3, #3
 80119f2:	d114      	bne.n	8011a1e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119fa:	695b      	ldr	r3, [r3, #20]
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d00e      	beq.n	8011a1e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8011a00:	68fb      	ldr	r3, [r7, #12]
 8011a02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a06:	695b      	ldr	r3, [r3, #20]
 8011a08:	7afa      	ldrb	r2, [r7, #11]
 8011a0a:	4611      	mov	r1, r2
 8011a0c:	68f8      	ldr	r0, [r7, #12]
 8011a0e:	4798      	blx	r3
 8011a10:	4603      	mov	r3, r0
 8011a12:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8011a14:	7dfb      	ldrb	r3, [r7, #23]
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	d001      	beq.n	8011a1e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8011a1a:	7dfb      	ldrb	r3, [r7, #23]
 8011a1c:	e000      	b.n	8011a20 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8011a1e:	2300      	movs	r3, #0
}
 8011a20:	4618      	mov	r0, r3
 8011a22:	3718      	adds	r7, #24
 8011a24:	46bd      	mov	sp, r7
 8011a26:	bd80      	pop	{r7, pc}

08011a28 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8011a28:	b580      	push	{r7, lr}
 8011a2a:	b082      	sub	sp, #8
 8011a2c:	af00      	add	r7, sp, #0
 8011a2e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	2201      	movs	r2, #1
 8011a34:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	2200      	movs	r2, #0
 8011a3c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	2200      	movs	r2, #0
 8011a44:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	2200      	movs	r2, #0
 8011a4a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d101      	bne.n	8011a5c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8011a58:	2303      	movs	r3, #3
 8011a5a:	e02f      	b.n	8011abc <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d00f      	beq.n	8011a86 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a6c:	685b      	ldr	r3, [r3, #4]
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d009      	beq.n	8011a86 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a78:	685b      	ldr	r3, [r3, #4]
 8011a7a:	687a      	ldr	r2, [r7, #4]
 8011a7c:	6852      	ldr	r2, [r2, #4]
 8011a7e:	b2d2      	uxtb	r2, r2
 8011a80:	4611      	mov	r1, r2
 8011a82:	6878      	ldr	r0, [r7, #4]
 8011a84:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011a86:	2340      	movs	r3, #64	; 0x40
 8011a88:	2200      	movs	r2, #0
 8011a8a:	2100      	movs	r1, #0
 8011a8c:	6878      	ldr	r0, [r7, #4]
 8011a8e:	f001 fd1a 	bl	80134c6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	2201      	movs	r2, #1
 8011a96:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	2240      	movs	r2, #64	; 0x40
 8011a9e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011aa2:	2340      	movs	r3, #64	; 0x40
 8011aa4:	2200      	movs	r2, #0
 8011aa6:	2180      	movs	r1, #128	; 0x80
 8011aa8:	6878      	ldr	r0, [r7, #4]
 8011aaa:	f001 fd0c 	bl	80134c6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	2201      	movs	r2, #1
 8011ab2:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	2240      	movs	r2, #64	; 0x40
 8011ab8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8011aba:	2300      	movs	r3, #0
}
 8011abc:	4618      	mov	r0, r3
 8011abe:	3708      	adds	r7, #8
 8011ac0:	46bd      	mov	sp, r7
 8011ac2:	bd80      	pop	{r7, pc}

08011ac4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8011ac4:	b480      	push	{r7}
 8011ac6:	b083      	sub	sp, #12
 8011ac8:	af00      	add	r7, sp, #0
 8011aca:	6078      	str	r0, [r7, #4]
 8011acc:	460b      	mov	r3, r1
 8011ace:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	78fa      	ldrb	r2, [r7, #3]
 8011ad4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8011ad6:	2300      	movs	r3, #0
}
 8011ad8:	4618      	mov	r0, r3
 8011ada:	370c      	adds	r7, #12
 8011adc:	46bd      	mov	sp, r7
 8011ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ae2:	4770      	bx	lr

08011ae4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8011ae4:	b480      	push	{r7}
 8011ae6:	b083      	sub	sp, #12
 8011ae8:	af00      	add	r7, sp, #0
 8011aea:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011af2:	b2da      	uxtb	r2, r3
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	2204      	movs	r2, #4
 8011afe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8011b02:	2300      	movs	r3, #0
}
 8011b04:	4618      	mov	r0, r3
 8011b06:	370c      	adds	r7, #12
 8011b08:	46bd      	mov	sp, r7
 8011b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b0e:	4770      	bx	lr

08011b10 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8011b10:	b480      	push	{r7}
 8011b12:	b083      	sub	sp, #12
 8011b14:	af00      	add	r7, sp, #0
 8011b16:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011b1e:	b2db      	uxtb	r3, r3
 8011b20:	2b04      	cmp	r3, #4
 8011b22:	d106      	bne.n	8011b32 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8011b2a:	b2da      	uxtb	r2, r3
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8011b32:	2300      	movs	r3, #0
}
 8011b34:	4618      	mov	r0, r3
 8011b36:	370c      	adds	r7, #12
 8011b38:	46bd      	mov	sp, r7
 8011b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b3e:	4770      	bx	lr

08011b40 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8011b40:	b580      	push	{r7, lr}
 8011b42:	b082      	sub	sp, #8
 8011b44:	af00      	add	r7, sp, #0
 8011b46:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d101      	bne.n	8011b56 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8011b52:	2303      	movs	r3, #3
 8011b54:	e012      	b.n	8011b7c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011b5c:	b2db      	uxtb	r3, r3
 8011b5e:	2b03      	cmp	r3, #3
 8011b60:	d10b      	bne.n	8011b7a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b68:	69db      	ldr	r3, [r3, #28]
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d005      	beq.n	8011b7a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b74:	69db      	ldr	r3, [r3, #28]
 8011b76:	6878      	ldr	r0, [r7, #4]
 8011b78:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011b7a:	2300      	movs	r3, #0
}
 8011b7c:	4618      	mov	r0, r3
 8011b7e:	3708      	adds	r7, #8
 8011b80:	46bd      	mov	sp, r7
 8011b82:	bd80      	pop	{r7, pc}

08011b84 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8011b84:	b480      	push	{r7}
 8011b86:	b087      	sub	sp, #28
 8011b88:	af00      	add	r7, sp, #0
 8011b8a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8011b90:	697b      	ldr	r3, [r7, #20]
 8011b92:	781b      	ldrb	r3, [r3, #0]
 8011b94:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8011b96:	697b      	ldr	r3, [r7, #20]
 8011b98:	3301      	adds	r3, #1
 8011b9a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8011b9c:	697b      	ldr	r3, [r7, #20]
 8011b9e:	781b      	ldrb	r3, [r3, #0]
 8011ba0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8011ba2:	8a3b      	ldrh	r3, [r7, #16]
 8011ba4:	021b      	lsls	r3, r3, #8
 8011ba6:	b21a      	sxth	r2, r3
 8011ba8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011bac:	4313      	orrs	r3, r2
 8011bae:	b21b      	sxth	r3, r3
 8011bb0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8011bb2:	89fb      	ldrh	r3, [r7, #14]
}
 8011bb4:	4618      	mov	r0, r3
 8011bb6:	371c      	adds	r7, #28
 8011bb8:	46bd      	mov	sp, r7
 8011bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bbe:	4770      	bx	lr

08011bc0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011bc0:	b580      	push	{r7, lr}
 8011bc2:	b084      	sub	sp, #16
 8011bc4:	af00      	add	r7, sp, #0
 8011bc6:	6078      	str	r0, [r7, #4]
 8011bc8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011bca:	2300      	movs	r3, #0
 8011bcc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011bce:	683b      	ldr	r3, [r7, #0]
 8011bd0:	781b      	ldrb	r3, [r3, #0]
 8011bd2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011bd6:	2b40      	cmp	r3, #64	; 0x40
 8011bd8:	d005      	beq.n	8011be6 <USBD_StdDevReq+0x26>
 8011bda:	2b40      	cmp	r3, #64	; 0x40
 8011bdc:	d853      	bhi.n	8011c86 <USBD_StdDevReq+0xc6>
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d00b      	beq.n	8011bfa <USBD_StdDevReq+0x3a>
 8011be2:	2b20      	cmp	r3, #32
 8011be4:	d14f      	bne.n	8011c86 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011bec:	689b      	ldr	r3, [r3, #8]
 8011bee:	6839      	ldr	r1, [r7, #0]
 8011bf0:	6878      	ldr	r0, [r7, #4]
 8011bf2:	4798      	blx	r3
 8011bf4:	4603      	mov	r3, r0
 8011bf6:	73fb      	strb	r3, [r7, #15]
      break;
 8011bf8:	e04a      	b.n	8011c90 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011bfa:	683b      	ldr	r3, [r7, #0]
 8011bfc:	785b      	ldrb	r3, [r3, #1]
 8011bfe:	2b09      	cmp	r3, #9
 8011c00:	d83b      	bhi.n	8011c7a <USBD_StdDevReq+0xba>
 8011c02:	a201      	add	r2, pc, #4	; (adr r2, 8011c08 <USBD_StdDevReq+0x48>)
 8011c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c08:	08011c5d 	.word	0x08011c5d
 8011c0c:	08011c71 	.word	0x08011c71
 8011c10:	08011c7b 	.word	0x08011c7b
 8011c14:	08011c67 	.word	0x08011c67
 8011c18:	08011c7b 	.word	0x08011c7b
 8011c1c:	08011c3b 	.word	0x08011c3b
 8011c20:	08011c31 	.word	0x08011c31
 8011c24:	08011c7b 	.word	0x08011c7b
 8011c28:	08011c53 	.word	0x08011c53
 8011c2c:	08011c45 	.word	0x08011c45
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8011c30:	6839      	ldr	r1, [r7, #0]
 8011c32:	6878      	ldr	r0, [r7, #4]
 8011c34:	f000 f9de 	bl	8011ff4 <USBD_GetDescriptor>
          break;
 8011c38:	e024      	b.n	8011c84 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8011c3a:	6839      	ldr	r1, [r7, #0]
 8011c3c:	6878      	ldr	r0, [r7, #4]
 8011c3e:	f000 fb6d 	bl	801231c <USBD_SetAddress>
          break;
 8011c42:	e01f      	b.n	8011c84 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8011c44:	6839      	ldr	r1, [r7, #0]
 8011c46:	6878      	ldr	r0, [r7, #4]
 8011c48:	f000 fbac 	bl	80123a4 <USBD_SetConfig>
 8011c4c:	4603      	mov	r3, r0
 8011c4e:	73fb      	strb	r3, [r7, #15]
          break;
 8011c50:	e018      	b.n	8011c84 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8011c52:	6839      	ldr	r1, [r7, #0]
 8011c54:	6878      	ldr	r0, [r7, #4]
 8011c56:	f000 fc4b 	bl	80124f0 <USBD_GetConfig>
          break;
 8011c5a:	e013      	b.n	8011c84 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8011c5c:	6839      	ldr	r1, [r7, #0]
 8011c5e:	6878      	ldr	r0, [r7, #4]
 8011c60:	f000 fc7c 	bl	801255c <USBD_GetStatus>
          break;
 8011c64:	e00e      	b.n	8011c84 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8011c66:	6839      	ldr	r1, [r7, #0]
 8011c68:	6878      	ldr	r0, [r7, #4]
 8011c6a:	f000 fcab 	bl	80125c4 <USBD_SetFeature>
          break;
 8011c6e:	e009      	b.n	8011c84 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8011c70:	6839      	ldr	r1, [r7, #0]
 8011c72:	6878      	ldr	r0, [r7, #4]
 8011c74:	f000 fcba 	bl	80125ec <USBD_ClrFeature>
          break;
 8011c78:	e004      	b.n	8011c84 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8011c7a:	6839      	ldr	r1, [r7, #0]
 8011c7c:	6878      	ldr	r0, [r7, #4]
 8011c7e:	f000 fd11 	bl	80126a4 <USBD_CtlError>
          break;
 8011c82:	bf00      	nop
      }
      break;
 8011c84:	e004      	b.n	8011c90 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8011c86:	6839      	ldr	r1, [r7, #0]
 8011c88:	6878      	ldr	r0, [r7, #4]
 8011c8a:	f000 fd0b 	bl	80126a4 <USBD_CtlError>
      break;
 8011c8e:	bf00      	nop
  }

  return ret;
 8011c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c92:	4618      	mov	r0, r3
 8011c94:	3710      	adds	r7, #16
 8011c96:	46bd      	mov	sp, r7
 8011c98:	bd80      	pop	{r7, pc}
 8011c9a:	bf00      	nop

08011c9c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011c9c:	b580      	push	{r7, lr}
 8011c9e:	b084      	sub	sp, #16
 8011ca0:	af00      	add	r7, sp, #0
 8011ca2:	6078      	str	r0, [r7, #4]
 8011ca4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011ca6:	2300      	movs	r3, #0
 8011ca8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011caa:	683b      	ldr	r3, [r7, #0]
 8011cac:	781b      	ldrb	r3, [r3, #0]
 8011cae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011cb2:	2b40      	cmp	r3, #64	; 0x40
 8011cb4:	d005      	beq.n	8011cc2 <USBD_StdItfReq+0x26>
 8011cb6:	2b40      	cmp	r3, #64	; 0x40
 8011cb8:	d82f      	bhi.n	8011d1a <USBD_StdItfReq+0x7e>
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d001      	beq.n	8011cc2 <USBD_StdItfReq+0x26>
 8011cbe:	2b20      	cmp	r3, #32
 8011cc0:	d12b      	bne.n	8011d1a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011cc8:	b2db      	uxtb	r3, r3
 8011cca:	3b01      	subs	r3, #1
 8011ccc:	2b02      	cmp	r3, #2
 8011cce:	d81d      	bhi.n	8011d0c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8011cd0:	683b      	ldr	r3, [r7, #0]
 8011cd2:	889b      	ldrh	r3, [r3, #4]
 8011cd4:	b2db      	uxtb	r3, r3
 8011cd6:	2b01      	cmp	r3, #1
 8011cd8:	d813      	bhi.n	8011d02 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011ce0:	689b      	ldr	r3, [r3, #8]
 8011ce2:	6839      	ldr	r1, [r7, #0]
 8011ce4:	6878      	ldr	r0, [r7, #4]
 8011ce6:	4798      	blx	r3
 8011ce8:	4603      	mov	r3, r0
 8011cea:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8011cec:	683b      	ldr	r3, [r7, #0]
 8011cee:	88db      	ldrh	r3, [r3, #6]
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d110      	bne.n	8011d16 <USBD_StdItfReq+0x7a>
 8011cf4:	7bfb      	ldrb	r3, [r7, #15]
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	d10d      	bne.n	8011d16 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8011cfa:	6878      	ldr	r0, [r7, #4]
 8011cfc:	f000 fd9d 	bl	801283a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8011d00:	e009      	b.n	8011d16 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8011d02:	6839      	ldr	r1, [r7, #0]
 8011d04:	6878      	ldr	r0, [r7, #4]
 8011d06:	f000 fccd 	bl	80126a4 <USBD_CtlError>
          break;
 8011d0a:	e004      	b.n	8011d16 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8011d0c:	6839      	ldr	r1, [r7, #0]
 8011d0e:	6878      	ldr	r0, [r7, #4]
 8011d10:	f000 fcc8 	bl	80126a4 <USBD_CtlError>
          break;
 8011d14:	e000      	b.n	8011d18 <USBD_StdItfReq+0x7c>
          break;
 8011d16:	bf00      	nop
      }
      break;
 8011d18:	e004      	b.n	8011d24 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8011d1a:	6839      	ldr	r1, [r7, #0]
 8011d1c:	6878      	ldr	r0, [r7, #4]
 8011d1e:	f000 fcc1 	bl	80126a4 <USBD_CtlError>
      break;
 8011d22:	bf00      	nop
  }

  return ret;
 8011d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d26:	4618      	mov	r0, r3
 8011d28:	3710      	adds	r7, #16
 8011d2a:	46bd      	mov	sp, r7
 8011d2c:	bd80      	pop	{r7, pc}

08011d2e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011d2e:	b580      	push	{r7, lr}
 8011d30:	b084      	sub	sp, #16
 8011d32:	af00      	add	r7, sp, #0
 8011d34:	6078      	str	r0, [r7, #4]
 8011d36:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8011d38:	2300      	movs	r3, #0
 8011d3a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8011d3c:	683b      	ldr	r3, [r7, #0]
 8011d3e:	889b      	ldrh	r3, [r3, #4]
 8011d40:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011d42:	683b      	ldr	r3, [r7, #0]
 8011d44:	781b      	ldrb	r3, [r3, #0]
 8011d46:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011d4a:	2b40      	cmp	r3, #64	; 0x40
 8011d4c:	d007      	beq.n	8011d5e <USBD_StdEPReq+0x30>
 8011d4e:	2b40      	cmp	r3, #64	; 0x40
 8011d50:	f200 8145 	bhi.w	8011fde <USBD_StdEPReq+0x2b0>
 8011d54:	2b00      	cmp	r3, #0
 8011d56:	d00c      	beq.n	8011d72 <USBD_StdEPReq+0x44>
 8011d58:	2b20      	cmp	r3, #32
 8011d5a:	f040 8140 	bne.w	8011fde <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d64:	689b      	ldr	r3, [r3, #8]
 8011d66:	6839      	ldr	r1, [r7, #0]
 8011d68:	6878      	ldr	r0, [r7, #4]
 8011d6a:	4798      	blx	r3
 8011d6c:	4603      	mov	r3, r0
 8011d6e:	73fb      	strb	r3, [r7, #15]
      break;
 8011d70:	e13a      	b.n	8011fe8 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011d72:	683b      	ldr	r3, [r7, #0]
 8011d74:	785b      	ldrb	r3, [r3, #1]
 8011d76:	2b03      	cmp	r3, #3
 8011d78:	d007      	beq.n	8011d8a <USBD_StdEPReq+0x5c>
 8011d7a:	2b03      	cmp	r3, #3
 8011d7c:	f300 8129 	bgt.w	8011fd2 <USBD_StdEPReq+0x2a4>
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d07f      	beq.n	8011e84 <USBD_StdEPReq+0x156>
 8011d84:	2b01      	cmp	r3, #1
 8011d86:	d03c      	beq.n	8011e02 <USBD_StdEPReq+0xd4>
 8011d88:	e123      	b.n	8011fd2 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011d90:	b2db      	uxtb	r3, r3
 8011d92:	2b02      	cmp	r3, #2
 8011d94:	d002      	beq.n	8011d9c <USBD_StdEPReq+0x6e>
 8011d96:	2b03      	cmp	r3, #3
 8011d98:	d016      	beq.n	8011dc8 <USBD_StdEPReq+0x9a>
 8011d9a:	e02c      	b.n	8011df6 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011d9c:	7bbb      	ldrb	r3, [r7, #14]
 8011d9e:	2b00      	cmp	r3, #0
 8011da0:	d00d      	beq.n	8011dbe <USBD_StdEPReq+0x90>
 8011da2:	7bbb      	ldrb	r3, [r7, #14]
 8011da4:	2b80      	cmp	r3, #128	; 0x80
 8011da6:	d00a      	beq.n	8011dbe <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011da8:	7bbb      	ldrb	r3, [r7, #14]
 8011daa:	4619      	mov	r1, r3
 8011dac:	6878      	ldr	r0, [r7, #4]
 8011dae:	f001 fbcf 	bl	8013550 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011db2:	2180      	movs	r1, #128	; 0x80
 8011db4:	6878      	ldr	r0, [r7, #4]
 8011db6:	f001 fbcb 	bl	8013550 <USBD_LL_StallEP>
 8011dba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011dbc:	e020      	b.n	8011e00 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8011dbe:	6839      	ldr	r1, [r7, #0]
 8011dc0:	6878      	ldr	r0, [r7, #4]
 8011dc2:	f000 fc6f 	bl	80126a4 <USBD_CtlError>
              break;
 8011dc6:	e01b      	b.n	8011e00 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011dc8:	683b      	ldr	r3, [r7, #0]
 8011dca:	885b      	ldrh	r3, [r3, #2]
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d10e      	bne.n	8011dee <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8011dd0:	7bbb      	ldrb	r3, [r7, #14]
 8011dd2:	2b00      	cmp	r3, #0
 8011dd4:	d00b      	beq.n	8011dee <USBD_StdEPReq+0xc0>
 8011dd6:	7bbb      	ldrb	r3, [r7, #14]
 8011dd8:	2b80      	cmp	r3, #128	; 0x80
 8011dda:	d008      	beq.n	8011dee <USBD_StdEPReq+0xc0>
 8011ddc:	683b      	ldr	r3, [r7, #0]
 8011dde:	88db      	ldrh	r3, [r3, #6]
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d104      	bne.n	8011dee <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8011de4:	7bbb      	ldrb	r3, [r7, #14]
 8011de6:	4619      	mov	r1, r3
 8011de8:	6878      	ldr	r0, [r7, #4]
 8011dea:	f001 fbb1 	bl	8013550 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8011dee:	6878      	ldr	r0, [r7, #4]
 8011df0:	f000 fd23 	bl	801283a <USBD_CtlSendStatus>

              break;
 8011df4:	e004      	b.n	8011e00 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8011df6:	6839      	ldr	r1, [r7, #0]
 8011df8:	6878      	ldr	r0, [r7, #4]
 8011dfa:	f000 fc53 	bl	80126a4 <USBD_CtlError>
              break;
 8011dfe:	bf00      	nop
          }
          break;
 8011e00:	e0ec      	b.n	8011fdc <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011e08:	b2db      	uxtb	r3, r3
 8011e0a:	2b02      	cmp	r3, #2
 8011e0c:	d002      	beq.n	8011e14 <USBD_StdEPReq+0xe6>
 8011e0e:	2b03      	cmp	r3, #3
 8011e10:	d016      	beq.n	8011e40 <USBD_StdEPReq+0x112>
 8011e12:	e030      	b.n	8011e76 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011e14:	7bbb      	ldrb	r3, [r7, #14]
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	d00d      	beq.n	8011e36 <USBD_StdEPReq+0x108>
 8011e1a:	7bbb      	ldrb	r3, [r7, #14]
 8011e1c:	2b80      	cmp	r3, #128	; 0x80
 8011e1e:	d00a      	beq.n	8011e36 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011e20:	7bbb      	ldrb	r3, [r7, #14]
 8011e22:	4619      	mov	r1, r3
 8011e24:	6878      	ldr	r0, [r7, #4]
 8011e26:	f001 fb93 	bl	8013550 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011e2a:	2180      	movs	r1, #128	; 0x80
 8011e2c:	6878      	ldr	r0, [r7, #4]
 8011e2e:	f001 fb8f 	bl	8013550 <USBD_LL_StallEP>
 8011e32:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011e34:	e025      	b.n	8011e82 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8011e36:	6839      	ldr	r1, [r7, #0]
 8011e38:	6878      	ldr	r0, [r7, #4]
 8011e3a:	f000 fc33 	bl	80126a4 <USBD_CtlError>
              break;
 8011e3e:	e020      	b.n	8011e82 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011e40:	683b      	ldr	r3, [r7, #0]
 8011e42:	885b      	ldrh	r3, [r3, #2]
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d11b      	bne.n	8011e80 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8011e48:	7bbb      	ldrb	r3, [r7, #14]
 8011e4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	d004      	beq.n	8011e5c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011e52:	7bbb      	ldrb	r3, [r7, #14]
 8011e54:	4619      	mov	r1, r3
 8011e56:	6878      	ldr	r0, [r7, #4]
 8011e58:	f001 fb99 	bl	801358e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8011e5c:	6878      	ldr	r0, [r7, #4]
 8011e5e:	f000 fcec 	bl	801283a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011e68:	689b      	ldr	r3, [r3, #8]
 8011e6a:	6839      	ldr	r1, [r7, #0]
 8011e6c:	6878      	ldr	r0, [r7, #4]
 8011e6e:	4798      	blx	r3
 8011e70:	4603      	mov	r3, r0
 8011e72:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8011e74:	e004      	b.n	8011e80 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8011e76:	6839      	ldr	r1, [r7, #0]
 8011e78:	6878      	ldr	r0, [r7, #4]
 8011e7a:	f000 fc13 	bl	80126a4 <USBD_CtlError>
              break;
 8011e7e:	e000      	b.n	8011e82 <USBD_StdEPReq+0x154>
              break;
 8011e80:	bf00      	nop
          }
          break;
 8011e82:	e0ab      	b.n	8011fdc <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011e8a:	b2db      	uxtb	r3, r3
 8011e8c:	2b02      	cmp	r3, #2
 8011e8e:	d002      	beq.n	8011e96 <USBD_StdEPReq+0x168>
 8011e90:	2b03      	cmp	r3, #3
 8011e92:	d032      	beq.n	8011efa <USBD_StdEPReq+0x1cc>
 8011e94:	e097      	b.n	8011fc6 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011e96:	7bbb      	ldrb	r3, [r7, #14]
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d007      	beq.n	8011eac <USBD_StdEPReq+0x17e>
 8011e9c:	7bbb      	ldrb	r3, [r7, #14]
 8011e9e:	2b80      	cmp	r3, #128	; 0x80
 8011ea0:	d004      	beq.n	8011eac <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8011ea2:	6839      	ldr	r1, [r7, #0]
 8011ea4:	6878      	ldr	r0, [r7, #4]
 8011ea6:	f000 fbfd 	bl	80126a4 <USBD_CtlError>
                break;
 8011eaa:	e091      	b.n	8011fd0 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011eac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	da0b      	bge.n	8011ecc <USBD_StdEPReq+0x19e>
 8011eb4:	7bbb      	ldrb	r3, [r7, #14]
 8011eb6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011eba:	4613      	mov	r3, r2
 8011ebc:	009b      	lsls	r3, r3, #2
 8011ebe:	4413      	add	r3, r2
 8011ec0:	009b      	lsls	r3, r3, #2
 8011ec2:	3310      	adds	r3, #16
 8011ec4:	687a      	ldr	r2, [r7, #4]
 8011ec6:	4413      	add	r3, r2
 8011ec8:	3304      	adds	r3, #4
 8011eca:	e00b      	b.n	8011ee4 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011ecc:	7bbb      	ldrb	r3, [r7, #14]
 8011ece:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011ed2:	4613      	mov	r3, r2
 8011ed4:	009b      	lsls	r3, r3, #2
 8011ed6:	4413      	add	r3, r2
 8011ed8:	009b      	lsls	r3, r3, #2
 8011eda:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011ede:	687a      	ldr	r2, [r7, #4]
 8011ee0:	4413      	add	r3, r2
 8011ee2:	3304      	adds	r3, #4
 8011ee4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8011ee6:	68bb      	ldr	r3, [r7, #8]
 8011ee8:	2200      	movs	r2, #0
 8011eea:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011eec:	68bb      	ldr	r3, [r7, #8]
 8011eee:	2202      	movs	r2, #2
 8011ef0:	4619      	mov	r1, r3
 8011ef2:	6878      	ldr	r0, [r7, #4]
 8011ef4:	f000 fc47 	bl	8012786 <USBD_CtlSendData>
              break;
 8011ef8:	e06a      	b.n	8011fd0 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8011efa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	da11      	bge.n	8011f26 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8011f02:	7bbb      	ldrb	r3, [r7, #14]
 8011f04:	f003 020f 	and.w	r2, r3, #15
 8011f08:	6879      	ldr	r1, [r7, #4]
 8011f0a:	4613      	mov	r3, r2
 8011f0c:	009b      	lsls	r3, r3, #2
 8011f0e:	4413      	add	r3, r2
 8011f10:	009b      	lsls	r3, r3, #2
 8011f12:	440b      	add	r3, r1
 8011f14:	3324      	adds	r3, #36	; 0x24
 8011f16:	881b      	ldrh	r3, [r3, #0]
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	d117      	bne.n	8011f4c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8011f1c:	6839      	ldr	r1, [r7, #0]
 8011f1e:	6878      	ldr	r0, [r7, #4]
 8011f20:	f000 fbc0 	bl	80126a4 <USBD_CtlError>
                  break;
 8011f24:	e054      	b.n	8011fd0 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8011f26:	7bbb      	ldrb	r3, [r7, #14]
 8011f28:	f003 020f 	and.w	r2, r3, #15
 8011f2c:	6879      	ldr	r1, [r7, #4]
 8011f2e:	4613      	mov	r3, r2
 8011f30:	009b      	lsls	r3, r3, #2
 8011f32:	4413      	add	r3, r2
 8011f34:	009b      	lsls	r3, r3, #2
 8011f36:	440b      	add	r3, r1
 8011f38:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8011f3c:	881b      	ldrh	r3, [r3, #0]
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d104      	bne.n	8011f4c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8011f42:	6839      	ldr	r1, [r7, #0]
 8011f44:	6878      	ldr	r0, [r7, #4]
 8011f46:	f000 fbad 	bl	80126a4 <USBD_CtlError>
                  break;
 8011f4a:	e041      	b.n	8011fd0 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011f4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	da0b      	bge.n	8011f6c <USBD_StdEPReq+0x23e>
 8011f54:	7bbb      	ldrb	r3, [r7, #14]
 8011f56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011f5a:	4613      	mov	r3, r2
 8011f5c:	009b      	lsls	r3, r3, #2
 8011f5e:	4413      	add	r3, r2
 8011f60:	009b      	lsls	r3, r3, #2
 8011f62:	3310      	adds	r3, #16
 8011f64:	687a      	ldr	r2, [r7, #4]
 8011f66:	4413      	add	r3, r2
 8011f68:	3304      	adds	r3, #4
 8011f6a:	e00b      	b.n	8011f84 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011f6c:	7bbb      	ldrb	r3, [r7, #14]
 8011f6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011f72:	4613      	mov	r3, r2
 8011f74:	009b      	lsls	r3, r3, #2
 8011f76:	4413      	add	r3, r2
 8011f78:	009b      	lsls	r3, r3, #2
 8011f7a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011f7e:	687a      	ldr	r2, [r7, #4]
 8011f80:	4413      	add	r3, r2
 8011f82:	3304      	adds	r3, #4
 8011f84:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8011f86:	7bbb      	ldrb	r3, [r7, #14]
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	d002      	beq.n	8011f92 <USBD_StdEPReq+0x264>
 8011f8c:	7bbb      	ldrb	r3, [r7, #14]
 8011f8e:	2b80      	cmp	r3, #128	; 0x80
 8011f90:	d103      	bne.n	8011f9a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8011f92:	68bb      	ldr	r3, [r7, #8]
 8011f94:	2200      	movs	r2, #0
 8011f96:	601a      	str	r2, [r3, #0]
 8011f98:	e00e      	b.n	8011fb8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8011f9a:	7bbb      	ldrb	r3, [r7, #14]
 8011f9c:	4619      	mov	r1, r3
 8011f9e:	6878      	ldr	r0, [r7, #4]
 8011fa0:	f001 fb14 	bl	80135cc <USBD_LL_IsStallEP>
 8011fa4:	4603      	mov	r3, r0
 8011fa6:	2b00      	cmp	r3, #0
 8011fa8:	d003      	beq.n	8011fb2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8011faa:	68bb      	ldr	r3, [r7, #8]
 8011fac:	2201      	movs	r2, #1
 8011fae:	601a      	str	r2, [r3, #0]
 8011fb0:	e002      	b.n	8011fb8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8011fb2:	68bb      	ldr	r3, [r7, #8]
 8011fb4:	2200      	movs	r2, #0
 8011fb6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011fb8:	68bb      	ldr	r3, [r7, #8]
 8011fba:	2202      	movs	r2, #2
 8011fbc:	4619      	mov	r1, r3
 8011fbe:	6878      	ldr	r0, [r7, #4]
 8011fc0:	f000 fbe1 	bl	8012786 <USBD_CtlSendData>
              break;
 8011fc4:	e004      	b.n	8011fd0 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8011fc6:	6839      	ldr	r1, [r7, #0]
 8011fc8:	6878      	ldr	r0, [r7, #4]
 8011fca:	f000 fb6b 	bl	80126a4 <USBD_CtlError>
              break;
 8011fce:	bf00      	nop
          }
          break;
 8011fd0:	e004      	b.n	8011fdc <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8011fd2:	6839      	ldr	r1, [r7, #0]
 8011fd4:	6878      	ldr	r0, [r7, #4]
 8011fd6:	f000 fb65 	bl	80126a4 <USBD_CtlError>
          break;
 8011fda:	bf00      	nop
      }
      break;
 8011fdc:	e004      	b.n	8011fe8 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8011fde:	6839      	ldr	r1, [r7, #0]
 8011fe0:	6878      	ldr	r0, [r7, #4]
 8011fe2:	f000 fb5f 	bl	80126a4 <USBD_CtlError>
      break;
 8011fe6:	bf00      	nop
  }

  return ret;
 8011fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8011fea:	4618      	mov	r0, r3
 8011fec:	3710      	adds	r7, #16
 8011fee:	46bd      	mov	sp, r7
 8011ff0:	bd80      	pop	{r7, pc}
	...

08011ff4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011ff4:	b580      	push	{r7, lr}
 8011ff6:	b084      	sub	sp, #16
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	6078      	str	r0, [r7, #4]
 8011ffc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011ffe:	2300      	movs	r3, #0
 8012000:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8012002:	2300      	movs	r3, #0
 8012004:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8012006:	2300      	movs	r3, #0
 8012008:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801200a:	683b      	ldr	r3, [r7, #0]
 801200c:	885b      	ldrh	r3, [r3, #2]
 801200e:	0a1b      	lsrs	r3, r3, #8
 8012010:	b29b      	uxth	r3, r3
 8012012:	3b01      	subs	r3, #1
 8012014:	2b0e      	cmp	r3, #14
 8012016:	f200 8152 	bhi.w	80122be <USBD_GetDescriptor+0x2ca>
 801201a:	a201      	add	r2, pc, #4	; (adr r2, 8012020 <USBD_GetDescriptor+0x2c>)
 801201c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012020:	08012091 	.word	0x08012091
 8012024:	080120a9 	.word	0x080120a9
 8012028:	080120e9 	.word	0x080120e9
 801202c:	080122bf 	.word	0x080122bf
 8012030:	080122bf 	.word	0x080122bf
 8012034:	0801225f 	.word	0x0801225f
 8012038:	0801228b 	.word	0x0801228b
 801203c:	080122bf 	.word	0x080122bf
 8012040:	080122bf 	.word	0x080122bf
 8012044:	080122bf 	.word	0x080122bf
 8012048:	080122bf 	.word	0x080122bf
 801204c:	080122bf 	.word	0x080122bf
 8012050:	080122bf 	.word	0x080122bf
 8012054:	080122bf 	.word	0x080122bf
 8012058:	0801205d 	.word	0x0801205d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012062:	69db      	ldr	r3, [r3, #28]
 8012064:	2b00      	cmp	r3, #0
 8012066:	d00b      	beq.n	8012080 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801206e:	69db      	ldr	r3, [r3, #28]
 8012070:	687a      	ldr	r2, [r7, #4]
 8012072:	7c12      	ldrb	r2, [r2, #16]
 8012074:	f107 0108 	add.w	r1, r7, #8
 8012078:	4610      	mov	r0, r2
 801207a:	4798      	blx	r3
 801207c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801207e:	e126      	b.n	80122ce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012080:	6839      	ldr	r1, [r7, #0]
 8012082:	6878      	ldr	r0, [r7, #4]
 8012084:	f000 fb0e 	bl	80126a4 <USBD_CtlError>
        err++;
 8012088:	7afb      	ldrb	r3, [r7, #11]
 801208a:	3301      	adds	r3, #1
 801208c:	72fb      	strb	r3, [r7, #11]
      break;
 801208e:	e11e      	b.n	80122ce <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012096:	681b      	ldr	r3, [r3, #0]
 8012098:	687a      	ldr	r2, [r7, #4]
 801209a:	7c12      	ldrb	r2, [r2, #16]
 801209c:	f107 0108 	add.w	r1, r7, #8
 80120a0:	4610      	mov	r0, r2
 80120a2:	4798      	blx	r3
 80120a4:	60f8      	str	r0, [r7, #12]
      break;
 80120a6:	e112      	b.n	80122ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	7c1b      	ldrb	r3, [r3, #16]
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	d10d      	bne.n	80120cc <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80120b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80120b8:	f107 0208 	add.w	r2, r7, #8
 80120bc:	4610      	mov	r0, r2
 80120be:	4798      	blx	r3
 80120c0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80120c2:	68fb      	ldr	r3, [r7, #12]
 80120c4:	3301      	adds	r3, #1
 80120c6:	2202      	movs	r2, #2
 80120c8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80120ca:	e100      	b.n	80122ce <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80120d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80120d4:	f107 0208 	add.w	r2, r7, #8
 80120d8:	4610      	mov	r0, r2
 80120da:	4798      	blx	r3
 80120dc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80120de:	68fb      	ldr	r3, [r7, #12]
 80120e0:	3301      	adds	r3, #1
 80120e2:	2202      	movs	r2, #2
 80120e4:	701a      	strb	r2, [r3, #0]
      break;
 80120e6:	e0f2      	b.n	80122ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80120e8:	683b      	ldr	r3, [r7, #0]
 80120ea:	885b      	ldrh	r3, [r3, #2]
 80120ec:	b2db      	uxtb	r3, r3
 80120ee:	2b05      	cmp	r3, #5
 80120f0:	f200 80ac 	bhi.w	801224c <USBD_GetDescriptor+0x258>
 80120f4:	a201      	add	r2, pc, #4	; (adr r2, 80120fc <USBD_GetDescriptor+0x108>)
 80120f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120fa:	bf00      	nop
 80120fc:	08012115 	.word	0x08012115
 8012100:	08012149 	.word	0x08012149
 8012104:	0801217d 	.word	0x0801217d
 8012108:	080121b1 	.word	0x080121b1
 801210c:	080121e5 	.word	0x080121e5
 8012110:	08012219 	.word	0x08012219
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801211a:	685b      	ldr	r3, [r3, #4]
 801211c:	2b00      	cmp	r3, #0
 801211e:	d00b      	beq.n	8012138 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012126:	685b      	ldr	r3, [r3, #4]
 8012128:	687a      	ldr	r2, [r7, #4]
 801212a:	7c12      	ldrb	r2, [r2, #16]
 801212c:	f107 0108 	add.w	r1, r7, #8
 8012130:	4610      	mov	r0, r2
 8012132:	4798      	blx	r3
 8012134:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012136:	e091      	b.n	801225c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012138:	6839      	ldr	r1, [r7, #0]
 801213a:	6878      	ldr	r0, [r7, #4]
 801213c:	f000 fab2 	bl	80126a4 <USBD_CtlError>
            err++;
 8012140:	7afb      	ldrb	r3, [r7, #11]
 8012142:	3301      	adds	r3, #1
 8012144:	72fb      	strb	r3, [r7, #11]
          break;
 8012146:	e089      	b.n	801225c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801214e:	689b      	ldr	r3, [r3, #8]
 8012150:	2b00      	cmp	r3, #0
 8012152:	d00b      	beq.n	801216c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801215a:	689b      	ldr	r3, [r3, #8]
 801215c:	687a      	ldr	r2, [r7, #4]
 801215e:	7c12      	ldrb	r2, [r2, #16]
 8012160:	f107 0108 	add.w	r1, r7, #8
 8012164:	4610      	mov	r0, r2
 8012166:	4798      	blx	r3
 8012168:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801216a:	e077      	b.n	801225c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801216c:	6839      	ldr	r1, [r7, #0]
 801216e:	6878      	ldr	r0, [r7, #4]
 8012170:	f000 fa98 	bl	80126a4 <USBD_CtlError>
            err++;
 8012174:	7afb      	ldrb	r3, [r7, #11]
 8012176:	3301      	adds	r3, #1
 8012178:	72fb      	strb	r3, [r7, #11]
          break;
 801217a:	e06f      	b.n	801225c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012182:	68db      	ldr	r3, [r3, #12]
 8012184:	2b00      	cmp	r3, #0
 8012186:	d00b      	beq.n	80121a0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801218e:	68db      	ldr	r3, [r3, #12]
 8012190:	687a      	ldr	r2, [r7, #4]
 8012192:	7c12      	ldrb	r2, [r2, #16]
 8012194:	f107 0108 	add.w	r1, r7, #8
 8012198:	4610      	mov	r0, r2
 801219a:	4798      	blx	r3
 801219c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801219e:	e05d      	b.n	801225c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80121a0:	6839      	ldr	r1, [r7, #0]
 80121a2:	6878      	ldr	r0, [r7, #4]
 80121a4:	f000 fa7e 	bl	80126a4 <USBD_CtlError>
            err++;
 80121a8:	7afb      	ldrb	r3, [r7, #11]
 80121aa:	3301      	adds	r3, #1
 80121ac:	72fb      	strb	r3, [r7, #11]
          break;
 80121ae:	e055      	b.n	801225c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80121b6:	691b      	ldr	r3, [r3, #16]
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d00b      	beq.n	80121d4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80121c2:	691b      	ldr	r3, [r3, #16]
 80121c4:	687a      	ldr	r2, [r7, #4]
 80121c6:	7c12      	ldrb	r2, [r2, #16]
 80121c8:	f107 0108 	add.w	r1, r7, #8
 80121cc:	4610      	mov	r0, r2
 80121ce:	4798      	blx	r3
 80121d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80121d2:	e043      	b.n	801225c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80121d4:	6839      	ldr	r1, [r7, #0]
 80121d6:	6878      	ldr	r0, [r7, #4]
 80121d8:	f000 fa64 	bl	80126a4 <USBD_CtlError>
            err++;
 80121dc:	7afb      	ldrb	r3, [r7, #11]
 80121de:	3301      	adds	r3, #1
 80121e0:	72fb      	strb	r3, [r7, #11]
          break;
 80121e2:	e03b      	b.n	801225c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80121ea:	695b      	ldr	r3, [r3, #20]
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d00b      	beq.n	8012208 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80121f6:	695b      	ldr	r3, [r3, #20]
 80121f8:	687a      	ldr	r2, [r7, #4]
 80121fa:	7c12      	ldrb	r2, [r2, #16]
 80121fc:	f107 0108 	add.w	r1, r7, #8
 8012200:	4610      	mov	r0, r2
 8012202:	4798      	blx	r3
 8012204:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012206:	e029      	b.n	801225c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012208:	6839      	ldr	r1, [r7, #0]
 801220a:	6878      	ldr	r0, [r7, #4]
 801220c:	f000 fa4a 	bl	80126a4 <USBD_CtlError>
            err++;
 8012210:	7afb      	ldrb	r3, [r7, #11]
 8012212:	3301      	adds	r3, #1
 8012214:	72fb      	strb	r3, [r7, #11]
          break;
 8012216:	e021      	b.n	801225c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801221e:	699b      	ldr	r3, [r3, #24]
 8012220:	2b00      	cmp	r3, #0
 8012222:	d00b      	beq.n	801223c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801222a:	699b      	ldr	r3, [r3, #24]
 801222c:	687a      	ldr	r2, [r7, #4]
 801222e:	7c12      	ldrb	r2, [r2, #16]
 8012230:	f107 0108 	add.w	r1, r7, #8
 8012234:	4610      	mov	r0, r2
 8012236:	4798      	blx	r3
 8012238:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801223a:	e00f      	b.n	801225c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801223c:	6839      	ldr	r1, [r7, #0]
 801223e:	6878      	ldr	r0, [r7, #4]
 8012240:	f000 fa30 	bl	80126a4 <USBD_CtlError>
            err++;
 8012244:	7afb      	ldrb	r3, [r7, #11]
 8012246:	3301      	adds	r3, #1
 8012248:	72fb      	strb	r3, [r7, #11]
          break;
 801224a:	e007      	b.n	801225c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801224c:	6839      	ldr	r1, [r7, #0]
 801224e:	6878      	ldr	r0, [r7, #4]
 8012250:	f000 fa28 	bl	80126a4 <USBD_CtlError>
          err++;
 8012254:	7afb      	ldrb	r3, [r7, #11]
 8012256:	3301      	adds	r3, #1
 8012258:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 801225a:	bf00      	nop
      }
      break;
 801225c:	e037      	b.n	80122ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	7c1b      	ldrb	r3, [r3, #16]
 8012262:	2b00      	cmp	r3, #0
 8012264:	d109      	bne.n	801227a <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801226c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801226e:	f107 0208 	add.w	r2, r7, #8
 8012272:	4610      	mov	r0, r2
 8012274:	4798      	blx	r3
 8012276:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012278:	e029      	b.n	80122ce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801227a:	6839      	ldr	r1, [r7, #0]
 801227c:	6878      	ldr	r0, [r7, #4]
 801227e:	f000 fa11 	bl	80126a4 <USBD_CtlError>
        err++;
 8012282:	7afb      	ldrb	r3, [r7, #11]
 8012284:	3301      	adds	r3, #1
 8012286:	72fb      	strb	r3, [r7, #11]
      break;
 8012288:	e021      	b.n	80122ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	7c1b      	ldrb	r3, [r3, #16]
 801228e:	2b00      	cmp	r3, #0
 8012290:	d10d      	bne.n	80122ae <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801229a:	f107 0208 	add.w	r2, r7, #8
 801229e:	4610      	mov	r0, r2
 80122a0:	4798      	blx	r3
 80122a2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	3301      	adds	r3, #1
 80122a8:	2207      	movs	r2, #7
 80122aa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80122ac:	e00f      	b.n	80122ce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80122ae:	6839      	ldr	r1, [r7, #0]
 80122b0:	6878      	ldr	r0, [r7, #4]
 80122b2:	f000 f9f7 	bl	80126a4 <USBD_CtlError>
        err++;
 80122b6:	7afb      	ldrb	r3, [r7, #11]
 80122b8:	3301      	adds	r3, #1
 80122ba:	72fb      	strb	r3, [r7, #11]
      break;
 80122bc:	e007      	b.n	80122ce <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80122be:	6839      	ldr	r1, [r7, #0]
 80122c0:	6878      	ldr	r0, [r7, #4]
 80122c2:	f000 f9ef 	bl	80126a4 <USBD_CtlError>
      err++;
 80122c6:	7afb      	ldrb	r3, [r7, #11]
 80122c8:	3301      	adds	r3, #1
 80122ca:	72fb      	strb	r3, [r7, #11]
      break;
 80122cc:	bf00      	nop
  }

  if (err != 0U)
 80122ce:	7afb      	ldrb	r3, [r7, #11]
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d11e      	bne.n	8012312 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80122d4:	683b      	ldr	r3, [r7, #0]
 80122d6:	88db      	ldrh	r3, [r3, #6]
 80122d8:	2b00      	cmp	r3, #0
 80122da:	d016      	beq.n	801230a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80122dc:	893b      	ldrh	r3, [r7, #8]
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d00e      	beq.n	8012300 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80122e2:	683b      	ldr	r3, [r7, #0]
 80122e4:	88da      	ldrh	r2, [r3, #6]
 80122e6:	893b      	ldrh	r3, [r7, #8]
 80122e8:	4293      	cmp	r3, r2
 80122ea:	bf28      	it	cs
 80122ec:	4613      	movcs	r3, r2
 80122ee:	b29b      	uxth	r3, r3
 80122f0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80122f2:	893b      	ldrh	r3, [r7, #8]
 80122f4:	461a      	mov	r2, r3
 80122f6:	68f9      	ldr	r1, [r7, #12]
 80122f8:	6878      	ldr	r0, [r7, #4]
 80122fa:	f000 fa44 	bl	8012786 <USBD_CtlSendData>
 80122fe:	e009      	b.n	8012314 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8012300:	6839      	ldr	r1, [r7, #0]
 8012302:	6878      	ldr	r0, [r7, #4]
 8012304:	f000 f9ce 	bl	80126a4 <USBD_CtlError>
 8012308:	e004      	b.n	8012314 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801230a:	6878      	ldr	r0, [r7, #4]
 801230c:	f000 fa95 	bl	801283a <USBD_CtlSendStatus>
 8012310:	e000      	b.n	8012314 <USBD_GetDescriptor+0x320>
    return;
 8012312:	bf00      	nop
  }
}
 8012314:	3710      	adds	r7, #16
 8012316:	46bd      	mov	sp, r7
 8012318:	bd80      	pop	{r7, pc}
 801231a:	bf00      	nop

0801231c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801231c:	b580      	push	{r7, lr}
 801231e:	b084      	sub	sp, #16
 8012320:	af00      	add	r7, sp, #0
 8012322:	6078      	str	r0, [r7, #4]
 8012324:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8012326:	683b      	ldr	r3, [r7, #0]
 8012328:	889b      	ldrh	r3, [r3, #4]
 801232a:	2b00      	cmp	r3, #0
 801232c:	d131      	bne.n	8012392 <USBD_SetAddress+0x76>
 801232e:	683b      	ldr	r3, [r7, #0]
 8012330:	88db      	ldrh	r3, [r3, #6]
 8012332:	2b00      	cmp	r3, #0
 8012334:	d12d      	bne.n	8012392 <USBD_SetAddress+0x76>
 8012336:	683b      	ldr	r3, [r7, #0]
 8012338:	885b      	ldrh	r3, [r3, #2]
 801233a:	2b7f      	cmp	r3, #127	; 0x7f
 801233c:	d829      	bhi.n	8012392 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801233e:	683b      	ldr	r3, [r7, #0]
 8012340:	885b      	ldrh	r3, [r3, #2]
 8012342:	b2db      	uxtb	r3, r3
 8012344:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012348:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012350:	b2db      	uxtb	r3, r3
 8012352:	2b03      	cmp	r3, #3
 8012354:	d104      	bne.n	8012360 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8012356:	6839      	ldr	r1, [r7, #0]
 8012358:	6878      	ldr	r0, [r7, #4]
 801235a:	f000 f9a3 	bl	80126a4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801235e:	e01d      	b.n	801239c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	7bfa      	ldrb	r2, [r7, #15]
 8012364:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012368:	7bfb      	ldrb	r3, [r7, #15]
 801236a:	4619      	mov	r1, r3
 801236c:	6878      	ldr	r0, [r7, #4]
 801236e:	f001 f95a 	bl	8013626 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8012372:	6878      	ldr	r0, [r7, #4]
 8012374:	f000 fa61 	bl	801283a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012378:	7bfb      	ldrb	r3, [r7, #15]
 801237a:	2b00      	cmp	r3, #0
 801237c:	d004      	beq.n	8012388 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	2202      	movs	r2, #2
 8012382:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012386:	e009      	b.n	801239c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	2201      	movs	r2, #1
 801238c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012390:	e004      	b.n	801239c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8012392:	6839      	ldr	r1, [r7, #0]
 8012394:	6878      	ldr	r0, [r7, #4]
 8012396:	f000 f985 	bl	80126a4 <USBD_CtlError>
  }
}
 801239a:	bf00      	nop
 801239c:	bf00      	nop
 801239e:	3710      	adds	r7, #16
 80123a0:	46bd      	mov	sp, r7
 80123a2:	bd80      	pop	{r7, pc}

080123a4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80123a4:	b580      	push	{r7, lr}
 80123a6:	b084      	sub	sp, #16
 80123a8:	af00      	add	r7, sp, #0
 80123aa:	6078      	str	r0, [r7, #4]
 80123ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80123ae:	2300      	movs	r3, #0
 80123b0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80123b2:	683b      	ldr	r3, [r7, #0]
 80123b4:	885b      	ldrh	r3, [r3, #2]
 80123b6:	b2da      	uxtb	r2, r3
 80123b8:	4b4c      	ldr	r3, [pc, #304]	; (80124ec <USBD_SetConfig+0x148>)
 80123ba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80123bc:	4b4b      	ldr	r3, [pc, #300]	; (80124ec <USBD_SetConfig+0x148>)
 80123be:	781b      	ldrb	r3, [r3, #0]
 80123c0:	2b01      	cmp	r3, #1
 80123c2:	d905      	bls.n	80123d0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80123c4:	6839      	ldr	r1, [r7, #0]
 80123c6:	6878      	ldr	r0, [r7, #4]
 80123c8:	f000 f96c 	bl	80126a4 <USBD_CtlError>
    return USBD_FAIL;
 80123cc:	2303      	movs	r3, #3
 80123ce:	e088      	b.n	80124e2 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80123d6:	b2db      	uxtb	r3, r3
 80123d8:	2b02      	cmp	r3, #2
 80123da:	d002      	beq.n	80123e2 <USBD_SetConfig+0x3e>
 80123dc:	2b03      	cmp	r3, #3
 80123de:	d025      	beq.n	801242c <USBD_SetConfig+0x88>
 80123e0:	e071      	b.n	80124c6 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80123e2:	4b42      	ldr	r3, [pc, #264]	; (80124ec <USBD_SetConfig+0x148>)
 80123e4:	781b      	ldrb	r3, [r3, #0]
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d01c      	beq.n	8012424 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80123ea:	4b40      	ldr	r3, [pc, #256]	; (80124ec <USBD_SetConfig+0x148>)
 80123ec:	781b      	ldrb	r3, [r3, #0]
 80123ee:	461a      	mov	r2, r3
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80123f4:	4b3d      	ldr	r3, [pc, #244]	; (80124ec <USBD_SetConfig+0x148>)
 80123f6:	781b      	ldrb	r3, [r3, #0]
 80123f8:	4619      	mov	r1, r3
 80123fa:	6878      	ldr	r0, [r7, #4]
 80123fc:	f7ff f992 	bl	8011724 <USBD_SetClassConfig>
 8012400:	4603      	mov	r3, r0
 8012402:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8012404:	7bfb      	ldrb	r3, [r7, #15]
 8012406:	2b00      	cmp	r3, #0
 8012408:	d004      	beq.n	8012414 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 801240a:	6839      	ldr	r1, [r7, #0]
 801240c:	6878      	ldr	r0, [r7, #4]
 801240e:	f000 f949 	bl	80126a4 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012412:	e065      	b.n	80124e0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8012414:	6878      	ldr	r0, [r7, #4]
 8012416:	f000 fa10 	bl	801283a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	2203      	movs	r2, #3
 801241e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8012422:	e05d      	b.n	80124e0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8012424:	6878      	ldr	r0, [r7, #4]
 8012426:	f000 fa08 	bl	801283a <USBD_CtlSendStatus>
      break;
 801242a:	e059      	b.n	80124e0 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 801242c:	4b2f      	ldr	r3, [pc, #188]	; (80124ec <USBD_SetConfig+0x148>)
 801242e:	781b      	ldrb	r3, [r3, #0]
 8012430:	2b00      	cmp	r3, #0
 8012432:	d112      	bne.n	801245a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	2202      	movs	r2, #2
 8012438:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 801243c:	4b2b      	ldr	r3, [pc, #172]	; (80124ec <USBD_SetConfig+0x148>)
 801243e:	781b      	ldrb	r3, [r3, #0]
 8012440:	461a      	mov	r2, r3
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012446:	4b29      	ldr	r3, [pc, #164]	; (80124ec <USBD_SetConfig+0x148>)
 8012448:	781b      	ldrb	r3, [r3, #0]
 801244a:	4619      	mov	r1, r3
 801244c:	6878      	ldr	r0, [r7, #4]
 801244e:	f7ff f985 	bl	801175c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8012452:	6878      	ldr	r0, [r7, #4]
 8012454:	f000 f9f1 	bl	801283a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012458:	e042      	b.n	80124e0 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 801245a:	4b24      	ldr	r3, [pc, #144]	; (80124ec <USBD_SetConfig+0x148>)
 801245c:	781b      	ldrb	r3, [r3, #0]
 801245e:	461a      	mov	r2, r3
 8012460:	687b      	ldr	r3, [r7, #4]
 8012462:	685b      	ldr	r3, [r3, #4]
 8012464:	429a      	cmp	r2, r3
 8012466:	d02a      	beq.n	80124be <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	685b      	ldr	r3, [r3, #4]
 801246c:	b2db      	uxtb	r3, r3
 801246e:	4619      	mov	r1, r3
 8012470:	6878      	ldr	r0, [r7, #4]
 8012472:	f7ff f973 	bl	801175c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8012476:	4b1d      	ldr	r3, [pc, #116]	; (80124ec <USBD_SetConfig+0x148>)
 8012478:	781b      	ldrb	r3, [r3, #0]
 801247a:	461a      	mov	r2, r3
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012480:	4b1a      	ldr	r3, [pc, #104]	; (80124ec <USBD_SetConfig+0x148>)
 8012482:	781b      	ldrb	r3, [r3, #0]
 8012484:	4619      	mov	r1, r3
 8012486:	6878      	ldr	r0, [r7, #4]
 8012488:	f7ff f94c 	bl	8011724 <USBD_SetClassConfig>
 801248c:	4603      	mov	r3, r0
 801248e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012490:	7bfb      	ldrb	r3, [r7, #15]
 8012492:	2b00      	cmp	r3, #0
 8012494:	d00f      	beq.n	80124b6 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8012496:	6839      	ldr	r1, [r7, #0]
 8012498:	6878      	ldr	r0, [r7, #4]
 801249a:	f000 f903 	bl	80126a4 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801249e:	687b      	ldr	r3, [r7, #4]
 80124a0:	685b      	ldr	r3, [r3, #4]
 80124a2:	b2db      	uxtb	r3, r3
 80124a4:	4619      	mov	r1, r3
 80124a6:	6878      	ldr	r0, [r7, #4]
 80124a8:	f7ff f958 	bl	801175c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	2202      	movs	r2, #2
 80124b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80124b4:	e014      	b.n	80124e0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80124b6:	6878      	ldr	r0, [r7, #4]
 80124b8:	f000 f9bf 	bl	801283a <USBD_CtlSendStatus>
      break;
 80124bc:	e010      	b.n	80124e0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80124be:	6878      	ldr	r0, [r7, #4]
 80124c0:	f000 f9bb 	bl	801283a <USBD_CtlSendStatus>
      break;
 80124c4:	e00c      	b.n	80124e0 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80124c6:	6839      	ldr	r1, [r7, #0]
 80124c8:	6878      	ldr	r0, [r7, #4]
 80124ca:	f000 f8eb 	bl	80126a4 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80124ce:	4b07      	ldr	r3, [pc, #28]	; (80124ec <USBD_SetConfig+0x148>)
 80124d0:	781b      	ldrb	r3, [r3, #0]
 80124d2:	4619      	mov	r1, r3
 80124d4:	6878      	ldr	r0, [r7, #4]
 80124d6:	f7ff f941 	bl	801175c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80124da:	2303      	movs	r3, #3
 80124dc:	73fb      	strb	r3, [r7, #15]
      break;
 80124de:	bf00      	nop
  }

  return ret;
 80124e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80124e2:	4618      	mov	r0, r3
 80124e4:	3710      	adds	r7, #16
 80124e6:	46bd      	mov	sp, r7
 80124e8:	bd80      	pop	{r7, pc}
 80124ea:	bf00      	nop
 80124ec:	200014ec 	.word	0x200014ec

080124f0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80124f0:	b580      	push	{r7, lr}
 80124f2:	b082      	sub	sp, #8
 80124f4:	af00      	add	r7, sp, #0
 80124f6:	6078      	str	r0, [r7, #4]
 80124f8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80124fa:	683b      	ldr	r3, [r7, #0]
 80124fc:	88db      	ldrh	r3, [r3, #6]
 80124fe:	2b01      	cmp	r3, #1
 8012500:	d004      	beq.n	801250c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8012502:	6839      	ldr	r1, [r7, #0]
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f000 f8cd 	bl	80126a4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801250a:	e023      	b.n	8012554 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012512:	b2db      	uxtb	r3, r3
 8012514:	2b02      	cmp	r3, #2
 8012516:	dc02      	bgt.n	801251e <USBD_GetConfig+0x2e>
 8012518:	2b00      	cmp	r3, #0
 801251a:	dc03      	bgt.n	8012524 <USBD_GetConfig+0x34>
 801251c:	e015      	b.n	801254a <USBD_GetConfig+0x5a>
 801251e:	2b03      	cmp	r3, #3
 8012520:	d00b      	beq.n	801253a <USBD_GetConfig+0x4a>
 8012522:	e012      	b.n	801254a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	2200      	movs	r2, #0
 8012528:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	3308      	adds	r3, #8
 801252e:	2201      	movs	r2, #1
 8012530:	4619      	mov	r1, r3
 8012532:	6878      	ldr	r0, [r7, #4]
 8012534:	f000 f927 	bl	8012786 <USBD_CtlSendData>
        break;
 8012538:	e00c      	b.n	8012554 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	3304      	adds	r3, #4
 801253e:	2201      	movs	r2, #1
 8012540:	4619      	mov	r1, r3
 8012542:	6878      	ldr	r0, [r7, #4]
 8012544:	f000 f91f 	bl	8012786 <USBD_CtlSendData>
        break;
 8012548:	e004      	b.n	8012554 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801254a:	6839      	ldr	r1, [r7, #0]
 801254c:	6878      	ldr	r0, [r7, #4]
 801254e:	f000 f8a9 	bl	80126a4 <USBD_CtlError>
        break;
 8012552:	bf00      	nop
}
 8012554:	bf00      	nop
 8012556:	3708      	adds	r7, #8
 8012558:	46bd      	mov	sp, r7
 801255a:	bd80      	pop	{r7, pc}

0801255c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801255c:	b580      	push	{r7, lr}
 801255e:	b082      	sub	sp, #8
 8012560:	af00      	add	r7, sp, #0
 8012562:	6078      	str	r0, [r7, #4]
 8012564:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801256c:	b2db      	uxtb	r3, r3
 801256e:	3b01      	subs	r3, #1
 8012570:	2b02      	cmp	r3, #2
 8012572:	d81e      	bhi.n	80125b2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8012574:	683b      	ldr	r3, [r7, #0]
 8012576:	88db      	ldrh	r3, [r3, #6]
 8012578:	2b02      	cmp	r3, #2
 801257a:	d004      	beq.n	8012586 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 801257c:	6839      	ldr	r1, [r7, #0]
 801257e:	6878      	ldr	r0, [r7, #4]
 8012580:	f000 f890 	bl	80126a4 <USBD_CtlError>
        break;
 8012584:	e01a      	b.n	80125bc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	2201      	movs	r2, #1
 801258a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8012592:	2b00      	cmp	r3, #0
 8012594:	d005      	beq.n	80125a2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	68db      	ldr	r3, [r3, #12]
 801259a:	f043 0202 	orr.w	r2, r3, #2
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	330c      	adds	r3, #12
 80125a6:	2202      	movs	r2, #2
 80125a8:	4619      	mov	r1, r3
 80125aa:	6878      	ldr	r0, [r7, #4]
 80125ac:	f000 f8eb 	bl	8012786 <USBD_CtlSendData>
      break;
 80125b0:	e004      	b.n	80125bc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80125b2:	6839      	ldr	r1, [r7, #0]
 80125b4:	6878      	ldr	r0, [r7, #4]
 80125b6:	f000 f875 	bl	80126a4 <USBD_CtlError>
      break;
 80125ba:	bf00      	nop
  }
}
 80125bc:	bf00      	nop
 80125be:	3708      	adds	r7, #8
 80125c0:	46bd      	mov	sp, r7
 80125c2:	bd80      	pop	{r7, pc}

080125c4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80125c4:	b580      	push	{r7, lr}
 80125c6:	b082      	sub	sp, #8
 80125c8:	af00      	add	r7, sp, #0
 80125ca:	6078      	str	r0, [r7, #4]
 80125cc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80125ce:	683b      	ldr	r3, [r7, #0]
 80125d0:	885b      	ldrh	r3, [r3, #2]
 80125d2:	2b01      	cmp	r3, #1
 80125d4:	d106      	bne.n	80125e4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	2201      	movs	r2, #1
 80125da:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80125de:	6878      	ldr	r0, [r7, #4]
 80125e0:	f000 f92b 	bl	801283a <USBD_CtlSendStatus>
  }
}
 80125e4:	bf00      	nop
 80125e6:	3708      	adds	r7, #8
 80125e8:	46bd      	mov	sp, r7
 80125ea:	bd80      	pop	{r7, pc}

080125ec <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80125ec:	b580      	push	{r7, lr}
 80125ee:	b082      	sub	sp, #8
 80125f0:	af00      	add	r7, sp, #0
 80125f2:	6078      	str	r0, [r7, #4]
 80125f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80125f6:	687b      	ldr	r3, [r7, #4]
 80125f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80125fc:	b2db      	uxtb	r3, r3
 80125fe:	3b01      	subs	r3, #1
 8012600:	2b02      	cmp	r3, #2
 8012602:	d80b      	bhi.n	801261c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012604:	683b      	ldr	r3, [r7, #0]
 8012606:	885b      	ldrh	r3, [r3, #2]
 8012608:	2b01      	cmp	r3, #1
 801260a:	d10c      	bne.n	8012626 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	2200      	movs	r2, #0
 8012610:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8012614:	6878      	ldr	r0, [r7, #4]
 8012616:	f000 f910 	bl	801283a <USBD_CtlSendStatus>
      }
      break;
 801261a:	e004      	b.n	8012626 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801261c:	6839      	ldr	r1, [r7, #0]
 801261e:	6878      	ldr	r0, [r7, #4]
 8012620:	f000 f840 	bl	80126a4 <USBD_CtlError>
      break;
 8012624:	e000      	b.n	8012628 <USBD_ClrFeature+0x3c>
      break;
 8012626:	bf00      	nop
  }
}
 8012628:	bf00      	nop
 801262a:	3708      	adds	r7, #8
 801262c:	46bd      	mov	sp, r7
 801262e:	bd80      	pop	{r7, pc}

08012630 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8012630:	b580      	push	{r7, lr}
 8012632:	b084      	sub	sp, #16
 8012634:	af00      	add	r7, sp, #0
 8012636:	6078      	str	r0, [r7, #4]
 8012638:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801263a:	683b      	ldr	r3, [r7, #0]
 801263c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	781a      	ldrb	r2, [r3, #0]
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8012646:	68fb      	ldr	r3, [r7, #12]
 8012648:	3301      	adds	r3, #1
 801264a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801264c:	68fb      	ldr	r3, [r7, #12]
 801264e:	781a      	ldrb	r2, [r3, #0]
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8012654:	68fb      	ldr	r3, [r7, #12]
 8012656:	3301      	adds	r3, #1
 8012658:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801265a:	68f8      	ldr	r0, [r7, #12]
 801265c:	f7ff fa92 	bl	8011b84 <SWAPBYTE>
 8012660:	4603      	mov	r3, r0
 8012662:	461a      	mov	r2, r3
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012668:	68fb      	ldr	r3, [r7, #12]
 801266a:	3301      	adds	r3, #1
 801266c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801266e:	68fb      	ldr	r3, [r7, #12]
 8012670:	3301      	adds	r3, #1
 8012672:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012674:	68f8      	ldr	r0, [r7, #12]
 8012676:	f7ff fa85 	bl	8011b84 <SWAPBYTE>
 801267a:	4603      	mov	r3, r0
 801267c:	461a      	mov	r2, r3
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8012682:	68fb      	ldr	r3, [r7, #12]
 8012684:	3301      	adds	r3, #1
 8012686:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012688:	68fb      	ldr	r3, [r7, #12]
 801268a:	3301      	adds	r3, #1
 801268c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801268e:	68f8      	ldr	r0, [r7, #12]
 8012690:	f7ff fa78 	bl	8011b84 <SWAPBYTE>
 8012694:	4603      	mov	r3, r0
 8012696:	461a      	mov	r2, r3
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	80da      	strh	r2, [r3, #6]
}
 801269c:	bf00      	nop
 801269e:	3710      	adds	r7, #16
 80126a0:	46bd      	mov	sp, r7
 80126a2:	bd80      	pop	{r7, pc}

080126a4 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80126a4:	b580      	push	{r7, lr}
 80126a6:	b082      	sub	sp, #8
 80126a8:	af00      	add	r7, sp, #0
 80126aa:	6078      	str	r0, [r7, #4]
 80126ac:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80126ae:	2180      	movs	r1, #128	; 0x80
 80126b0:	6878      	ldr	r0, [r7, #4]
 80126b2:	f000 ff4d 	bl	8013550 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80126b6:	2100      	movs	r1, #0
 80126b8:	6878      	ldr	r0, [r7, #4]
 80126ba:	f000 ff49 	bl	8013550 <USBD_LL_StallEP>
}
 80126be:	bf00      	nop
 80126c0:	3708      	adds	r7, #8
 80126c2:	46bd      	mov	sp, r7
 80126c4:	bd80      	pop	{r7, pc}

080126c6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80126c6:	b580      	push	{r7, lr}
 80126c8:	b086      	sub	sp, #24
 80126ca:	af00      	add	r7, sp, #0
 80126cc:	60f8      	str	r0, [r7, #12]
 80126ce:	60b9      	str	r1, [r7, #8]
 80126d0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80126d2:	2300      	movs	r3, #0
 80126d4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80126d6:	68fb      	ldr	r3, [r7, #12]
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d036      	beq.n	801274a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80126dc:	68fb      	ldr	r3, [r7, #12]
 80126de:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80126e0:	6938      	ldr	r0, [r7, #16]
 80126e2:	f000 f836 	bl	8012752 <USBD_GetLen>
 80126e6:	4603      	mov	r3, r0
 80126e8:	3301      	adds	r3, #1
 80126ea:	b29b      	uxth	r3, r3
 80126ec:	005b      	lsls	r3, r3, #1
 80126ee:	b29a      	uxth	r2, r3
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80126f4:	7dfb      	ldrb	r3, [r7, #23]
 80126f6:	68ba      	ldr	r2, [r7, #8]
 80126f8:	4413      	add	r3, r2
 80126fa:	687a      	ldr	r2, [r7, #4]
 80126fc:	7812      	ldrb	r2, [r2, #0]
 80126fe:	701a      	strb	r2, [r3, #0]
  idx++;
 8012700:	7dfb      	ldrb	r3, [r7, #23]
 8012702:	3301      	adds	r3, #1
 8012704:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012706:	7dfb      	ldrb	r3, [r7, #23]
 8012708:	68ba      	ldr	r2, [r7, #8]
 801270a:	4413      	add	r3, r2
 801270c:	2203      	movs	r2, #3
 801270e:	701a      	strb	r2, [r3, #0]
  idx++;
 8012710:	7dfb      	ldrb	r3, [r7, #23]
 8012712:	3301      	adds	r3, #1
 8012714:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8012716:	e013      	b.n	8012740 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8012718:	7dfb      	ldrb	r3, [r7, #23]
 801271a:	68ba      	ldr	r2, [r7, #8]
 801271c:	4413      	add	r3, r2
 801271e:	693a      	ldr	r2, [r7, #16]
 8012720:	7812      	ldrb	r2, [r2, #0]
 8012722:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8012724:	693b      	ldr	r3, [r7, #16]
 8012726:	3301      	adds	r3, #1
 8012728:	613b      	str	r3, [r7, #16]
    idx++;
 801272a:	7dfb      	ldrb	r3, [r7, #23]
 801272c:	3301      	adds	r3, #1
 801272e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8012730:	7dfb      	ldrb	r3, [r7, #23]
 8012732:	68ba      	ldr	r2, [r7, #8]
 8012734:	4413      	add	r3, r2
 8012736:	2200      	movs	r2, #0
 8012738:	701a      	strb	r2, [r3, #0]
    idx++;
 801273a:	7dfb      	ldrb	r3, [r7, #23]
 801273c:	3301      	adds	r3, #1
 801273e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8012740:	693b      	ldr	r3, [r7, #16]
 8012742:	781b      	ldrb	r3, [r3, #0]
 8012744:	2b00      	cmp	r3, #0
 8012746:	d1e7      	bne.n	8012718 <USBD_GetString+0x52>
 8012748:	e000      	b.n	801274c <USBD_GetString+0x86>
    return;
 801274a:	bf00      	nop
  }
}
 801274c:	3718      	adds	r7, #24
 801274e:	46bd      	mov	sp, r7
 8012750:	bd80      	pop	{r7, pc}

08012752 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8012752:	b480      	push	{r7}
 8012754:	b085      	sub	sp, #20
 8012756:	af00      	add	r7, sp, #0
 8012758:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801275a:	2300      	movs	r3, #0
 801275c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8012762:	e005      	b.n	8012770 <USBD_GetLen+0x1e>
  {
    len++;
 8012764:	7bfb      	ldrb	r3, [r7, #15]
 8012766:	3301      	adds	r3, #1
 8012768:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801276a:	68bb      	ldr	r3, [r7, #8]
 801276c:	3301      	adds	r3, #1
 801276e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012770:	68bb      	ldr	r3, [r7, #8]
 8012772:	781b      	ldrb	r3, [r3, #0]
 8012774:	2b00      	cmp	r3, #0
 8012776:	d1f5      	bne.n	8012764 <USBD_GetLen+0x12>
  }

  return len;
 8012778:	7bfb      	ldrb	r3, [r7, #15]
}
 801277a:	4618      	mov	r0, r3
 801277c:	3714      	adds	r7, #20
 801277e:	46bd      	mov	sp, r7
 8012780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012784:	4770      	bx	lr

08012786 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012786:	b580      	push	{r7, lr}
 8012788:	b084      	sub	sp, #16
 801278a:	af00      	add	r7, sp, #0
 801278c:	60f8      	str	r0, [r7, #12]
 801278e:	60b9      	str	r1, [r7, #8]
 8012790:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012792:	68fb      	ldr	r3, [r7, #12]
 8012794:	2202      	movs	r2, #2
 8012796:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 801279a:	68fb      	ldr	r3, [r7, #12]
 801279c:	687a      	ldr	r2, [r7, #4]
 801279e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80127a0:	68fb      	ldr	r3, [r7, #12]
 80127a2:	687a      	ldr	r2, [r7, #4]
 80127a4:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80127a6:	687b      	ldr	r3, [r7, #4]
 80127a8:	68ba      	ldr	r2, [r7, #8]
 80127aa:	2100      	movs	r1, #0
 80127ac:	68f8      	ldr	r0, [r7, #12]
 80127ae:	f000 ff59 	bl	8013664 <USBD_LL_Transmit>

  return USBD_OK;
 80127b2:	2300      	movs	r3, #0
}
 80127b4:	4618      	mov	r0, r3
 80127b6:	3710      	adds	r7, #16
 80127b8:	46bd      	mov	sp, r7
 80127ba:	bd80      	pop	{r7, pc}

080127bc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80127bc:	b580      	push	{r7, lr}
 80127be:	b084      	sub	sp, #16
 80127c0:	af00      	add	r7, sp, #0
 80127c2:	60f8      	str	r0, [r7, #12]
 80127c4:	60b9      	str	r1, [r7, #8]
 80127c6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	68ba      	ldr	r2, [r7, #8]
 80127cc:	2100      	movs	r1, #0
 80127ce:	68f8      	ldr	r0, [r7, #12]
 80127d0:	f000 ff48 	bl	8013664 <USBD_LL_Transmit>

  return USBD_OK;
 80127d4:	2300      	movs	r3, #0
}
 80127d6:	4618      	mov	r0, r3
 80127d8:	3710      	adds	r7, #16
 80127da:	46bd      	mov	sp, r7
 80127dc:	bd80      	pop	{r7, pc}

080127de <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80127de:	b580      	push	{r7, lr}
 80127e0:	b084      	sub	sp, #16
 80127e2:	af00      	add	r7, sp, #0
 80127e4:	60f8      	str	r0, [r7, #12]
 80127e6:	60b9      	str	r1, [r7, #8]
 80127e8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80127ea:	68fb      	ldr	r3, [r7, #12]
 80127ec:	2203      	movs	r2, #3
 80127ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80127f2:	68fb      	ldr	r3, [r7, #12]
 80127f4:	687a      	ldr	r2, [r7, #4]
 80127f6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80127fa:	68fb      	ldr	r3, [r7, #12]
 80127fc:	687a      	ldr	r2, [r7, #4]
 80127fe:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	68ba      	ldr	r2, [r7, #8]
 8012806:	2100      	movs	r1, #0
 8012808:	68f8      	ldr	r0, [r7, #12]
 801280a:	f000 ff4c 	bl	80136a6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801280e:	2300      	movs	r3, #0
}
 8012810:	4618      	mov	r0, r3
 8012812:	3710      	adds	r7, #16
 8012814:	46bd      	mov	sp, r7
 8012816:	bd80      	pop	{r7, pc}

08012818 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8012818:	b580      	push	{r7, lr}
 801281a:	b084      	sub	sp, #16
 801281c:	af00      	add	r7, sp, #0
 801281e:	60f8      	str	r0, [r7, #12]
 8012820:	60b9      	str	r1, [r7, #8]
 8012822:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	68ba      	ldr	r2, [r7, #8]
 8012828:	2100      	movs	r1, #0
 801282a:	68f8      	ldr	r0, [r7, #12]
 801282c:	f000 ff3b 	bl	80136a6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012830:	2300      	movs	r3, #0
}
 8012832:	4618      	mov	r0, r3
 8012834:	3710      	adds	r7, #16
 8012836:	46bd      	mov	sp, r7
 8012838:	bd80      	pop	{r7, pc}

0801283a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801283a:	b580      	push	{r7, lr}
 801283c:	b082      	sub	sp, #8
 801283e:	af00      	add	r7, sp, #0
 8012840:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	2204      	movs	r2, #4
 8012846:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801284a:	2300      	movs	r3, #0
 801284c:	2200      	movs	r2, #0
 801284e:	2100      	movs	r1, #0
 8012850:	6878      	ldr	r0, [r7, #4]
 8012852:	f000 ff07 	bl	8013664 <USBD_LL_Transmit>

  return USBD_OK;
 8012856:	2300      	movs	r3, #0
}
 8012858:	4618      	mov	r0, r3
 801285a:	3708      	adds	r7, #8
 801285c:	46bd      	mov	sp, r7
 801285e:	bd80      	pop	{r7, pc}

08012860 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012860:	b580      	push	{r7, lr}
 8012862:	b082      	sub	sp, #8
 8012864:	af00      	add	r7, sp, #0
 8012866:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	2205      	movs	r2, #5
 801286c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012870:	2300      	movs	r3, #0
 8012872:	2200      	movs	r2, #0
 8012874:	2100      	movs	r1, #0
 8012876:	6878      	ldr	r0, [r7, #4]
 8012878:	f000 ff15 	bl	80136a6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801287c:	2300      	movs	r3, #0
}
 801287e:	4618      	mov	r0, r3
 8012880:	3708      	adds	r7, #8
 8012882:	46bd      	mov	sp, r7
 8012884:	bd80      	pop	{r7, pc}

08012886 <LL_GPIO_SetOutputPin>:
{
 8012886:	b480      	push	{r7}
 8012888:	b083      	sub	sp, #12
 801288a:	af00      	add	r7, sp, #0
 801288c:	6078      	str	r0, [r7, #4]
 801288e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	683a      	ldr	r2, [r7, #0]
 8012894:	619a      	str	r2, [r3, #24]
}
 8012896:	bf00      	nop
 8012898:	370c      	adds	r7, #12
 801289a:	46bd      	mov	sp, r7
 801289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128a0:	4770      	bx	lr

080128a2 <LL_GPIO_ResetOutputPin>:
{
 80128a2:	b480      	push	{r7}
 80128a4:	b083      	sub	sp, #12
 80128a6:	af00      	add	r7, sp, #0
 80128a8:	6078      	str	r0, [r7, #4]
 80128aa:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	683a      	ldr	r2, [r7, #0]
 80128b0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80128b2:	bf00      	nop
 80128b4:	370c      	adds	r7, #12
 80128b6:	46bd      	mov	sp, r7
 80128b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128bc:	4770      	bx	lr
	...

080128c0 <LED_init>:

// -------------- Public function implementations --------------


void LED_init(void)
{
 80128c0:	b580      	push	{r7, lr}
 80128c2:	af00      	add	r7, sp, #0
		// "Connect" the system LEDs to the GPIO pins and ports
		// by correctly initializing the individual LED handles.
		// Use GPIOn and LL_GPIO_PIN_n LL macros.

		// LEDs on port F
		LED_series.LEDs[LED0].pin = LL_GPIO_PIN_2;
 80128c4:	4b1a      	ldr	r3, [pc, #104]	; (8012930 <LED_init+0x70>)
 80128c6:	2204      	movs	r2, #4
 80128c8:	605a      	str	r2, [r3, #4]
		LED_series.LEDs[LED0].port = GPIOF;
 80128ca:	4b19      	ldr	r3, [pc, #100]	; (8012930 <LED_init+0x70>)
 80128cc:	4a19      	ldr	r2, [pc, #100]	; (8012934 <LED_init+0x74>)
 80128ce:	601a      	str	r2, [r3, #0]

		LED_series.LEDs[LED1].pin = LL_GPIO_PIN_3;
 80128d0:	4b17      	ldr	r3, [pc, #92]	; (8012930 <LED_init+0x70>)
 80128d2:	2208      	movs	r2, #8
 80128d4:	60da      	str	r2, [r3, #12]
		LED_series.LEDs[LED1].port = GPIOF;
 80128d6:	4b16      	ldr	r3, [pc, #88]	; (8012930 <LED_init+0x70>)
 80128d8:	4a16      	ldr	r2, [pc, #88]	; (8012934 <LED_init+0x74>)
 80128da:	609a      	str	r2, [r3, #8]

		LED_series.LEDs[LED2].pin = LL_GPIO_PIN_4;
 80128dc:	4b14      	ldr	r3, [pc, #80]	; (8012930 <LED_init+0x70>)
 80128de:	2210      	movs	r2, #16
 80128e0:	615a      	str	r2, [r3, #20]
		LED_series.LEDs[LED2].port = GPIOF;
 80128e2:	4b13      	ldr	r3, [pc, #76]	; (8012930 <LED_init+0x70>)
 80128e4:	4a13      	ldr	r2, [pc, #76]	; (8012934 <LED_init+0x74>)
 80128e6:	611a      	str	r2, [r3, #16]

		LED_series.LEDs[LED3].pin = LL_GPIO_PIN_5;
 80128e8:	4b11      	ldr	r3, [pc, #68]	; (8012930 <LED_init+0x70>)
 80128ea:	2220      	movs	r2, #32
 80128ec:	61da      	str	r2, [r3, #28]
		LED_series.LEDs[LED3].port = GPIOF;
 80128ee:	4b10      	ldr	r3, [pc, #64]	; (8012930 <LED_init+0x70>)
 80128f0:	4a10      	ldr	r2, [pc, #64]	; (8012934 <LED_init+0x74>)
 80128f2:	619a      	str	r2, [r3, #24]

		// LEDs on port C
		LED_series.LEDs[LED4].pin = LL_GPIO_PIN_0;
 80128f4:	4b0e      	ldr	r3, [pc, #56]	; (8012930 <LED_init+0x70>)
 80128f6:	2201      	movs	r2, #1
 80128f8:	625a      	str	r2, [r3, #36]	; 0x24
		LED_series.LEDs[LED4].port = GPIOC;
 80128fa:	4b0d      	ldr	r3, [pc, #52]	; (8012930 <LED_init+0x70>)
 80128fc:	4a0e      	ldr	r2, [pc, #56]	; (8012938 <LED_init+0x78>)
 80128fe:	621a      	str	r2, [r3, #32]

		LED_series.LEDs[LED5].pin = LL_GPIO_PIN_1;
 8012900:	4b0b      	ldr	r3, [pc, #44]	; (8012930 <LED_init+0x70>)
 8012902:	2202      	movs	r2, #2
 8012904:	62da      	str	r2, [r3, #44]	; 0x2c
		LED_series.LEDs[LED5].port = GPIOC;
 8012906:	4b0a      	ldr	r3, [pc, #40]	; (8012930 <LED_init+0x70>)
 8012908:	4a0b      	ldr	r2, [pc, #44]	; (8012938 <LED_init+0x78>)
 801290a:	629a      	str	r2, [r3, #40]	; 0x28

		LED_series.LEDs[LED6].pin = LL_GPIO_PIN_2;
 801290c:	4b08      	ldr	r3, [pc, #32]	; (8012930 <LED_init+0x70>)
 801290e:	2204      	movs	r2, #4
 8012910:	635a      	str	r2, [r3, #52]	; 0x34
		LED_series.LEDs[LED6].port = GPIOC;
 8012912:	4b07      	ldr	r3, [pc, #28]	; (8012930 <LED_init+0x70>)
 8012914:	4a08      	ldr	r2, [pc, #32]	; (8012938 <LED_init+0x78>)
 8012916:	631a      	str	r2, [r3, #48]	; 0x30

		LED_series.LEDs[LED7].pin = LL_GPIO_PIN_3;
 8012918:	4b05      	ldr	r3, [pc, #20]	; (8012930 <LED_init+0x70>)
 801291a:	2208      	movs	r2, #8
 801291c:	63da      	str	r2, [r3, #60]	; 0x3c
		LED_series.LEDs[LED7].port = GPIOC;
 801291e:	4b04      	ldr	r3, [pc, #16]	; (8012930 <LED_init+0x70>)
 8012920:	4a05      	ldr	r2, [pc, #20]	; (8012938 <LED_init+0x78>)
 8012922:	639a      	str	r2, [r3, #56]	; 0x38


	// 2. Set LED default states

		// Put all LEDs in their default "off" state. Use the LEDs_write() function.
		LEDs_write(0x00);
 8012924:	2000      	movs	r0, #0
 8012926:	f000 f809 	bl	801293c <LEDs_write>

}
 801292a:	bf00      	nop
 801292c:	bd80      	pop	{r7, pc}
 801292e:	bf00      	nop
 8012930:	200014f0 	.word	0x200014f0
 8012934:	48001400 	.word	0x48001400
 8012938:	48000800 	.word	0x48000800

0801293c <LEDs_write>:


// --- Using values -----

void LEDs_write(uint8_t value)
{
 801293c:	b580      	push	{r7, lr}
 801293e:	b084      	sub	sp, #16
 8012940:	af00      	add	r7, sp, #0
 8012942:	4603      	mov	r3, r0
 8012944:	71fb      	strb	r3, [r7, #7]
	uint8_t bitmask = 0x01;
 8012946:	2301      	movs	r3, #1
 8012948:	73fb      	strb	r3, [r7, #15]

	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 801294a:	2300      	movs	r3, #0
 801294c:	73bb      	strb	r3, [r7, #14]
 801294e:	e026      	b.n	801299e <LEDs_write+0x62>
	{
		if (value & bitmask)
 8012950:	79fa      	ldrb	r2, [r7, #7]
 8012952:	7bfb      	ldrb	r3, [r7, #15]
 8012954:	4013      	ands	r3, r2
 8012956:	b2db      	uxtb	r3, r3
 8012958:	2b00      	cmp	r3, #0
 801295a:	d00d      	beq.n	8012978 <LEDs_write+0x3c>
			LL_GPIO_SetOutputPin( LED_series.LEDs[i].port, LED_series.LEDs[i].pin );
 801295c:	7bbb      	ldrb	r3, [r7, #14]
 801295e:	4a14      	ldr	r2, [pc, #80]	; (80129b0 <LEDs_write+0x74>)
 8012960:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8012964:	7bbb      	ldrb	r3, [r7, #14]
 8012966:	4912      	ldr	r1, [pc, #72]	; (80129b0 <LEDs_write+0x74>)
 8012968:	00db      	lsls	r3, r3, #3
 801296a:	440b      	add	r3, r1
 801296c:	685b      	ldr	r3, [r3, #4]
 801296e:	4619      	mov	r1, r3
 8012970:	4610      	mov	r0, r2
 8012972:	f7ff ff88 	bl	8012886 <LL_GPIO_SetOutputPin>
 8012976:	e00c      	b.n	8012992 <LEDs_write+0x56>
		else
			LL_GPIO_ResetOutputPin( LED_series.LEDs[i].port, LED_series.LEDs[i].pin );
 8012978:	7bbb      	ldrb	r3, [r7, #14]
 801297a:	4a0d      	ldr	r2, [pc, #52]	; (80129b0 <LEDs_write+0x74>)
 801297c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8012980:	7bbb      	ldrb	r3, [r7, #14]
 8012982:	490b      	ldr	r1, [pc, #44]	; (80129b0 <LEDs_write+0x74>)
 8012984:	00db      	lsls	r3, r3, #3
 8012986:	440b      	add	r3, r1
 8012988:	685b      	ldr	r3, [r3, #4]
 801298a:	4619      	mov	r1, r3
 801298c:	4610      	mov	r0, r2
 801298e:	f7ff ff88 	bl	80128a2 <LL_GPIO_ResetOutputPin>

		bitmask <<= 1;
 8012992:	7bfb      	ldrb	r3, [r7, #15]
 8012994:	005b      	lsls	r3, r3, #1
 8012996:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=0; i < NUM_OF_LEDS; i++)
 8012998:	7bbb      	ldrb	r3, [r7, #14]
 801299a:	3301      	adds	r3, #1
 801299c:	73bb      	strb	r3, [r7, #14]
 801299e:	7bbb      	ldrb	r3, [r7, #14]
 80129a0:	2b07      	cmp	r3, #7
 80129a2:	d9d5      	bls.n	8012950 <LEDs_write+0x14>
	}
}
 80129a4:	bf00      	nop
 80129a6:	bf00      	nop
 80129a8:	3710      	adds	r7, #16
 80129aa:	46bd      	mov	sp, r7
 80129ac:	bd80      	pop	{r7, pc}
 80129ae:	bf00      	nop
 80129b0:	200014f0 	.word	0x200014f0

080129b4 <LL_USART_IsActiveFlag_TC>:
{
 80129b4:	b480      	push	{r7}
 80129b6:	b083      	sub	sp, #12
 80129b8:	af00      	add	r7, sp, #0
 80129ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	69db      	ldr	r3, [r3, #28]
 80129c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80129c4:	2b40      	cmp	r3, #64	; 0x40
 80129c6:	d101      	bne.n	80129cc <LL_USART_IsActiveFlag_TC+0x18>
 80129c8:	2301      	movs	r3, #1
 80129ca:	e000      	b.n	80129ce <LL_USART_IsActiveFlag_TC+0x1a>
 80129cc:	2300      	movs	r3, #0
}
 80129ce:	4618      	mov	r0, r3
 80129d0:	370c      	adds	r7, #12
 80129d2:	46bd      	mov	sp, r7
 80129d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129d8:	4770      	bx	lr

080129da <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 80129da:	b480      	push	{r7}
 80129dc:	b089      	sub	sp, #36	; 0x24
 80129de:	af00      	add	r7, sp, #0
 80129e0:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80129e6:	68fb      	ldr	r3, [r7, #12]
 80129e8:	e853 3f00 	ldrex	r3, [r3]
 80129ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80129ee:	68bb      	ldr	r3, [r7, #8]
 80129f0:	f043 0320 	orr.w	r3, r3, #32
 80129f4:	61fb      	str	r3, [r7, #28]
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	69fa      	ldr	r2, [r7, #28]
 80129fa:	61ba      	str	r2, [r7, #24]
 80129fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80129fe:	6979      	ldr	r1, [r7, #20]
 8012a00:	69ba      	ldr	r2, [r7, #24]
 8012a02:	e841 2300 	strex	r3, r2, [r1]
 8012a06:	613b      	str	r3, [r7, #16]
   return(result);
 8012a08:	693b      	ldr	r3, [r7, #16]
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	d1e9      	bne.n	80129e2 <LL_USART_EnableIT_RXNE_RXFNE+0x8>
}
 8012a0e:	bf00      	nop
 8012a10:	bf00      	nop
 8012a12:	3724      	adds	r7, #36	; 0x24
 8012a14:	46bd      	mov	sp, r7
 8012a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a1a:	4770      	bx	lr

08012a1c <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8012a1c:	b480      	push	{r7}
 8012a1e:	b083      	sub	sp, #12
 8012a20:	af00      	add	r7, sp, #0
 8012a22:	6078      	str	r0, [r7, #4]
 8012a24:	460b      	mov	r3, r1
 8012a26:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8012a28:	78fa      	ldrb	r2, [r7, #3]
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8012a2e:	bf00      	nop
 8012a30:	370c      	adds	r7, #12
 8012a32:	46bd      	mov	sp, r7
 8012a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a38:	4770      	bx	lr
	...

08012a3c <SCI_init>:


// -------------- Public function implementations --------------

void SCI_init(void)
{
 8012a3c:	b580      	push	{r7, lr}
 8012a3e:	af00      	add	r7, sp, #0
	// 1. Specify which USARTx instance is going to be used to implement the SCI.
		SCI.USART = USART3;
 8012a40:	4b0e      	ldr	r3, [pc, #56]	; (8012a7c <SCI_init+0x40>)
 8012a42:	4a0f      	ldr	r2, [pc, #60]	; (8012a80 <SCI_init+0x44>)
 8012a44:	601a      	str	r2, [r3, #0]

	// 2. printf() customization
		// Initialize the printf() buffer to zero length
		// to achieve the best response time.
		setvbuf(stdout, NULL, _IONBF, 0);
 8012a46:	4b0f      	ldr	r3, [pc, #60]	; (8012a84 <SCI_init+0x48>)
 8012a48:	681b      	ldr	r3, [r3, #0]
 8012a4a:	6898      	ldr	r0, [r3, #8]
 8012a4c:	2300      	movs	r3, #0
 8012a4e:	2202      	movs	r2, #2
 8012a50:	2100      	movs	r1, #0
 8012a52:	f001 fe03 	bl	801465c <setvbuf>
		// _IONBF -> Do not use a buffer: send output directly to the host system for the file or
		// stream identified by fp.


	// 3. Initialize the SCI buffers (RX and TX)
		BUF_init( &SCI_RX_buf_handle, SCI_RX_buffer, SCI_RX_BUF_LEN);
 8012a56:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8012a5a:	490b      	ldr	r1, [pc, #44]	; (8012a88 <SCI_init+0x4c>)
 8012a5c:	480b      	ldr	r0, [pc, #44]	; (8012a8c <SCI_init+0x50>)
 8012a5e:	f000 f862 	bl	8012b26 <BUF_init>
		BUF_init( &SCI_TX_buf_handle, SCI_TX_buffer, SCI_TX_BUF_LEN);
 8012a62:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8012a66:	490a      	ldr	r1, [pc, #40]	; (8012a90 <SCI_init+0x54>)
 8012a68:	480a      	ldr	r0, [pc, #40]	; (8012a94 <SCI_init+0x58>)
 8012a6a:	f000 f85c 	bl	8012b26 <BUF_init>


    // 4. Initialize the USART interrupts
		LL_USART_EnableIT_RXNE_RXFNE(SCI.USART);
 8012a6e:	4b03      	ldr	r3, [pc, #12]	; (8012a7c <SCI_init+0x40>)
 8012a70:	681b      	ldr	r3, [r3, #0]
 8012a72:	4618      	mov	r0, r3
 8012a74:	f7ff ffb1 	bl	80129da <LL_USART_EnableIT_RXNE_RXFNE>

		// Mind that the RXNE IRQ is always on, while the TX IRQ should be enabled
		// only if there is some data to be transmitted.

}
 8012a78:	bf00      	nop
 8012a7a:	bd80      	pop	{r7, pc}
 8012a7c:	20001530 	.word	0x20001530
 8012a80:	40004800 	.word	0x40004800
 8012a84:	200003f0 	.word	0x200003f0
 8012a88:	20001534 	.word	0x20001534
 8012a8c:	20001728 	.word	0x20001728
 8012a90:	20001740 	.word	0x20001740
 8012a94:	20001934 	.word	0x20001934

08012a98 <SCI_send_byte>:
}


// Send one byte (useful when working with binary data).
void SCI_send_byte(uint8_t data)
{
 8012a98:	b580      	push	{r7, lr}
 8012a9a:	b082      	sub	sp, #8
 8012a9c:	af00      	add	r7, sp, #0
 8012a9e:	4603      	mov	r3, r0
 8012aa0:	71fb      	strb	r3, [r7, #7]
	// make sure that the previous transmission is complete
	while( !LL_USART_IsActiveFlag_TC(SCI.USART) );
 8012aa2:	bf00      	nop
 8012aa4:	4b09      	ldr	r3, [pc, #36]	; (8012acc <SCI_send_byte+0x34>)
 8012aa6:	681b      	ldr	r3, [r3, #0]
 8012aa8:	4618      	mov	r0, r3
 8012aaa:	f7ff ff83 	bl	80129b4 <LL_USART_IsActiveFlag_TC>
 8012aae:	4603      	mov	r3, r0
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	d0f7      	beq.n	8012aa4 <SCI_send_byte+0xc>

	// and then send the byte
	LL_USART_TransmitData8(SCI.USART, data);
 8012ab4:	4b05      	ldr	r3, [pc, #20]	; (8012acc <SCI_send_byte+0x34>)
 8012ab6:	681b      	ldr	r3, [r3, #0]
 8012ab8:	79fa      	ldrb	r2, [r7, #7]
 8012aba:	4611      	mov	r1, r2
 8012abc:	4618      	mov	r0, r3
 8012abe:	f7ff ffad 	bl	8012a1c <LL_USART_TransmitData8>
}
 8012ac2:	bf00      	nop
 8012ac4:	3708      	adds	r7, #8
 8012ac6:	46bd      	mov	sp, r7
 8012ac8:	bd80      	pop	{r7, pc}
 8012aca:	bf00      	nop
 8012acc:	20001530 	.word	0x20001530

08012ad0 <SCI_send_bytes>:

}

// Send several bytes from a given location
void SCI_send_bytes(uint8_t *data, uint32_t size)
{
 8012ad0:	b580      	push	{r7, lr}
 8012ad2:	b084      	sub	sp, #16
 8012ad4:	af00      	add	r7, sp, #0
 8012ad6:	6078      	str	r0, [r7, #4]
 8012ad8:	6039      	str	r1, [r7, #0]
	for(uint32_t i=0; i < size ; i++ )
 8012ada:	2300      	movs	r3, #0
 8012adc:	60fb      	str	r3, [r7, #12]
 8012ade:	e009      	b.n	8012af4 <SCI_send_bytes+0x24>
	{
		SCI_send_byte( data[i] );
 8012ae0:	687a      	ldr	r2, [r7, #4]
 8012ae2:	68fb      	ldr	r3, [r7, #12]
 8012ae4:	4413      	add	r3, r2
 8012ae6:	781b      	ldrb	r3, [r3, #0]
 8012ae8:	4618      	mov	r0, r3
 8012aea:	f7ff ffd5 	bl	8012a98 <SCI_send_byte>
	for(uint32_t i=0; i < size ; i++ )
 8012aee:	68fb      	ldr	r3, [r7, #12]
 8012af0:	3301      	adds	r3, #1
 8012af2:	60fb      	str	r3, [r7, #12]
 8012af4:	68fa      	ldr	r2, [r7, #12]
 8012af6:	683b      	ldr	r3, [r7, #0]
 8012af8:	429a      	cmp	r2, r3
 8012afa:	d3f1      	bcc.n	8012ae0 <SCI_send_bytes+0x10>
	}
}
 8012afc:	bf00      	nop
 8012afe:	bf00      	nop
 8012b00:	3710      	adds	r7, #16
 8012b02:	46bd      	mov	sp, r7
 8012b04:	bd80      	pop	{r7, pc}

08012b06 <_write>:

// ----------- printf() customization ----------

// Implement a customized _write() function for the printf() function
int _write(int file, char *ptr, int len)
{
 8012b06:	b580      	push	{r7, lr}
 8012b08:	b084      	sub	sp, #16
 8012b0a:	af00      	add	r7, sp, #0
 8012b0c:	60f8      	str	r0, [r7, #12]
 8012b0e:	60b9      	str	r1, [r7, #8]
 8012b10:	607a      	str	r2, [r7, #4]
	SCI_send_bytes( (uint8_t*)ptr, (uint32_t) len);
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	4619      	mov	r1, r3
 8012b16:	68b8      	ldr	r0, [r7, #8]
 8012b18:	f7ff ffda 	bl	8012ad0 <SCI_send_bytes>

	return len;
 8012b1c:	687b      	ldr	r3, [r7, #4]
}
 8012b1e:	4618      	mov	r0, r3
 8012b20:	3710      	adds	r7, #16
 8012b22:	46bd      	mov	sp, r7
 8012b24:	bd80      	pop	{r7, pc}

08012b26 <BUF_init>:


// -------------- Public function implementations --------------

void BUF_init(BUF_handle_t *buf_handle, uint8_t *buffer_ptr, uint32_t buf_length)
{
 8012b26:	b580      	push	{r7, lr}
 8012b28:	b084      	sub	sp, #16
 8012b2a:	af00      	add	r7, sp, #0
 8012b2c:	60f8      	str	r0, [r7, #12]
 8012b2e:	60b9      	str	r1, [r7, #8]
 8012b30:	607a      	str	r2, [r7, #4]
	// Initialize the buffer handle according to given parameters.
	buf_handle->buffer = buffer_ptr;
 8012b32:	68fb      	ldr	r3, [r7, #12]
 8012b34:	68ba      	ldr	r2, [r7, #8]
 8012b36:	601a      	str	r2, [r3, #0]
	buf_handle->length = buf_length;
 8012b38:	68fb      	ldr	r3, [r7, #12]
 8012b3a:	687a      	ldr	r2, [r7, #4]
 8012b3c:	605a      	str	r2, [r3, #4]


	// And flush the buffer.
	BUF_flush(buf_handle);
 8012b3e:	68f8      	ldr	r0, [r7, #12]
 8012b40:	f000 f804 	bl	8012b4c <BUF_flush>
}
 8012b44:	bf00      	nop
 8012b46:	3710      	adds	r7, #16
 8012b48:	46bd      	mov	sp, r7
 8012b4a:	bd80      	pop	{r7, pc}

08012b4c <BUF_flush>:


buf_rtrn_codes_t BUF_flush(BUF_handle_t *buf_handle)
{
 8012b4c:	b480      	push	{r7}
 8012b4e:	b083      	sub	sp, #12
 8012b50:	af00      	add	r7, sp, #0
 8012b52:	6078      	str	r0, [r7, #4]
	buf_handle->front = 0;
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	2200      	movs	r2, #0
 8012b58:	60da      	str	r2, [r3, #12]
	buf_handle->rear = 0;
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	2200      	movs	r2, #0
 8012b5e:	609a      	str	r2, [r3, #8]
	buf_handle->data_size = 0;
 8012b60:	687b      	ldr	r3, [r7, #4]
 8012b62:	2200      	movs	r2, #0
 8012b64:	611a      	str	r2, [r3, #16]
	buf_handle->free_size = buf_handle->length;
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	685a      	ldr	r2, [r3, #4]
 8012b6a:	687b      	ldr	r3, [r7, #4]
 8012b6c:	615a      	str	r2, [r3, #20]

	return BUFFER_OK;
 8012b6e:	2300      	movs	r3, #0
}
 8012b70:	4618      	mov	r0, r3
 8012b72:	370c      	adds	r7, #12
 8012b74:	46bd      	mov	sp, r7
 8012b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b7a:	4770      	bx	lr

08012b7c <BUF_store_byte>:



// Store one byte of data.
buf_rtrn_codes_t BUF_store_byte(BUF_handle_t *buf_handle, uint8_t data)
{
 8012b7c:	b480      	push	{r7}
 8012b7e:	b083      	sub	sp, #12
 8012b80:	af00      	add	r7, sp, #0
 8012b82:	6078      	str	r0, [r7, #4]
 8012b84:	460b      	mov	r3, r1
 8012b86:	70fb      	strb	r3, [r7, #3]
	// check if buffer already full
	if (buf_handle->data_size >= buf_handle->length)
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	691a      	ldr	r2, [r3, #16]
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	685b      	ldr	r3, [r3, #4]
 8012b90:	429a      	cmp	r2, r3
 8012b92:	d301      	bcc.n	8012b98 <BUF_store_byte+0x1c>
	{
		return BUFFER_FULL;	//-> if so, return error
 8012b94:	2301      	movs	r3, #1
 8012b96:	e02a      	b.n	8012bee <BUF_store_byte+0x72>
	}
	else
	{
		// check special case: buffer empty
		if (buf_handle->data_size == 0)
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	691b      	ldr	r3, [r3, #16]
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	d106      	bne.n	8012bae <BUF_store_byte+0x32>
		{
			buf_handle->front = 0;
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	2200      	movs	r2, #0
 8012ba4:	60da      	str	r2, [r3, #12]
			buf_handle->rear = 0;
 8012ba6:	687b      	ldr	r3, [r7, #4]
 8012ba8:	2200      	movs	r2, #0
 8012baa:	609a      	str	r2, [r3, #8]
 8012bac:	e00d      	b.n	8012bca <BUF_store_byte+0x4e>
		}
		else
		{
			// increase rear pointer and apply modular arithmetics
			buf_handle->rear++;
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	689b      	ldr	r3, [r3, #8]
 8012bb2:	1c5a      	adds	r2, r3, #1
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	609a      	str	r2, [r3, #8]

			if (buf_handle->rear >= buf_handle->length)
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	689a      	ldr	r2, [r3, #8]
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	685b      	ldr	r3, [r3, #4]
 8012bc0:	429a      	cmp	r2, r3
 8012bc2:	d302      	bcc.n	8012bca <BUF_store_byte+0x4e>
			{
				buf_handle->rear = 0;
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	2200      	movs	r2, #0
 8012bc8:	609a      	str	r2, [r3, #8]
			}
		}


		// by now rear pointer is ready for new data -> store data
		buf_handle->buffer[buf_handle->rear] = data;
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	681a      	ldr	r2, [r3, #0]
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	689b      	ldr	r3, [r3, #8]
 8012bd2:	4413      	add	r3, r2
 8012bd4:	78fa      	ldrb	r2, [r7, #3]
 8012bd6:	701a      	strb	r2, [r3, #0]

		// update data size and free size
		buf_handle->data_size++;
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	691b      	ldr	r3, [r3, #16]
 8012bdc:	1c5a      	adds	r2, r3, #1
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	611a      	str	r2, [r3, #16]
		buf_handle->free_size--;
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	695b      	ldr	r3, [r3, #20]
 8012be6:	1e5a      	subs	r2, r3, #1
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	615a      	str	r2, [r3, #20]

		return BUFFER_OK;
 8012bec:	2300      	movs	r3, #0
	}

}
 8012bee:	4618      	mov	r0, r3
 8012bf0:	370c      	adds	r7, #12
 8012bf2:	46bd      	mov	sp, r7
 8012bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bf8:	4770      	bx	lr

08012bfa <LL_GPIO_IsInputPinSet>:
{
 8012bfa:	b480      	push	{r7}
 8012bfc:	b083      	sub	sp, #12
 8012bfe:	af00      	add	r7, sp, #0
 8012c00:	6078      	str	r0, [r7, #4]
 8012c02:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	691a      	ldr	r2, [r3, #16]
 8012c08:	683b      	ldr	r3, [r7, #0]
 8012c0a:	4013      	ands	r3, r2
 8012c0c:	683a      	ldr	r2, [r7, #0]
 8012c0e:	429a      	cmp	r2, r3
 8012c10:	d101      	bne.n	8012c16 <LL_GPIO_IsInputPinSet+0x1c>
 8012c12:	2301      	movs	r3, #1
 8012c14:	e000      	b.n	8012c18 <LL_GPIO_IsInputPinSet+0x1e>
 8012c16:	2300      	movs	r3, #0
}
 8012c18:	4618      	mov	r0, r3
 8012c1a:	370c      	adds	r7, #12
 8012c1c:	46bd      	mov	sp, r7
 8012c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c22:	4770      	bx	lr

08012c24 <LL_TIM_EnableCounter>:
{
 8012c24:	b480      	push	{r7}
 8012c26:	b083      	sub	sp, #12
 8012c28:	af00      	add	r7, sp, #0
 8012c2a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	681b      	ldr	r3, [r3, #0]
 8012c30:	f043 0201 	orr.w	r2, r3, #1
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	601a      	str	r2, [r3, #0]
}
 8012c38:	bf00      	nop
 8012c3a:	370c      	adds	r7, #12
 8012c3c:	46bd      	mov	sp, r7
 8012c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c42:	4770      	bx	lr

08012c44 <LL_TIM_EnableIT_UPDATE>:
{
 8012c44:	b480      	push	{r7}
 8012c46:	b083      	sub	sp, #12
 8012c48:	af00      	add	r7, sp, #0
 8012c4a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	68db      	ldr	r3, [r3, #12]
 8012c50:	f043 0201 	orr.w	r2, r3, #1
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	60da      	str	r2, [r3, #12]
}
 8012c58:	bf00      	nop
 8012c5a:	370c      	adds	r7, #12
 8012c5c:	46bd      	mov	sp, r7
 8012c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c62:	4770      	bx	lr

08012c64 <KBD_init>:

// -------------- Public function implementations --------------


void KBD_init(void)
{
 8012c64:	b580      	push	{r7, lr}
 8012c66:	b082      	sub	sp, #8
 8012c68:	af00      	add	r7, sp, #0
		// "Connect" the system buttons to the GPIO pins and ports
		// by correctly initializing the individual button handles.
		// Use GPIOn and LL_GPIO_PIN_n LL macros.

		// buttons on port C
		keyboard.buttons[BTN_OK].pin = LL_GPIO_PIN_15;
 8012c6a:	4b30      	ldr	r3, [pc, #192]	; (8012d2c <KBD_init+0xc8>)
 8012c6c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8012c70:	605a      	str	r2, [r3, #4]
		keyboard.buttons[BTN_OK].port = GPIOC;
 8012c72:	4b2e      	ldr	r3, [pc, #184]	; (8012d2c <KBD_init+0xc8>)
 8012c74:	4a2e      	ldr	r2, [pc, #184]	; (8012d30 <KBD_init+0xcc>)
 8012c76:	601a      	str	r2, [r3, #0]

		keyboard.buttons[BTN_ESC].pin = LL_GPIO_PIN_14;
 8012c78:	4b2c      	ldr	r3, [pc, #176]	; (8012d2c <KBD_init+0xc8>)
 8012c7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8012c7e:	611a      	str	r2, [r3, #16]
		keyboard.buttons[BTN_ESC].port = GPIOC;
 8012c80:	4b2a      	ldr	r3, [pc, #168]	; (8012d2c <KBD_init+0xc8>)
 8012c82:	4a2b      	ldr	r2, [pc, #172]	; (8012d30 <KBD_init+0xcc>)
 8012c84:	60da      	str	r2, [r3, #12]


		// buttons on port G
		keyboard.buttons[BTN_UP].pin = LL_GPIO_PIN_0;
 8012c86:	4b29      	ldr	r3, [pc, #164]	; (8012d2c <KBD_init+0xc8>)
 8012c88:	2201      	movs	r2, #1
 8012c8a:	61da      	str	r2, [r3, #28]
		keyboard.buttons[BTN_UP].port = GPIOG;
 8012c8c:	4b27      	ldr	r3, [pc, #156]	; (8012d2c <KBD_init+0xc8>)
 8012c8e:	4a29      	ldr	r2, [pc, #164]	; (8012d34 <KBD_init+0xd0>)
 8012c90:	619a      	str	r2, [r3, #24]

		keyboard.buttons[BTN_DOWN].pin = LL_GPIO_PIN_1;
 8012c92:	4b26      	ldr	r3, [pc, #152]	; (8012d2c <KBD_init+0xc8>)
 8012c94:	2202      	movs	r2, #2
 8012c96:	629a      	str	r2, [r3, #40]	; 0x28
		keyboard.buttons[BTN_DOWN].port = GPIOG;
 8012c98:	4b24      	ldr	r3, [pc, #144]	; (8012d2c <KBD_init+0xc8>)
 8012c9a:	4a26      	ldr	r2, [pc, #152]	; (8012d34 <KBD_init+0xd0>)
 8012c9c:	625a      	str	r2, [r3, #36]	; 0x24

		keyboard.buttons[BTN_LEFT].pin = LL_GPIO_PIN_6;
 8012c9e:	4b23      	ldr	r3, [pc, #140]	; (8012d2c <KBD_init+0xc8>)
 8012ca0:	2240      	movs	r2, #64	; 0x40
 8012ca2:	641a      	str	r2, [r3, #64]	; 0x40
		keyboard.buttons[BTN_LEFT].port = GPIOG;
 8012ca4:	4b21      	ldr	r3, [pc, #132]	; (8012d2c <KBD_init+0xc8>)
 8012ca6:	4a23      	ldr	r2, [pc, #140]	; (8012d34 <KBD_init+0xd0>)
 8012ca8:	63da      	str	r2, [r3, #60]	; 0x3c

		keyboard.buttons[BTN_RIGHT].pin = LL_GPIO_PIN_8;
 8012caa:	4b20      	ldr	r3, [pc, #128]	; (8012d2c <KBD_init+0xc8>)
 8012cac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012cb0:	635a      	str	r2, [r3, #52]	; 0x34
		keyboard.buttons[BTN_RIGHT].port = GPIOG;
 8012cb2:	4b1e      	ldr	r3, [pc, #120]	; (8012d2c <KBD_init+0xc8>)
 8012cb4:	4a1f      	ldr	r2, [pc, #124]	; (8012d34 <KBD_init+0xd0>)
 8012cb6:	631a      	str	r2, [r3, #48]	; 0x30

		keyboard.buttons[BTN_JOY].pin = LL_GPIO_PIN_13;
 8012cb8:	4b1c      	ldr	r3, [pc, #112]	; (8012d2c <KBD_init+0xc8>)
 8012cba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8012cbe:	64da      	str	r2, [r3, #76]	; 0x4c
		keyboard.buttons[BTN_JOY].port = GPIOC;
 8012cc0:	4b1a      	ldr	r3, [pc, #104]	; (8012d2c <KBD_init+0xc8>)
 8012cc2:	4a1b      	ldr	r2, [pc, #108]	; (8012d30 <KBD_init+0xcc>)
 8012cc4:	649a      	str	r2, [r3, #72]	; 0x48

	// 2. initialize the default handle values on the system level
		for(int i=0; i < NUM_OF_BTNS; i++)
 8012cc6:	2300      	movs	r3, #0
 8012cc8:	607b      	str	r3, [r7, #4]
 8012cca:	e016      	b.n	8012cfa <KBD_init+0x96>
		{
			keyboard.buttons[i].state_new = BTN_VALUE_OFF;		// default button state is high due to the pull-up
 8012ccc:	4917      	ldr	r1, [pc, #92]	; (8012d2c <KBD_init+0xc8>)
 8012cce:	687a      	ldr	r2, [r7, #4]
 8012cd0:	4613      	mov	r3, r2
 8012cd2:	005b      	lsls	r3, r3, #1
 8012cd4:	4413      	add	r3, r2
 8012cd6:	009b      	lsls	r3, r3, #2
 8012cd8:	440b      	add	r3, r1
 8012cda:	3308      	adds	r3, #8
 8012cdc:	2201      	movs	r2, #1
 8012cde:	701a      	strb	r2, [r3, #0]
			keyboard.buttons[i].state_old = BTN_VALUE_OFF;		// default button state is high due to the pull-up
 8012ce0:	4912      	ldr	r1, [pc, #72]	; (8012d2c <KBD_init+0xc8>)
 8012ce2:	687a      	ldr	r2, [r7, #4]
 8012ce4:	4613      	mov	r3, r2
 8012ce6:	005b      	lsls	r3, r3, #1
 8012ce8:	4413      	add	r3, r2
 8012cea:	009b      	lsls	r3, r3, #2
 8012cec:	440b      	add	r3, r1
 8012cee:	3309      	adds	r3, #9
 8012cf0:	2201      	movs	r2, #1
 8012cf2:	701a      	strb	r2, [r3, #0]
		for(int i=0; i < NUM_OF_BTNS; i++)
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	3301      	adds	r3, #1
 8012cf8:	607b      	str	r3, [r7, #4]
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	2b06      	cmp	r3, #6
 8012cfe:	dde5      	ble.n	8012ccc <KBD_init+0x68>
		}


	// 3. initialize the keyboard buffer
		BUF_init( &kbd_buf_handle, kbd_buffer, KBD_BUF_LEN);
 8012d00:	2220      	movs	r2, #32
 8012d02:	490d      	ldr	r1, [pc, #52]	; (8012d38 <KBD_init+0xd4>)
 8012d04:	480d      	ldr	r0, [pc, #52]	; (8012d3c <KBD_init+0xd8>)
 8012d06:	f7ff ff0e 	bl	8012b26 <BUF_init>


	// 4. initialize the timer used to trigger keyboard scanning
		keyboard.timer = TIM6;						// define the timer used for keyboard scanning
 8012d0a:	4b08      	ldr	r3, [pc, #32]	; (8012d2c <KBD_init+0xc8>)
 8012d0c:	4a0c      	ldr	r2, [pc, #48]	; (8012d40 <KBD_init+0xdc>)
 8012d0e:	655a      	str	r2, [r3, #84]	; 0x54

		LL_TIM_EnableIT_UPDATE(keyboard.timer);		// enable the timer update interrupt
 8012d10:	4b06      	ldr	r3, [pc, #24]	; (8012d2c <KBD_init+0xc8>)
 8012d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012d14:	4618      	mov	r0, r3
 8012d16:	f7ff ff95 	bl	8012c44 <LL_TIM_EnableIT_UPDATE>
		LL_TIM_EnableCounter(keyboard.timer);		// start the timer
 8012d1a:	4b04      	ldr	r3, [pc, #16]	; (8012d2c <KBD_init+0xc8>)
 8012d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012d1e:	4618      	mov	r0, r3
 8012d20:	f7ff ff80 	bl	8012c24 <LL_TIM_EnableCounter>

}
 8012d24:	bf00      	nop
 8012d26:	3708      	adds	r7, #8
 8012d28:	46bd      	mov	sp, r7
 8012d2a:	bd80      	pop	{r7, pc}
 8012d2c:	2000194c 	.word	0x2000194c
 8012d30:	48000800 	.word	0x48000800
 8012d34:	48001800 	.word	0x48001800
 8012d38:	200019a4 	.word	0x200019a4
 8012d3c:	200019c4 	.word	0x200019c4
 8012d40:	40001000 	.word	0x40001000

08012d44 <KBD_scan>:


// Scan the current states of the keyboard buttons, determine which buttons
// were recently pressed and store this information in a keyboard buffer.
void KBD_scan(void)
{
 8012d44:	b580      	push	{r7, lr}
 8012d46:	b082      	sub	sp, #8
 8012d48:	af00      	add	r7, sp, #0
	// For each button, read the new state and determine if pressed.
	// If pressed, save that information in the keyboard buffer.
	// Note that the order in which the buttons are scanned for the pressing is the
	// order in which the button names were defined in BTNs_enum_t type. Hence, this
	// order also defines the button priority.
	for(int i=0; i < NUM_OF_BTNS; i++)
 8012d4a:	2300      	movs	r3, #0
 8012d4c:	607b      	str	r3, [r7, #4]
 8012d4e:	e051      	b.n	8012df4 <KBD_scan+0xb0>
	{
		// The new state becomes the old state
		keyboard.buttons[i].state_old = keyboard.buttons[i].state_new;
 8012d50:	492c      	ldr	r1, [pc, #176]	; (8012e04 <KBD_scan+0xc0>)
 8012d52:	687a      	ldr	r2, [r7, #4]
 8012d54:	4613      	mov	r3, r2
 8012d56:	005b      	lsls	r3, r3, #1
 8012d58:	4413      	add	r3, r2
 8012d5a:	009b      	lsls	r3, r3, #2
 8012d5c:	440b      	add	r3, r1
 8012d5e:	3308      	adds	r3, #8
 8012d60:	7818      	ldrb	r0, [r3, #0]
 8012d62:	4928      	ldr	r1, [pc, #160]	; (8012e04 <KBD_scan+0xc0>)
 8012d64:	687a      	ldr	r2, [r7, #4]
 8012d66:	4613      	mov	r3, r2
 8012d68:	005b      	lsls	r3, r3, #1
 8012d6a:	4413      	add	r3, r2
 8012d6c:	009b      	lsls	r3, r3, #2
 8012d6e:	440b      	add	r3, r1
 8012d70:	3309      	adds	r3, #9
 8012d72:	4602      	mov	r2, r0
 8012d74:	701a      	strb	r2, [r3, #0]

		// and the new state is read from the GPIO pin.
		keyboard.buttons[i].state_new = LL_GPIO_IsInputPinSet( keyboard.buttons[i].port, keyboard.buttons[i].pin );
 8012d76:	4923      	ldr	r1, [pc, #140]	; (8012e04 <KBD_scan+0xc0>)
 8012d78:	687a      	ldr	r2, [r7, #4]
 8012d7a:	4613      	mov	r3, r2
 8012d7c:	005b      	lsls	r3, r3, #1
 8012d7e:	4413      	add	r3, r2
 8012d80:	009b      	lsls	r3, r3, #2
 8012d82:	440b      	add	r3, r1
 8012d84:	6818      	ldr	r0, [r3, #0]
 8012d86:	491f      	ldr	r1, [pc, #124]	; (8012e04 <KBD_scan+0xc0>)
 8012d88:	687a      	ldr	r2, [r7, #4]
 8012d8a:	4613      	mov	r3, r2
 8012d8c:	005b      	lsls	r3, r3, #1
 8012d8e:	4413      	add	r3, r2
 8012d90:	009b      	lsls	r3, r3, #2
 8012d92:	440b      	add	r3, r1
 8012d94:	3304      	adds	r3, #4
 8012d96:	681b      	ldr	r3, [r3, #0]
 8012d98:	4619      	mov	r1, r3
 8012d9a:	f7ff ff2e 	bl	8012bfa <LL_GPIO_IsInputPinSet>
 8012d9e:	4603      	mov	r3, r0
 8012da0:	b2d8      	uxtb	r0, r3
 8012da2:	4918      	ldr	r1, [pc, #96]	; (8012e04 <KBD_scan+0xc0>)
 8012da4:	687a      	ldr	r2, [r7, #4]
 8012da6:	4613      	mov	r3, r2
 8012da8:	005b      	lsls	r3, r3, #1
 8012daa:	4413      	add	r3, r2
 8012dac:	009b      	lsls	r3, r3, #2
 8012dae:	440b      	add	r3, r1
 8012db0:	3308      	adds	r3, #8
 8012db2:	4602      	mov	r2, r0
 8012db4:	701a      	strb	r2, [r3, #0]

		// If the old state is BTN_VALUE_OFF and the new state is BTN_VALUE_ON, then a change occurred and
		// the button was pressed.
		if (  ( keyboard.buttons[i].state_old == BTN_VALUE_OFF) && ( keyboard.buttons[i].state_new == BTN_VALUE_ON ) )
 8012db6:	4913      	ldr	r1, [pc, #76]	; (8012e04 <KBD_scan+0xc0>)
 8012db8:	687a      	ldr	r2, [r7, #4]
 8012dba:	4613      	mov	r3, r2
 8012dbc:	005b      	lsls	r3, r3, #1
 8012dbe:	4413      	add	r3, r2
 8012dc0:	009b      	lsls	r3, r3, #2
 8012dc2:	440b      	add	r3, r1
 8012dc4:	3309      	adds	r3, #9
 8012dc6:	781b      	ldrb	r3, [r3, #0]
 8012dc8:	2b01      	cmp	r3, #1
 8012dca:	d110      	bne.n	8012dee <KBD_scan+0xaa>
 8012dcc:	490d      	ldr	r1, [pc, #52]	; (8012e04 <KBD_scan+0xc0>)
 8012dce:	687a      	ldr	r2, [r7, #4]
 8012dd0:	4613      	mov	r3, r2
 8012dd2:	005b      	lsls	r3, r3, #1
 8012dd4:	4413      	add	r3, r2
 8012dd6:	009b      	lsls	r3, r3, #2
 8012dd8:	440b      	add	r3, r1
 8012dda:	3308      	adds	r3, #8
 8012ddc:	781b      	ldrb	r3, [r3, #0]
 8012dde:	2b00      	cmp	r3, #0
 8012de0:	d105      	bne.n	8012dee <KBD_scan+0xaa>
		{

			// Save this information in the keyboard buffer.
			// We save the enumerated value that corresponds to the button pressed.
			BUF_store_byte(&kbd_buf_handle, i);
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	b2db      	uxtb	r3, r3
 8012de6:	4619      	mov	r1, r3
 8012de8:	4807      	ldr	r0, [pc, #28]	; (8012e08 <KBD_scan+0xc4>)
 8012dea:	f7ff fec7 	bl	8012b7c <BUF_store_byte>
	for(int i=0; i < NUM_OF_BTNS; i++)
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	3301      	adds	r3, #1
 8012df2:	607b      	str	r3, [r7, #4]
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	2b06      	cmp	r3, #6
 8012df8:	ddaa      	ble.n	8012d50 <KBD_scan+0xc>

		}

	}

}
 8012dfa:	bf00      	nop
 8012dfc:	bf00      	nop
 8012dfe:	3708      	adds	r7, #8
 8012e00:	46bd      	mov	sp, r7
 8012e02:	bd80      	pop	{r7, pc}
 8012e04:	2000194c 	.word	0x2000194c
 8012e08:	200019c4 	.word	0x200019c4

08012e0c <KBD_get_button_state>:
}


// Returns the current state of the button.
button_sig_value_t KBD_get_button_state(buttons_enum_t button)
{
 8012e0c:	b480      	push	{r7}
 8012e0e:	b083      	sub	sp, #12
 8012e10:	af00      	add	r7, sp, #0
 8012e12:	4603      	mov	r3, r0
 8012e14:	71fb      	strb	r3, [r7, #7]
	return keyboard.buttons[button].state_new;
 8012e16:	79fa      	ldrb	r2, [r7, #7]
 8012e18:	4906      	ldr	r1, [pc, #24]	; (8012e34 <KBD_get_button_state+0x28>)
 8012e1a:	4613      	mov	r3, r2
 8012e1c:	005b      	lsls	r3, r3, #1
 8012e1e:	4413      	add	r3, r2
 8012e20:	009b      	lsls	r3, r3, #2
 8012e22:	440b      	add	r3, r1
 8012e24:	3308      	adds	r3, #8
 8012e26:	781b      	ldrb	r3, [r3, #0]
}
 8012e28:	4618      	mov	r0, r3
 8012e2a:	370c      	adds	r7, #12
 8012e2c:	46bd      	mov	sp, r7
 8012e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e32:	4770      	bx	lr
 8012e34:	2000194c 	.word	0x2000194c

08012e38 <KBD_scan_Callback>:

// ------- Interrupt callbacks  ---------


inline void KBD_scan_Callback(void)
{
 8012e38:	b580      	push	{r7, lr}
 8012e3a:	af00      	add	r7, sp, #0
	KBD_scan();
 8012e3c:	f7ff ff82 	bl	8012d44 <KBD_scan>
}
 8012e40:	bf00      	nop
 8012e42:	bd80      	pop	{r7, pc}

08012e44 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8012e44:	b580      	push	{r7, lr}
 8012e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8012e48:	2200      	movs	r2, #0
 8012e4a:	4912      	ldr	r1, [pc, #72]	; (8012e94 <MX_USB_Device_Init+0x50>)
 8012e4c:	4812      	ldr	r0, [pc, #72]	; (8012e98 <MX_USB_Device_Init+0x54>)
 8012e4e:	f7fe fbfb 	bl	8011648 <USBD_Init>
 8012e52:	4603      	mov	r3, r0
 8012e54:	2b00      	cmp	r3, #0
 8012e56:	d001      	beq.n	8012e5c <MX_USB_Device_Init+0x18>
    Error_Handler();
 8012e58:	f7f0 f9dd 	bl	8003216 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8012e5c:	490f      	ldr	r1, [pc, #60]	; (8012e9c <MX_USB_Device_Init+0x58>)
 8012e5e:	480e      	ldr	r0, [pc, #56]	; (8012e98 <MX_USB_Device_Init+0x54>)
 8012e60:	f7fe fc22 	bl	80116a8 <USBD_RegisterClass>
 8012e64:	4603      	mov	r3, r0
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	d001      	beq.n	8012e6e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8012e6a:	f7f0 f9d4 	bl	8003216 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8012e6e:	490c      	ldr	r1, [pc, #48]	; (8012ea0 <MX_USB_Device_Init+0x5c>)
 8012e70:	4809      	ldr	r0, [pc, #36]	; (8012e98 <MX_USB_Device_Init+0x54>)
 8012e72:	f7fe fb73 	bl	801155c <USBD_CDC_RegisterInterface>
 8012e76:	4603      	mov	r3, r0
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	d001      	beq.n	8012e80 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8012e7c:	f7f0 f9cb 	bl	8003216 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8012e80:	4805      	ldr	r0, [pc, #20]	; (8012e98 <MX_USB_Device_Init+0x54>)
 8012e82:	f7fe fc38 	bl	80116f6 <USBD_Start>
 8012e86:	4603      	mov	r3, r0
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d001      	beq.n	8012e90 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8012e8c:	f7f0 f9c3 	bl	8003216 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8012e90:	bf00      	nop
 8012e92:	bd80      	pop	{r7, pc}
 8012e94:	20000344 	.word	0x20000344
 8012e98:	200019dc 	.word	0x200019dc
 8012e9c:	2000022c 	.word	0x2000022c
 8012ea0:	20000330 	.word	0x20000330

08012ea4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8012ea4:	b580      	push	{r7, lr}
 8012ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8012ea8:	2200      	movs	r2, #0
 8012eaa:	4905      	ldr	r1, [pc, #20]	; (8012ec0 <CDC_Init_FS+0x1c>)
 8012eac:	4805      	ldr	r0, [pc, #20]	; (8012ec4 <CDC_Init_FS+0x20>)
 8012eae:	f7fe fb6a 	bl	8011586 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8012eb2:	4905      	ldr	r1, [pc, #20]	; (8012ec8 <CDC_Init_FS+0x24>)
 8012eb4:	4803      	ldr	r0, [pc, #12]	; (8012ec4 <CDC_Init_FS+0x20>)
 8012eb6:	f7fe fb84 	bl	80115c2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8012eba:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8012ebc:	4618      	mov	r0, r3
 8012ebe:	bd80      	pop	{r7, pc}
 8012ec0:	200024ac 	.word	0x200024ac
 8012ec4:	200019dc 	.word	0x200019dc
 8012ec8:	20001cac 	.word	0x20001cac

08012ecc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8012ecc:	b480      	push	{r7}
 8012ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8012ed0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8012ed2:	4618      	mov	r0, r3
 8012ed4:	46bd      	mov	sp, r7
 8012ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eda:	4770      	bx	lr

08012edc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8012edc:	b480      	push	{r7}
 8012ede:	b083      	sub	sp, #12
 8012ee0:	af00      	add	r7, sp, #0
 8012ee2:	4603      	mov	r3, r0
 8012ee4:	6039      	str	r1, [r7, #0]
 8012ee6:	71fb      	strb	r3, [r7, #7]
 8012ee8:	4613      	mov	r3, r2
 8012eea:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8012eec:	79fb      	ldrb	r3, [r7, #7]
 8012eee:	2b23      	cmp	r3, #35	; 0x23
 8012ef0:	d84a      	bhi.n	8012f88 <CDC_Control_FS+0xac>
 8012ef2:	a201      	add	r2, pc, #4	; (adr r2, 8012ef8 <CDC_Control_FS+0x1c>)
 8012ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ef8:	08012f89 	.word	0x08012f89
 8012efc:	08012f89 	.word	0x08012f89
 8012f00:	08012f89 	.word	0x08012f89
 8012f04:	08012f89 	.word	0x08012f89
 8012f08:	08012f89 	.word	0x08012f89
 8012f0c:	08012f89 	.word	0x08012f89
 8012f10:	08012f89 	.word	0x08012f89
 8012f14:	08012f89 	.word	0x08012f89
 8012f18:	08012f89 	.word	0x08012f89
 8012f1c:	08012f89 	.word	0x08012f89
 8012f20:	08012f89 	.word	0x08012f89
 8012f24:	08012f89 	.word	0x08012f89
 8012f28:	08012f89 	.word	0x08012f89
 8012f2c:	08012f89 	.word	0x08012f89
 8012f30:	08012f89 	.word	0x08012f89
 8012f34:	08012f89 	.word	0x08012f89
 8012f38:	08012f89 	.word	0x08012f89
 8012f3c:	08012f89 	.word	0x08012f89
 8012f40:	08012f89 	.word	0x08012f89
 8012f44:	08012f89 	.word	0x08012f89
 8012f48:	08012f89 	.word	0x08012f89
 8012f4c:	08012f89 	.word	0x08012f89
 8012f50:	08012f89 	.word	0x08012f89
 8012f54:	08012f89 	.word	0x08012f89
 8012f58:	08012f89 	.word	0x08012f89
 8012f5c:	08012f89 	.word	0x08012f89
 8012f60:	08012f89 	.word	0x08012f89
 8012f64:	08012f89 	.word	0x08012f89
 8012f68:	08012f89 	.word	0x08012f89
 8012f6c:	08012f89 	.word	0x08012f89
 8012f70:	08012f89 	.word	0x08012f89
 8012f74:	08012f89 	.word	0x08012f89
 8012f78:	08012f89 	.word	0x08012f89
 8012f7c:	08012f89 	.word	0x08012f89
 8012f80:	08012f89 	.word	0x08012f89
 8012f84:	08012f89 	.word	0x08012f89
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8012f88:	bf00      	nop
  }

  return (USBD_OK);
 8012f8a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8012f8c:	4618      	mov	r0, r3
 8012f8e:	370c      	adds	r7, #12
 8012f90:	46bd      	mov	sp, r7
 8012f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f96:	4770      	bx	lr

08012f98 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8012f98:	b580      	push	{r7, lr}
 8012f9a:	b082      	sub	sp, #8
 8012f9c:	af00      	add	r7, sp, #0
 8012f9e:	6078      	str	r0, [r7, #4]
 8012fa0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8012fa2:	6879      	ldr	r1, [r7, #4]
 8012fa4:	4805      	ldr	r0, [pc, #20]	; (8012fbc <CDC_Receive_FS+0x24>)
 8012fa6:	f7fe fb0c 	bl	80115c2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8012faa:	4804      	ldr	r0, [pc, #16]	; (8012fbc <CDC_Receive_FS+0x24>)
 8012fac:	f7fe fb22 	bl	80115f4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8012fb0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8012fb2:	4618      	mov	r0, r3
 8012fb4:	3708      	adds	r7, #8
 8012fb6:	46bd      	mov	sp, r7
 8012fb8:	bd80      	pop	{r7, pc}
 8012fba:	bf00      	nop
 8012fbc:	200019dc 	.word	0x200019dc

08012fc0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8012fc0:	b480      	push	{r7}
 8012fc2:	b087      	sub	sp, #28
 8012fc4:	af00      	add	r7, sp, #0
 8012fc6:	60f8      	str	r0, [r7, #12]
 8012fc8:	60b9      	str	r1, [r7, #8]
 8012fca:	4613      	mov	r3, r2
 8012fcc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8012fce:	2300      	movs	r3, #0
 8012fd0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8012fd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012fd6:	4618      	mov	r0, r3
 8012fd8:	371c      	adds	r7, #28
 8012fda:	46bd      	mov	sp, r7
 8012fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe0:	4770      	bx	lr
	...

08012fe4 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012fe4:	b480      	push	{r7}
 8012fe6:	b083      	sub	sp, #12
 8012fe8:	af00      	add	r7, sp, #0
 8012fea:	4603      	mov	r3, r0
 8012fec:	6039      	str	r1, [r7, #0]
 8012fee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8012ff0:	683b      	ldr	r3, [r7, #0]
 8012ff2:	2212      	movs	r2, #18
 8012ff4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8012ff6:	4b03      	ldr	r3, [pc, #12]	; (8013004 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8012ff8:	4618      	mov	r0, r3
 8012ffa:	370c      	adds	r7, #12
 8012ffc:	46bd      	mov	sp, r7
 8012ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013002:	4770      	bx	lr
 8013004:	20000364 	.word	0x20000364

08013008 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013008:	b480      	push	{r7}
 801300a:	b083      	sub	sp, #12
 801300c:	af00      	add	r7, sp, #0
 801300e:	4603      	mov	r3, r0
 8013010:	6039      	str	r1, [r7, #0]
 8013012:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8013014:	683b      	ldr	r3, [r7, #0]
 8013016:	2204      	movs	r2, #4
 8013018:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801301a:	4b03      	ldr	r3, [pc, #12]	; (8013028 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 801301c:	4618      	mov	r0, r3
 801301e:	370c      	adds	r7, #12
 8013020:	46bd      	mov	sp, r7
 8013022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013026:	4770      	bx	lr
 8013028:	20000378 	.word	0x20000378

0801302c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801302c:	b580      	push	{r7, lr}
 801302e:	b082      	sub	sp, #8
 8013030:	af00      	add	r7, sp, #0
 8013032:	4603      	mov	r3, r0
 8013034:	6039      	str	r1, [r7, #0]
 8013036:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013038:	79fb      	ldrb	r3, [r7, #7]
 801303a:	2b00      	cmp	r3, #0
 801303c:	d105      	bne.n	801304a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801303e:	683a      	ldr	r2, [r7, #0]
 8013040:	4907      	ldr	r1, [pc, #28]	; (8013060 <USBD_CDC_ProductStrDescriptor+0x34>)
 8013042:	4808      	ldr	r0, [pc, #32]	; (8013064 <USBD_CDC_ProductStrDescriptor+0x38>)
 8013044:	f7ff fb3f 	bl	80126c6 <USBD_GetString>
 8013048:	e004      	b.n	8013054 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801304a:	683a      	ldr	r2, [r7, #0]
 801304c:	4904      	ldr	r1, [pc, #16]	; (8013060 <USBD_CDC_ProductStrDescriptor+0x34>)
 801304e:	4805      	ldr	r0, [pc, #20]	; (8013064 <USBD_CDC_ProductStrDescriptor+0x38>)
 8013050:	f7ff fb39 	bl	80126c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013054:	4b02      	ldr	r3, [pc, #8]	; (8013060 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8013056:	4618      	mov	r0, r3
 8013058:	3708      	adds	r7, #8
 801305a:	46bd      	mov	sp, r7
 801305c:	bd80      	pop	{r7, pc}
 801305e:	bf00      	nop
 8013060:	20002cac 	.word	0x20002cac
 8013064:	0801817c 	.word	0x0801817c

08013068 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013068:	b580      	push	{r7, lr}
 801306a:	b082      	sub	sp, #8
 801306c:	af00      	add	r7, sp, #0
 801306e:	4603      	mov	r3, r0
 8013070:	6039      	str	r1, [r7, #0]
 8013072:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8013074:	683a      	ldr	r2, [r7, #0]
 8013076:	4904      	ldr	r1, [pc, #16]	; (8013088 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8013078:	4804      	ldr	r0, [pc, #16]	; (801308c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 801307a:	f7ff fb24 	bl	80126c6 <USBD_GetString>
  return USBD_StrDesc;
 801307e:	4b02      	ldr	r3, [pc, #8]	; (8013088 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8013080:	4618      	mov	r0, r3
 8013082:	3708      	adds	r7, #8
 8013084:	46bd      	mov	sp, r7
 8013086:	bd80      	pop	{r7, pc}
 8013088:	20002cac 	.word	0x20002cac
 801308c:	08018194 	.word	0x08018194

08013090 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013090:	b580      	push	{r7, lr}
 8013092:	b082      	sub	sp, #8
 8013094:	af00      	add	r7, sp, #0
 8013096:	4603      	mov	r3, r0
 8013098:	6039      	str	r1, [r7, #0]
 801309a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801309c:	683b      	ldr	r3, [r7, #0]
 801309e:	221a      	movs	r2, #26
 80130a0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80130a2:	f000 f843 	bl	801312c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80130a6:	4b02      	ldr	r3, [pc, #8]	; (80130b0 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80130a8:	4618      	mov	r0, r3
 80130aa:	3708      	adds	r7, #8
 80130ac:	46bd      	mov	sp, r7
 80130ae:	bd80      	pop	{r7, pc}
 80130b0:	2000037c 	.word	0x2000037c

080130b4 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80130b4:	b580      	push	{r7, lr}
 80130b6:	b082      	sub	sp, #8
 80130b8:	af00      	add	r7, sp, #0
 80130ba:	4603      	mov	r3, r0
 80130bc:	6039      	str	r1, [r7, #0]
 80130be:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80130c0:	79fb      	ldrb	r3, [r7, #7]
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	d105      	bne.n	80130d2 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80130c6:	683a      	ldr	r2, [r7, #0]
 80130c8:	4907      	ldr	r1, [pc, #28]	; (80130e8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80130ca:	4808      	ldr	r0, [pc, #32]	; (80130ec <USBD_CDC_ConfigStrDescriptor+0x38>)
 80130cc:	f7ff fafb 	bl	80126c6 <USBD_GetString>
 80130d0:	e004      	b.n	80130dc <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80130d2:	683a      	ldr	r2, [r7, #0]
 80130d4:	4904      	ldr	r1, [pc, #16]	; (80130e8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80130d6:	4805      	ldr	r0, [pc, #20]	; (80130ec <USBD_CDC_ConfigStrDescriptor+0x38>)
 80130d8:	f7ff faf5 	bl	80126c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 80130dc:	4b02      	ldr	r3, [pc, #8]	; (80130e8 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 80130de:	4618      	mov	r0, r3
 80130e0:	3708      	adds	r7, #8
 80130e2:	46bd      	mov	sp, r7
 80130e4:	bd80      	pop	{r7, pc}
 80130e6:	bf00      	nop
 80130e8:	20002cac 	.word	0x20002cac
 80130ec:	080181a8 	.word	0x080181a8

080130f0 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80130f0:	b580      	push	{r7, lr}
 80130f2:	b082      	sub	sp, #8
 80130f4:	af00      	add	r7, sp, #0
 80130f6:	4603      	mov	r3, r0
 80130f8:	6039      	str	r1, [r7, #0]
 80130fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80130fc:	79fb      	ldrb	r3, [r7, #7]
 80130fe:	2b00      	cmp	r3, #0
 8013100:	d105      	bne.n	801310e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8013102:	683a      	ldr	r2, [r7, #0]
 8013104:	4907      	ldr	r1, [pc, #28]	; (8013124 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8013106:	4808      	ldr	r0, [pc, #32]	; (8013128 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8013108:	f7ff fadd 	bl	80126c6 <USBD_GetString>
 801310c:	e004      	b.n	8013118 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801310e:	683a      	ldr	r2, [r7, #0]
 8013110:	4904      	ldr	r1, [pc, #16]	; (8013124 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8013112:	4805      	ldr	r0, [pc, #20]	; (8013128 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8013114:	f7ff fad7 	bl	80126c6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013118:	4b02      	ldr	r3, [pc, #8]	; (8013124 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 801311a:	4618      	mov	r0, r3
 801311c:	3708      	adds	r7, #8
 801311e:	46bd      	mov	sp, r7
 8013120:	bd80      	pop	{r7, pc}
 8013122:	bf00      	nop
 8013124:	20002cac 	.word	0x20002cac
 8013128:	080181b4 	.word	0x080181b4

0801312c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801312c:	b580      	push	{r7, lr}
 801312e:	b084      	sub	sp, #16
 8013130:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8013132:	4b0f      	ldr	r3, [pc, #60]	; (8013170 <Get_SerialNum+0x44>)
 8013134:	681b      	ldr	r3, [r3, #0]
 8013136:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8013138:	4b0e      	ldr	r3, [pc, #56]	; (8013174 <Get_SerialNum+0x48>)
 801313a:	681b      	ldr	r3, [r3, #0]
 801313c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801313e:	4b0e      	ldr	r3, [pc, #56]	; (8013178 <Get_SerialNum+0x4c>)
 8013140:	681b      	ldr	r3, [r3, #0]
 8013142:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8013144:	68fa      	ldr	r2, [r7, #12]
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	4413      	add	r3, r2
 801314a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801314c:	68fb      	ldr	r3, [r7, #12]
 801314e:	2b00      	cmp	r3, #0
 8013150:	d009      	beq.n	8013166 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8013152:	2208      	movs	r2, #8
 8013154:	4909      	ldr	r1, [pc, #36]	; (801317c <Get_SerialNum+0x50>)
 8013156:	68f8      	ldr	r0, [r7, #12]
 8013158:	f000 f814 	bl	8013184 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801315c:	2204      	movs	r2, #4
 801315e:	4908      	ldr	r1, [pc, #32]	; (8013180 <Get_SerialNum+0x54>)
 8013160:	68b8      	ldr	r0, [r7, #8]
 8013162:	f000 f80f 	bl	8013184 <IntToUnicode>
  }
}
 8013166:	bf00      	nop
 8013168:	3710      	adds	r7, #16
 801316a:	46bd      	mov	sp, r7
 801316c:	bd80      	pop	{r7, pc}
 801316e:	bf00      	nop
 8013170:	1fff7590 	.word	0x1fff7590
 8013174:	1fff7594 	.word	0x1fff7594
 8013178:	1fff7598 	.word	0x1fff7598
 801317c:	2000037e 	.word	0x2000037e
 8013180:	2000038e 	.word	0x2000038e

08013184 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8013184:	b480      	push	{r7}
 8013186:	b087      	sub	sp, #28
 8013188:	af00      	add	r7, sp, #0
 801318a:	60f8      	str	r0, [r7, #12]
 801318c:	60b9      	str	r1, [r7, #8]
 801318e:	4613      	mov	r3, r2
 8013190:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8013192:	2300      	movs	r3, #0
 8013194:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8013196:	2300      	movs	r3, #0
 8013198:	75fb      	strb	r3, [r7, #23]
 801319a:	e027      	b.n	80131ec <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	0f1b      	lsrs	r3, r3, #28
 80131a0:	2b09      	cmp	r3, #9
 80131a2:	d80b      	bhi.n	80131bc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80131a4:	68fb      	ldr	r3, [r7, #12]
 80131a6:	0f1b      	lsrs	r3, r3, #28
 80131a8:	b2da      	uxtb	r2, r3
 80131aa:	7dfb      	ldrb	r3, [r7, #23]
 80131ac:	005b      	lsls	r3, r3, #1
 80131ae:	4619      	mov	r1, r3
 80131b0:	68bb      	ldr	r3, [r7, #8]
 80131b2:	440b      	add	r3, r1
 80131b4:	3230      	adds	r2, #48	; 0x30
 80131b6:	b2d2      	uxtb	r2, r2
 80131b8:	701a      	strb	r2, [r3, #0]
 80131ba:	e00a      	b.n	80131d2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80131bc:	68fb      	ldr	r3, [r7, #12]
 80131be:	0f1b      	lsrs	r3, r3, #28
 80131c0:	b2da      	uxtb	r2, r3
 80131c2:	7dfb      	ldrb	r3, [r7, #23]
 80131c4:	005b      	lsls	r3, r3, #1
 80131c6:	4619      	mov	r1, r3
 80131c8:	68bb      	ldr	r3, [r7, #8]
 80131ca:	440b      	add	r3, r1
 80131cc:	3237      	adds	r2, #55	; 0x37
 80131ce:	b2d2      	uxtb	r2, r2
 80131d0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80131d2:	68fb      	ldr	r3, [r7, #12]
 80131d4:	011b      	lsls	r3, r3, #4
 80131d6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80131d8:	7dfb      	ldrb	r3, [r7, #23]
 80131da:	005b      	lsls	r3, r3, #1
 80131dc:	3301      	adds	r3, #1
 80131de:	68ba      	ldr	r2, [r7, #8]
 80131e0:	4413      	add	r3, r2
 80131e2:	2200      	movs	r2, #0
 80131e4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80131e6:	7dfb      	ldrb	r3, [r7, #23]
 80131e8:	3301      	adds	r3, #1
 80131ea:	75fb      	strb	r3, [r7, #23]
 80131ec:	7dfa      	ldrb	r2, [r7, #23]
 80131ee:	79fb      	ldrb	r3, [r7, #7]
 80131f0:	429a      	cmp	r2, r3
 80131f2:	d3d3      	bcc.n	801319c <IntToUnicode+0x18>
  }
}
 80131f4:	bf00      	nop
 80131f6:	bf00      	nop
 80131f8:	371c      	adds	r7, #28
 80131fa:	46bd      	mov	sp, r7
 80131fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013200:	4770      	bx	lr
	...

08013204 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013204:	b580      	push	{r7, lr}
 8013206:	b098      	sub	sp, #96	; 0x60
 8013208:	af00      	add	r7, sp, #0
 801320a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 801320c:	f107 030c 	add.w	r3, r7, #12
 8013210:	2254      	movs	r2, #84	; 0x54
 8013212:	2100      	movs	r1, #0
 8013214:	4618      	mov	r0, r3
 8013216:	f001 fb32 	bl	801487e <memset>
  if(pcdHandle->Instance==USB)
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	681b      	ldr	r3, [r3, #0]
 801321e:	4a15      	ldr	r2, [pc, #84]	; (8013274 <HAL_PCD_MspInit+0x70>)
 8013220:	4293      	cmp	r3, r2
 8013222:	d122      	bne.n	801326a <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8013224:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8013228:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801322a:	2300      	movs	r3, #0
 801322c:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 801322e:	f107 030c 	add.w	r3, r7, #12
 8013232:	4618      	mov	r0, r3
 8013234:	f7f7 f8ca 	bl	800a3cc <HAL_RCCEx_PeriphCLKConfig>
 8013238:	4603      	mov	r3, r0
 801323a:	2b00      	cmp	r3, #0
 801323c:	d001      	beq.n	8013242 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 801323e:	f7ef ffea 	bl	8003216 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8013242:	4b0d      	ldr	r3, [pc, #52]	; (8013278 <HAL_PCD_MspInit+0x74>)
 8013244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013246:	4a0c      	ldr	r2, [pc, #48]	; (8013278 <HAL_PCD_MspInit+0x74>)
 8013248:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 801324c:	6593      	str	r3, [r2, #88]	; 0x58
 801324e:	4b0a      	ldr	r3, [pc, #40]	; (8013278 <HAL_PCD_MspInit+0x74>)
 8013250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013252:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8013256:	60bb      	str	r3, [r7, #8]
 8013258:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 801325a:	2200      	movs	r2, #0
 801325c:	2100      	movs	r1, #0
 801325e:	2014      	movs	r0, #20
 8013260:	f7f3 fd11 	bl	8006c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8013264:	2014      	movs	r0, #20
 8013266:	f7f3 fd28 	bl	8006cba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 801326a:	bf00      	nop
 801326c:	3760      	adds	r7, #96	; 0x60
 801326e:	46bd      	mov	sp, r7
 8013270:	bd80      	pop	{r7, pc}
 8013272:	bf00      	nop
 8013274:	40005c00 	.word	0x40005c00
 8013278:	40021000 	.word	0x40021000

0801327c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801327c:	b580      	push	{r7, lr}
 801327e:	b082      	sub	sp, #8
 8013280:	af00      	add	r7, sp, #0
 8013282:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	f8d3 22f0 	ldr.w	r2, [r3, #752]	; 0x2f0
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8013290:	4619      	mov	r1, r3
 8013292:	4610      	mov	r0, r2
 8013294:	f7fe fa7a 	bl	801178c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8013298:	bf00      	nop
 801329a:	3708      	adds	r7, #8
 801329c:	46bd      	mov	sp, r7
 801329e:	bd80      	pop	{r7, pc}

080132a0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80132a0:	b580      	push	{r7, lr}
 80132a2:	b082      	sub	sp, #8
 80132a4:	af00      	add	r7, sp, #0
 80132a6:	6078      	str	r0, [r7, #4]
 80132a8:	460b      	mov	r3, r1
 80132aa:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 80132b2:	78fa      	ldrb	r2, [r7, #3]
 80132b4:	6879      	ldr	r1, [r7, #4]
 80132b6:	4613      	mov	r3, r2
 80132b8:	009b      	lsls	r3, r3, #2
 80132ba:	4413      	add	r3, r2
 80132bc:	00db      	lsls	r3, r3, #3
 80132be:	440b      	add	r3, r1
 80132c0:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80132c4:	681a      	ldr	r2, [r3, #0]
 80132c6:	78fb      	ldrb	r3, [r7, #3]
 80132c8:	4619      	mov	r1, r3
 80132ca:	f7fe fab4 	bl	8011836 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 80132ce:	bf00      	nop
 80132d0:	3708      	adds	r7, #8
 80132d2:	46bd      	mov	sp, r7
 80132d4:	bd80      	pop	{r7, pc}

080132d6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80132d6:	b580      	push	{r7, lr}
 80132d8:	b082      	sub	sp, #8
 80132da:	af00      	add	r7, sp, #0
 80132dc:	6078      	str	r0, [r7, #4]
 80132de:	460b      	mov	r3, r1
 80132e0:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 80132e8:	78fa      	ldrb	r2, [r7, #3]
 80132ea:	6879      	ldr	r1, [r7, #4]
 80132ec:	4613      	mov	r3, r2
 80132ee:	009b      	lsls	r3, r3, #2
 80132f0:	4413      	add	r3, r2
 80132f2:	00db      	lsls	r3, r3, #3
 80132f4:	440b      	add	r3, r1
 80132f6:	333c      	adds	r3, #60	; 0x3c
 80132f8:	681a      	ldr	r2, [r3, #0]
 80132fa:	78fb      	ldrb	r3, [r7, #3]
 80132fc:	4619      	mov	r1, r3
 80132fe:	f7fe fafd 	bl	80118fc <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8013302:	bf00      	nop
 8013304:	3708      	adds	r7, #8
 8013306:	46bd      	mov	sp, r7
 8013308:	bd80      	pop	{r7, pc}

0801330a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801330a:	b580      	push	{r7, lr}
 801330c:	b082      	sub	sp, #8
 801330e:	af00      	add	r7, sp, #0
 8013310:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8013312:	687b      	ldr	r3, [r7, #4]
 8013314:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8013318:	4618      	mov	r0, r3
 801331a:	f7fe fc11 	bl	8011b40 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 801331e:	bf00      	nop
 8013320:	3708      	adds	r7, #8
 8013322:	46bd      	mov	sp, r7
 8013324:	bd80      	pop	{r7, pc}

08013326 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013326:	b580      	push	{r7, lr}
 8013328:	b084      	sub	sp, #16
 801332a:	af00      	add	r7, sp, #0
 801332c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801332e:	2301      	movs	r3, #1
 8013330:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8013332:	687b      	ldr	r3, [r7, #4]
 8013334:	689b      	ldr	r3, [r3, #8]
 8013336:	2b02      	cmp	r3, #2
 8013338:	d001      	beq.n	801333e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 801333a:	f7ef ff6c 	bl	8003216 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8013344:	7bfa      	ldrb	r2, [r7, #15]
 8013346:	4611      	mov	r1, r2
 8013348:	4618      	mov	r0, r3
 801334a:	f7fe fbbb 	bl	8011ac4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801334e:	687b      	ldr	r3, [r7, #4]
 8013350:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8013354:	4618      	mov	r0, r3
 8013356:	f7fe fb67 	bl	8011a28 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 801335a:	bf00      	nop
 801335c:	3710      	adds	r7, #16
 801335e:	46bd      	mov	sp, r7
 8013360:	bd80      	pop	{r7, pc}
	...

08013364 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013364:	b580      	push	{r7, lr}
 8013366:	b082      	sub	sp, #8
 8013368:	af00      	add	r7, sp, #0
 801336a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8013372:	4618      	mov	r0, r3
 8013374:	f7fe fbb6 	bl	8011ae4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	699b      	ldr	r3, [r3, #24]
 801337c:	2b00      	cmp	r3, #0
 801337e:	d005      	beq.n	801338c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8013380:	4b04      	ldr	r3, [pc, #16]	; (8013394 <HAL_PCD_SuspendCallback+0x30>)
 8013382:	691b      	ldr	r3, [r3, #16]
 8013384:	4a03      	ldr	r2, [pc, #12]	; (8013394 <HAL_PCD_SuspendCallback+0x30>)
 8013386:	f043 0306 	orr.w	r3, r3, #6
 801338a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 801338c:	bf00      	nop
 801338e:	3708      	adds	r7, #8
 8013390:	46bd      	mov	sp, r7
 8013392:	bd80      	pop	{r7, pc}
 8013394:	e000ed00 	.word	0xe000ed00

08013398 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013398:	b580      	push	{r7, lr}
 801339a:	b082      	sub	sp, #8
 801339c:	af00      	add	r7, sp, #0
 801339e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	699b      	ldr	r3, [r3, #24]
 80133a4:	2b00      	cmp	r3, #0
 80133a6:	d007      	beq.n	80133b8 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80133a8:	4b08      	ldr	r3, [pc, #32]	; (80133cc <HAL_PCD_ResumeCallback+0x34>)
 80133aa:	691b      	ldr	r3, [r3, #16]
 80133ac:	4a07      	ldr	r2, [pc, #28]	; (80133cc <HAL_PCD_ResumeCallback+0x34>)
 80133ae:	f023 0306 	bic.w	r3, r3, #6
 80133b2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80133b4:	f000 f9fa 	bl	80137ac <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 80133be:	4618      	mov	r0, r3
 80133c0:	f7fe fba6 	bl	8011b10 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 80133c4:	bf00      	nop
 80133c6:	3708      	adds	r7, #8
 80133c8:	46bd      	mov	sp, r7
 80133ca:	bd80      	pop	{r7, pc}
 80133cc:	e000ed00 	.word	0xe000ed00

080133d0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80133d0:	b580      	push	{r7, lr}
 80133d2:	b082      	sub	sp, #8
 80133d4:	af00      	add	r7, sp, #0
 80133d6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 80133d8:	4a2b      	ldr	r2, [pc, #172]	; (8013488 <USBD_LL_Init+0xb8>)
 80133da:	687b      	ldr	r3, [r7, #4]
 80133dc:	f8c2 32f0 	str.w	r3, [r2, #752]	; 0x2f0
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	4a29      	ldr	r2, [pc, #164]	; (8013488 <USBD_LL_Init+0xb8>)
 80133e4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_FS.Instance = USB;
 80133e8:	4b27      	ldr	r3, [pc, #156]	; (8013488 <USBD_LL_Init+0xb8>)
 80133ea:	4a28      	ldr	r2, [pc, #160]	; (801348c <USBD_LL_Init+0xbc>)
 80133ec:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80133ee:	4b26      	ldr	r3, [pc, #152]	; (8013488 <USBD_LL_Init+0xb8>)
 80133f0:	2208      	movs	r2, #8
 80133f2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80133f4:	4b24      	ldr	r3, [pc, #144]	; (8013488 <USBD_LL_Init+0xb8>)
 80133f6:	2202      	movs	r2, #2
 80133f8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80133fa:	4b23      	ldr	r3, [pc, #140]	; (8013488 <USBD_LL_Init+0xb8>)
 80133fc:	2202      	movs	r2, #2
 80133fe:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8013400:	4b21      	ldr	r3, [pc, #132]	; (8013488 <USBD_LL_Init+0xb8>)
 8013402:	2200      	movs	r2, #0
 8013404:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8013406:	4b20      	ldr	r3, [pc, #128]	; (8013488 <USBD_LL_Init+0xb8>)
 8013408:	2200      	movs	r2, #0
 801340a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 801340c:	4b1e      	ldr	r3, [pc, #120]	; (8013488 <USBD_LL_Init+0xb8>)
 801340e:	2200      	movs	r2, #0
 8013410:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8013412:	4b1d      	ldr	r3, [pc, #116]	; (8013488 <USBD_LL_Init+0xb8>)
 8013414:	2200      	movs	r2, #0
 8013416:	621a      	str	r2, [r3, #32]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8013418:	481b      	ldr	r0, [pc, #108]	; (8013488 <USBD_LL_Init+0xb8>)
 801341a:	f7f4 fbf9 	bl	8007c10 <HAL_PCD_Init>
 801341e:	4603      	mov	r3, r0
 8013420:	2b00      	cmp	r3, #0
 8013422:	d001      	beq.n	8013428 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8013424:	f7ef fef7 	bl	8003216 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801342e:	2318      	movs	r3, #24
 8013430:	2200      	movs	r2, #0
 8013432:	2100      	movs	r1, #0
 8013434:	f7f6 f8b2 	bl	800959c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801343e:	2358      	movs	r3, #88	; 0x58
 8013440:	2200      	movs	r2, #0
 8013442:	2180      	movs	r1, #128	; 0x80
 8013444:	f7f6 f8aa 	bl	800959c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801344e:	23c0      	movs	r3, #192	; 0xc0
 8013450:	2200      	movs	r2, #0
 8013452:	2181      	movs	r1, #129	; 0x81
 8013454:	f7f6 f8a2 	bl	800959c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801345e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8013462:	2200      	movs	r2, #0
 8013464:	2101      	movs	r1, #1
 8013466:	f7f6 f899 	bl	800959c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8013470:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013474:	2200      	movs	r2, #0
 8013476:	2182      	movs	r1, #130	; 0x82
 8013478:	f7f6 f890 	bl	800959c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 801347c:	2300      	movs	r3, #0
}
 801347e:	4618      	mov	r0, r3
 8013480:	3708      	adds	r7, #8
 8013482:	46bd      	mov	sp, r7
 8013484:	bd80      	pop	{r7, pc}
 8013486:	bf00      	nop
 8013488:	20002eac 	.word	0x20002eac
 801348c:	40005c00 	.word	0x40005c00

08013490 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8013490:	b580      	push	{r7, lr}
 8013492:	b084      	sub	sp, #16
 8013494:	af00      	add	r7, sp, #0
 8013496:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013498:	2300      	movs	r3, #0
 801349a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801349c:	2300      	movs	r3, #0
 801349e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80134a6:	4618      	mov	r0, r3
 80134a8:	f7f4 fc97 	bl	8007dda <HAL_PCD_Start>
 80134ac:	4603      	mov	r3, r0
 80134ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80134b0:	7bfb      	ldrb	r3, [r7, #15]
 80134b2:	4618      	mov	r0, r3
 80134b4:	f000 f980 	bl	80137b8 <USBD_Get_USB_Status>
 80134b8:	4603      	mov	r3, r0
 80134ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80134bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80134be:	4618      	mov	r0, r3
 80134c0:	3710      	adds	r7, #16
 80134c2:	46bd      	mov	sp, r7
 80134c4:	bd80      	pop	{r7, pc}

080134c6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80134c6:	b580      	push	{r7, lr}
 80134c8:	b084      	sub	sp, #16
 80134ca:	af00      	add	r7, sp, #0
 80134cc:	6078      	str	r0, [r7, #4]
 80134ce:	4608      	mov	r0, r1
 80134d0:	4611      	mov	r1, r2
 80134d2:	461a      	mov	r2, r3
 80134d4:	4603      	mov	r3, r0
 80134d6:	70fb      	strb	r3, [r7, #3]
 80134d8:	460b      	mov	r3, r1
 80134da:	70bb      	strb	r3, [r7, #2]
 80134dc:	4613      	mov	r3, r2
 80134de:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80134e0:	2300      	movs	r3, #0
 80134e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80134e4:	2300      	movs	r3, #0
 80134e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80134ee:	78bb      	ldrb	r3, [r7, #2]
 80134f0:	883a      	ldrh	r2, [r7, #0]
 80134f2:	78f9      	ldrb	r1, [r7, #3]
 80134f4:	f7f4 fddf 	bl	80080b6 <HAL_PCD_EP_Open>
 80134f8:	4603      	mov	r3, r0
 80134fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80134fc:	7bfb      	ldrb	r3, [r7, #15]
 80134fe:	4618      	mov	r0, r3
 8013500:	f000 f95a 	bl	80137b8 <USBD_Get_USB_Status>
 8013504:	4603      	mov	r3, r0
 8013506:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013508:	7bbb      	ldrb	r3, [r7, #14]
}
 801350a:	4618      	mov	r0, r3
 801350c:	3710      	adds	r7, #16
 801350e:	46bd      	mov	sp, r7
 8013510:	bd80      	pop	{r7, pc}

08013512 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013512:	b580      	push	{r7, lr}
 8013514:	b084      	sub	sp, #16
 8013516:	af00      	add	r7, sp, #0
 8013518:	6078      	str	r0, [r7, #4]
 801351a:	460b      	mov	r3, r1
 801351c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801351e:	2300      	movs	r3, #0
 8013520:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013522:	2300      	movs	r3, #0
 8013524:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801352c:	78fa      	ldrb	r2, [r7, #3]
 801352e:	4611      	mov	r1, r2
 8013530:	4618      	mov	r0, r3
 8013532:	f7f4 fe26 	bl	8008182 <HAL_PCD_EP_Close>
 8013536:	4603      	mov	r3, r0
 8013538:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801353a:	7bfb      	ldrb	r3, [r7, #15]
 801353c:	4618      	mov	r0, r3
 801353e:	f000 f93b 	bl	80137b8 <USBD_Get_USB_Status>
 8013542:	4603      	mov	r3, r0
 8013544:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013546:	7bbb      	ldrb	r3, [r7, #14]
}
 8013548:	4618      	mov	r0, r3
 801354a:	3710      	adds	r7, #16
 801354c:	46bd      	mov	sp, r7
 801354e:	bd80      	pop	{r7, pc}

08013550 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013550:	b580      	push	{r7, lr}
 8013552:	b084      	sub	sp, #16
 8013554:	af00      	add	r7, sp, #0
 8013556:	6078      	str	r0, [r7, #4]
 8013558:	460b      	mov	r3, r1
 801355a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801355c:	2300      	movs	r3, #0
 801355e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013560:	2300      	movs	r3, #0
 8013562:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8013564:	687b      	ldr	r3, [r7, #4]
 8013566:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801356a:	78fa      	ldrb	r2, [r7, #3]
 801356c:	4611      	mov	r1, r2
 801356e:	4618      	mov	r0, r3
 8013570:	f7f4 fee7 	bl	8008342 <HAL_PCD_EP_SetStall>
 8013574:	4603      	mov	r3, r0
 8013576:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013578:	7bfb      	ldrb	r3, [r7, #15]
 801357a:	4618      	mov	r0, r3
 801357c:	f000 f91c 	bl	80137b8 <USBD_Get_USB_Status>
 8013580:	4603      	mov	r3, r0
 8013582:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013584:	7bbb      	ldrb	r3, [r7, #14]
}
 8013586:	4618      	mov	r0, r3
 8013588:	3710      	adds	r7, #16
 801358a:	46bd      	mov	sp, r7
 801358c:	bd80      	pop	{r7, pc}

0801358e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801358e:	b580      	push	{r7, lr}
 8013590:	b084      	sub	sp, #16
 8013592:	af00      	add	r7, sp, #0
 8013594:	6078      	str	r0, [r7, #4]
 8013596:	460b      	mov	r3, r1
 8013598:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801359a:	2300      	movs	r3, #0
 801359c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801359e:	2300      	movs	r3, #0
 80135a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80135a8:	78fa      	ldrb	r2, [r7, #3]
 80135aa:	4611      	mov	r1, r2
 80135ac:	4618      	mov	r0, r3
 80135ae:	f7f4 ff1a 	bl	80083e6 <HAL_PCD_EP_ClrStall>
 80135b2:	4603      	mov	r3, r0
 80135b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80135b6:	7bfb      	ldrb	r3, [r7, #15]
 80135b8:	4618      	mov	r0, r3
 80135ba:	f000 f8fd 	bl	80137b8 <USBD_Get_USB_Status>
 80135be:	4603      	mov	r3, r0
 80135c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80135c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80135c4:	4618      	mov	r0, r3
 80135c6:	3710      	adds	r7, #16
 80135c8:	46bd      	mov	sp, r7
 80135ca:	bd80      	pop	{r7, pc}

080135cc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80135cc:	b480      	push	{r7}
 80135ce:	b085      	sub	sp, #20
 80135d0:	af00      	add	r7, sp, #0
 80135d2:	6078      	str	r0, [r7, #4]
 80135d4:	460b      	mov	r3, r1
 80135d6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80135de:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80135e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	da0c      	bge.n	8013602 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80135e8:	78fb      	ldrb	r3, [r7, #3]
 80135ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80135ee:	68f9      	ldr	r1, [r7, #12]
 80135f0:	1c5a      	adds	r2, r3, #1
 80135f2:	4613      	mov	r3, r2
 80135f4:	009b      	lsls	r3, r3, #2
 80135f6:	4413      	add	r3, r2
 80135f8:	00db      	lsls	r3, r3, #3
 80135fa:	440b      	add	r3, r1
 80135fc:	3302      	adds	r3, #2
 80135fe:	781b      	ldrb	r3, [r3, #0]
 8013600:	e00b      	b.n	801361a <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8013602:	78fb      	ldrb	r3, [r7, #3]
 8013604:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013608:	68f9      	ldr	r1, [r7, #12]
 801360a:	4613      	mov	r3, r2
 801360c:	009b      	lsls	r3, r3, #2
 801360e:	4413      	add	r3, r2
 8013610:	00db      	lsls	r3, r3, #3
 8013612:	440b      	add	r3, r1
 8013614:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8013618:	781b      	ldrb	r3, [r3, #0]
  }
}
 801361a:	4618      	mov	r0, r3
 801361c:	3714      	adds	r7, #20
 801361e:	46bd      	mov	sp, r7
 8013620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013624:	4770      	bx	lr

08013626 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8013626:	b580      	push	{r7, lr}
 8013628:	b084      	sub	sp, #16
 801362a:	af00      	add	r7, sp, #0
 801362c:	6078      	str	r0, [r7, #4]
 801362e:	460b      	mov	r3, r1
 8013630:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013632:	2300      	movs	r3, #0
 8013634:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013636:	2300      	movs	r3, #0
 8013638:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8013640:	78fa      	ldrb	r2, [r7, #3]
 8013642:	4611      	mov	r1, r2
 8013644:	4618      	mov	r0, r3
 8013646:	f7f4 fd11 	bl	800806c <HAL_PCD_SetAddress>
 801364a:	4603      	mov	r3, r0
 801364c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801364e:	7bfb      	ldrb	r3, [r7, #15]
 8013650:	4618      	mov	r0, r3
 8013652:	f000 f8b1 	bl	80137b8 <USBD_Get_USB_Status>
 8013656:	4603      	mov	r3, r0
 8013658:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801365a:	7bbb      	ldrb	r3, [r7, #14]
}
 801365c:	4618      	mov	r0, r3
 801365e:	3710      	adds	r7, #16
 8013660:	46bd      	mov	sp, r7
 8013662:	bd80      	pop	{r7, pc}

08013664 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013664:	b580      	push	{r7, lr}
 8013666:	b086      	sub	sp, #24
 8013668:	af00      	add	r7, sp, #0
 801366a:	60f8      	str	r0, [r7, #12]
 801366c:	607a      	str	r2, [r7, #4]
 801366e:	603b      	str	r3, [r7, #0]
 8013670:	460b      	mov	r3, r1
 8013672:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013674:	2300      	movs	r3, #0
 8013676:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013678:	2300      	movs	r3, #0
 801367a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801367c:	68fb      	ldr	r3, [r7, #12]
 801367e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8013682:	7af9      	ldrb	r1, [r7, #11]
 8013684:	683b      	ldr	r3, [r7, #0]
 8013686:	687a      	ldr	r2, [r7, #4]
 8013688:	f7f4 fe18 	bl	80082bc <HAL_PCD_EP_Transmit>
 801368c:	4603      	mov	r3, r0
 801368e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013690:	7dfb      	ldrb	r3, [r7, #23]
 8013692:	4618      	mov	r0, r3
 8013694:	f000 f890 	bl	80137b8 <USBD_Get_USB_Status>
 8013698:	4603      	mov	r3, r0
 801369a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801369c:	7dbb      	ldrb	r3, [r7, #22]
}
 801369e:	4618      	mov	r0, r3
 80136a0:	3718      	adds	r7, #24
 80136a2:	46bd      	mov	sp, r7
 80136a4:	bd80      	pop	{r7, pc}

080136a6 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80136a6:	b580      	push	{r7, lr}
 80136a8:	b086      	sub	sp, #24
 80136aa:	af00      	add	r7, sp, #0
 80136ac:	60f8      	str	r0, [r7, #12]
 80136ae:	607a      	str	r2, [r7, #4]
 80136b0:	603b      	str	r3, [r7, #0]
 80136b2:	460b      	mov	r3, r1
 80136b4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80136b6:	2300      	movs	r3, #0
 80136b8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80136ba:	2300      	movs	r3, #0
 80136bc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80136be:	68fb      	ldr	r3, [r7, #12]
 80136c0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80136c4:	7af9      	ldrb	r1, [r7, #11]
 80136c6:	683b      	ldr	r3, [r7, #0]
 80136c8:	687a      	ldr	r2, [r7, #4]
 80136ca:	f7f4 fda2 	bl	8008212 <HAL_PCD_EP_Receive>
 80136ce:	4603      	mov	r3, r0
 80136d0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80136d2:	7dfb      	ldrb	r3, [r7, #23]
 80136d4:	4618      	mov	r0, r3
 80136d6:	f000 f86f 	bl	80137b8 <USBD_Get_USB_Status>
 80136da:	4603      	mov	r3, r0
 80136dc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80136de:	7dbb      	ldrb	r3, [r7, #22]
}
 80136e0:	4618      	mov	r0, r3
 80136e2:	3718      	adds	r7, #24
 80136e4:	46bd      	mov	sp, r7
 80136e6:	bd80      	pop	{r7, pc}

080136e8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80136e8:	b580      	push	{r7, lr}
 80136ea:	b082      	sub	sp, #8
 80136ec:	af00      	add	r7, sp, #0
 80136ee:	6078      	str	r0, [r7, #4]
 80136f0:	460b      	mov	r3, r1
 80136f2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80136fa:	78fa      	ldrb	r2, [r7, #3]
 80136fc:	4611      	mov	r1, r2
 80136fe:	4618      	mov	r0, r3
 8013700:	f7f4 fdc4 	bl	800828c <HAL_PCD_EP_GetRxCount>
 8013704:	4603      	mov	r3, r0
}
 8013706:	4618      	mov	r0, r3
 8013708:	3708      	adds	r7, #8
 801370a:	46bd      	mov	sp, r7
 801370c:	bd80      	pop	{r7, pc}
	...

08013710 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013710:	b580      	push	{r7, lr}
 8013712:	b082      	sub	sp, #8
 8013714:	af00      	add	r7, sp, #0
 8013716:	6078      	str	r0, [r7, #4]
 8013718:	460b      	mov	r3, r1
 801371a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 801371c:	78fb      	ldrb	r3, [r7, #3]
 801371e:	2b00      	cmp	r3, #0
 8013720:	d002      	beq.n	8013728 <HAL_PCDEx_LPM_Callback+0x18>
 8013722:	2b01      	cmp	r3, #1
 8013724:	d013      	beq.n	801374e <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8013726:	e023      	b.n	8013770 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8013728:	687b      	ldr	r3, [r7, #4]
 801372a:	699b      	ldr	r3, [r3, #24]
 801372c:	2b00      	cmp	r3, #0
 801372e:	d007      	beq.n	8013740 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8013730:	f000 f83c 	bl	80137ac <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8013734:	4b10      	ldr	r3, [pc, #64]	; (8013778 <HAL_PCDEx_LPM_Callback+0x68>)
 8013736:	691b      	ldr	r3, [r3, #16]
 8013738:	4a0f      	ldr	r2, [pc, #60]	; (8013778 <HAL_PCDEx_LPM_Callback+0x68>)
 801373a:	f023 0306 	bic.w	r3, r3, #6
 801373e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8013746:	4618      	mov	r0, r3
 8013748:	f7fe f9e2 	bl	8011b10 <USBD_LL_Resume>
    break;
 801374c:	e010      	b.n	8013770 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8013754:	4618      	mov	r0, r3
 8013756:	f7fe f9c5 	bl	8011ae4 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	699b      	ldr	r3, [r3, #24]
 801375e:	2b00      	cmp	r3, #0
 8013760:	d005      	beq.n	801376e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8013762:	4b05      	ldr	r3, [pc, #20]	; (8013778 <HAL_PCDEx_LPM_Callback+0x68>)
 8013764:	691b      	ldr	r3, [r3, #16]
 8013766:	4a04      	ldr	r2, [pc, #16]	; (8013778 <HAL_PCDEx_LPM_Callback+0x68>)
 8013768:	f043 0306 	orr.w	r3, r3, #6
 801376c:	6113      	str	r3, [r2, #16]
    break;
 801376e:	bf00      	nop
}
 8013770:	bf00      	nop
 8013772:	3708      	adds	r7, #8
 8013774:	46bd      	mov	sp, r7
 8013776:	bd80      	pop	{r7, pc}
 8013778:	e000ed00 	.word	0xe000ed00

0801377c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801377c:	b480      	push	{r7}
 801377e:	b083      	sub	sp, #12
 8013780:	af00      	add	r7, sp, #0
 8013782:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8013784:	4b03      	ldr	r3, [pc, #12]	; (8013794 <USBD_static_malloc+0x18>)
}
 8013786:	4618      	mov	r0, r3
 8013788:	370c      	adds	r7, #12
 801378a:	46bd      	mov	sp, r7
 801378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013790:	4770      	bx	lr
 8013792:	bf00      	nop
 8013794:	200031a0 	.word	0x200031a0

08013798 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8013798:	b480      	push	{r7}
 801379a:	b083      	sub	sp, #12
 801379c:	af00      	add	r7, sp, #0
 801379e:	6078      	str	r0, [r7, #4]

}
 80137a0:	bf00      	nop
 80137a2:	370c      	adds	r7, #12
 80137a4:	46bd      	mov	sp, r7
 80137a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137aa:	4770      	bx	lr

080137ac <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80137ac:	b580      	push	{r7, lr}
 80137ae:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80137b0:	f7ef fce6 	bl	8003180 <SystemClock_Config>
}
 80137b4:	bf00      	nop
 80137b6:	bd80      	pop	{r7, pc}

080137b8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80137b8:	b480      	push	{r7}
 80137ba:	b085      	sub	sp, #20
 80137bc:	af00      	add	r7, sp, #0
 80137be:	4603      	mov	r3, r0
 80137c0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80137c2:	2300      	movs	r3, #0
 80137c4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80137c6:	79fb      	ldrb	r3, [r7, #7]
 80137c8:	2b03      	cmp	r3, #3
 80137ca:	d817      	bhi.n	80137fc <USBD_Get_USB_Status+0x44>
 80137cc:	a201      	add	r2, pc, #4	; (adr r2, 80137d4 <USBD_Get_USB_Status+0x1c>)
 80137ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80137d2:	bf00      	nop
 80137d4:	080137e5 	.word	0x080137e5
 80137d8:	080137eb 	.word	0x080137eb
 80137dc:	080137f1 	.word	0x080137f1
 80137e0:	080137f7 	.word	0x080137f7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80137e4:	2300      	movs	r3, #0
 80137e6:	73fb      	strb	r3, [r7, #15]
    break;
 80137e8:	e00b      	b.n	8013802 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80137ea:	2303      	movs	r3, #3
 80137ec:	73fb      	strb	r3, [r7, #15]
    break;
 80137ee:	e008      	b.n	8013802 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80137f0:	2301      	movs	r3, #1
 80137f2:	73fb      	strb	r3, [r7, #15]
    break;
 80137f4:	e005      	b.n	8013802 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80137f6:	2303      	movs	r3, #3
 80137f8:	73fb      	strb	r3, [r7, #15]
    break;
 80137fa:	e002      	b.n	8013802 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80137fc:	2303      	movs	r3, #3
 80137fe:	73fb      	strb	r3, [r7, #15]
    break;
 8013800:	bf00      	nop
  }
  return usb_status;
 8013802:	7bfb      	ldrb	r3, [r7, #15]
}
 8013804:	4618      	mov	r0, r3
 8013806:	3714      	adds	r7, #20
 8013808:	46bd      	mov	sp, r7
 801380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801380e:	4770      	bx	lr

08013810 <__cvt>:
 8013810:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013814:	ec55 4b10 	vmov	r4, r5, d0
 8013818:	2d00      	cmp	r5, #0
 801381a:	460e      	mov	r6, r1
 801381c:	4619      	mov	r1, r3
 801381e:	462b      	mov	r3, r5
 8013820:	bfbb      	ittet	lt
 8013822:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8013826:	461d      	movlt	r5, r3
 8013828:	2300      	movge	r3, #0
 801382a:	232d      	movlt	r3, #45	; 0x2d
 801382c:	700b      	strb	r3, [r1, #0]
 801382e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013830:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013834:	4691      	mov	r9, r2
 8013836:	f023 0820 	bic.w	r8, r3, #32
 801383a:	bfbc      	itt	lt
 801383c:	4622      	movlt	r2, r4
 801383e:	4614      	movlt	r4, r2
 8013840:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013844:	d005      	beq.n	8013852 <__cvt+0x42>
 8013846:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801384a:	d100      	bne.n	801384e <__cvt+0x3e>
 801384c:	3601      	adds	r6, #1
 801384e:	2102      	movs	r1, #2
 8013850:	e000      	b.n	8013854 <__cvt+0x44>
 8013852:	2103      	movs	r1, #3
 8013854:	ab03      	add	r3, sp, #12
 8013856:	9301      	str	r3, [sp, #4]
 8013858:	ab02      	add	r3, sp, #8
 801385a:	9300      	str	r3, [sp, #0]
 801385c:	ec45 4b10 	vmov	d0, r4, r5
 8013860:	4653      	mov	r3, sl
 8013862:	4632      	mov	r2, r6
 8013864:	f001 f918 	bl	8014a98 <_dtoa_r>
 8013868:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801386c:	4607      	mov	r7, r0
 801386e:	d102      	bne.n	8013876 <__cvt+0x66>
 8013870:	f019 0f01 	tst.w	r9, #1
 8013874:	d022      	beq.n	80138bc <__cvt+0xac>
 8013876:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801387a:	eb07 0906 	add.w	r9, r7, r6
 801387e:	d110      	bne.n	80138a2 <__cvt+0x92>
 8013880:	783b      	ldrb	r3, [r7, #0]
 8013882:	2b30      	cmp	r3, #48	; 0x30
 8013884:	d10a      	bne.n	801389c <__cvt+0x8c>
 8013886:	2200      	movs	r2, #0
 8013888:	2300      	movs	r3, #0
 801388a:	4620      	mov	r0, r4
 801388c:	4629      	mov	r1, r5
 801388e:	f7ed f943 	bl	8000b18 <__aeabi_dcmpeq>
 8013892:	b918      	cbnz	r0, 801389c <__cvt+0x8c>
 8013894:	f1c6 0601 	rsb	r6, r6, #1
 8013898:	f8ca 6000 	str.w	r6, [sl]
 801389c:	f8da 3000 	ldr.w	r3, [sl]
 80138a0:	4499      	add	r9, r3
 80138a2:	2200      	movs	r2, #0
 80138a4:	2300      	movs	r3, #0
 80138a6:	4620      	mov	r0, r4
 80138a8:	4629      	mov	r1, r5
 80138aa:	f7ed f935 	bl	8000b18 <__aeabi_dcmpeq>
 80138ae:	b108      	cbz	r0, 80138b4 <__cvt+0xa4>
 80138b0:	f8cd 900c 	str.w	r9, [sp, #12]
 80138b4:	2230      	movs	r2, #48	; 0x30
 80138b6:	9b03      	ldr	r3, [sp, #12]
 80138b8:	454b      	cmp	r3, r9
 80138ba:	d307      	bcc.n	80138cc <__cvt+0xbc>
 80138bc:	9b03      	ldr	r3, [sp, #12]
 80138be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80138c0:	1bdb      	subs	r3, r3, r7
 80138c2:	4638      	mov	r0, r7
 80138c4:	6013      	str	r3, [r2, #0]
 80138c6:	b004      	add	sp, #16
 80138c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80138cc:	1c59      	adds	r1, r3, #1
 80138ce:	9103      	str	r1, [sp, #12]
 80138d0:	701a      	strb	r2, [r3, #0]
 80138d2:	e7f0      	b.n	80138b6 <__cvt+0xa6>

080138d4 <__exponent>:
 80138d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80138d6:	4603      	mov	r3, r0
 80138d8:	2900      	cmp	r1, #0
 80138da:	bfb8      	it	lt
 80138dc:	4249      	neglt	r1, r1
 80138de:	f803 2b02 	strb.w	r2, [r3], #2
 80138e2:	bfb4      	ite	lt
 80138e4:	222d      	movlt	r2, #45	; 0x2d
 80138e6:	222b      	movge	r2, #43	; 0x2b
 80138e8:	2909      	cmp	r1, #9
 80138ea:	7042      	strb	r2, [r0, #1]
 80138ec:	dd2a      	ble.n	8013944 <__exponent+0x70>
 80138ee:	f10d 0207 	add.w	r2, sp, #7
 80138f2:	4617      	mov	r7, r2
 80138f4:	260a      	movs	r6, #10
 80138f6:	4694      	mov	ip, r2
 80138f8:	fb91 f5f6 	sdiv	r5, r1, r6
 80138fc:	fb06 1415 	mls	r4, r6, r5, r1
 8013900:	3430      	adds	r4, #48	; 0x30
 8013902:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8013906:	460c      	mov	r4, r1
 8013908:	2c63      	cmp	r4, #99	; 0x63
 801390a:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 801390e:	4629      	mov	r1, r5
 8013910:	dcf1      	bgt.n	80138f6 <__exponent+0x22>
 8013912:	3130      	adds	r1, #48	; 0x30
 8013914:	f1ac 0402 	sub.w	r4, ip, #2
 8013918:	f802 1c01 	strb.w	r1, [r2, #-1]
 801391c:	1c41      	adds	r1, r0, #1
 801391e:	4622      	mov	r2, r4
 8013920:	42ba      	cmp	r2, r7
 8013922:	d30a      	bcc.n	801393a <__exponent+0x66>
 8013924:	f10d 0209 	add.w	r2, sp, #9
 8013928:	eba2 020c 	sub.w	r2, r2, ip
 801392c:	42bc      	cmp	r4, r7
 801392e:	bf88      	it	hi
 8013930:	2200      	movhi	r2, #0
 8013932:	4413      	add	r3, r2
 8013934:	1a18      	subs	r0, r3, r0
 8013936:	b003      	add	sp, #12
 8013938:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801393a:	f812 5b01 	ldrb.w	r5, [r2], #1
 801393e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8013942:	e7ed      	b.n	8013920 <__exponent+0x4c>
 8013944:	2330      	movs	r3, #48	; 0x30
 8013946:	3130      	adds	r1, #48	; 0x30
 8013948:	7083      	strb	r3, [r0, #2]
 801394a:	70c1      	strb	r1, [r0, #3]
 801394c:	1d03      	adds	r3, r0, #4
 801394e:	e7f1      	b.n	8013934 <__exponent+0x60>

08013950 <_printf_float>:
 8013950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013954:	ed2d 8b02 	vpush	{d8}
 8013958:	b08d      	sub	sp, #52	; 0x34
 801395a:	460c      	mov	r4, r1
 801395c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8013960:	4616      	mov	r6, r2
 8013962:	461f      	mov	r7, r3
 8013964:	4605      	mov	r5, r0
 8013966:	f000 ff93 	bl	8014890 <_localeconv_r>
 801396a:	f8d0 a000 	ldr.w	sl, [r0]
 801396e:	4650      	mov	r0, sl
 8013970:	f7ec fca6 	bl	80002c0 <strlen>
 8013974:	2300      	movs	r3, #0
 8013976:	930a      	str	r3, [sp, #40]	; 0x28
 8013978:	6823      	ldr	r3, [r4, #0]
 801397a:	9305      	str	r3, [sp, #20]
 801397c:	f8d8 3000 	ldr.w	r3, [r8]
 8013980:	f894 b018 	ldrb.w	fp, [r4, #24]
 8013984:	3307      	adds	r3, #7
 8013986:	f023 0307 	bic.w	r3, r3, #7
 801398a:	f103 0208 	add.w	r2, r3, #8
 801398e:	f8c8 2000 	str.w	r2, [r8]
 8013992:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013996:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801399a:	9307      	str	r3, [sp, #28]
 801399c:	f8cd 8018 	str.w	r8, [sp, #24]
 80139a0:	ee08 0a10 	vmov	s16, r0
 80139a4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80139a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80139ac:	4b9e      	ldr	r3, [pc, #632]	; (8013c28 <_printf_float+0x2d8>)
 80139ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80139b2:	f7ed f8e3 	bl	8000b7c <__aeabi_dcmpun>
 80139b6:	bb88      	cbnz	r0, 8013a1c <_printf_float+0xcc>
 80139b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80139bc:	4b9a      	ldr	r3, [pc, #616]	; (8013c28 <_printf_float+0x2d8>)
 80139be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80139c2:	f7ed f8bd 	bl	8000b40 <__aeabi_dcmple>
 80139c6:	bb48      	cbnz	r0, 8013a1c <_printf_float+0xcc>
 80139c8:	2200      	movs	r2, #0
 80139ca:	2300      	movs	r3, #0
 80139cc:	4640      	mov	r0, r8
 80139ce:	4649      	mov	r1, r9
 80139d0:	f7ed f8ac 	bl	8000b2c <__aeabi_dcmplt>
 80139d4:	b110      	cbz	r0, 80139dc <_printf_float+0x8c>
 80139d6:	232d      	movs	r3, #45	; 0x2d
 80139d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80139dc:	4a93      	ldr	r2, [pc, #588]	; (8013c2c <_printf_float+0x2dc>)
 80139de:	4b94      	ldr	r3, [pc, #592]	; (8013c30 <_printf_float+0x2e0>)
 80139e0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80139e4:	bf94      	ite	ls
 80139e6:	4690      	movls	r8, r2
 80139e8:	4698      	movhi	r8, r3
 80139ea:	2303      	movs	r3, #3
 80139ec:	6123      	str	r3, [r4, #16]
 80139ee:	9b05      	ldr	r3, [sp, #20]
 80139f0:	f023 0304 	bic.w	r3, r3, #4
 80139f4:	6023      	str	r3, [r4, #0]
 80139f6:	f04f 0900 	mov.w	r9, #0
 80139fa:	9700      	str	r7, [sp, #0]
 80139fc:	4633      	mov	r3, r6
 80139fe:	aa0b      	add	r2, sp, #44	; 0x2c
 8013a00:	4621      	mov	r1, r4
 8013a02:	4628      	mov	r0, r5
 8013a04:	f000 f9da 	bl	8013dbc <_printf_common>
 8013a08:	3001      	adds	r0, #1
 8013a0a:	f040 8090 	bne.w	8013b2e <_printf_float+0x1de>
 8013a0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013a12:	b00d      	add	sp, #52	; 0x34
 8013a14:	ecbd 8b02 	vpop	{d8}
 8013a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a1c:	4642      	mov	r2, r8
 8013a1e:	464b      	mov	r3, r9
 8013a20:	4640      	mov	r0, r8
 8013a22:	4649      	mov	r1, r9
 8013a24:	f7ed f8aa 	bl	8000b7c <__aeabi_dcmpun>
 8013a28:	b140      	cbz	r0, 8013a3c <_printf_float+0xec>
 8013a2a:	464b      	mov	r3, r9
 8013a2c:	2b00      	cmp	r3, #0
 8013a2e:	bfbc      	itt	lt
 8013a30:	232d      	movlt	r3, #45	; 0x2d
 8013a32:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8013a36:	4a7f      	ldr	r2, [pc, #508]	; (8013c34 <_printf_float+0x2e4>)
 8013a38:	4b7f      	ldr	r3, [pc, #508]	; (8013c38 <_printf_float+0x2e8>)
 8013a3a:	e7d1      	b.n	80139e0 <_printf_float+0x90>
 8013a3c:	6863      	ldr	r3, [r4, #4]
 8013a3e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8013a42:	9206      	str	r2, [sp, #24]
 8013a44:	1c5a      	adds	r2, r3, #1
 8013a46:	d13f      	bne.n	8013ac8 <_printf_float+0x178>
 8013a48:	2306      	movs	r3, #6
 8013a4a:	6063      	str	r3, [r4, #4]
 8013a4c:	9b05      	ldr	r3, [sp, #20]
 8013a4e:	6861      	ldr	r1, [r4, #4]
 8013a50:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8013a54:	2300      	movs	r3, #0
 8013a56:	9303      	str	r3, [sp, #12]
 8013a58:	ab0a      	add	r3, sp, #40	; 0x28
 8013a5a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8013a5e:	ab09      	add	r3, sp, #36	; 0x24
 8013a60:	ec49 8b10 	vmov	d0, r8, r9
 8013a64:	9300      	str	r3, [sp, #0]
 8013a66:	6022      	str	r2, [r4, #0]
 8013a68:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013a6c:	4628      	mov	r0, r5
 8013a6e:	f7ff fecf 	bl	8013810 <__cvt>
 8013a72:	9b06      	ldr	r3, [sp, #24]
 8013a74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013a76:	2b47      	cmp	r3, #71	; 0x47
 8013a78:	4680      	mov	r8, r0
 8013a7a:	d108      	bne.n	8013a8e <_printf_float+0x13e>
 8013a7c:	1cc8      	adds	r0, r1, #3
 8013a7e:	db02      	blt.n	8013a86 <_printf_float+0x136>
 8013a80:	6863      	ldr	r3, [r4, #4]
 8013a82:	4299      	cmp	r1, r3
 8013a84:	dd41      	ble.n	8013b0a <_printf_float+0x1ba>
 8013a86:	f1ab 0302 	sub.w	r3, fp, #2
 8013a8a:	fa5f fb83 	uxtb.w	fp, r3
 8013a8e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013a92:	d820      	bhi.n	8013ad6 <_printf_float+0x186>
 8013a94:	3901      	subs	r1, #1
 8013a96:	465a      	mov	r2, fp
 8013a98:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8013a9c:	9109      	str	r1, [sp, #36]	; 0x24
 8013a9e:	f7ff ff19 	bl	80138d4 <__exponent>
 8013aa2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013aa4:	1813      	adds	r3, r2, r0
 8013aa6:	2a01      	cmp	r2, #1
 8013aa8:	4681      	mov	r9, r0
 8013aaa:	6123      	str	r3, [r4, #16]
 8013aac:	dc02      	bgt.n	8013ab4 <_printf_float+0x164>
 8013aae:	6822      	ldr	r2, [r4, #0]
 8013ab0:	07d2      	lsls	r2, r2, #31
 8013ab2:	d501      	bpl.n	8013ab8 <_printf_float+0x168>
 8013ab4:	3301      	adds	r3, #1
 8013ab6:	6123      	str	r3, [r4, #16]
 8013ab8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8013abc:	2b00      	cmp	r3, #0
 8013abe:	d09c      	beq.n	80139fa <_printf_float+0xaa>
 8013ac0:	232d      	movs	r3, #45	; 0x2d
 8013ac2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013ac6:	e798      	b.n	80139fa <_printf_float+0xaa>
 8013ac8:	9a06      	ldr	r2, [sp, #24]
 8013aca:	2a47      	cmp	r2, #71	; 0x47
 8013acc:	d1be      	bne.n	8013a4c <_printf_float+0xfc>
 8013ace:	2b00      	cmp	r3, #0
 8013ad0:	d1bc      	bne.n	8013a4c <_printf_float+0xfc>
 8013ad2:	2301      	movs	r3, #1
 8013ad4:	e7b9      	b.n	8013a4a <_printf_float+0xfa>
 8013ad6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8013ada:	d118      	bne.n	8013b0e <_printf_float+0x1be>
 8013adc:	2900      	cmp	r1, #0
 8013ade:	6863      	ldr	r3, [r4, #4]
 8013ae0:	dd0b      	ble.n	8013afa <_printf_float+0x1aa>
 8013ae2:	6121      	str	r1, [r4, #16]
 8013ae4:	b913      	cbnz	r3, 8013aec <_printf_float+0x19c>
 8013ae6:	6822      	ldr	r2, [r4, #0]
 8013ae8:	07d0      	lsls	r0, r2, #31
 8013aea:	d502      	bpl.n	8013af2 <_printf_float+0x1a2>
 8013aec:	3301      	adds	r3, #1
 8013aee:	440b      	add	r3, r1
 8013af0:	6123      	str	r3, [r4, #16]
 8013af2:	65a1      	str	r1, [r4, #88]	; 0x58
 8013af4:	f04f 0900 	mov.w	r9, #0
 8013af8:	e7de      	b.n	8013ab8 <_printf_float+0x168>
 8013afa:	b913      	cbnz	r3, 8013b02 <_printf_float+0x1b2>
 8013afc:	6822      	ldr	r2, [r4, #0]
 8013afe:	07d2      	lsls	r2, r2, #31
 8013b00:	d501      	bpl.n	8013b06 <_printf_float+0x1b6>
 8013b02:	3302      	adds	r3, #2
 8013b04:	e7f4      	b.n	8013af0 <_printf_float+0x1a0>
 8013b06:	2301      	movs	r3, #1
 8013b08:	e7f2      	b.n	8013af0 <_printf_float+0x1a0>
 8013b0a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8013b0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013b10:	4299      	cmp	r1, r3
 8013b12:	db05      	blt.n	8013b20 <_printf_float+0x1d0>
 8013b14:	6823      	ldr	r3, [r4, #0]
 8013b16:	6121      	str	r1, [r4, #16]
 8013b18:	07d8      	lsls	r0, r3, #31
 8013b1a:	d5ea      	bpl.n	8013af2 <_printf_float+0x1a2>
 8013b1c:	1c4b      	adds	r3, r1, #1
 8013b1e:	e7e7      	b.n	8013af0 <_printf_float+0x1a0>
 8013b20:	2900      	cmp	r1, #0
 8013b22:	bfd4      	ite	le
 8013b24:	f1c1 0202 	rsble	r2, r1, #2
 8013b28:	2201      	movgt	r2, #1
 8013b2a:	4413      	add	r3, r2
 8013b2c:	e7e0      	b.n	8013af0 <_printf_float+0x1a0>
 8013b2e:	6823      	ldr	r3, [r4, #0]
 8013b30:	055a      	lsls	r2, r3, #21
 8013b32:	d407      	bmi.n	8013b44 <_printf_float+0x1f4>
 8013b34:	6923      	ldr	r3, [r4, #16]
 8013b36:	4642      	mov	r2, r8
 8013b38:	4631      	mov	r1, r6
 8013b3a:	4628      	mov	r0, r5
 8013b3c:	47b8      	blx	r7
 8013b3e:	3001      	adds	r0, #1
 8013b40:	d12c      	bne.n	8013b9c <_printf_float+0x24c>
 8013b42:	e764      	b.n	8013a0e <_printf_float+0xbe>
 8013b44:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013b48:	f240 80e0 	bls.w	8013d0c <_printf_float+0x3bc>
 8013b4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013b50:	2200      	movs	r2, #0
 8013b52:	2300      	movs	r3, #0
 8013b54:	f7ec ffe0 	bl	8000b18 <__aeabi_dcmpeq>
 8013b58:	2800      	cmp	r0, #0
 8013b5a:	d034      	beq.n	8013bc6 <_printf_float+0x276>
 8013b5c:	4a37      	ldr	r2, [pc, #220]	; (8013c3c <_printf_float+0x2ec>)
 8013b5e:	2301      	movs	r3, #1
 8013b60:	4631      	mov	r1, r6
 8013b62:	4628      	mov	r0, r5
 8013b64:	47b8      	blx	r7
 8013b66:	3001      	adds	r0, #1
 8013b68:	f43f af51 	beq.w	8013a0e <_printf_float+0xbe>
 8013b6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013b70:	429a      	cmp	r2, r3
 8013b72:	db02      	blt.n	8013b7a <_printf_float+0x22a>
 8013b74:	6823      	ldr	r3, [r4, #0]
 8013b76:	07d8      	lsls	r0, r3, #31
 8013b78:	d510      	bpl.n	8013b9c <_printf_float+0x24c>
 8013b7a:	ee18 3a10 	vmov	r3, s16
 8013b7e:	4652      	mov	r2, sl
 8013b80:	4631      	mov	r1, r6
 8013b82:	4628      	mov	r0, r5
 8013b84:	47b8      	blx	r7
 8013b86:	3001      	adds	r0, #1
 8013b88:	f43f af41 	beq.w	8013a0e <_printf_float+0xbe>
 8013b8c:	f04f 0800 	mov.w	r8, #0
 8013b90:	f104 091a 	add.w	r9, r4, #26
 8013b94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013b96:	3b01      	subs	r3, #1
 8013b98:	4543      	cmp	r3, r8
 8013b9a:	dc09      	bgt.n	8013bb0 <_printf_float+0x260>
 8013b9c:	6823      	ldr	r3, [r4, #0]
 8013b9e:	079b      	lsls	r3, r3, #30
 8013ba0:	f100 8107 	bmi.w	8013db2 <_printf_float+0x462>
 8013ba4:	68e0      	ldr	r0, [r4, #12]
 8013ba6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013ba8:	4298      	cmp	r0, r3
 8013baa:	bfb8      	it	lt
 8013bac:	4618      	movlt	r0, r3
 8013bae:	e730      	b.n	8013a12 <_printf_float+0xc2>
 8013bb0:	2301      	movs	r3, #1
 8013bb2:	464a      	mov	r2, r9
 8013bb4:	4631      	mov	r1, r6
 8013bb6:	4628      	mov	r0, r5
 8013bb8:	47b8      	blx	r7
 8013bba:	3001      	adds	r0, #1
 8013bbc:	f43f af27 	beq.w	8013a0e <_printf_float+0xbe>
 8013bc0:	f108 0801 	add.w	r8, r8, #1
 8013bc4:	e7e6      	b.n	8013b94 <_printf_float+0x244>
 8013bc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013bc8:	2b00      	cmp	r3, #0
 8013bca:	dc39      	bgt.n	8013c40 <_printf_float+0x2f0>
 8013bcc:	4a1b      	ldr	r2, [pc, #108]	; (8013c3c <_printf_float+0x2ec>)
 8013bce:	2301      	movs	r3, #1
 8013bd0:	4631      	mov	r1, r6
 8013bd2:	4628      	mov	r0, r5
 8013bd4:	47b8      	blx	r7
 8013bd6:	3001      	adds	r0, #1
 8013bd8:	f43f af19 	beq.w	8013a0e <_printf_float+0xbe>
 8013bdc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8013be0:	4313      	orrs	r3, r2
 8013be2:	d102      	bne.n	8013bea <_printf_float+0x29a>
 8013be4:	6823      	ldr	r3, [r4, #0]
 8013be6:	07d9      	lsls	r1, r3, #31
 8013be8:	d5d8      	bpl.n	8013b9c <_printf_float+0x24c>
 8013bea:	ee18 3a10 	vmov	r3, s16
 8013bee:	4652      	mov	r2, sl
 8013bf0:	4631      	mov	r1, r6
 8013bf2:	4628      	mov	r0, r5
 8013bf4:	47b8      	blx	r7
 8013bf6:	3001      	adds	r0, #1
 8013bf8:	f43f af09 	beq.w	8013a0e <_printf_float+0xbe>
 8013bfc:	f04f 0900 	mov.w	r9, #0
 8013c00:	f104 0a1a 	add.w	sl, r4, #26
 8013c04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013c06:	425b      	negs	r3, r3
 8013c08:	454b      	cmp	r3, r9
 8013c0a:	dc01      	bgt.n	8013c10 <_printf_float+0x2c0>
 8013c0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013c0e:	e792      	b.n	8013b36 <_printf_float+0x1e6>
 8013c10:	2301      	movs	r3, #1
 8013c12:	4652      	mov	r2, sl
 8013c14:	4631      	mov	r1, r6
 8013c16:	4628      	mov	r0, r5
 8013c18:	47b8      	blx	r7
 8013c1a:	3001      	adds	r0, #1
 8013c1c:	f43f aef7 	beq.w	8013a0e <_printf_float+0xbe>
 8013c20:	f109 0901 	add.w	r9, r9, #1
 8013c24:	e7ee      	b.n	8013c04 <_printf_float+0x2b4>
 8013c26:	bf00      	nop
 8013c28:	7fefffff 	.word	0x7fefffff
 8013c2c:	08028290 	.word	0x08028290
 8013c30:	08028294 	.word	0x08028294
 8013c34:	08028298 	.word	0x08028298
 8013c38:	0802829c 	.word	0x0802829c
 8013c3c:	080282a0 	.word	0x080282a0
 8013c40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013c42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013c44:	429a      	cmp	r2, r3
 8013c46:	bfa8      	it	ge
 8013c48:	461a      	movge	r2, r3
 8013c4a:	2a00      	cmp	r2, #0
 8013c4c:	4691      	mov	r9, r2
 8013c4e:	dc37      	bgt.n	8013cc0 <_printf_float+0x370>
 8013c50:	f04f 0b00 	mov.w	fp, #0
 8013c54:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013c58:	f104 021a 	add.w	r2, r4, #26
 8013c5c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013c5e:	9305      	str	r3, [sp, #20]
 8013c60:	eba3 0309 	sub.w	r3, r3, r9
 8013c64:	455b      	cmp	r3, fp
 8013c66:	dc33      	bgt.n	8013cd0 <_printf_float+0x380>
 8013c68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013c6c:	429a      	cmp	r2, r3
 8013c6e:	db3b      	blt.n	8013ce8 <_printf_float+0x398>
 8013c70:	6823      	ldr	r3, [r4, #0]
 8013c72:	07da      	lsls	r2, r3, #31
 8013c74:	d438      	bmi.n	8013ce8 <_printf_float+0x398>
 8013c76:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8013c7a:	eba2 0903 	sub.w	r9, r2, r3
 8013c7e:	9b05      	ldr	r3, [sp, #20]
 8013c80:	1ad2      	subs	r2, r2, r3
 8013c82:	4591      	cmp	r9, r2
 8013c84:	bfa8      	it	ge
 8013c86:	4691      	movge	r9, r2
 8013c88:	f1b9 0f00 	cmp.w	r9, #0
 8013c8c:	dc35      	bgt.n	8013cfa <_printf_float+0x3aa>
 8013c8e:	f04f 0800 	mov.w	r8, #0
 8013c92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013c96:	f104 0a1a 	add.w	sl, r4, #26
 8013c9a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013c9e:	1a9b      	subs	r3, r3, r2
 8013ca0:	eba3 0309 	sub.w	r3, r3, r9
 8013ca4:	4543      	cmp	r3, r8
 8013ca6:	f77f af79 	ble.w	8013b9c <_printf_float+0x24c>
 8013caa:	2301      	movs	r3, #1
 8013cac:	4652      	mov	r2, sl
 8013cae:	4631      	mov	r1, r6
 8013cb0:	4628      	mov	r0, r5
 8013cb2:	47b8      	blx	r7
 8013cb4:	3001      	adds	r0, #1
 8013cb6:	f43f aeaa 	beq.w	8013a0e <_printf_float+0xbe>
 8013cba:	f108 0801 	add.w	r8, r8, #1
 8013cbe:	e7ec      	b.n	8013c9a <_printf_float+0x34a>
 8013cc0:	4613      	mov	r3, r2
 8013cc2:	4631      	mov	r1, r6
 8013cc4:	4642      	mov	r2, r8
 8013cc6:	4628      	mov	r0, r5
 8013cc8:	47b8      	blx	r7
 8013cca:	3001      	adds	r0, #1
 8013ccc:	d1c0      	bne.n	8013c50 <_printf_float+0x300>
 8013cce:	e69e      	b.n	8013a0e <_printf_float+0xbe>
 8013cd0:	2301      	movs	r3, #1
 8013cd2:	4631      	mov	r1, r6
 8013cd4:	4628      	mov	r0, r5
 8013cd6:	9205      	str	r2, [sp, #20]
 8013cd8:	47b8      	blx	r7
 8013cda:	3001      	adds	r0, #1
 8013cdc:	f43f ae97 	beq.w	8013a0e <_printf_float+0xbe>
 8013ce0:	9a05      	ldr	r2, [sp, #20]
 8013ce2:	f10b 0b01 	add.w	fp, fp, #1
 8013ce6:	e7b9      	b.n	8013c5c <_printf_float+0x30c>
 8013ce8:	ee18 3a10 	vmov	r3, s16
 8013cec:	4652      	mov	r2, sl
 8013cee:	4631      	mov	r1, r6
 8013cf0:	4628      	mov	r0, r5
 8013cf2:	47b8      	blx	r7
 8013cf4:	3001      	adds	r0, #1
 8013cf6:	d1be      	bne.n	8013c76 <_printf_float+0x326>
 8013cf8:	e689      	b.n	8013a0e <_printf_float+0xbe>
 8013cfa:	9a05      	ldr	r2, [sp, #20]
 8013cfc:	464b      	mov	r3, r9
 8013cfe:	4442      	add	r2, r8
 8013d00:	4631      	mov	r1, r6
 8013d02:	4628      	mov	r0, r5
 8013d04:	47b8      	blx	r7
 8013d06:	3001      	adds	r0, #1
 8013d08:	d1c1      	bne.n	8013c8e <_printf_float+0x33e>
 8013d0a:	e680      	b.n	8013a0e <_printf_float+0xbe>
 8013d0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013d0e:	2a01      	cmp	r2, #1
 8013d10:	dc01      	bgt.n	8013d16 <_printf_float+0x3c6>
 8013d12:	07db      	lsls	r3, r3, #31
 8013d14:	d53a      	bpl.n	8013d8c <_printf_float+0x43c>
 8013d16:	2301      	movs	r3, #1
 8013d18:	4642      	mov	r2, r8
 8013d1a:	4631      	mov	r1, r6
 8013d1c:	4628      	mov	r0, r5
 8013d1e:	47b8      	blx	r7
 8013d20:	3001      	adds	r0, #1
 8013d22:	f43f ae74 	beq.w	8013a0e <_printf_float+0xbe>
 8013d26:	ee18 3a10 	vmov	r3, s16
 8013d2a:	4652      	mov	r2, sl
 8013d2c:	4631      	mov	r1, r6
 8013d2e:	4628      	mov	r0, r5
 8013d30:	47b8      	blx	r7
 8013d32:	3001      	adds	r0, #1
 8013d34:	f43f ae6b 	beq.w	8013a0e <_printf_float+0xbe>
 8013d38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013d3c:	2200      	movs	r2, #0
 8013d3e:	2300      	movs	r3, #0
 8013d40:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8013d44:	f7ec fee8 	bl	8000b18 <__aeabi_dcmpeq>
 8013d48:	b9d8      	cbnz	r0, 8013d82 <_printf_float+0x432>
 8013d4a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8013d4e:	f108 0201 	add.w	r2, r8, #1
 8013d52:	4631      	mov	r1, r6
 8013d54:	4628      	mov	r0, r5
 8013d56:	47b8      	blx	r7
 8013d58:	3001      	adds	r0, #1
 8013d5a:	d10e      	bne.n	8013d7a <_printf_float+0x42a>
 8013d5c:	e657      	b.n	8013a0e <_printf_float+0xbe>
 8013d5e:	2301      	movs	r3, #1
 8013d60:	4652      	mov	r2, sl
 8013d62:	4631      	mov	r1, r6
 8013d64:	4628      	mov	r0, r5
 8013d66:	47b8      	blx	r7
 8013d68:	3001      	adds	r0, #1
 8013d6a:	f43f ae50 	beq.w	8013a0e <_printf_float+0xbe>
 8013d6e:	f108 0801 	add.w	r8, r8, #1
 8013d72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013d74:	3b01      	subs	r3, #1
 8013d76:	4543      	cmp	r3, r8
 8013d78:	dcf1      	bgt.n	8013d5e <_printf_float+0x40e>
 8013d7a:	464b      	mov	r3, r9
 8013d7c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8013d80:	e6da      	b.n	8013b38 <_printf_float+0x1e8>
 8013d82:	f04f 0800 	mov.w	r8, #0
 8013d86:	f104 0a1a 	add.w	sl, r4, #26
 8013d8a:	e7f2      	b.n	8013d72 <_printf_float+0x422>
 8013d8c:	2301      	movs	r3, #1
 8013d8e:	4642      	mov	r2, r8
 8013d90:	e7df      	b.n	8013d52 <_printf_float+0x402>
 8013d92:	2301      	movs	r3, #1
 8013d94:	464a      	mov	r2, r9
 8013d96:	4631      	mov	r1, r6
 8013d98:	4628      	mov	r0, r5
 8013d9a:	47b8      	blx	r7
 8013d9c:	3001      	adds	r0, #1
 8013d9e:	f43f ae36 	beq.w	8013a0e <_printf_float+0xbe>
 8013da2:	f108 0801 	add.w	r8, r8, #1
 8013da6:	68e3      	ldr	r3, [r4, #12]
 8013da8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8013daa:	1a5b      	subs	r3, r3, r1
 8013dac:	4543      	cmp	r3, r8
 8013dae:	dcf0      	bgt.n	8013d92 <_printf_float+0x442>
 8013db0:	e6f8      	b.n	8013ba4 <_printf_float+0x254>
 8013db2:	f04f 0800 	mov.w	r8, #0
 8013db6:	f104 0919 	add.w	r9, r4, #25
 8013dba:	e7f4      	b.n	8013da6 <_printf_float+0x456>

08013dbc <_printf_common>:
 8013dbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013dc0:	4616      	mov	r6, r2
 8013dc2:	4699      	mov	r9, r3
 8013dc4:	688a      	ldr	r2, [r1, #8]
 8013dc6:	690b      	ldr	r3, [r1, #16]
 8013dc8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013dcc:	4293      	cmp	r3, r2
 8013dce:	bfb8      	it	lt
 8013dd0:	4613      	movlt	r3, r2
 8013dd2:	6033      	str	r3, [r6, #0]
 8013dd4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013dd8:	4607      	mov	r7, r0
 8013dda:	460c      	mov	r4, r1
 8013ddc:	b10a      	cbz	r2, 8013de2 <_printf_common+0x26>
 8013dde:	3301      	adds	r3, #1
 8013de0:	6033      	str	r3, [r6, #0]
 8013de2:	6823      	ldr	r3, [r4, #0]
 8013de4:	0699      	lsls	r1, r3, #26
 8013de6:	bf42      	ittt	mi
 8013de8:	6833      	ldrmi	r3, [r6, #0]
 8013dea:	3302      	addmi	r3, #2
 8013dec:	6033      	strmi	r3, [r6, #0]
 8013dee:	6825      	ldr	r5, [r4, #0]
 8013df0:	f015 0506 	ands.w	r5, r5, #6
 8013df4:	d106      	bne.n	8013e04 <_printf_common+0x48>
 8013df6:	f104 0a19 	add.w	sl, r4, #25
 8013dfa:	68e3      	ldr	r3, [r4, #12]
 8013dfc:	6832      	ldr	r2, [r6, #0]
 8013dfe:	1a9b      	subs	r3, r3, r2
 8013e00:	42ab      	cmp	r3, r5
 8013e02:	dc26      	bgt.n	8013e52 <_printf_common+0x96>
 8013e04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8013e08:	1e13      	subs	r3, r2, #0
 8013e0a:	6822      	ldr	r2, [r4, #0]
 8013e0c:	bf18      	it	ne
 8013e0e:	2301      	movne	r3, #1
 8013e10:	0692      	lsls	r2, r2, #26
 8013e12:	d42b      	bmi.n	8013e6c <_printf_common+0xb0>
 8013e14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013e18:	4649      	mov	r1, r9
 8013e1a:	4638      	mov	r0, r7
 8013e1c:	47c0      	blx	r8
 8013e1e:	3001      	adds	r0, #1
 8013e20:	d01e      	beq.n	8013e60 <_printf_common+0xa4>
 8013e22:	6823      	ldr	r3, [r4, #0]
 8013e24:	6922      	ldr	r2, [r4, #16]
 8013e26:	f003 0306 	and.w	r3, r3, #6
 8013e2a:	2b04      	cmp	r3, #4
 8013e2c:	bf02      	ittt	eq
 8013e2e:	68e5      	ldreq	r5, [r4, #12]
 8013e30:	6833      	ldreq	r3, [r6, #0]
 8013e32:	1aed      	subeq	r5, r5, r3
 8013e34:	68a3      	ldr	r3, [r4, #8]
 8013e36:	bf0c      	ite	eq
 8013e38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013e3c:	2500      	movne	r5, #0
 8013e3e:	4293      	cmp	r3, r2
 8013e40:	bfc4      	itt	gt
 8013e42:	1a9b      	subgt	r3, r3, r2
 8013e44:	18ed      	addgt	r5, r5, r3
 8013e46:	2600      	movs	r6, #0
 8013e48:	341a      	adds	r4, #26
 8013e4a:	42b5      	cmp	r5, r6
 8013e4c:	d11a      	bne.n	8013e84 <_printf_common+0xc8>
 8013e4e:	2000      	movs	r0, #0
 8013e50:	e008      	b.n	8013e64 <_printf_common+0xa8>
 8013e52:	2301      	movs	r3, #1
 8013e54:	4652      	mov	r2, sl
 8013e56:	4649      	mov	r1, r9
 8013e58:	4638      	mov	r0, r7
 8013e5a:	47c0      	blx	r8
 8013e5c:	3001      	adds	r0, #1
 8013e5e:	d103      	bne.n	8013e68 <_printf_common+0xac>
 8013e60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013e64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e68:	3501      	adds	r5, #1
 8013e6a:	e7c6      	b.n	8013dfa <_printf_common+0x3e>
 8013e6c:	18e1      	adds	r1, r4, r3
 8013e6e:	1c5a      	adds	r2, r3, #1
 8013e70:	2030      	movs	r0, #48	; 0x30
 8013e72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013e76:	4422      	add	r2, r4
 8013e78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013e7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013e80:	3302      	adds	r3, #2
 8013e82:	e7c7      	b.n	8013e14 <_printf_common+0x58>
 8013e84:	2301      	movs	r3, #1
 8013e86:	4622      	mov	r2, r4
 8013e88:	4649      	mov	r1, r9
 8013e8a:	4638      	mov	r0, r7
 8013e8c:	47c0      	blx	r8
 8013e8e:	3001      	adds	r0, #1
 8013e90:	d0e6      	beq.n	8013e60 <_printf_common+0xa4>
 8013e92:	3601      	adds	r6, #1
 8013e94:	e7d9      	b.n	8013e4a <_printf_common+0x8e>
	...

08013e98 <_printf_i>:
 8013e98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013e9c:	7e0f      	ldrb	r7, [r1, #24]
 8013e9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8013ea0:	2f78      	cmp	r7, #120	; 0x78
 8013ea2:	4691      	mov	r9, r2
 8013ea4:	4680      	mov	r8, r0
 8013ea6:	460c      	mov	r4, r1
 8013ea8:	469a      	mov	sl, r3
 8013eaa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8013eae:	d807      	bhi.n	8013ec0 <_printf_i+0x28>
 8013eb0:	2f62      	cmp	r7, #98	; 0x62
 8013eb2:	d80a      	bhi.n	8013eca <_printf_i+0x32>
 8013eb4:	2f00      	cmp	r7, #0
 8013eb6:	f000 80d4 	beq.w	8014062 <_printf_i+0x1ca>
 8013eba:	2f58      	cmp	r7, #88	; 0x58
 8013ebc:	f000 80c0 	beq.w	8014040 <_printf_i+0x1a8>
 8013ec0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013ec4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8013ec8:	e03a      	b.n	8013f40 <_printf_i+0xa8>
 8013eca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8013ece:	2b15      	cmp	r3, #21
 8013ed0:	d8f6      	bhi.n	8013ec0 <_printf_i+0x28>
 8013ed2:	a101      	add	r1, pc, #4	; (adr r1, 8013ed8 <_printf_i+0x40>)
 8013ed4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013ed8:	08013f31 	.word	0x08013f31
 8013edc:	08013f45 	.word	0x08013f45
 8013ee0:	08013ec1 	.word	0x08013ec1
 8013ee4:	08013ec1 	.word	0x08013ec1
 8013ee8:	08013ec1 	.word	0x08013ec1
 8013eec:	08013ec1 	.word	0x08013ec1
 8013ef0:	08013f45 	.word	0x08013f45
 8013ef4:	08013ec1 	.word	0x08013ec1
 8013ef8:	08013ec1 	.word	0x08013ec1
 8013efc:	08013ec1 	.word	0x08013ec1
 8013f00:	08013ec1 	.word	0x08013ec1
 8013f04:	08014049 	.word	0x08014049
 8013f08:	08013f71 	.word	0x08013f71
 8013f0c:	08014003 	.word	0x08014003
 8013f10:	08013ec1 	.word	0x08013ec1
 8013f14:	08013ec1 	.word	0x08013ec1
 8013f18:	0801406b 	.word	0x0801406b
 8013f1c:	08013ec1 	.word	0x08013ec1
 8013f20:	08013f71 	.word	0x08013f71
 8013f24:	08013ec1 	.word	0x08013ec1
 8013f28:	08013ec1 	.word	0x08013ec1
 8013f2c:	0801400b 	.word	0x0801400b
 8013f30:	682b      	ldr	r3, [r5, #0]
 8013f32:	1d1a      	adds	r2, r3, #4
 8013f34:	681b      	ldr	r3, [r3, #0]
 8013f36:	602a      	str	r2, [r5, #0]
 8013f38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013f3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013f40:	2301      	movs	r3, #1
 8013f42:	e09f      	b.n	8014084 <_printf_i+0x1ec>
 8013f44:	6820      	ldr	r0, [r4, #0]
 8013f46:	682b      	ldr	r3, [r5, #0]
 8013f48:	0607      	lsls	r7, r0, #24
 8013f4a:	f103 0104 	add.w	r1, r3, #4
 8013f4e:	6029      	str	r1, [r5, #0]
 8013f50:	d501      	bpl.n	8013f56 <_printf_i+0xbe>
 8013f52:	681e      	ldr	r6, [r3, #0]
 8013f54:	e003      	b.n	8013f5e <_printf_i+0xc6>
 8013f56:	0646      	lsls	r6, r0, #25
 8013f58:	d5fb      	bpl.n	8013f52 <_printf_i+0xba>
 8013f5a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8013f5e:	2e00      	cmp	r6, #0
 8013f60:	da03      	bge.n	8013f6a <_printf_i+0xd2>
 8013f62:	232d      	movs	r3, #45	; 0x2d
 8013f64:	4276      	negs	r6, r6
 8013f66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013f6a:	485a      	ldr	r0, [pc, #360]	; (80140d4 <_printf_i+0x23c>)
 8013f6c:	230a      	movs	r3, #10
 8013f6e:	e012      	b.n	8013f96 <_printf_i+0xfe>
 8013f70:	682b      	ldr	r3, [r5, #0]
 8013f72:	6820      	ldr	r0, [r4, #0]
 8013f74:	1d19      	adds	r1, r3, #4
 8013f76:	6029      	str	r1, [r5, #0]
 8013f78:	0605      	lsls	r5, r0, #24
 8013f7a:	d501      	bpl.n	8013f80 <_printf_i+0xe8>
 8013f7c:	681e      	ldr	r6, [r3, #0]
 8013f7e:	e002      	b.n	8013f86 <_printf_i+0xee>
 8013f80:	0641      	lsls	r1, r0, #25
 8013f82:	d5fb      	bpl.n	8013f7c <_printf_i+0xe4>
 8013f84:	881e      	ldrh	r6, [r3, #0]
 8013f86:	4853      	ldr	r0, [pc, #332]	; (80140d4 <_printf_i+0x23c>)
 8013f88:	2f6f      	cmp	r7, #111	; 0x6f
 8013f8a:	bf0c      	ite	eq
 8013f8c:	2308      	moveq	r3, #8
 8013f8e:	230a      	movne	r3, #10
 8013f90:	2100      	movs	r1, #0
 8013f92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013f96:	6865      	ldr	r5, [r4, #4]
 8013f98:	60a5      	str	r5, [r4, #8]
 8013f9a:	2d00      	cmp	r5, #0
 8013f9c:	bfa2      	ittt	ge
 8013f9e:	6821      	ldrge	r1, [r4, #0]
 8013fa0:	f021 0104 	bicge.w	r1, r1, #4
 8013fa4:	6021      	strge	r1, [r4, #0]
 8013fa6:	b90e      	cbnz	r6, 8013fac <_printf_i+0x114>
 8013fa8:	2d00      	cmp	r5, #0
 8013faa:	d04b      	beq.n	8014044 <_printf_i+0x1ac>
 8013fac:	4615      	mov	r5, r2
 8013fae:	fbb6 f1f3 	udiv	r1, r6, r3
 8013fb2:	fb03 6711 	mls	r7, r3, r1, r6
 8013fb6:	5dc7      	ldrb	r7, [r0, r7]
 8013fb8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8013fbc:	4637      	mov	r7, r6
 8013fbe:	42bb      	cmp	r3, r7
 8013fc0:	460e      	mov	r6, r1
 8013fc2:	d9f4      	bls.n	8013fae <_printf_i+0x116>
 8013fc4:	2b08      	cmp	r3, #8
 8013fc6:	d10b      	bne.n	8013fe0 <_printf_i+0x148>
 8013fc8:	6823      	ldr	r3, [r4, #0]
 8013fca:	07de      	lsls	r6, r3, #31
 8013fcc:	d508      	bpl.n	8013fe0 <_printf_i+0x148>
 8013fce:	6923      	ldr	r3, [r4, #16]
 8013fd0:	6861      	ldr	r1, [r4, #4]
 8013fd2:	4299      	cmp	r1, r3
 8013fd4:	bfde      	ittt	le
 8013fd6:	2330      	movle	r3, #48	; 0x30
 8013fd8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013fdc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8013fe0:	1b52      	subs	r2, r2, r5
 8013fe2:	6122      	str	r2, [r4, #16]
 8013fe4:	f8cd a000 	str.w	sl, [sp]
 8013fe8:	464b      	mov	r3, r9
 8013fea:	aa03      	add	r2, sp, #12
 8013fec:	4621      	mov	r1, r4
 8013fee:	4640      	mov	r0, r8
 8013ff0:	f7ff fee4 	bl	8013dbc <_printf_common>
 8013ff4:	3001      	adds	r0, #1
 8013ff6:	d14a      	bne.n	801408e <_printf_i+0x1f6>
 8013ff8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013ffc:	b004      	add	sp, #16
 8013ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014002:	6823      	ldr	r3, [r4, #0]
 8014004:	f043 0320 	orr.w	r3, r3, #32
 8014008:	6023      	str	r3, [r4, #0]
 801400a:	4833      	ldr	r0, [pc, #204]	; (80140d8 <_printf_i+0x240>)
 801400c:	2778      	movs	r7, #120	; 0x78
 801400e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8014012:	6823      	ldr	r3, [r4, #0]
 8014014:	6829      	ldr	r1, [r5, #0]
 8014016:	061f      	lsls	r7, r3, #24
 8014018:	f851 6b04 	ldr.w	r6, [r1], #4
 801401c:	d402      	bmi.n	8014024 <_printf_i+0x18c>
 801401e:	065f      	lsls	r7, r3, #25
 8014020:	bf48      	it	mi
 8014022:	b2b6      	uxthmi	r6, r6
 8014024:	07df      	lsls	r7, r3, #31
 8014026:	bf48      	it	mi
 8014028:	f043 0320 	orrmi.w	r3, r3, #32
 801402c:	6029      	str	r1, [r5, #0]
 801402e:	bf48      	it	mi
 8014030:	6023      	strmi	r3, [r4, #0]
 8014032:	b91e      	cbnz	r6, 801403c <_printf_i+0x1a4>
 8014034:	6823      	ldr	r3, [r4, #0]
 8014036:	f023 0320 	bic.w	r3, r3, #32
 801403a:	6023      	str	r3, [r4, #0]
 801403c:	2310      	movs	r3, #16
 801403e:	e7a7      	b.n	8013f90 <_printf_i+0xf8>
 8014040:	4824      	ldr	r0, [pc, #144]	; (80140d4 <_printf_i+0x23c>)
 8014042:	e7e4      	b.n	801400e <_printf_i+0x176>
 8014044:	4615      	mov	r5, r2
 8014046:	e7bd      	b.n	8013fc4 <_printf_i+0x12c>
 8014048:	682b      	ldr	r3, [r5, #0]
 801404a:	6826      	ldr	r6, [r4, #0]
 801404c:	6961      	ldr	r1, [r4, #20]
 801404e:	1d18      	adds	r0, r3, #4
 8014050:	6028      	str	r0, [r5, #0]
 8014052:	0635      	lsls	r5, r6, #24
 8014054:	681b      	ldr	r3, [r3, #0]
 8014056:	d501      	bpl.n	801405c <_printf_i+0x1c4>
 8014058:	6019      	str	r1, [r3, #0]
 801405a:	e002      	b.n	8014062 <_printf_i+0x1ca>
 801405c:	0670      	lsls	r0, r6, #25
 801405e:	d5fb      	bpl.n	8014058 <_printf_i+0x1c0>
 8014060:	8019      	strh	r1, [r3, #0]
 8014062:	2300      	movs	r3, #0
 8014064:	6123      	str	r3, [r4, #16]
 8014066:	4615      	mov	r5, r2
 8014068:	e7bc      	b.n	8013fe4 <_printf_i+0x14c>
 801406a:	682b      	ldr	r3, [r5, #0]
 801406c:	1d1a      	adds	r2, r3, #4
 801406e:	602a      	str	r2, [r5, #0]
 8014070:	681d      	ldr	r5, [r3, #0]
 8014072:	6862      	ldr	r2, [r4, #4]
 8014074:	2100      	movs	r1, #0
 8014076:	4628      	mov	r0, r5
 8014078:	f7ec f8d2 	bl	8000220 <memchr>
 801407c:	b108      	cbz	r0, 8014082 <_printf_i+0x1ea>
 801407e:	1b40      	subs	r0, r0, r5
 8014080:	6060      	str	r0, [r4, #4]
 8014082:	6863      	ldr	r3, [r4, #4]
 8014084:	6123      	str	r3, [r4, #16]
 8014086:	2300      	movs	r3, #0
 8014088:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801408c:	e7aa      	b.n	8013fe4 <_printf_i+0x14c>
 801408e:	6923      	ldr	r3, [r4, #16]
 8014090:	462a      	mov	r2, r5
 8014092:	4649      	mov	r1, r9
 8014094:	4640      	mov	r0, r8
 8014096:	47d0      	blx	sl
 8014098:	3001      	adds	r0, #1
 801409a:	d0ad      	beq.n	8013ff8 <_printf_i+0x160>
 801409c:	6823      	ldr	r3, [r4, #0]
 801409e:	079b      	lsls	r3, r3, #30
 80140a0:	d413      	bmi.n	80140ca <_printf_i+0x232>
 80140a2:	68e0      	ldr	r0, [r4, #12]
 80140a4:	9b03      	ldr	r3, [sp, #12]
 80140a6:	4298      	cmp	r0, r3
 80140a8:	bfb8      	it	lt
 80140aa:	4618      	movlt	r0, r3
 80140ac:	e7a6      	b.n	8013ffc <_printf_i+0x164>
 80140ae:	2301      	movs	r3, #1
 80140b0:	4632      	mov	r2, r6
 80140b2:	4649      	mov	r1, r9
 80140b4:	4640      	mov	r0, r8
 80140b6:	47d0      	blx	sl
 80140b8:	3001      	adds	r0, #1
 80140ba:	d09d      	beq.n	8013ff8 <_printf_i+0x160>
 80140bc:	3501      	adds	r5, #1
 80140be:	68e3      	ldr	r3, [r4, #12]
 80140c0:	9903      	ldr	r1, [sp, #12]
 80140c2:	1a5b      	subs	r3, r3, r1
 80140c4:	42ab      	cmp	r3, r5
 80140c6:	dcf2      	bgt.n	80140ae <_printf_i+0x216>
 80140c8:	e7eb      	b.n	80140a2 <_printf_i+0x20a>
 80140ca:	2500      	movs	r5, #0
 80140cc:	f104 0619 	add.w	r6, r4, #25
 80140d0:	e7f5      	b.n	80140be <_printf_i+0x226>
 80140d2:	bf00      	nop
 80140d4:	080282a2 	.word	0x080282a2
 80140d8:	080282b3 	.word	0x080282b3

080140dc <_scanf_float>:
 80140dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140e0:	b087      	sub	sp, #28
 80140e2:	4617      	mov	r7, r2
 80140e4:	9303      	str	r3, [sp, #12]
 80140e6:	688b      	ldr	r3, [r1, #8]
 80140e8:	1e5a      	subs	r2, r3, #1
 80140ea:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80140ee:	bf83      	ittte	hi
 80140f0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80140f4:	195b      	addhi	r3, r3, r5
 80140f6:	9302      	strhi	r3, [sp, #8]
 80140f8:	2300      	movls	r3, #0
 80140fa:	bf86      	itte	hi
 80140fc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8014100:	608b      	strhi	r3, [r1, #8]
 8014102:	9302      	strls	r3, [sp, #8]
 8014104:	680b      	ldr	r3, [r1, #0]
 8014106:	468b      	mov	fp, r1
 8014108:	2500      	movs	r5, #0
 801410a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801410e:	f84b 3b1c 	str.w	r3, [fp], #28
 8014112:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8014116:	4680      	mov	r8, r0
 8014118:	460c      	mov	r4, r1
 801411a:	465e      	mov	r6, fp
 801411c:	46aa      	mov	sl, r5
 801411e:	46a9      	mov	r9, r5
 8014120:	9501      	str	r5, [sp, #4]
 8014122:	68a2      	ldr	r2, [r4, #8]
 8014124:	b152      	cbz	r2, 801413c <_scanf_float+0x60>
 8014126:	683b      	ldr	r3, [r7, #0]
 8014128:	781b      	ldrb	r3, [r3, #0]
 801412a:	2b4e      	cmp	r3, #78	; 0x4e
 801412c:	d864      	bhi.n	80141f8 <_scanf_float+0x11c>
 801412e:	2b40      	cmp	r3, #64	; 0x40
 8014130:	d83c      	bhi.n	80141ac <_scanf_float+0xd0>
 8014132:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8014136:	b2c8      	uxtb	r0, r1
 8014138:	280e      	cmp	r0, #14
 801413a:	d93a      	bls.n	80141b2 <_scanf_float+0xd6>
 801413c:	f1b9 0f00 	cmp.w	r9, #0
 8014140:	d003      	beq.n	801414a <_scanf_float+0x6e>
 8014142:	6823      	ldr	r3, [r4, #0]
 8014144:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014148:	6023      	str	r3, [r4, #0]
 801414a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801414e:	f1ba 0f01 	cmp.w	sl, #1
 8014152:	f200 8113 	bhi.w	801437c <_scanf_float+0x2a0>
 8014156:	455e      	cmp	r6, fp
 8014158:	f200 8105 	bhi.w	8014366 <_scanf_float+0x28a>
 801415c:	2501      	movs	r5, #1
 801415e:	4628      	mov	r0, r5
 8014160:	b007      	add	sp, #28
 8014162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014166:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801416a:	2a0d      	cmp	r2, #13
 801416c:	d8e6      	bhi.n	801413c <_scanf_float+0x60>
 801416e:	a101      	add	r1, pc, #4	; (adr r1, 8014174 <_scanf_float+0x98>)
 8014170:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8014174:	080142b3 	.word	0x080142b3
 8014178:	0801413d 	.word	0x0801413d
 801417c:	0801413d 	.word	0x0801413d
 8014180:	0801413d 	.word	0x0801413d
 8014184:	08014313 	.word	0x08014313
 8014188:	080142eb 	.word	0x080142eb
 801418c:	0801413d 	.word	0x0801413d
 8014190:	0801413d 	.word	0x0801413d
 8014194:	080142c1 	.word	0x080142c1
 8014198:	0801413d 	.word	0x0801413d
 801419c:	0801413d 	.word	0x0801413d
 80141a0:	0801413d 	.word	0x0801413d
 80141a4:	0801413d 	.word	0x0801413d
 80141a8:	08014279 	.word	0x08014279
 80141ac:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80141b0:	e7db      	b.n	801416a <_scanf_float+0x8e>
 80141b2:	290e      	cmp	r1, #14
 80141b4:	d8c2      	bhi.n	801413c <_scanf_float+0x60>
 80141b6:	a001      	add	r0, pc, #4	; (adr r0, 80141bc <_scanf_float+0xe0>)
 80141b8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80141bc:	0801426b 	.word	0x0801426b
 80141c0:	0801413d 	.word	0x0801413d
 80141c4:	0801426b 	.word	0x0801426b
 80141c8:	080142ff 	.word	0x080142ff
 80141cc:	0801413d 	.word	0x0801413d
 80141d0:	08014219 	.word	0x08014219
 80141d4:	08014255 	.word	0x08014255
 80141d8:	08014255 	.word	0x08014255
 80141dc:	08014255 	.word	0x08014255
 80141e0:	08014255 	.word	0x08014255
 80141e4:	08014255 	.word	0x08014255
 80141e8:	08014255 	.word	0x08014255
 80141ec:	08014255 	.word	0x08014255
 80141f0:	08014255 	.word	0x08014255
 80141f4:	08014255 	.word	0x08014255
 80141f8:	2b6e      	cmp	r3, #110	; 0x6e
 80141fa:	d809      	bhi.n	8014210 <_scanf_float+0x134>
 80141fc:	2b60      	cmp	r3, #96	; 0x60
 80141fe:	d8b2      	bhi.n	8014166 <_scanf_float+0x8a>
 8014200:	2b54      	cmp	r3, #84	; 0x54
 8014202:	d077      	beq.n	80142f4 <_scanf_float+0x218>
 8014204:	2b59      	cmp	r3, #89	; 0x59
 8014206:	d199      	bne.n	801413c <_scanf_float+0x60>
 8014208:	2d07      	cmp	r5, #7
 801420a:	d197      	bne.n	801413c <_scanf_float+0x60>
 801420c:	2508      	movs	r5, #8
 801420e:	e029      	b.n	8014264 <_scanf_float+0x188>
 8014210:	2b74      	cmp	r3, #116	; 0x74
 8014212:	d06f      	beq.n	80142f4 <_scanf_float+0x218>
 8014214:	2b79      	cmp	r3, #121	; 0x79
 8014216:	e7f6      	b.n	8014206 <_scanf_float+0x12a>
 8014218:	6821      	ldr	r1, [r4, #0]
 801421a:	05c8      	lsls	r0, r1, #23
 801421c:	d51a      	bpl.n	8014254 <_scanf_float+0x178>
 801421e:	9b02      	ldr	r3, [sp, #8]
 8014220:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8014224:	6021      	str	r1, [r4, #0]
 8014226:	f109 0901 	add.w	r9, r9, #1
 801422a:	b11b      	cbz	r3, 8014234 <_scanf_float+0x158>
 801422c:	3b01      	subs	r3, #1
 801422e:	3201      	adds	r2, #1
 8014230:	9302      	str	r3, [sp, #8]
 8014232:	60a2      	str	r2, [r4, #8]
 8014234:	68a3      	ldr	r3, [r4, #8]
 8014236:	3b01      	subs	r3, #1
 8014238:	60a3      	str	r3, [r4, #8]
 801423a:	6923      	ldr	r3, [r4, #16]
 801423c:	3301      	adds	r3, #1
 801423e:	6123      	str	r3, [r4, #16]
 8014240:	687b      	ldr	r3, [r7, #4]
 8014242:	3b01      	subs	r3, #1
 8014244:	2b00      	cmp	r3, #0
 8014246:	607b      	str	r3, [r7, #4]
 8014248:	f340 8084 	ble.w	8014354 <_scanf_float+0x278>
 801424c:	683b      	ldr	r3, [r7, #0]
 801424e:	3301      	adds	r3, #1
 8014250:	603b      	str	r3, [r7, #0]
 8014252:	e766      	b.n	8014122 <_scanf_float+0x46>
 8014254:	eb1a 0f05 	cmn.w	sl, r5
 8014258:	f47f af70 	bne.w	801413c <_scanf_float+0x60>
 801425c:	6822      	ldr	r2, [r4, #0]
 801425e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8014262:	6022      	str	r2, [r4, #0]
 8014264:	f806 3b01 	strb.w	r3, [r6], #1
 8014268:	e7e4      	b.n	8014234 <_scanf_float+0x158>
 801426a:	6822      	ldr	r2, [r4, #0]
 801426c:	0610      	lsls	r0, r2, #24
 801426e:	f57f af65 	bpl.w	801413c <_scanf_float+0x60>
 8014272:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8014276:	e7f4      	b.n	8014262 <_scanf_float+0x186>
 8014278:	f1ba 0f00 	cmp.w	sl, #0
 801427c:	d10e      	bne.n	801429c <_scanf_float+0x1c0>
 801427e:	f1b9 0f00 	cmp.w	r9, #0
 8014282:	d10e      	bne.n	80142a2 <_scanf_float+0x1c6>
 8014284:	6822      	ldr	r2, [r4, #0]
 8014286:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801428a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801428e:	d108      	bne.n	80142a2 <_scanf_float+0x1c6>
 8014290:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8014294:	6022      	str	r2, [r4, #0]
 8014296:	f04f 0a01 	mov.w	sl, #1
 801429a:	e7e3      	b.n	8014264 <_scanf_float+0x188>
 801429c:	f1ba 0f02 	cmp.w	sl, #2
 80142a0:	d055      	beq.n	801434e <_scanf_float+0x272>
 80142a2:	2d01      	cmp	r5, #1
 80142a4:	d002      	beq.n	80142ac <_scanf_float+0x1d0>
 80142a6:	2d04      	cmp	r5, #4
 80142a8:	f47f af48 	bne.w	801413c <_scanf_float+0x60>
 80142ac:	3501      	adds	r5, #1
 80142ae:	b2ed      	uxtb	r5, r5
 80142b0:	e7d8      	b.n	8014264 <_scanf_float+0x188>
 80142b2:	f1ba 0f01 	cmp.w	sl, #1
 80142b6:	f47f af41 	bne.w	801413c <_scanf_float+0x60>
 80142ba:	f04f 0a02 	mov.w	sl, #2
 80142be:	e7d1      	b.n	8014264 <_scanf_float+0x188>
 80142c0:	b97d      	cbnz	r5, 80142e2 <_scanf_float+0x206>
 80142c2:	f1b9 0f00 	cmp.w	r9, #0
 80142c6:	f47f af3c 	bne.w	8014142 <_scanf_float+0x66>
 80142ca:	6822      	ldr	r2, [r4, #0]
 80142cc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80142d0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80142d4:	f47f af39 	bne.w	801414a <_scanf_float+0x6e>
 80142d8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80142dc:	6022      	str	r2, [r4, #0]
 80142de:	2501      	movs	r5, #1
 80142e0:	e7c0      	b.n	8014264 <_scanf_float+0x188>
 80142e2:	2d03      	cmp	r5, #3
 80142e4:	d0e2      	beq.n	80142ac <_scanf_float+0x1d0>
 80142e6:	2d05      	cmp	r5, #5
 80142e8:	e7de      	b.n	80142a8 <_scanf_float+0x1cc>
 80142ea:	2d02      	cmp	r5, #2
 80142ec:	f47f af26 	bne.w	801413c <_scanf_float+0x60>
 80142f0:	2503      	movs	r5, #3
 80142f2:	e7b7      	b.n	8014264 <_scanf_float+0x188>
 80142f4:	2d06      	cmp	r5, #6
 80142f6:	f47f af21 	bne.w	801413c <_scanf_float+0x60>
 80142fa:	2507      	movs	r5, #7
 80142fc:	e7b2      	b.n	8014264 <_scanf_float+0x188>
 80142fe:	6822      	ldr	r2, [r4, #0]
 8014300:	0591      	lsls	r1, r2, #22
 8014302:	f57f af1b 	bpl.w	801413c <_scanf_float+0x60>
 8014306:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801430a:	6022      	str	r2, [r4, #0]
 801430c:	f8cd 9004 	str.w	r9, [sp, #4]
 8014310:	e7a8      	b.n	8014264 <_scanf_float+0x188>
 8014312:	6822      	ldr	r2, [r4, #0]
 8014314:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8014318:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801431c:	d006      	beq.n	801432c <_scanf_float+0x250>
 801431e:	0550      	lsls	r0, r2, #21
 8014320:	f57f af0c 	bpl.w	801413c <_scanf_float+0x60>
 8014324:	f1b9 0f00 	cmp.w	r9, #0
 8014328:	f43f af0f 	beq.w	801414a <_scanf_float+0x6e>
 801432c:	0591      	lsls	r1, r2, #22
 801432e:	bf58      	it	pl
 8014330:	9901      	ldrpl	r1, [sp, #4]
 8014332:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8014336:	bf58      	it	pl
 8014338:	eba9 0101 	subpl.w	r1, r9, r1
 801433c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8014340:	bf58      	it	pl
 8014342:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8014346:	6022      	str	r2, [r4, #0]
 8014348:	f04f 0900 	mov.w	r9, #0
 801434c:	e78a      	b.n	8014264 <_scanf_float+0x188>
 801434e:	f04f 0a03 	mov.w	sl, #3
 8014352:	e787      	b.n	8014264 <_scanf_float+0x188>
 8014354:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8014358:	4639      	mov	r1, r7
 801435a:	4640      	mov	r0, r8
 801435c:	4798      	blx	r3
 801435e:	2800      	cmp	r0, #0
 8014360:	f43f aedf 	beq.w	8014122 <_scanf_float+0x46>
 8014364:	e6ea      	b.n	801413c <_scanf_float+0x60>
 8014366:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801436a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801436e:	463a      	mov	r2, r7
 8014370:	4640      	mov	r0, r8
 8014372:	4798      	blx	r3
 8014374:	6923      	ldr	r3, [r4, #16]
 8014376:	3b01      	subs	r3, #1
 8014378:	6123      	str	r3, [r4, #16]
 801437a:	e6ec      	b.n	8014156 <_scanf_float+0x7a>
 801437c:	1e6b      	subs	r3, r5, #1
 801437e:	2b06      	cmp	r3, #6
 8014380:	d825      	bhi.n	80143ce <_scanf_float+0x2f2>
 8014382:	2d02      	cmp	r5, #2
 8014384:	d836      	bhi.n	80143f4 <_scanf_float+0x318>
 8014386:	455e      	cmp	r6, fp
 8014388:	f67f aee8 	bls.w	801415c <_scanf_float+0x80>
 801438c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014390:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014394:	463a      	mov	r2, r7
 8014396:	4640      	mov	r0, r8
 8014398:	4798      	blx	r3
 801439a:	6923      	ldr	r3, [r4, #16]
 801439c:	3b01      	subs	r3, #1
 801439e:	6123      	str	r3, [r4, #16]
 80143a0:	e7f1      	b.n	8014386 <_scanf_float+0x2aa>
 80143a2:	9802      	ldr	r0, [sp, #8]
 80143a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80143a8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80143ac:	9002      	str	r0, [sp, #8]
 80143ae:	463a      	mov	r2, r7
 80143b0:	4640      	mov	r0, r8
 80143b2:	4798      	blx	r3
 80143b4:	6923      	ldr	r3, [r4, #16]
 80143b6:	3b01      	subs	r3, #1
 80143b8:	6123      	str	r3, [r4, #16]
 80143ba:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80143be:	fa5f fa8a 	uxtb.w	sl, sl
 80143c2:	f1ba 0f02 	cmp.w	sl, #2
 80143c6:	d1ec      	bne.n	80143a2 <_scanf_float+0x2c6>
 80143c8:	3d03      	subs	r5, #3
 80143ca:	b2ed      	uxtb	r5, r5
 80143cc:	1b76      	subs	r6, r6, r5
 80143ce:	6823      	ldr	r3, [r4, #0]
 80143d0:	05da      	lsls	r2, r3, #23
 80143d2:	d52f      	bpl.n	8014434 <_scanf_float+0x358>
 80143d4:	055b      	lsls	r3, r3, #21
 80143d6:	d510      	bpl.n	80143fa <_scanf_float+0x31e>
 80143d8:	455e      	cmp	r6, fp
 80143da:	f67f aebf 	bls.w	801415c <_scanf_float+0x80>
 80143de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80143e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80143e6:	463a      	mov	r2, r7
 80143e8:	4640      	mov	r0, r8
 80143ea:	4798      	blx	r3
 80143ec:	6923      	ldr	r3, [r4, #16]
 80143ee:	3b01      	subs	r3, #1
 80143f0:	6123      	str	r3, [r4, #16]
 80143f2:	e7f1      	b.n	80143d8 <_scanf_float+0x2fc>
 80143f4:	46aa      	mov	sl, r5
 80143f6:	9602      	str	r6, [sp, #8]
 80143f8:	e7df      	b.n	80143ba <_scanf_float+0x2de>
 80143fa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80143fe:	6923      	ldr	r3, [r4, #16]
 8014400:	2965      	cmp	r1, #101	; 0x65
 8014402:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8014406:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 801440a:	6123      	str	r3, [r4, #16]
 801440c:	d00c      	beq.n	8014428 <_scanf_float+0x34c>
 801440e:	2945      	cmp	r1, #69	; 0x45
 8014410:	d00a      	beq.n	8014428 <_scanf_float+0x34c>
 8014412:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014416:	463a      	mov	r2, r7
 8014418:	4640      	mov	r0, r8
 801441a:	4798      	blx	r3
 801441c:	6923      	ldr	r3, [r4, #16]
 801441e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8014422:	3b01      	subs	r3, #1
 8014424:	1eb5      	subs	r5, r6, #2
 8014426:	6123      	str	r3, [r4, #16]
 8014428:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801442c:	463a      	mov	r2, r7
 801442e:	4640      	mov	r0, r8
 8014430:	4798      	blx	r3
 8014432:	462e      	mov	r6, r5
 8014434:	6825      	ldr	r5, [r4, #0]
 8014436:	f015 0510 	ands.w	r5, r5, #16
 801443a:	d158      	bne.n	80144ee <_scanf_float+0x412>
 801443c:	7035      	strb	r5, [r6, #0]
 801443e:	6823      	ldr	r3, [r4, #0]
 8014440:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8014444:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014448:	d11c      	bne.n	8014484 <_scanf_float+0x3a8>
 801444a:	9b01      	ldr	r3, [sp, #4]
 801444c:	454b      	cmp	r3, r9
 801444e:	eba3 0209 	sub.w	r2, r3, r9
 8014452:	d124      	bne.n	801449e <_scanf_float+0x3c2>
 8014454:	2200      	movs	r2, #0
 8014456:	4659      	mov	r1, fp
 8014458:	4640      	mov	r0, r8
 801445a:	f002 fcc9 	bl	8016df0 <_strtod_r>
 801445e:	9b03      	ldr	r3, [sp, #12]
 8014460:	6821      	ldr	r1, [r4, #0]
 8014462:	681b      	ldr	r3, [r3, #0]
 8014464:	f011 0f02 	tst.w	r1, #2
 8014468:	ec57 6b10 	vmov	r6, r7, d0
 801446c:	f103 0204 	add.w	r2, r3, #4
 8014470:	d020      	beq.n	80144b4 <_scanf_float+0x3d8>
 8014472:	9903      	ldr	r1, [sp, #12]
 8014474:	600a      	str	r2, [r1, #0]
 8014476:	681b      	ldr	r3, [r3, #0]
 8014478:	e9c3 6700 	strd	r6, r7, [r3]
 801447c:	68e3      	ldr	r3, [r4, #12]
 801447e:	3301      	adds	r3, #1
 8014480:	60e3      	str	r3, [r4, #12]
 8014482:	e66c      	b.n	801415e <_scanf_float+0x82>
 8014484:	9b04      	ldr	r3, [sp, #16]
 8014486:	2b00      	cmp	r3, #0
 8014488:	d0e4      	beq.n	8014454 <_scanf_float+0x378>
 801448a:	9905      	ldr	r1, [sp, #20]
 801448c:	230a      	movs	r3, #10
 801448e:	462a      	mov	r2, r5
 8014490:	3101      	adds	r1, #1
 8014492:	4640      	mov	r0, r8
 8014494:	f002 fd34 	bl	8016f00 <_strtol_r>
 8014498:	9b04      	ldr	r3, [sp, #16]
 801449a:	9e05      	ldr	r6, [sp, #20]
 801449c:	1ac2      	subs	r2, r0, r3
 801449e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80144a2:	429e      	cmp	r6, r3
 80144a4:	bf28      	it	cs
 80144a6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80144aa:	4912      	ldr	r1, [pc, #72]	; (80144f4 <_scanf_float+0x418>)
 80144ac:	4630      	mov	r0, r6
 80144ae:	f000 f983 	bl	80147b8 <siprintf>
 80144b2:	e7cf      	b.n	8014454 <_scanf_float+0x378>
 80144b4:	f011 0f04 	tst.w	r1, #4
 80144b8:	9903      	ldr	r1, [sp, #12]
 80144ba:	600a      	str	r2, [r1, #0]
 80144bc:	d1db      	bne.n	8014476 <_scanf_float+0x39a>
 80144be:	f8d3 8000 	ldr.w	r8, [r3]
 80144c2:	ee10 2a10 	vmov	r2, s0
 80144c6:	ee10 0a10 	vmov	r0, s0
 80144ca:	463b      	mov	r3, r7
 80144cc:	4639      	mov	r1, r7
 80144ce:	f7ec fb55 	bl	8000b7c <__aeabi_dcmpun>
 80144d2:	b128      	cbz	r0, 80144e0 <_scanf_float+0x404>
 80144d4:	4808      	ldr	r0, [pc, #32]	; (80144f8 <_scanf_float+0x41c>)
 80144d6:	f000 fa51 	bl	801497c <nanf>
 80144da:	ed88 0a00 	vstr	s0, [r8]
 80144de:	e7cd      	b.n	801447c <_scanf_float+0x3a0>
 80144e0:	4630      	mov	r0, r6
 80144e2:	4639      	mov	r1, r7
 80144e4:	f7ec fba8 	bl	8000c38 <__aeabi_d2f>
 80144e8:	f8c8 0000 	str.w	r0, [r8]
 80144ec:	e7c6      	b.n	801447c <_scanf_float+0x3a0>
 80144ee:	2500      	movs	r5, #0
 80144f0:	e635      	b.n	801415e <_scanf_float+0x82>
 80144f2:	bf00      	nop
 80144f4:	080282c4 	.word	0x080282c4
 80144f8:	08028655 	.word	0x08028655

080144fc <std>:
 80144fc:	2300      	movs	r3, #0
 80144fe:	b510      	push	{r4, lr}
 8014500:	4604      	mov	r4, r0
 8014502:	e9c0 3300 	strd	r3, r3, [r0]
 8014506:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801450a:	6083      	str	r3, [r0, #8]
 801450c:	8181      	strh	r1, [r0, #12]
 801450e:	6643      	str	r3, [r0, #100]	; 0x64
 8014510:	81c2      	strh	r2, [r0, #14]
 8014512:	6183      	str	r3, [r0, #24]
 8014514:	4619      	mov	r1, r3
 8014516:	2208      	movs	r2, #8
 8014518:	305c      	adds	r0, #92	; 0x5c
 801451a:	f000 f9b0 	bl	801487e <memset>
 801451e:	4b05      	ldr	r3, [pc, #20]	; (8014534 <std+0x38>)
 8014520:	6263      	str	r3, [r4, #36]	; 0x24
 8014522:	4b05      	ldr	r3, [pc, #20]	; (8014538 <std+0x3c>)
 8014524:	62a3      	str	r3, [r4, #40]	; 0x28
 8014526:	4b05      	ldr	r3, [pc, #20]	; (801453c <std+0x40>)
 8014528:	62e3      	str	r3, [r4, #44]	; 0x2c
 801452a:	4b05      	ldr	r3, [pc, #20]	; (8014540 <std+0x44>)
 801452c:	6224      	str	r4, [r4, #32]
 801452e:	6323      	str	r3, [r4, #48]	; 0x30
 8014530:	bd10      	pop	{r4, pc}
 8014532:	bf00      	nop
 8014534:	080147f9 	.word	0x080147f9
 8014538:	0801481b 	.word	0x0801481b
 801453c:	08014853 	.word	0x08014853
 8014540:	08014877 	.word	0x08014877

08014544 <stdio_exit_handler>:
 8014544:	4a02      	ldr	r2, [pc, #8]	; (8014550 <stdio_exit_handler+0xc>)
 8014546:	4903      	ldr	r1, [pc, #12]	; (8014554 <stdio_exit_handler+0x10>)
 8014548:	4803      	ldr	r0, [pc, #12]	; (8014558 <stdio_exit_handler+0x14>)
 801454a:	f000 b869 	b.w	8014620 <_fwalk_sglue>
 801454e:	bf00      	nop
 8014550:	20000398 	.word	0x20000398
 8014554:	08017549 	.word	0x08017549
 8014558:	200003a4 	.word	0x200003a4

0801455c <cleanup_stdio>:
 801455c:	6841      	ldr	r1, [r0, #4]
 801455e:	4b0c      	ldr	r3, [pc, #48]	; (8014590 <cleanup_stdio+0x34>)
 8014560:	4299      	cmp	r1, r3
 8014562:	b510      	push	{r4, lr}
 8014564:	4604      	mov	r4, r0
 8014566:	d001      	beq.n	801456c <cleanup_stdio+0x10>
 8014568:	f002 ffee 	bl	8017548 <_fflush_r>
 801456c:	68a1      	ldr	r1, [r4, #8]
 801456e:	4b09      	ldr	r3, [pc, #36]	; (8014594 <cleanup_stdio+0x38>)
 8014570:	4299      	cmp	r1, r3
 8014572:	d002      	beq.n	801457a <cleanup_stdio+0x1e>
 8014574:	4620      	mov	r0, r4
 8014576:	f002 ffe7 	bl	8017548 <_fflush_r>
 801457a:	68e1      	ldr	r1, [r4, #12]
 801457c:	4b06      	ldr	r3, [pc, #24]	; (8014598 <cleanup_stdio+0x3c>)
 801457e:	4299      	cmp	r1, r3
 8014580:	d004      	beq.n	801458c <cleanup_stdio+0x30>
 8014582:	4620      	mov	r0, r4
 8014584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014588:	f002 bfde 	b.w	8017548 <_fflush_r>
 801458c:	bd10      	pop	{r4, pc}
 801458e:	bf00      	nop
 8014590:	200033c0 	.word	0x200033c0
 8014594:	20003428 	.word	0x20003428
 8014598:	20003490 	.word	0x20003490

0801459c <global_stdio_init.part.0>:
 801459c:	b510      	push	{r4, lr}
 801459e:	4b0b      	ldr	r3, [pc, #44]	; (80145cc <global_stdio_init.part.0+0x30>)
 80145a0:	4c0b      	ldr	r4, [pc, #44]	; (80145d0 <global_stdio_init.part.0+0x34>)
 80145a2:	4a0c      	ldr	r2, [pc, #48]	; (80145d4 <global_stdio_init.part.0+0x38>)
 80145a4:	601a      	str	r2, [r3, #0]
 80145a6:	4620      	mov	r0, r4
 80145a8:	2200      	movs	r2, #0
 80145aa:	2104      	movs	r1, #4
 80145ac:	f7ff ffa6 	bl	80144fc <std>
 80145b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80145b4:	2201      	movs	r2, #1
 80145b6:	2109      	movs	r1, #9
 80145b8:	f7ff ffa0 	bl	80144fc <std>
 80145bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80145c0:	2202      	movs	r2, #2
 80145c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80145c6:	2112      	movs	r1, #18
 80145c8:	f7ff bf98 	b.w	80144fc <std>
 80145cc:	200034f8 	.word	0x200034f8
 80145d0:	200033c0 	.word	0x200033c0
 80145d4:	08014545 	.word	0x08014545

080145d8 <__sfp_lock_acquire>:
 80145d8:	4801      	ldr	r0, [pc, #4]	; (80145e0 <__sfp_lock_acquire+0x8>)
 80145da:	f000 b9cd 	b.w	8014978 <__retarget_lock_acquire_recursive>
 80145de:	bf00      	nop
 80145e0:	20003501 	.word	0x20003501

080145e4 <__sfp_lock_release>:
 80145e4:	4801      	ldr	r0, [pc, #4]	; (80145ec <__sfp_lock_release+0x8>)
 80145e6:	f000 b9c8 	b.w	801497a <__retarget_lock_release_recursive>
 80145ea:	bf00      	nop
 80145ec:	20003501 	.word	0x20003501

080145f0 <__sinit>:
 80145f0:	b510      	push	{r4, lr}
 80145f2:	4604      	mov	r4, r0
 80145f4:	f7ff fff0 	bl	80145d8 <__sfp_lock_acquire>
 80145f8:	6a23      	ldr	r3, [r4, #32]
 80145fa:	b11b      	cbz	r3, 8014604 <__sinit+0x14>
 80145fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014600:	f7ff bff0 	b.w	80145e4 <__sfp_lock_release>
 8014604:	4b04      	ldr	r3, [pc, #16]	; (8014618 <__sinit+0x28>)
 8014606:	6223      	str	r3, [r4, #32]
 8014608:	4b04      	ldr	r3, [pc, #16]	; (801461c <__sinit+0x2c>)
 801460a:	681b      	ldr	r3, [r3, #0]
 801460c:	2b00      	cmp	r3, #0
 801460e:	d1f5      	bne.n	80145fc <__sinit+0xc>
 8014610:	f7ff ffc4 	bl	801459c <global_stdio_init.part.0>
 8014614:	e7f2      	b.n	80145fc <__sinit+0xc>
 8014616:	bf00      	nop
 8014618:	0801455d 	.word	0x0801455d
 801461c:	200034f8 	.word	0x200034f8

08014620 <_fwalk_sglue>:
 8014620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014624:	4607      	mov	r7, r0
 8014626:	4688      	mov	r8, r1
 8014628:	4614      	mov	r4, r2
 801462a:	2600      	movs	r6, #0
 801462c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014630:	f1b9 0901 	subs.w	r9, r9, #1
 8014634:	d505      	bpl.n	8014642 <_fwalk_sglue+0x22>
 8014636:	6824      	ldr	r4, [r4, #0]
 8014638:	2c00      	cmp	r4, #0
 801463a:	d1f7      	bne.n	801462c <_fwalk_sglue+0xc>
 801463c:	4630      	mov	r0, r6
 801463e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014642:	89ab      	ldrh	r3, [r5, #12]
 8014644:	2b01      	cmp	r3, #1
 8014646:	d907      	bls.n	8014658 <_fwalk_sglue+0x38>
 8014648:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801464c:	3301      	adds	r3, #1
 801464e:	d003      	beq.n	8014658 <_fwalk_sglue+0x38>
 8014650:	4629      	mov	r1, r5
 8014652:	4638      	mov	r0, r7
 8014654:	47c0      	blx	r8
 8014656:	4306      	orrs	r6, r0
 8014658:	3568      	adds	r5, #104	; 0x68
 801465a:	e7e9      	b.n	8014630 <_fwalk_sglue+0x10>

0801465c <setvbuf>:
 801465c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014660:	461d      	mov	r5, r3
 8014662:	4b54      	ldr	r3, [pc, #336]	; (80147b4 <setvbuf+0x158>)
 8014664:	681f      	ldr	r7, [r3, #0]
 8014666:	4604      	mov	r4, r0
 8014668:	460e      	mov	r6, r1
 801466a:	4690      	mov	r8, r2
 801466c:	b127      	cbz	r7, 8014678 <setvbuf+0x1c>
 801466e:	6a3b      	ldr	r3, [r7, #32]
 8014670:	b913      	cbnz	r3, 8014678 <setvbuf+0x1c>
 8014672:	4638      	mov	r0, r7
 8014674:	f7ff ffbc 	bl	80145f0 <__sinit>
 8014678:	f1b8 0f02 	cmp.w	r8, #2
 801467c:	d006      	beq.n	801468c <setvbuf+0x30>
 801467e:	f1b8 0f01 	cmp.w	r8, #1
 8014682:	f200 8094 	bhi.w	80147ae <setvbuf+0x152>
 8014686:	2d00      	cmp	r5, #0
 8014688:	f2c0 8091 	blt.w	80147ae <setvbuf+0x152>
 801468c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801468e:	07da      	lsls	r2, r3, #31
 8014690:	d405      	bmi.n	801469e <setvbuf+0x42>
 8014692:	89a3      	ldrh	r3, [r4, #12]
 8014694:	059b      	lsls	r3, r3, #22
 8014696:	d402      	bmi.n	801469e <setvbuf+0x42>
 8014698:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801469a:	f000 f96d 	bl	8014978 <__retarget_lock_acquire_recursive>
 801469e:	4621      	mov	r1, r4
 80146a0:	4638      	mov	r0, r7
 80146a2:	f002 ff51 	bl	8017548 <_fflush_r>
 80146a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80146a8:	b141      	cbz	r1, 80146bc <setvbuf+0x60>
 80146aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80146ae:	4299      	cmp	r1, r3
 80146b0:	d002      	beq.n	80146b8 <setvbuf+0x5c>
 80146b2:	4638      	mov	r0, r7
 80146b4:	f000 ffe2 	bl	801567c <_free_r>
 80146b8:	2300      	movs	r3, #0
 80146ba:	6363      	str	r3, [r4, #52]	; 0x34
 80146bc:	2300      	movs	r3, #0
 80146be:	61a3      	str	r3, [r4, #24]
 80146c0:	6063      	str	r3, [r4, #4]
 80146c2:	89a3      	ldrh	r3, [r4, #12]
 80146c4:	0618      	lsls	r0, r3, #24
 80146c6:	d503      	bpl.n	80146d0 <setvbuf+0x74>
 80146c8:	6921      	ldr	r1, [r4, #16]
 80146ca:	4638      	mov	r0, r7
 80146cc:	f000 ffd6 	bl	801567c <_free_r>
 80146d0:	89a3      	ldrh	r3, [r4, #12]
 80146d2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80146d6:	f023 0303 	bic.w	r3, r3, #3
 80146da:	f1b8 0f02 	cmp.w	r8, #2
 80146de:	81a3      	strh	r3, [r4, #12]
 80146e0:	d05f      	beq.n	80147a2 <setvbuf+0x146>
 80146e2:	ab01      	add	r3, sp, #4
 80146e4:	466a      	mov	r2, sp
 80146e6:	4621      	mov	r1, r4
 80146e8:	4638      	mov	r0, r7
 80146ea:	f002 ff55 	bl	8017598 <__swhatbuf_r>
 80146ee:	89a3      	ldrh	r3, [r4, #12]
 80146f0:	4318      	orrs	r0, r3
 80146f2:	81a0      	strh	r0, [r4, #12]
 80146f4:	bb2d      	cbnz	r5, 8014742 <setvbuf+0xe6>
 80146f6:	9d00      	ldr	r5, [sp, #0]
 80146f8:	4628      	mov	r0, r5
 80146fa:	f001 f80b 	bl	8015714 <malloc>
 80146fe:	4606      	mov	r6, r0
 8014700:	2800      	cmp	r0, #0
 8014702:	d150      	bne.n	80147a6 <setvbuf+0x14a>
 8014704:	f8dd 9000 	ldr.w	r9, [sp]
 8014708:	45a9      	cmp	r9, r5
 801470a:	d13e      	bne.n	801478a <setvbuf+0x12e>
 801470c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8014710:	2200      	movs	r2, #0
 8014712:	60a2      	str	r2, [r4, #8]
 8014714:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8014718:	6022      	str	r2, [r4, #0]
 801471a:	6122      	str	r2, [r4, #16]
 801471c:	2201      	movs	r2, #1
 801471e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014722:	6162      	str	r2, [r4, #20]
 8014724:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014726:	f043 0302 	orr.w	r3, r3, #2
 801472a:	07d1      	lsls	r1, r2, #31
 801472c:	81a3      	strh	r3, [r4, #12]
 801472e:	d404      	bmi.n	801473a <setvbuf+0xde>
 8014730:	059b      	lsls	r3, r3, #22
 8014732:	d402      	bmi.n	801473a <setvbuf+0xde>
 8014734:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014736:	f000 f920 	bl	801497a <__retarget_lock_release_recursive>
 801473a:	4628      	mov	r0, r5
 801473c:	b003      	add	sp, #12
 801473e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014742:	2e00      	cmp	r6, #0
 8014744:	d0d8      	beq.n	80146f8 <setvbuf+0x9c>
 8014746:	6a3b      	ldr	r3, [r7, #32]
 8014748:	b913      	cbnz	r3, 8014750 <setvbuf+0xf4>
 801474a:	4638      	mov	r0, r7
 801474c:	f7ff ff50 	bl	80145f0 <__sinit>
 8014750:	f1b8 0f01 	cmp.w	r8, #1
 8014754:	bf08      	it	eq
 8014756:	89a3      	ldrheq	r3, [r4, #12]
 8014758:	6026      	str	r6, [r4, #0]
 801475a:	bf04      	itt	eq
 801475c:	f043 0301 	orreq.w	r3, r3, #1
 8014760:	81a3      	strheq	r3, [r4, #12]
 8014762:	89a3      	ldrh	r3, [r4, #12]
 8014764:	f013 0208 	ands.w	r2, r3, #8
 8014768:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801476c:	d01d      	beq.n	80147aa <setvbuf+0x14e>
 801476e:	07da      	lsls	r2, r3, #31
 8014770:	bf41      	itttt	mi
 8014772:	2200      	movmi	r2, #0
 8014774:	426d      	negmi	r5, r5
 8014776:	60a2      	strmi	r2, [r4, #8]
 8014778:	61a5      	strmi	r5, [r4, #24]
 801477a:	bf58      	it	pl
 801477c:	60a5      	strpl	r5, [r4, #8]
 801477e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8014780:	f015 0501 	ands.w	r5, r5, #1
 8014784:	d0d4      	beq.n	8014730 <setvbuf+0xd4>
 8014786:	2500      	movs	r5, #0
 8014788:	e7d7      	b.n	801473a <setvbuf+0xde>
 801478a:	4648      	mov	r0, r9
 801478c:	f000 ffc2 	bl	8015714 <malloc>
 8014790:	4606      	mov	r6, r0
 8014792:	2800      	cmp	r0, #0
 8014794:	d0ba      	beq.n	801470c <setvbuf+0xb0>
 8014796:	89a3      	ldrh	r3, [r4, #12]
 8014798:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801479c:	81a3      	strh	r3, [r4, #12]
 801479e:	464d      	mov	r5, r9
 80147a0:	e7d1      	b.n	8014746 <setvbuf+0xea>
 80147a2:	2500      	movs	r5, #0
 80147a4:	e7b4      	b.n	8014710 <setvbuf+0xb4>
 80147a6:	46a9      	mov	r9, r5
 80147a8:	e7f5      	b.n	8014796 <setvbuf+0x13a>
 80147aa:	60a2      	str	r2, [r4, #8]
 80147ac:	e7e7      	b.n	801477e <setvbuf+0x122>
 80147ae:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80147b2:	e7c2      	b.n	801473a <setvbuf+0xde>
 80147b4:	200003f0 	.word	0x200003f0

080147b8 <siprintf>:
 80147b8:	b40e      	push	{r1, r2, r3}
 80147ba:	b500      	push	{lr}
 80147bc:	b09c      	sub	sp, #112	; 0x70
 80147be:	ab1d      	add	r3, sp, #116	; 0x74
 80147c0:	9002      	str	r0, [sp, #8]
 80147c2:	9006      	str	r0, [sp, #24]
 80147c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80147c8:	4809      	ldr	r0, [pc, #36]	; (80147f0 <siprintf+0x38>)
 80147ca:	9107      	str	r1, [sp, #28]
 80147cc:	9104      	str	r1, [sp, #16]
 80147ce:	4909      	ldr	r1, [pc, #36]	; (80147f4 <siprintf+0x3c>)
 80147d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80147d4:	9105      	str	r1, [sp, #20]
 80147d6:	6800      	ldr	r0, [r0, #0]
 80147d8:	9301      	str	r3, [sp, #4]
 80147da:	a902      	add	r1, sp, #8
 80147dc:	f002 fbec 	bl	8016fb8 <_svfiprintf_r>
 80147e0:	9b02      	ldr	r3, [sp, #8]
 80147e2:	2200      	movs	r2, #0
 80147e4:	701a      	strb	r2, [r3, #0]
 80147e6:	b01c      	add	sp, #112	; 0x70
 80147e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80147ec:	b003      	add	sp, #12
 80147ee:	4770      	bx	lr
 80147f0:	200003f0 	.word	0x200003f0
 80147f4:	ffff0208 	.word	0xffff0208

080147f8 <__sread>:
 80147f8:	b510      	push	{r4, lr}
 80147fa:	460c      	mov	r4, r1
 80147fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014800:	f000 f86c 	bl	80148dc <_read_r>
 8014804:	2800      	cmp	r0, #0
 8014806:	bfab      	itete	ge
 8014808:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801480a:	89a3      	ldrhlt	r3, [r4, #12]
 801480c:	181b      	addge	r3, r3, r0
 801480e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014812:	bfac      	ite	ge
 8014814:	6563      	strge	r3, [r4, #84]	; 0x54
 8014816:	81a3      	strhlt	r3, [r4, #12]
 8014818:	bd10      	pop	{r4, pc}

0801481a <__swrite>:
 801481a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801481e:	461f      	mov	r7, r3
 8014820:	898b      	ldrh	r3, [r1, #12]
 8014822:	05db      	lsls	r3, r3, #23
 8014824:	4605      	mov	r5, r0
 8014826:	460c      	mov	r4, r1
 8014828:	4616      	mov	r6, r2
 801482a:	d505      	bpl.n	8014838 <__swrite+0x1e>
 801482c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014830:	2302      	movs	r3, #2
 8014832:	2200      	movs	r2, #0
 8014834:	f000 f840 	bl	80148b8 <_lseek_r>
 8014838:	89a3      	ldrh	r3, [r4, #12]
 801483a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801483e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014842:	81a3      	strh	r3, [r4, #12]
 8014844:	4632      	mov	r2, r6
 8014846:	463b      	mov	r3, r7
 8014848:	4628      	mov	r0, r5
 801484a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801484e:	f000 b857 	b.w	8014900 <_write_r>

08014852 <__sseek>:
 8014852:	b510      	push	{r4, lr}
 8014854:	460c      	mov	r4, r1
 8014856:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801485a:	f000 f82d 	bl	80148b8 <_lseek_r>
 801485e:	1c43      	adds	r3, r0, #1
 8014860:	89a3      	ldrh	r3, [r4, #12]
 8014862:	bf15      	itete	ne
 8014864:	6560      	strne	r0, [r4, #84]	; 0x54
 8014866:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801486a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801486e:	81a3      	strheq	r3, [r4, #12]
 8014870:	bf18      	it	ne
 8014872:	81a3      	strhne	r3, [r4, #12]
 8014874:	bd10      	pop	{r4, pc}

08014876 <__sclose>:
 8014876:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801487a:	f000 b80d 	b.w	8014898 <_close_r>

0801487e <memset>:
 801487e:	4402      	add	r2, r0
 8014880:	4603      	mov	r3, r0
 8014882:	4293      	cmp	r3, r2
 8014884:	d100      	bne.n	8014888 <memset+0xa>
 8014886:	4770      	bx	lr
 8014888:	f803 1b01 	strb.w	r1, [r3], #1
 801488c:	e7f9      	b.n	8014882 <memset+0x4>
	...

08014890 <_localeconv_r>:
 8014890:	4800      	ldr	r0, [pc, #0]	; (8014894 <_localeconv_r+0x4>)
 8014892:	4770      	bx	lr
 8014894:	200004e4 	.word	0x200004e4

08014898 <_close_r>:
 8014898:	b538      	push	{r3, r4, r5, lr}
 801489a:	4d06      	ldr	r5, [pc, #24]	; (80148b4 <_close_r+0x1c>)
 801489c:	2300      	movs	r3, #0
 801489e:	4604      	mov	r4, r0
 80148a0:	4608      	mov	r0, r1
 80148a2:	602b      	str	r3, [r5, #0]
 80148a4:	f7ee ff37 	bl	8003716 <_close>
 80148a8:	1c43      	adds	r3, r0, #1
 80148aa:	d102      	bne.n	80148b2 <_close_r+0x1a>
 80148ac:	682b      	ldr	r3, [r5, #0]
 80148ae:	b103      	cbz	r3, 80148b2 <_close_r+0x1a>
 80148b0:	6023      	str	r3, [r4, #0]
 80148b2:	bd38      	pop	{r3, r4, r5, pc}
 80148b4:	200034fc 	.word	0x200034fc

080148b8 <_lseek_r>:
 80148b8:	b538      	push	{r3, r4, r5, lr}
 80148ba:	4d07      	ldr	r5, [pc, #28]	; (80148d8 <_lseek_r+0x20>)
 80148bc:	4604      	mov	r4, r0
 80148be:	4608      	mov	r0, r1
 80148c0:	4611      	mov	r1, r2
 80148c2:	2200      	movs	r2, #0
 80148c4:	602a      	str	r2, [r5, #0]
 80148c6:	461a      	mov	r2, r3
 80148c8:	f7ee ff4c 	bl	8003764 <_lseek>
 80148cc:	1c43      	adds	r3, r0, #1
 80148ce:	d102      	bne.n	80148d6 <_lseek_r+0x1e>
 80148d0:	682b      	ldr	r3, [r5, #0]
 80148d2:	b103      	cbz	r3, 80148d6 <_lseek_r+0x1e>
 80148d4:	6023      	str	r3, [r4, #0]
 80148d6:	bd38      	pop	{r3, r4, r5, pc}
 80148d8:	200034fc 	.word	0x200034fc

080148dc <_read_r>:
 80148dc:	b538      	push	{r3, r4, r5, lr}
 80148de:	4d07      	ldr	r5, [pc, #28]	; (80148fc <_read_r+0x20>)
 80148e0:	4604      	mov	r4, r0
 80148e2:	4608      	mov	r0, r1
 80148e4:	4611      	mov	r1, r2
 80148e6:	2200      	movs	r2, #0
 80148e8:	602a      	str	r2, [r5, #0]
 80148ea:	461a      	mov	r2, r3
 80148ec:	f7ee fef6 	bl	80036dc <_read>
 80148f0:	1c43      	adds	r3, r0, #1
 80148f2:	d102      	bne.n	80148fa <_read_r+0x1e>
 80148f4:	682b      	ldr	r3, [r5, #0]
 80148f6:	b103      	cbz	r3, 80148fa <_read_r+0x1e>
 80148f8:	6023      	str	r3, [r4, #0]
 80148fa:	bd38      	pop	{r3, r4, r5, pc}
 80148fc:	200034fc 	.word	0x200034fc

08014900 <_write_r>:
 8014900:	b538      	push	{r3, r4, r5, lr}
 8014902:	4d07      	ldr	r5, [pc, #28]	; (8014920 <_write_r+0x20>)
 8014904:	4604      	mov	r4, r0
 8014906:	4608      	mov	r0, r1
 8014908:	4611      	mov	r1, r2
 801490a:	2200      	movs	r2, #0
 801490c:	602a      	str	r2, [r5, #0]
 801490e:	461a      	mov	r2, r3
 8014910:	f7fe f8f9 	bl	8012b06 <_write>
 8014914:	1c43      	adds	r3, r0, #1
 8014916:	d102      	bne.n	801491e <_write_r+0x1e>
 8014918:	682b      	ldr	r3, [r5, #0]
 801491a:	b103      	cbz	r3, 801491e <_write_r+0x1e>
 801491c:	6023      	str	r3, [r4, #0]
 801491e:	bd38      	pop	{r3, r4, r5, pc}
 8014920:	200034fc 	.word	0x200034fc

08014924 <__errno>:
 8014924:	4b01      	ldr	r3, [pc, #4]	; (801492c <__errno+0x8>)
 8014926:	6818      	ldr	r0, [r3, #0]
 8014928:	4770      	bx	lr
 801492a:	bf00      	nop
 801492c:	200003f0 	.word	0x200003f0

08014930 <__libc_init_array>:
 8014930:	b570      	push	{r4, r5, r6, lr}
 8014932:	4d0d      	ldr	r5, [pc, #52]	; (8014968 <__libc_init_array+0x38>)
 8014934:	4c0d      	ldr	r4, [pc, #52]	; (801496c <__libc_init_array+0x3c>)
 8014936:	1b64      	subs	r4, r4, r5
 8014938:	10a4      	asrs	r4, r4, #2
 801493a:	2600      	movs	r6, #0
 801493c:	42a6      	cmp	r6, r4
 801493e:	d109      	bne.n	8014954 <__libc_init_array+0x24>
 8014940:	4d0b      	ldr	r5, [pc, #44]	; (8014970 <__libc_init_array+0x40>)
 8014942:	4c0c      	ldr	r4, [pc, #48]	; (8014974 <__libc_init_array+0x44>)
 8014944:	f003 fbd4 	bl	80180f0 <_init>
 8014948:	1b64      	subs	r4, r4, r5
 801494a:	10a4      	asrs	r4, r4, #2
 801494c:	2600      	movs	r6, #0
 801494e:	42a6      	cmp	r6, r4
 8014950:	d105      	bne.n	801495e <__libc_init_array+0x2e>
 8014952:	bd70      	pop	{r4, r5, r6, pc}
 8014954:	f855 3b04 	ldr.w	r3, [r5], #4
 8014958:	4798      	blx	r3
 801495a:	3601      	adds	r6, #1
 801495c:	e7ee      	b.n	801493c <__libc_init_array+0xc>
 801495e:	f855 3b04 	ldr.w	r3, [r5], #4
 8014962:	4798      	blx	r3
 8014964:	3601      	adds	r6, #1
 8014966:	e7f2      	b.n	801494e <__libc_init_array+0x1e>
 8014968:	080286c0 	.word	0x080286c0
 801496c:	080286c0 	.word	0x080286c0
 8014970:	080286c0 	.word	0x080286c0
 8014974:	080286c4 	.word	0x080286c4

08014978 <__retarget_lock_acquire_recursive>:
 8014978:	4770      	bx	lr

0801497a <__retarget_lock_release_recursive>:
 801497a:	4770      	bx	lr

0801497c <nanf>:
 801497c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014984 <nanf+0x8>
 8014980:	4770      	bx	lr
 8014982:	bf00      	nop
 8014984:	7fc00000 	.word	0x7fc00000

08014988 <quorem>:
 8014988:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801498c:	6903      	ldr	r3, [r0, #16]
 801498e:	690c      	ldr	r4, [r1, #16]
 8014990:	42a3      	cmp	r3, r4
 8014992:	4607      	mov	r7, r0
 8014994:	db7e      	blt.n	8014a94 <quorem+0x10c>
 8014996:	3c01      	subs	r4, #1
 8014998:	f101 0814 	add.w	r8, r1, #20
 801499c:	f100 0514 	add.w	r5, r0, #20
 80149a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80149a4:	9301      	str	r3, [sp, #4]
 80149a6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80149aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80149ae:	3301      	adds	r3, #1
 80149b0:	429a      	cmp	r2, r3
 80149b2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80149b6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80149ba:	fbb2 f6f3 	udiv	r6, r2, r3
 80149be:	d331      	bcc.n	8014a24 <quorem+0x9c>
 80149c0:	f04f 0e00 	mov.w	lr, #0
 80149c4:	4640      	mov	r0, r8
 80149c6:	46ac      	mov	ip, r5
 80149c8:	46f2      	mov	sl, lr
 80149ca:	f850 2b04 	ldr.w	r2, [r0], #4
 80149ce:	b293      	uxth	r3, r2
 80149d0:	fb06 e303 	mla	r3, r6, r3, lr
 80149d4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80149d8:	0c1a      	lsrs	r2, r3, #16
 80149da:	b29b      	uxth	r3, r3
 80149dc:	ebaa 0303 	sub.w	r3, sl, r3
 80149e0:	f8dc a000 	ldr.w	sl, [ip]
 80149e4:	fa13 f38a 	uxtah	r3, r3, sl
 80149e8:	fb06 220e 	mla	r2, r6, lr, r2
 80149ec:	9300      	str	r3, [sp, #0]
 80149ee:	9b00      	ldr	r3, [sp, #0]
 80149f0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80149f4:	b292      	uxth	r2, r2
 80149f6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80149fa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80149fe:	f8bd 3000 	ldrh.w	r3, [sp]
 8014a02:	4581      	cmp	r9, r0
 8014a04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014a08:	f84c 3b04 	str.w	r3, [ip], #4
 8014a0c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8014a10:	d2db      	bcs.n	80149ca <quorem+0x42>
 8014a12:	f855 300b 	ldr.w	r3, [r5, fp]
 8014a16:	b92b      	cbnz	r3, 8014a24 <quorem+0x9c>
 8014a18:	9b01      	ldr	r3, [sp, #4]
 8014a1a:	3b04      	subs	r3, #4
 8014a1c:	429d      	cmp	r5, r3
 8014a1e:	461a      	mov	r2, r3
 8014a20:	d32c      	bcc.n	8014a7c <quorem+0xf4>
 8014a22:	613c      	str	r4, [r7, #16]
 8014a24:	4638      	mov	r0, r7
 8014a26:	f001 f9ef 	bl	8015e08 <__mcmp>
 8014a2a:	2800      	cmp	r0, #0
 8014a2c:	db22      	blt.n	8014a74 <quorem+0xec>
 8014a2e:	3601      	adds	r6, #1
 8014a30:	4629      	mov	r1, r5
 8014a32:	2000      	movs	r0, #0
 8014a34:	f858 2b04 	ldr.w	r2, [r8], #4
 8014a38:	f8d1 c000 	ldr.w	ip, [r1]
 8014a3c:	b293      	uxth	r3, r2
 8014a3e:	1ac3      	subs	r3, r0, r3
 8014a40:	0c12      	lsrs	r2, r2, #16
 8014a42:	fa13 f38c 	uxtah	r3, r3, ip
 8014a46:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8014a4a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014a4e:	b29b      	uxth	r3, r3
 8014a50:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014a54:	45c1      	cmp	r9, r8
 8014a56:	f841 3b04 	str.w	r3, [r1], #4
 8014a5a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014a5e:	d2e9      	bcs.n	8014a34 <quorem+0xac>
 8014a60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014a64:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014a68:	b922      	cbnz	r2, 8014a74 <quorem+0xec>
 8014a6a:	3b04      	subs	r3, #4
 8014a6c:	429d      	cmp	r5, r3
 8014a6e:	461a      	mov	r2, r3
 8014a70:	d30a      	bcc.n	8014a88 <quorem+0x100>
 8014a72:	613c      	str	r4, [r7, #16]
 8014a74:	4630      	mov	r0, r6
 8014a76:	b003      	add	sp, #12
 8014a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a7c:	6812      	ldr	r2, [r2, #0]
 8014a7e:	3b04      	subs	r3, #4
 8014a80:	2a00      	cmp	r2, #0
 8014a82:	d1ce      	bne.n	8014a22 <quorem+0x9a>
 8014a84:	3c01      	subs	r4, #1
 8014a86:	e7c9      	b.n	8014a1c <quorem+0x94>
 8014a88:	6812      	ldr	r2, [r2, #0]
 8014a8a:	3b04      	subs	r3, #4
 8014a8c:	2a00      	cmp	r2, #0
 8014a8e:	d1f0      	bne.n	8014a72 <quorem+0xea>
 8014a90:	3c01      	subs	r4, #1
 8014a92:	e7eb      	b.n	8014a6c <quorem+0xe4>
 8014a94:	2000      	movs	r0, #0
 8014a96:	e7ee      	b.n	8014a76 <quorem+0xee>

08014a98 <_dtoa_r>:
 8014a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a9c:	ed2d 8b04 	vpush	{d8-d9}
 8014aa0:	69c5      	ldr	r5, [r0, #28]
 8014aa2:	b093      	sub	sp, #76	; 0x4c
 8014aa4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014aa8:	ec57 6b10 	vmov	r6, r7, d0
 8014aac:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014ab0:	9107      	str	r1, [sp, #28]
 8014ab2:	4604      	mov	r4, r0
 8014ab4:	920a      	str	r2, [sp, #40]	; 0x28
 8014ab6:	930d      	str	r3, [sp, #52]	; 0x34
 8014ab8:	b975      	cbnz	r5, 8014ad8 <_dtoa_r+0x40>
 8014aba:	2010      	movs	r0, #16
 8014abc:	f000 fe2a 	bl	8015714 <malloc>
 8014ac0:	4602      	mov	r2, r0
 8014ac2:	61e0      	str	r0, [r4, #28]
 8014ac4:	b920      	cbnz	r0, 8014ad0 <_dtoa_r+0x38>
 8014ac6:	4bae      	ldr	r3, [pc, #696]	; (8014d80 <_dtoa_r+0x2e8>)
 8014ac8:	21ef      	movs	r1, #239	; 0xef
 8014aca:	48ae      	ldr	r0, [pc, #696]	; (8014d84 <_dtoa_r+0x2ec>)
 8014acc:	f002 fed0 	bl	8017870 <__assert_func>
 8014ad0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014ad4:	6005      	str	r5, [r0, #0]
 8014ad6:	60c5      	str	r5, [r0, #12]
 8014ad8:	69e3      	ldr	r3, [r4, #28]
 8014ada:	6819      	ldr	r1, [r3, #0]
 8014adc:	b151      	cbz	r1, 8014af4 <_dtoa_r+0x5c>
 8014ade:	685a      	ldr	r2, [r3, #4]
 8014ae0:	604a      	str	r2, [r1, #4]
 8014ae2:	2301      	movs	r3, #1
 8014ae4:	4093      	lsls	r3, r2
 8014ae6:	608b      	str	r3, [r1, #8]
 8014ae8:	4620      	mov	r0, r4
 8014aea:	f000 ff07 	bl	80158fc <_Bfree>
 8014aee:	69e3      	ldr	r3, [r4, #28]
 8014af0:	2200      	movs	r2, #0
 8014af2:	601a      	str	r2, [r3, #0]
 8014af4:	1e3b      	subs	r3, r7, #0
 8014af6:	bfbb      	ittet	lt
 8014af8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8014afc:	9303      	strlt	r3, [sp, #12]
 8014afe:	2300      	movge	r3, #0
 8014b00:	2201      	movlt	r2, #1
 8014b02:	bfac      	ite	ge
 8014b04:	f8c8 3000 	strge.w	r3, [r8]
 8014b08:	f8c8 2000 	strlt.w	r2, [r8]
 8014b0c:	4b9e      	ldr	r3, [pc, #632]	; (8014d88 <_dtoa_r+0x2f0>)
 8014b0e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8014b12:	ea33 0308 	bics.w	r3, r3, r8
 8014b16:	d11b      	bne.n	8014b50 <_dtoa_r+0xb8>
 8014b18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014b1a:	f242 730f 	movw	r3, #9999	; 0x270f
 8014b1e:	6013      	str	r3, [r2, #0]
 8014b20:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8014b24:	4333      	orrs	r3, r6
 8014b26:	f000 8593 	beq.w	8015650 <_dtoa_r+0xbb8>
 8014b2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014b2c:	b963      	cbnz	r3, 8014b48 <_dtoa_r+0xb0>
 8014b2e:	4b97      	ldr	r3, [pc, #604]	; (8014d8c <_dtoa_r+0x2f4>)
 8014b30:	e027      	b.n	8014b82 <_dtoa_r+0xea>
 8014b32:	4b97      	ldr	r3, [pc, #604]	; (8014d90 <_dtoa_r+0x2f8>)
 8014b34:	9300      	str	r3, [sp, #0]
 8014b36:	3308      	adds	r3, #8
 8014b38:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014b3a:	6013      	str	r3, [r2, #0]
 8014b3c:	9800      	ldr	r0, [sp, #0]
 8014b3e:	b013      	add	sp, #76	; 0x4c
 8014b40:	ecbd 8b04 	vpop	{d8-d9}
 8014b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b48:	4b90      	ldr	r3, [pc, #576]	; (8014d8c <_dtoa_r+0x2f4>)
 8014b4a:	9300      	str	r3, [sp, #0]
 8014b4c:	3303      	adds	r3, #3
 8014b4e:	e7f3      	b.n	8014b38 <_dtoa_r+0xa0>
 8014b50:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014b54:	2200      	movs	r2, #0
 8014b56:	ec51 0b17 	vmov	r0, r1, d7
 8014b5a:	eeb0 8a47 	vmov.f32	s16, s14
 8014b5e:	eef0 8a67 	vmov.f32	s17, s15
 8014b62:	2300      	movs	r3, #0
 8014b64:	f7eb ffd8 	bl	8000b18 <__aeabi_dcmpeq>
 8014b68:	4681      	mov	r9, r0
 8014b6a:	b160      	cbz	r0, 8014b86 <_dtoa_r+0xee>
 8014b6c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014b6e:	2301      	movs	r3, #1
 8014b70:	6013      	str	r3, [r2, #0]
 8014b72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	f000 8568 	beq.w	801564a <_dtoa_r+0xbb2>
 8014b7a:	4b86      	ldr	r3, [pc, #536]	; (8014d94 <_dtoa_r+0x2fc>)
 8014b7c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014b7e:	6013      	str	r3, [r2, #0]
 8014b80:	3b01      	subs	r3, #1
 8014b82:	9300      	str	r3, [sp, #0]
 8014b84:	e7da      	b.n	8014b3c <_dtoa_r+0xa4>
 8014b86:	aa10      	add	r2, sp, #64	; 0x40
 8014b88:	a911      	add	r1, sp, #68	; 0x44
 8014b8a:	4620      	mov	r0, r4
 8014b8c:	eeb0 0a48 	vmov.f32	s0, s16
 8014b90:	eef0 0a68 	vmov.f32	s1, s17
 8014b94:	f001 fa4e 	bl	8016034 <__d2b>
 8014b98:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8014b9c:	4682      	mov	sl, r0
 8014b9e:	2d00      	cmp	r5, #0
 8014ba0:	d07f      	beq.n	8014ca2 <_dtoa_r+0x20a>
 8014ba2:	ee18 3a90 	vmov	r3, s17
 8014ba6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014baa:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8014bae:	ec51 0b18 	vmov	r0, r1, d8
 8014bb2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8014bb6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014bba:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8014bbe:	4619      	mov	r1, r3
 8014bc0:	2200      	movs	r2, #0
 8014bc2:	4b75      	ldr	r3, [pc, #468]	; (8014d98 <_dtoa_r+0x300>)
 8014bc4:	f7eb fb88 	bl	80002d8 <__aeabi_dsub>
 8014bc8:	a367      	add	r3, pc, #412	; (adr r3, 8014d68 <_dtoa_r+0x2d0>)
 8014bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bce:	f7eb fd3b 	bl	8000648 <__aeabi_dmul>
 8014bd2:	a367      	add	r3, pc, #412	; (adr r3, 8014d70 <_dtoa_r+0x2d8>)
 8014bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bd8:	f7eb fb80 	bl	80002dc <__adddf3>
 8014bdc:	4606      	mov	r6, r0
 8014bde:	4628      	mov	r0, r5
 8014be0:	460f      	mov	r7, r1
 8014be2:	f7eb fcc7 	bl	8000574 <__aeabi_i2d>
 8014be6:	a364      	add	r3, pc, #400	; (adr r3, 8014d78 <_dtoa_r+0x2e0>)
 8014be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bec:	f7eb fd2c 	bl	8000648 <__aeabi_dmul>
 8014bf0:	4602      	mov	r2, r0
 8014bf2:	460b      	mov	r3, r1
 8014bf4:	4630      	mov	r0, r6
 8014bf6:	4639      	mov	r1, r7
 8014bf8:	f7eb fb70 	bl	80002dc <__adddf3>
 8014bfc:	4606      	mov	r6, r0
 8014bfe:	460f      	mov	r7, r1
 8014c00:	f7eb ffd2 	bl	8000ba8 <__aeabi_d2iz>
 8014c04:	2200      	movs	r2, #0
 8014c06:	4683      	mov	fp, r0
 8014c08:	2300      	movs	r3, #0
 8014c0a:	4630      	mov	r0, r6
 8014c0c:	4639      	mov	r1, r7
 8014c0e:	f7eb ff8d 	bl	8000b2c <__aeabi_dcmplt>
 8014c12:	b148      	cbz	r0, 8014c28 <_dtoa_r+0x190>
 8014c14:	4658      	mov	r0, fp
 8014c16:	f7eb fcad 	bl	8000574 <__aeabi_i2d>
 8014c1a:	4632      	mov	r2, r6
 8014c1c:	463b      	mov	r3, r7
 8014c1e:	f7eb ff7b 	bl	8000b18 <__aeabi_dcmpeq>
 8014c22:	b908      	cbnz	r0, 8014c28 <_dtoa_r+0x190>
 8014c24:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8014c28:	f1bb 0f16 	cmp.w	fp, #22
 8014c2c:	d857      	bhi.n	8014cde <_dtoa_r+0x246>
 8014c2e:	4b5b      	ldr	r3, [pc, #364]	; (8014d9c <_dtoa_r+0x304>)
 8014c30:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c38:	ec51 0b18 	vmov	r0, r1, d8
 8014c3c:	f7eb ff76 	bl	8000b2c <__aeabi_dcmplt>
 8014c40:	2800      	cmp	r0, #0
 8014c42:	d04e      	beq.n	8014ce2 <_dtoa_r+0x24a>
 8014c44:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8014c48:	2300      	movs	r3, #0
 8014c4a:	930c      	str	r3, [sp, #48]	; 0x30
 8014c4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014c4e:	1b5b      	subs	r3, r3, r5
 8014c50:	1e5a      	subs	r2, r3, #1
 8014c52:	bf45      	ittet	mi
 8014c54:	f1c3 0301 	rsbmi	r3, r3, #1
 8014c58:	9305      	strmi	r3, [sp, #20]
 8014c5a:	2300      	movpl	r3, #0
 8014c5c:	2300      	movmi	r3, #0
 8014c5e:	9206      	str	r2, [sp, #24]
 8014c60:	bf54      	ite	pl
 8014c62:	9305      	strpl	r3, [sp, #20]
 8014c64:	9306      	strmi	r3, [sp, #24]
 8014c66:	f1bb 0f00 	cmp.w	fp, #0
 8014c6a:	db3c      	blt.n	8014ce6 <_dtoa_r+0x24e>
 8014c6c:	9b06      	ldr	r3, [sp, #24]
 8014c6e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8014c72:	445b      	add	r3, fp
 8014c74:	9306      	str	r3, [sp, #24]
 8014c76:	2300      	movs	r3, #0
 8014c78:	9308      	str	r3, [sp, #32]
 8014c7a:	9b07      	ldr	r3, [sp, #28]
 8014c7c:	2b09      	cmp	r3, #9
 8014c7e:	d868      	bhi.n	8014d52 <_dtoa_r+0x2ba>
 8014c80:	2b05      	cmp	r3, #5
 8014c82:	bfc4      	itt	gt
 8014c84:	3b04      	subgt	r3, #4
 8014c86:	9307      	strgt	r3, [sp, #28]
 8014c88:	9b07      	ldr	r3, [sp, #28]
 8014c8a:	f1a3 0302 	sub.w	r3, r3, #2
 8014c8e:	bfcc      	ite	gt
 8014c90:	2500      	movgt	r5, #0
 8014c92:	2501      	movle	r5, #1
 8014c94:	2b03      	cmp	r3, #3
 8014c96:	f200 8085 	bhi.w	8014da4 <_dtoa_r+0x30c>
 8014c9a:	e8df f003 	tbb	[pc, r3]
 8014c9e:	3b2e      	.short	0x3b2e
 8014ca0:	5839      	.short	0x5839
 8014ca2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8014ca6:	441d      	add	r5, r3
 8014ca8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8014cac:	2b20      	cmp	r3, #32
 8014cae:	bfc1      	itttt	gt
 8014cb0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8014cb4:	fa08 f803 	lslgt.w	r8, r8, r3
 8014cb8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8014cbc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8014cc0:	bfd6      	itet	le
 8014cc2:	f1c3 0320 	rsble	r3, r3, #32
 8014cc6:	ea48 0003 	orrgt.w	r0, r8, r3
 8014cca:	fa06 f003 	lslle.w	r0, r6, r3
 8014cce:	f7eb fc41 	bl	8000554 <__aeabi_ui2d>
 8014cd2:	2201      	movs	r2, #1
 8014cd4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8014cd8:	3d01      	subs	r5, #1
 8014cda:	920e      	str	r2, [sp, #56]	; 0x38
 8014cdc:	e76f      	b.n	8014bbe <_dtoa_r+0x126>
 8014cde:	2301      	movs	r3, #1
 8014ce0:	e7b3      	b.n	8014c4a <_dtoa_r+0x1b2>
 8014ce2:	900c      	str	r0, [sp, #48]	; 0x30
 8014ce4:	e7b2      	b.n	8014c4c <_dtoa_r+0x1b4>
 8014ce6:	9b05      	ldr	r3, [sp, #20]
 8014ce8:	eba3 030b 	sub.w	r3, r3, fp
 8014cec:	9305      	str	r3, [sp, #20]
 8014cee:	f1cb 0300 	rsb	r3, fp, #0
 8014cf2:	9308      	str	r3, [sp, #32]
 8014cf4:	2300      	movs	r3, #0
 8014cf6:	930b      	str	r3, [sp, #44]	; 0x2c
 8014cf8:	e7bf      	b.n	8014c7a <_dtoa_r+0x1e2>
 8014cfa:	2300      	movs	r3, #0
 8014cfc:	9309      	str	r3, [sp, #36]	; 0x24
 8014cfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d00:	2b00      	cmp	r3, #0
 8014d02:	dc52      	bgt.n	8014daa <_dtoa_r+0x312>
 8014d04:	2301      	movs	r3, #1
 8014d06:	9301      	str	r3, [sp, #4]
 8014d08:	9304      	str	r3, [sp, #16]
 8014d0a:	461a      	mov	r2, r3
 8014d0c:	920a      	str	r2, [sp, #40]	; 0x28
 8014d0e:	e00b      	b.n	8014d28 <_dtoa_r+0x290>
 8014d10:	2301      	movs	r3, #1
 8014d12:	e7f3      	b.n	8014cfc <_dtoa_r+0x264>
 8014d14:	2300      	movs	r3, #0
 8014d16:	9309      	str	r3, [sp, #36]	; 0x24
 8014d18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d1a:	445b      	add	r3, fp
 8014d1c:	9301      	str	r3, [sp, #4]
 8014d1e:	3301      	adds	r3, #1
 8014d20:	2b01      	cmp	r3, #1
 8014d22:	9304      	str	r3, [sp, #16]
 8014d24:	bfb8      	it	lt
 8014d26:	2301      	movlt	r3, #1
 8014d28:	69e0      	ldr	r0, [r4, #28]
 8014d2a:	2100      	movs	r1, #0
 8014d2c:	2204      	movs	r2, #4
 8014d2e:	f102 0614 	add.w	r6, r2, #20
 8014d32:	429e      	cmp	r6, r3
 8014d34:	d93d      	bls.n	8014db2 <_dtoa_r+0x31a>
 8014d36:	6041      	str	r1, [r0, #4]
 8014d38:	4620      	mov	r0, r4
 8014d3a:	f000 fd9f 	bl	801587c <_Balloc>
 8014d3e:	9000      	str	r0, [sp, #0]
 8014d40:	2800      	cmp	r0, #0
 8014d42:	d139      	bne.n	8014db8 <_dtoa_r+0x320>
 8014d44:	4b16      	ldr	r3, [pc, #88]	; (8014da0 <_dtoa_r+0x308>)
 8014d46:	4602      	mov	r2, r0
 8014d48:	f240 11af 	movw	r1, #431	; 0x1af
 8014d4c:	e6bd      	b.n	8014aca <_dtoa_r+0x32>
 8014d4e:	2301      	movs	r3, #1
 8014d50:	e7e1      	b.n	8014d16 <_dtoa_r+0x27e>
 8014d52:	2501      	movs	r5, #1
 8014d54:	2300      	movs	r3, #0
 8014d56:	9307      	str	r3, [sp, #28]
 8014d58:	9509      	str	r5, [sp, #36]	; 0x24
 8014d5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014d5e:	9301      	str	r3, [sp, #4]
 8014d60:	9304      	str	r3, [sp, #16]
 8014d62:	2200      	movs	r2, #0
 8014d64:	2312      	movs	r3, #18
 8014d66:	e7d1      	b.n	8014d0c <_dtoa_r+0x274>
 8014d68:	636f4361 	.word	0x636f4361
 8014d6c:	3fd287a7 	.word	0x3fd287a7
 8014d70:	8b60c8b3 	.word	0x8b60c8b3
 8014d74:	3fc68a28 	.word	0x3fc68a28
 8014d78:	509f79fb 	.word	0x509f79fb
 8014d7c:	3fd34413 	.word	0x3fd34413
 8014d80:	080282d6 	.word	0x080282d6
 8014d84:	080282ed 	.word	0x080282ed
 8014d88:	7ff00000 	.word	0x7ff00000
 8014d8c:	080282d2 	.word	0x080282d2
 8014d90:	080282c9 	.word	0x080282c9
 8014d94:	080282a1 	.word	0x080282a1
 8014d98:	3ff80000 	.word	0x3ff80000
 8014d9c:	080283d8 	.word	0x080283d8
 8014da0:	08028345 	.word	0x08028345
 8014da4:	2301      	movs	r3, #1
 8014da6:	9309      	str	r3, [sp, #36]	; 0x24
 8014da8:	e7d7      	b.n	8014d5a <_dtoa_r+0x2c2>
 8014daa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014dac:	9301      	str	r3, [sp, #4]
 8014dae:	9304      	str	r3, [sp, #16]
 8014db0:	e7ba      	b.n	8014d28 <_dtoa_r+0x290>
 8014db2:	3101      	adds	r1, #1
 8014db4:	0052      	lsls	r2, r2, #1
 8014db6:	e7ba      	b.n	8014d2e <_dtoa_r+0x296>
 8014db8:	69e3      	ldr	r3, [r4, #28]
 8014dba:	9a00      	ldr	r2, [sp, #0]
 8014dbc:	601a      	str	r2, [r3, #0]
 8014dbe:	9b04      	ldr	r3, [sp, #16]
 8014dc0:	2b0e      	cmp	r3, #14
 8014dc2:	f200 80a8 	bhi.w	8014f16 <_dtoa_r+0x47e>
 8014dc6:	2d00      	cmp	r5, #0
 8014dc8:	f000 80a5 	beq.w	8014f16 <_dtoa_r+0x47e>
 8014dcc:	f1bb 0f00 	cmp.w	fp, #0
 8014dd0:	dd38      	ble.n	8014e44 <_dtoa_r+0x3ac>
 8014dd2:	4bc0      	ldr	r3, [pc, #768]	; (80150d4 <_dtoa_r+0x63c>)
 8014dd4:	f00b 020f 	and.w	r2, fp, #15
 8014dd8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014ddc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8014de0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8014de4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8014de8:	d019      	beq.n	8014e1e <_dtoa_r+0x386>
 8014dea:	4bbb      	ldr	r3, [pc, #748]	; (80150d8 <_dtoa_r+0x640>)
 8014dec:	ec51 0b18 	vmov	r0, r1, d8
 8014df0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014df4:	f7eb fd52 	bl	800089c <__aeabi_ddiv>
 8014df8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014dfc:	f008 080f 	and.w	r8, r8, #15
 8014e00:	2503      	movs	r5, #3
 8014e02:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80150d8 <_dtoa_r+0x640>
 8014e06:	f1b8 0f00 	cmp.w	r8, #0
 8014e0a:	d10a      	bne.n	8014e22 <_dtoa_r+0x38a>
 8014e0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e10:	4632      	mov	r2, r6
 8014e12:	463b      	mov	r3, r7
 8014e14:	f7eb fd42 	bl	800089c <__aeabi_ddiv>
 8014e18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014e1c:	e02b      	b.n	8014e76 <_dtoa_r+0x3de>
 8014e1e:	2502      	movs	r5, #2
 8014e20:	e7ef      	b.n	8014e02 <_dtoa_r+0x36a>
 8014e22:	f018 0f01 	tst.w	r8, #1
 8014e26:	d008      	beq.n	8014e3a <_dtoa_r+0x3a2>
 8014e28:	4630      	mov	r0, r6
 8014e2a:	4639      	mov	r1, r7
 8014e2c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8014e30:	f7eb fc0a 	bl	8000648 <__aeabi_dmul>
 8014e34:	3501      	adds	r5, #1
 8014e36:	4606      	mov	r6, r0
 8014e38:	460f      	mov	r7, r1
 8014e3a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8014e3e:	f109 0908 	add.w	r9, r9, #8
 8014e42:	e7e0      	b.n	8014e06 <_dtoa_r+0x36e>
 8014e44:	f000 809f 	beq.w	8014f86 <_dtoa_r+0x4ee>
 8014e48:	f1cb 0600 	rsb	r6, fp, #0
 8014e4c:	4ba1      	ldr	r3, [pc, #644]	; (80150d4 <_dtoa_r+0x63c>)
 8014e4e:	4fa2      	ldr	r7, [pc, #648]	; (80150d8 <_dtoa_r+0x640>)
 8014e50:	f006 020f 	and.w	r2, r6, #15
 8014e54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e5c:	ec51 0b18 	vmov	r0, r1, d8
 8014e60:	f7eb fbf2 	bl	8000648 <__aeabi_dmul>
 8014e64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014e68:	1136      	asrs	r6, r6, #4
 8014e6a:	2300      	movs	r3, #0
 8014e6c:	2502      	movs	r5, #2
 8014e6e:	2e00      	cmp	r6, #0
 8014e70:	d17e      	bne.n	8014f70 <_dtoa_r+0x4d8>
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	d1d0      	bne.n	8014e18 <_dtoa_r+0x380>
 8014e76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014e78:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	f000 8084 	beq.w	8014f8a <_dtoa_r+0x4f2>
 8014e82:	4b96      	ldr	r3, [pc, #600]	; (80150dc <_dtoa_r+0x644>)
 8014e84:	2200      	movs	r2, #0
 8014e86:	4640      	mov	r0, r8
 8014e88:	4649      	mov	r1, r9
 8014e8a:	f7eb fe4f 	bl	8000b2c <__aeabi_dcmplt>
 8014e8e:	2800      	cmp	r0, #0
 8014e90:	d07b      	beq.n	8014f8a <_dtoa_r+0x4f2>
 8014e92:	9b04      	ldr	r3, [sp, #16]
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	d078      	beq.n	8014f8a <_dtoa_r+0x4f2>
 8014e98:	9b01      	ldr	r3, [sp, #4]
 8014e9a:	2b00      	cmp	r3, #0
 8014e9c:	dd39      	ble.n	8014f12 <_dtoa_r+0x47a>
 8014e9e:	4b90      	ldr	r3, [pc, #576]	; (80150e0 <_dtoa_r+0x648>)
 8014ea0:	2200      	movs	r2, #0
 8014ea2:	4640      	mov	r0, r8
 8014ea4:	4649      	mov	r1, r9
 8014ea6:	f7eb fbcf 	bl	8000648 <__aeabi_dmul>
 8014eaa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014eae:	9e01      	ldr	r6, [sp, #4]
 8014eb0:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8014eb4:	3501      	adds	r5, #1
 8014eb6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8014eba:	4628      	mov	r0, r5
 8014ebc:	f7eb fb5a 	bl	8000574 <__aeabi_i2d>
 8014ec0:	4642      	mov	r2, r8
 8014ec2:	464b      	mov	r3, r9
 8014ec4:	f7eb fbc0 	bl	8000648 <__aeabi_dmul>
 8014ec8:	4b86      	ldr	r3, [pc, #536]	; (80150e4 <_dtoa_r+0x64c>)
 8014eca:	2200      	movs	r2, #0
 8014ecc:	f7eb fa06 	bl	80002dc <__adddf3>
 8014ed0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8014ed4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014ed8:	9303      	str	r3, [sp, #12]
 8014eda:	2e00      	cmp	r6, #0
 8014edc:	d158      	bne.n	8014f90 <_dtoa_r+0x4f8>
 8014ede:	4b82      	ldr	r3, [pc, #520]	; (80150e8 <_dtoa_r+0x650>)
 8014ee0:	2200      	movs	r2, #0
 8014ee2:	4640      	mov	r0, r8
 8014ee4:	4649      	mov	r1, r9
 8014ee6:	f7eb f9f7 	bl	80002d8 <__aeabi_dsub>
 8014eea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014eee:	4680      	mov	r8, r0
 8014ef0:	4689      	mov	r9, r1
 8014ef2:	f7eb fe39 	bl	8000b68 <__aeabi_dcmpgt>
 8014ef6:	2800      	cmp	r0, #0
 8014ef8:	f040 8296 	bne.w	8015428 <_dtoa_r+0x990>
 8014efc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8014f00:	4640      	mov	r0, r8
 8014f02:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014f06:	4649      	mov	r1, r9
 8014f08:	f7eb fe10 	bl	8000b2c <__aeabi_dcmplt>
 8014f0c:	2800      	cmp	r0, #0
 8014f0e:	f040 8289 	bne.w	8015424 <_dtoa_r+0x98c>
 8014f12:	ed8d 8b02 	vstr	d8, [sp, #8]
 8014f16:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014f18:	2b00      	cmp	r3, #0
 8014f1a:	f2c0 814e 	blt.w	80151ba <_dtoa_r+0x722>
 8014f1e:	f1bb 0f0e 	cmp.w	fp, #14
 8014f22:	f300 814a 	bgt.w	80151ba <_dtoa_r+0x722>
 8014f26:	4b6b      	ldr	r3, [pc, #428]	; (80150d4 <_dtoa_r+0x63c>)
 8014f28:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014f2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014f30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	f280 80dc 	bge.w	80150f0 <_dtoa_r+0x658>
 8014f38:	9b04      	ldr	r3, [sp, #16]
 8014f3a:	2b00      	cmp	r3, #0
 8014f3c:	f300 80d8 	bgt.w	80150f0 <_dtoa_r+0x658>
 8014f40:	f040 826f 	bne.w	8015422 <_dtoa_r+0x98a>
 8014f44:	4b68      	ldr	r3, [pc, #416]	; (80150e8 <_dtoa_r+0x650>)
 8014f46:	2200      	movs	r2, #0
 8014f48:	4640      	mov	r0, r8
 8014f4a:	4649      	mov	r1, r9
 8014f4c:	f7eb fb7c 	bl	8000648 <__aeabi_dmul>
 8014f50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014f54:	f7eb fdfe 	bl	8000b54 <__aeabi_dcmpge>
 8014f58:	9e04      	ldr	r6, [sp, #16]
 8014f5a:	4637      	mov	r7, r6
 8014f5c:	2800      	cmp	r0, #0
 8014f5e:	f040 8245 	bne.w	80153ec <_dtoa_r+0x954>
 8014f62:	9d00      	ldr	r5, [sp, #0]
 8014f64:	2331      	movs	r3, #49	; 0x31
 8014f66:	f805 3b01 	strb.w	r3, [r5], #1
 8014f6a:	f10b 0b01 	add.w	fp, fp, #1
 8014f6e:	e241      	b.n	80153f4 <_dtoa_r+0x95c>
 8014f70:	07f2      	lsls	r2, r6, #31
 8014f72:	d505      	bpl.n	8014f80 <_dtoa_r+0x4e8>
 8014f74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014f78:	f7eb fb66 	bl	8000648 <__aeabi_dmul>
 8014f7c:	3501      	adds	r5, #1
 8014f7e:	2301      	movs	r3, #1
 8014f80:	1076      	asrs	r6, r6, #1
 8014f82:	3708      	adds	r7, #8
 8014f84:	e773      	b.n	8014e6e <_dtoa_r+0x3d6>
 8014f86:	2502      	movs	r5, #2
 8014f88:	e775      	b.n	8014e76 <_dtoa_r+0x3de>
 8014f8a:	9e04      	ldr	r6, [sp, #16]
 8014f8c:	465f      	mov	r7, fp
 8014f8e:	e792      	b.n	8014eb6 <_dtoa_r+0x41e>
 8014f90:	9900      	ldr	r1, [sp, #0]
 8014f92:	4b50      	ldr	r3, [pc, #320]	; (80150d4 <_dtoa_r+0x63c>)
 8014f94:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014f98:	4431      	add	r1, r6
 8014f9a:	9102      	str	r1, [sp, #8]
 8014f9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014f9e:	eeb0 9a47 	vmov.f32	s18, s14
 8014fa2:	eef0 9a67 	vmov.f32	s19, s15
 8014fa6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8014faa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014fae:	2900      	cmp	r1, #0
 8014fb0:	d044      	beq.n	801503c <_dtoa_r+0x5a4>
 8014fb2:	494e      	ldr	r1, [pc, #312]	; (80150ec <_dtoa_r+0x654>)
 8014fb4:	2000      	movs	r0, #0
 8014fb6:	f7eb fc71 	bl	800089c <__aeabi_ddiv>
 8014fba:	ec53 2b19 	vmov	r2, r3, d9
 8014fbe:	f7eb f98b 	bl	80002d8 <__aeabi_dsub>
 8014fc2:	9d00      	ldr	r5, [sp, #0]
 8014fc4:	ec41 0b19 	vmov	d9, r0, r1
 8014fc8:	4649      	mov	r1, r9
 8014fca:	4640      	mov	r0, r8
 8014fcc:	f7eb fdec 	bl	8000ba8 <__aeabi_d2iz>
 8014fd0:	4606      	mov	r6, r0
 8014fd2:	f7eb facf 	bl	8000574 <__aeabi_i2d>
 8014fd6:	4602      	mov	r2, r0
 8014fd8:	460b      	mov	r3, r1
 8014fda:	4640      	mov	r0, r8
 8014fdc:	4649      	mov	r1, r9
 8014fde:	f7eb f97b 	bl	80002d8 <__aeabi_dsub>
 8014fe2:	3630      	adds	r6, #48	; 0x30
 8014fe4:	f805 6b01 	strb.w	r6, [r5], #1
 8014fe8:	ec53 2b19 	vmov	r2, r3, d9
 8014fec:	4680      	mov	r8, r0
 8014fee:	4689      	mov	r9, r1
 8014ff0:	f7eb fd9c 	bl	8000b2c <__aeabi_dcmplt>
 8014ff4:	2800      	cmp	r0, #0
 8014ff6:	d164      	bne.n	80150c2 <_dtoa_r+0x62a>
 8014ff8:	4642      	mov	r2, r8
 8014ffa:	464b      	mov	r3, r9
 8014ffc:	4937      	ldr	r1, [pc, #220]	; (80150dc <_dtoa_r+0x644>)
 8014ffe:	2000      	movs	r0, #0
 8015000:	f7eb f96a 	bl	80002d8 <__aeabi_dsub>
 8015004:	ec53 2b19 	vmov	r2, r3, d9
 8015008:	f7eb fd90 	bl	8000b2c <__aeabi_dcmplt>
 801500c:	2800      	cmp	r0, #0
 801500e:	f040 80b6 	bne.w	801517e <_dtoa_r+0x6e6>
 8015012:	9b02      	ldr	r3, [sp, #8]
 8015014:	429d      	cmp	r5, r3
 8015016:	f43f af7c 	beq.w	8014f12 <_dtoa_r+0x47a>
 801501a:	4b31      	ldr	r3, [pc, #196]	; (80150e0 <_dtoa_r+0x648>)
 801501c:	ec51 0b19 	vmov	r0, r1, d9
 8015020:	2200      	movs	r2, #0
 8015022:	f7eb fb11 	bl	8000648 <__aeabi_dmul>
 8015026:	4b2e      	ldr	r3, [pc, #184]	; (80150e0 <_dtoa_r+0x648>)
 8015028:	ec41 0b19 	vmov	d9, r0, r1
 801502c:	2200      	movs	r2, #0
 801502e:	4640      	mov	r0, r8
 8015030:	4649      	mov	r1, r9
 8015032:	f7eb fb09 	bl	8000648 <__aeabi_dmul>
 8015036:	4680      	mov	r8, r0
 8015038:	4689      	mov	r9, r1
 801503a:	e7c5      	b.n	8014fc8 <_dtoa_r+0x530>
 801503c:	ec51 0b17 	vmov	r0, r1, d7
 8015040:	f7eb fb02 	bl	8000648 <__aeabi_dmul>
 8015044:	9b02      	ldr	r3, [sp, #8]
 8015046:	9d00      	ldr	r5, [sp, #0]
 8015048:	930f      	str	r3, [sp, #60]	; 0x3c
 801504a:	ec41 0b19 	vmov	d9, r0, r1
 801504e:	4649      	mov	r1, r9
 8015050:	4640      	mov	r0, r8
 8015052:	f7eb fda9 	bl	8000ba8 <__aeabi_d2iz>
 8015056:	4606      	mov	r6, r0
 8015058:	f7eb fa8c 	bl	8000574 <__aeabi_i2d>
 801505c:	3630      	adds	r6, #48	; 0x30
 801505e:	4602      	mov	r2, r0
 8015060:	460b      	mov	r3, r1
 8015062:	4640      	mov	r0, r8
 8015064:	4649      	mov	r1, r9
 8015066:	f7eb f937 	bl	80002d8 <__aeabi_dsub>
 801506a:	f805 6b01 	strb.w	r6, [r5], #1
 801506e:	9b02      	ldr	r3, [sp, #8]
 8015070:	429d      	cmp	r5, r3
 8015072:	4680      	mov	r8, r0
 8015074:	4689      	mov	r9, r1
 8015076:	f04f 0200 	mov.w	r2, #0
 801507a:	d124      	bne.n	80150c6 <_dtoa_r+0x62e>
 801507c:	4b1b      	ldr	r3, [pc, #108]	; (80150ec <_dtoa_r+0x654>)
 801507e:	ec51 0b19 	vmov	r0, r1, d9
 8015082:	f7eb f92b 	bl	80002dc <__adddf3>
 8015086:	4602      	mov	r2, r0
 8015088:	460b      	mov	r3, r1
 801508a:	4640      	mov	r0, r8
 801508c:	4649      	mov	r1, r9
 801508e:	f7eb fd6b 	bl	8000b68 <__aeabi_dcmpgt>
 8015092:	2800      	cmp	r0, #0
 8015094:	d173      	bne.n	801517e <_dtoa_r+0x6e6>
 8015096:	ec53 2b19 	vmov	r2, r3, d9
 801509a:	4914      	ldr	r1, [pc, #80]	; (80150ec <_dtoa_r+0x654>)
 801509c:	2000      	movs	r0, #0
 801509e:	f7eb f91b 	bl	80002d8 <__aeabi_dsub>
 80150a2:	4602      	mov	r2, r0
 80150a4:	460b      	mov	r3, r1
 80150a6:	4640      	mov	r0, r8
 80150a8:	4649      	mov	r1, r9
 80150aa:	f7eb fd3f 	bl	8000b2c <__aeabi_dcmplt>
 80150ae:	2800      	cmp	r0, #0
 80150b0:	f43f af2f 	beq.w	8014f12 <_dtoa_r+0x47a>
 80150b4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80150b6:	1e6b      	subs	r3, r5, #1
 80150b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80150ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80150be:	2b30      	cmp	r3, #48	; 0x30
 80150c0:	d0f8      	beq.n	80150b4 <_dtoa_r+0x61c>
 80150c2:	46bb      	mov	fp, r7
 80150c4:	e04a      	b.n	801515c <_dtoa_r+0x6c4>
 80150c6:	4b06      	ldr	r3, [pc, #24]	; (80150e0 <_dtoa_r+0x648>)
 80150c8:	f7eb fabe 	bl	8000648 <__aeabi_dmul>
 80150cc:	4680      	mov	r8, r0
 80150ce:	4689      	mov	r9, r1
 80150d0:	e7bd      	b.n	801504e <_dtoa_r+0x5b6>
 80150d2:	bf00      	nop
 80150d4:	080283d8 	.word	0x080283d8
 80150d8:	080283b0 	.word	0x080283b0
 80150dc:	3ff00000 	.word	0x3ff00000
 80150e0:	40240000 	.word	0x40240000
 80150e4:	401c0000 	.word	0x401c0000
 80150e8:	40140000 	.word	0x40140000
 80150ec:	3fe00000 	.word	0x3fe00000
 80150f0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80150f4:	9d00      	ldr	r5, [sp, #0]
 80150f6:	4642      	mov	r2, r8
 80150f8:	464b      	mov	r3, r9
 80150fa:	4630      	mov	r0, r6
 80150fc:	4639      	mov	r1, r7
 80150fe:	f7eb fbcd 	bl	800089c <__aeabi_ddiv>
 8015102:	f7eb fd51 	bl	8000ba8 <__aeabi_d2iz>
 8015106:	9001      	str	r0, [sp, #4]
 8015108:	f7eb fa34 	bl	8000574 <__aeabi_i2d>
 801510c:	4642      	mov	r2, r8
 801510e:	464b      	mov	r3, r9
 8015110:	f7eb fa9a 	bl	8000648 <__aeabi_dmul>
 8015114:	4602      	mov	r2, r0
 8015116:	460b      	mov	r3, r1
 8015118:	4630      	mov	r0, r6
 801511a:	4639      	mov	r1, r7
 801511c:	f7eb f8dc 	bl	80002d8 <__aeabi_dsub>
 8015120:	9e01      	ldr	r6, [sp, #4]
 8015122:	9f04      	ldr	r7, [sp, #16]
 8015124:	3630      	adds	r6, #48	; 0x30
 8015126:	f805 6b01 	strb.w	r6, [r5], #1
 801512a:	9e00      	ldr	r6, [sp, #0]
 801512c:	1bae      	subs	r6, r5, r6
 801512e:	42b7      	cmp	r7, r6
 8015130:	4602      	mov	r2, r0
 8015132:	460b      	mov	r3, r1
 8015134:	d134      	bne.n	80151a0 <_dtoa_r+0x708>
 8015136:	f7eb f8d1 	bl	80002dc <__adddf3>
 801513a:	4642      	mov	r2, r8
 801513c:	464b      	mov	r3, r9
 801513e:	4606      	mov	r6, r0
 8015140:	460f      	mov	r7, r1
 8015142:	f7eb fd11 	bl	8000b68 <__aeabi_dcmpgt>
 8015146:	b9c8      	cbnz	r0, 801517c <_dtoa_r+0x6e4>
 8015148:	4642      	mov	r2, r8
 801514a:	464b      	mov	r3, r9
 801514c:	4630      	mov	r0, r6
 801514e:	4639      	mov	r1, r7
 8015150:	f7eb fce2 	bl	8000b18 <__aeabi_dcmpeq>
 8015154:	b110      	cbz	r0, 801515c <_dtoa_r+0x6c4>
 8015156:	9b01      	ldr	r3, [sp, #4]
 8015158:	07db      	lsls	r3, r3, #31
 801515a:	d40f      	bmi.n	801517c <_dtoa_r+0x6e4>
 801515c:	4651      	mov	r1, sl
 801515e:	4620      	mov	r0, r4
 8015160:	f000 fbcc 	bl	80158fc <_Bfree>
 8015164:	2300      	movs	r3, #0
 8015166:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015168:	702b      	strb	r3, [r5, #0]
 801516a:	f10b 0301 	add.w	r3, fp, #1
 801516e:	6013      	str	r3, [r2, #0]
 8015170:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015172:	2b00      	cmp	r3, #0
 8015174:	f43f ace2 	beq.w	8014b3c <_dtoa_r+0xa4>
 8015178:	601d      	str	r5, [r3, #0]
 801517a:	e4df      	b.n	8014b3c <_dtoa_r+0xa4>
 801517c:	465f      	mov	r7, fp
 801517e:	462b      	mov	r3, r5
 8015180:	461d      	mov	r5, r3
 8015182:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015186:	2a39      	cmp	r2, #57	; 0x39
 8015188:	d106      	bne.n	8015198 <_dtoa_r+0x700>
 801518a:	9a00      	ldr	r2, [sp, #0]
 801518c:	429a      	cmp	r2, r3
 801518e:	d1f7      	bne.n	8015180 <_dtoa_r+0x6e8>
 8015190:	9900      	ldr	r1, [sp, #0]
 8015192:	2230      	movs	r2, #48	; 0x30
 8015194:	3701      	adds	r7, #1
 8015196:	700a      	strb	r2, [r1, #0]
 8015198:	781a      	ldrb	r2, [r3, #0]
 801519a:	3201      	adds	r2, #1
 801519c:	701a      	strb	r2, [r3, #0]
 801519e:	e790      	b.n	80150c2 <_dtoa_r+0x62a>
 80151a0:	4ba3      	ldr	r3, [pc, #652]	; (8015430 <_dtoa_r+0x998>)
 80151a2:	2200      	movs	r2, #0
 80151a4:	f7eb fa50 	bl	8000648 <__aeabi_dmul>
 80151a8:	2200      	movs	r2, #0
 80151aa:	2300      	movs	r3, #0
 80151ac:	4606      	mov	r6, r0
 80151ae:	460f      	mov	r7, r1
 80151b0:	f7eb fcb2 	bl	8000b18 <__aeabi_dcmpeq>
 80151b4:	2800      	cmp	r0, #0
 80151b6:	d09e      	beq.n	80150f6 <_dtoa_r+0x65e>
 80151b8:	e7d0      	b.n	801515c <_dtoa_r+0x6c4>
 80151ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80151bc:	2a00      	cmp	r2, #0
 80151be:	f000 80ca 	beq.w	8015356 <_dtoa_r+0x8be>
 80151c2:	9a07      	ldr	r2, [sp, #28]
 80151c4:	2a01      	cmp	r2, #1
 80151c6:	f300 80ad 	bgt.w	8015324 <_dtoa_r+0x88c>
 80151ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80151cc:	2a00      	cmp	r2, #0
 80151ce:	f000 80a5 	beq.w	801531c <_dtoa_r+0x884>
 80151d2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80151d6:	9e08      	ldr	r6, [sp, #32]
 80151d8:	9d05      	ldr	r5, [sp, #20]
 80151da:	9a05      	ldr	r2, [sp, #20]
 80151dc:	441a      	add	r2, r3
 80151de:	9205      	str	r2, [sp, #20]
 80151e0:	9a06      	ldr	r2, [sp, #24]
 80151e2:	2101      	movs	r1, #1
 80151e4:	441a      	add	r2, r3
 80151e6:	4620      	mov	r0, r4
 80151e8:	9206      	str	r2, [sp, #24]
 80151ea:	f000 fc87 	bl	8015afc <__i2b>
 80151ee:	4607      	mov	r7, r0
 80151f0:	b165      	cbz	r5, 801520c <_dtoa_r+0x774>
 80151f2:	9b06      	ldr	r3, [sp, #24]
 80151f4:	2b00      	cmp	r3, #0
 80151f6:	dd09      	ble.n	801520c <_dtoa_r+0x774>
 80151f8:	42ab      	cmp	r3, r5
 80151fa:	9a05      	ldr	r2, [sp, #20]
 80151fc:	bfa8      	it	ge
 80151fe:	462b      	movge	r3, r5
 8015200:	1ad2      	subs	r2, r2, r3
 8015202:	9205      	str	r2, [sp, #20]
 8015204:	9a06      	ldr	r2, [sp, #24]
 8015206:	1aed      	subs	r5, r5, r3
 8015208:	1ad3      	subs	r3, r2, r3
 801520a:	9306      	str	r3, [sp, #24]
 801520c:	9b08      	ldr	r3, [sp, #32]
 801520e:	b1f3      	cbz	r3, 801524e <_dtoa_r+0x7b6>
 8015210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015212:	2b00      	cmp	r3, #0
 8015214:	f000 80a3 	beq.w	801535e <_dtoa_r+0x8c6>
 8015218:	2e00      	cmp	r6, #0
 801521a:	dd10      	ble.n	801523e <_dtoa_r+0x7a6>
 801521c:	4639      	mov	r1, r7
 801521e:	4632      	mov	r2, r6
 8015220:	4620      	mov	r0, r4
 8015222:	f000 fd2b 	bl	8015c7c <__pow5mult>
 8015226:	4652      	mov	r2, sl
 8015228:	4601      	mov	r1, r0
 801522a:	4607      	mov	r7, r0
 801522c:	4620      	mov	r0, r4
 801522e:	f000 fc7b 	bl	8015b28 <__multiply>
 8015232:	4651      	mov	r1, sl
 8015234:	4680      	mov	r8, r0
 8015236:	4620      	mov	r0, r4
 8015238:	f000 fb60 	bl	80158fc <_Bfree>
 801523c:	46c2      	mov	sl, r8
 801523e:	9b08      	ldr	r3, [sp, #32]
 8015240:	1b9a      	subs	r2, r3, r6
 8015242:	d004      	beq.n	801524e <_dtoa_r+0x7b6>
 8015244:	4651      	mov	r1, sl
 8015246:	4620      	mov	r0, r4
 8015248:	f000 fd18 	bl	8015c7c <__pow5mult>
 801524c:	4682      	mov	sl, r0
 801524e:	2101      	movs	r1, #1
 8015250:	4620      	mov	r0, r4
 8015252:	f000 fc53 	bl	8015afc <__i2b>
 8015256:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015258:	2b00      	cmp	r3, #0
 801525a:	4606      	mov	r6, r0
 801525c:	f340 8081 	ble.w	8015362 <_dtoa_r+0x8ca>
 8015260:	461a      	mov	r2, r3
 8015262:	4601      	mov	r1, r0
 8015264:	4620      	mov	r0, r4
 8015266:	f000 fd09 	bl	8015c7c <__pow5mult>
 801526a:	9b07      	ldr	r3, [sp, #28]
 801526c:	2b01      	cmp	r3, #1
 801526e:	4606      	mov	r6, r0
 8015270:	dd7a      	ble.n	8015368 <_dtoa_r+0x8d0>
 8015272:	f04f 0800 	mov.w	r8, #0
 8015276:	6933      	ldr	r3, [r6, #16]
 8015278:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801527c:	6918      	ldr	r0, [r3, #16]
 801527e:	f000 fbef 	bl	8015a60 <__hi0bits>
 8015282:	f1c0 0020 	rsb	r0, r0, #32
 8015286:	9b06      	ldr	r3, [sp, #24]
 8015288:	4418      	add	r0, r3
 801528a:	f010 001f 	ands.w	r0, r0, #31
 801528e:	f000 8094 	beq.w	80153ba <_dtoa_r+0x922>
 8015292:	f1c0 0320 	rsb	r3, r0, #32
 8015296:	2b04      	cmp	r3, #4
 8015298:	f340 8085 	ble.w	80153a6 <_dtoa_r+0x90e>
 801529c:	9b05      	ldr	r3, [sp, #20]
 801529e:	f1c0 001c 	rsb	r0, r0, #28
 80152a2:	4403      	add	r3, r0
 80152a4:	9305      	str	r3, [sp, #20]
 80152a6:	9b06      	ldr	r3, [sp, #24]
 80152a8:	4403      	add	r3, r0
 80152aa:	4405      	add	r5, r0
 80152ac:	9306      	str	r3, [sp, #24]
 80152ae:	9b05      	ldr	r3, [sp, #20]
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	dd05      	ble.n	80152c0 <_dtoa_r+0x828>
 80152b4:	4651      	mov	r1, sl
 80152b6:	461a      	mov	r2, r3
 80152b8:	4620      	mov	r0, r4
 80152ba:	f000 fd39 	bl	8015d30 <__lshift>
 80152be:	4682      	mov	sl, r0
 80152c0:	9b06      	ldr	r3, [sp, #24]
 80152c2:	2b00      	cmp	r3, #0
 80152c4:	dd05      	ble.n	80152d2 <_dtoa_r+0x83a>
 80152c6:	4631      	mov	r1, r6
 80152c8:	461a      	mov	r2, r3
 80152ca:	4620      	mov	r0, r4
 80152cc:	f000 fd30 	bl	8015d30 <__lshift>
 80152d0:	4606      	mov	r6, r0
 80152d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	d072      	beq.n	80153be <_dtoa_r+0x926>
 80152d8:	4631      	mov	r1, r6
 80152da:	4650      	mov	r0, sl
 80152dc:	f000 fd94 	bl	8015e08 <__mcmp>
 80152e0:	2800      	cmp	r0, #0
 80152e2:	da6c      	bge.n	80153be <_dtoa_r+0x926>
 80152e4:	2300      	movs	r3, #0
 80152e6:	4651      	mov	r1, sl
 80152e8:	220a      	movs	r2, #10
 80152ea:	4620      	mov	r0, r4
 80152ec:	f000 fb28 	bl	8015940 <__multadd>
 80152f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80152f2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80152f6:	4682      	mov	sl, r0
 80152f8:	2b00      	cmp	r3, #0
 80152fa:	f000 81b0 	beq.w	801565e <_dtoa_r+0xbc6>
 80152fe:	2300      	movs	r3, #0
 8015300:	4639      	mov	r1, r7
 8015302:	220a      	movs	r2, #10
 8015304:	4620      	mov	r0, r4
 8015306:	f000 fb1b 	bl	8015940 <__multadd>
 801530a:	9b01      	ldr	r3, [sp, #4]
 801530c:	2b00      	cmp	r3, #0
 801530e:	4607      	mov	r7, r0
 8015310:	f300 8096 	bgt.w	8015440 <_dtoa_r+0x9a8>
 8015314:	9b07      	ldr	r3, [sp, #28]
 8015316:	2b02      	cmp	r3, #2
 8015318:	dc59      	bgt.n	80153ce <_dtoa_r+0x936>
 801531a:	e091      	b.n	8015440 <_dtoa_r+0x9a8>
 801531c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801531e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015322:	e758      	b.n	80151d6 <_dtoa_r+0x73e>
 8015324:	9b04      	ldr	r3, [sp, #16]
 8015326:	1e5e      	subs	r6, r3, #1
 8015328:	9b08      	ldr	r3, [sp, #32]
 801532a:	42b3      	cmp	r3, r6
 801532c:	bfbf      	itttt	lt
 801532e:	9b08      	ldrlt	r3, [sp, #32]
 8015330:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8015332:	9608      	strlt	r6, [sp, #32]
 8015334:	1af3      	sublt	r3, r6, r3
 8015336:	bfb4      	ite	lt
 8015338:	18d2      	addlt	r2, r2, r3
 801533a:	1b9e      	subge	r6, r3, r6
 801533c:	9b04      	ldr	r3, [sp, #16]
 801533e:	bfbc      	itt	lt
 8015340:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8015342:	2600      	movlt	r6, #0
 8015344:	2b00      	cmp	r3, #0
 8015346:	bfb7      	itett	lt
 8015348:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 801534c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8015350:	1a9d      	sublt	r5, r3, r2
 8015352:	2300      	movlt	r3, #0
 8015354:	e741      	b.n	80151da <_dtoa_r+0x742>
 8015356:	9e08      	ldr	r6, [sp, #32]
 8015358:	9d05      	ldr	r5, [sp, #20]
 801535a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801535c:	e748      	b.n	80151f0 <_dtoa_r+0x758>
 801535e:	9a08      	ldr	r2, [sp, #32]
 8015360:	e770      	b.n	8015244 <_dtoa_r+0x7ac>
 8015362:	9b07      	ldr	r3, [sp, #28]
 8015364:	2b01      	cmp	r3, #1
 8015366:	dc19      	bgt.n	801539c <_dtoa_r+0x904>
 8015368:	9b02      	ldr	r3, [sp, #8]
 801536a:	b9bb      	cbnz	r3, 801539c <_dtoa_r+0x904>
 801536c:	9b03      	ldr	r3, [sp, #12]
 801536e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015372:	b99b      	cbnz	r3, 801539c <_dtoa_r+0x904>
 8015374:	9b03      	ldr	r3, [sp, #12]
 8015376:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801537a:	0d1b      	lsrs	r3, r3, #20
 801537c:	051b      	lsls	r3, r3, #20
 801537e:	b183      	cbz	r3, 80153a2 <_dtoa_r+0x90a>
 8015380:	9b05      	ldr	r3, [sp, #20]
 8015382:	3301      	adds	r3, #1
 8015384:	9305      	str	r3, [sp, #20]
 8015386:	9b06      	ldr	r3, [sp, #24]
 8015388:	3301      	adds	r3, #1
 801538a:	9306      	str	r3, [sp, #24]
 801538c:	f04f 0801 	mov.w	r8, #1
 8015390:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015392:	2b00      	cmp	r3, #0
 8015394:	f47f af6f 	bne.w	8015276 <_dtoa_r+0x7de>
 8015398:	2001      	movs	r0, #1
 801539a:	e774      	b.n	8015286 <_dtoa_r+0x7ee>
 801539c:	f04f 0800 	mov.w	r8, #0
 80153a0:	e7f6      	b.n	8015390 <_dtoa_r+0x8f8>
 80153a2:	4698      	mov	r8, r3
 80153a4:	e7f4      	b.n	8015390 <_dtoa_r+0x8f8>
 80153a6:	d082      	beq.n	80152ae <_dtoa_r+0x816>
 80153a8:	9a05      	ldr	r2, [sp, #20]
 80153aa:	331c      	adds	r3, #28
 80153ac:	441a      	add	r2, r3
 80153ae:	9205      	str	r2, [sp, #20]
 80153b0:	9a06      	ldr	r2, [sp, #24]
 80153b2:	441a      	add	r2, r3
 80153b4:	441d      	add	r5, r3
 80153b6:	9206      	str	r2, [sp, #24]
 80153b8:	e779      	b.n	80152ae <_dtoa_r+0x816>
 80153ba:	4603      	mov	r3, r0
 80153bc:	e7f4      	b.n	80153a8 <_dtoa_r+0x910>
 80153be:	9b04      	ldr	r3, [sp, #16]
 80153c0:	2b00      	cmp	r3, #0
 80153c2:	dc37      	bgt.n	8015434 <_dtoa_r+0x99c>
 80153c4:	9b07      	ldr	r3, [sp, #28]
 80153c6:	2b02      	cmp	r3, #2
 80153c8:	dd34      	ble.n	8015434 <_dtoa_r+0x99c>
 80153ca:	9b04      	ldr	r3, [sp, #16]
 80153cc:	9301      	str	r3, [sp, #4]
 80153ce:	9b01      	ldr	r3, [sp, #4]
 80153d0:	b963      	cbnz	r3, 80153ec <_dtoa_r+0x954>
 80153d2:	4631      	mov	r1, r6
 80153d4:	2205      	movs	r2, #5
 80153d6:	4620      	mov	r0, r4
 80153d8:	f000 fab2 	bl	8015940 <__multadd>
 80153dc:	4601      	mov	r1, r0
 80153de:	4606      	mov	r6, r0
 80153e0:	4650      	mov	r0, sl
 80153e2:	f000 fd11 	bl	8015e08 <__mcmp>
 80153e6:	2800      	cmp	r0, #0
 80153e8:	f73f adbb 	bgt.w	8014f62 <_dtoa_r+0x4ca>
 80153ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80153ee:	9d00      	ldr	r5, [sp, #0]
 80153f0:	ea6f 0b03 	mvn.w	fp, r3
 80153f4:	f04f 0800 	mov.w	r8, #0
 80153f8:	4631      	mov	r1, r6
 80153fa:	4620      	mov	r0, r4
 80153fc:	f000 fa7e 	bl	80158fc <_Bfree>
 8015400:	2f00      	cmp	r7, #0
 8015402:	f43f aeab 	beq.w	801515c <_dtoa_r+0x6c4>
 8015406:	f1b8 0f00 	cmp.w	r8, #0
 801540a:	d005      	beq.n	8015418 <_dtoa_r+0x980>
 801540c:	45b8      	cmp	r8, r7
 801540e:	d003      	beq.n	8015418 <_dtoa_r+0x980>
 8015410:	4641      	mov	r1, r8
 8015412:	4620      	mov	r0, r4
 8015414:	f000 fa72 	bl	80158fc <_Bfree>
 8015418:	4639      	mov	r1, r7
 801541a:	4620      	mov	r0, r4
 801541c:	f000 fa6e 	bl	80158fc <_Bfree>
 8015420:	e69c      	b.n	801515c <_dtoa_r+0x6c4>
 8015422:	2600      	movs	r6, #0
 8015424:	4637      	mov	r7, r6
 8015426:	e7e1      	b.n	80153ec <_dtoa_r+0x954>
 8015428:	46bb      	mov	fp, r7
 801542a:	4637      	mov	r7, r6
 801542c:	e599      	b.n	8014f62 <_dtoa_r+0x4ca>
 801542e:	bf00      	nop
 8015430:	40240000 	.word	0x40240000
 8015434:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015436:	2b00      	cmp	r3, #0
 8015438:	f000 80c8 	beq.w	80155cc <_dtoa_r+0xb34>
 801543c:	9b04      	ldr	r3, [sp, #16]
 801543e:	9301      	str	r3, [sp, #4]
 8015440:	2d00      	cmp	r5, #0
 8015442:	dd05      	ble.n	8015450 <_dtoa_r+0x9b8>
 8015444:	4639      	mov	r1, r7
 8015446:	462a      	mov	r2, r5
 8015448:	4620      	mov	r0, r4
 801544a:	f000 fc71 	bl	8015d30 <__lshift>
 801544e:	4607      	mov	r7, r0
 8015450:	f1b8 0f00 	cmp.w	r8, #0
 8015454:	d05b      	beq.n	801550e <_dtoa_r+0xa76>
 8015456:	6879      	ldr	r1, [r7, #4]
 8015458:	4620      	mov	r0, r4
 801545a:	f000 fa0f 	bl	801587c <_Balloc>
 801545e:	4605      	mov	r5, r0
 8015460:	b928      	cbnz	r0, 801546e <_dtoa_r+0x9d6>
 8015462:	4b83      	ldr	r3, [pc, #524]	; (8015670 <_dtoa_r+0xbd8>)
 8015464:	4602      	mov	r2, r0
 8015466:	f240 21ef 	movw	r1, #751	; 0x2ef
 801546a:	f7ff bb2e 	b.w	8014aca <_dtoa_r+0x32>
 801546e:	693a      	ldr	r2, [r7, #16]
 8015470:	3202      	adds	r2, #2
 8015472:	0092      	lsls	r2, r2, #2
 8015474:	f107 010c 	add.w	r1, r7, #12
 8015478:	300c      	adds	r0, #12
 801547a:	f002 f9e3 	bl	8017844 <memcpy>
 801547e:	2201      	movs	r2, #1
 8015480:	4629      	mov	r1, r5
 8015482:	4620      	mov	r0, r4
 8015484:	f000 fc54 	bl	8015d30 <__lshift>
 8015488:	9b00      	ldr	r3, [sp, #0]
 801548a:	3301      	adds	r3, #1
 801548c:	9304      	str	r3, [sp, #16]
 801548e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015492:	4413      	add	r3, r2
 8015494:	9308      	str	r3, [sp, #32]
 8015496:	9b02      	ldr	r3, [sp, #8]
 8015498:	f003 0301 	and.w	r3, r3, #1
 801549c:	46b8      	mov	r8, r7
 801549e:	9306      	str	r3, [sp, #24]
 80154a0:	4607      	mov	r7, r0
 80154a2:	9b04      	ldr	r3, [sp, #16]
 80154a4:	4631      	mov	r1, r6
 80154a6:	3b01      	subs	r3, #1
 80154a8:	4650      	mov	r0, sl
 80154aa:	9301      	str	r3, [sp, #4]
 80154ac:	f7ff fa6c 	bl	8014988 <quorem>
 80154b0:	4641      	mov	r1, r8
 80154b2:	9002      	str	r0, [sp, #8]
 80154b4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80154b8:	4650      	mov	r0, sl
 80154ba:	f000 fca5 	bl	8015e08 <__mcmp>
 80154be:	463a      	mov	r2, r7
 80154c0:	9005      	str	r0, [sp, #20]
 80154c2:	4631      	mov	r1, r6
 80154c4:	4620      	mov	r0, r4
 80154c6:	f000 fcbb 	bl	8015e40 <__mdiff>
 80154ca:	68c2      	ldr	r2, [r0, #12]
 80154cc:	4605      	mov	r5, r0
 80154ce:	bb02      	cbnz	r2, 8015512 <_dtoa_r+0xa7a>
 80154d0:	4601      	mov	r1, r0
 80154d2:	4650      	mov	r0, sl
 80154d4:	f000 fc98 	bl	8015e08 <__mcmp>
 80154d8:	4602      	mov	r2, r0
 80154da:	4629      	mov	r1, r5
 80154dc:	4620      	mov	r0, r4
 80154de:	9209      	str	r2, [sp, #36]	; 0x24
 80154e0:	f000 fa0c 	bl	80158fc <_Bfree>
 80154e4:	9b07      	ldr	r3, [sp, #28]
 80154e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80154e8:	9d04      	ldr	r5, [sp, #16]
 80154ea:	ea43 0102 	orr.w	r1, r3, r2
 80154ee:	9b06      	ldr	r3, [sp, #24]
 80154f0:	4319      	orrs	r1, r3
 80154f2:	d110      	bne.n	8015516 <_dtoa_r+0xa7e>
 80154f4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80154f8:	d029      	beq.n	801554e <_dtoa_r+0xab6>
 80154fa:	9b05      	ldr	r3, [sp, #20]
 80154fc:	2b00      	cmp	r3, #0
 80154fe:	dd02      	ble.n	8015506 <_dtoa_r+0xa6e>
 8015500:	9b02      	ldr	r3, [sp, #8]
 8015502:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8015506:	9b01      	ldr	r3, [sp, #4]
 8015508:	f883 9000 	strb.w	r9, [r3]
 801550c:	e774      	b.n	80153f8 <_dtoa_r+0x960>
 801550e:	4638      	mov	r0, r7
 8015510:	e7ba      	b.n	8015488 <_dtoa_r+0x9f0>
 8015512:	2201      	movs	r2, #1
 8015514:	e7e1      	b.n	80154da <_dtoa_r+0xa42>
 8015516:	9b05      	ldr	r3, [sp, #20]
 8015518:	2b00      	cmp	r3, #0
 801551a:	db04      	blt.n	8015526 <_dtoa_r+0xa8e>
 801551c:	9907      	ldr	r1, [sp, #28]
 801551e:	430b      	orrs	r3, r1
 8015520:	9906      	ldr	r1, [sp, #24]
 8015522:	430b      	orrs	r3, r1
 8015524:	d120      	bne.n	8015568 <_dtoa_r+0xad0>
 8015526:	2a00      	cmp	r2, #0
 8015528:	dded      	ble.n	8015506 <_dtoa_r+0xa6e>
 801552a:	4651      	mov	r1, sl
 801552c:	2201      	movs	r2, #1
 801552e:	4620      	mov	r0, r4
 8015530:	f000 fbfe 	bl	8015d30 <__lshift>
 8015534:	4631      	mov	r1, r6
 8015536:	4682      	mov	sl, r0
 8015538:	f000 fc66 	bl	8015e08 <__mcmp>
 801553c:	2800      	cmp	r0, #0
 801553e:	dc03      	bgt.n	8015548 <_dtoa_r+0xab0>
 8015540:	d1e1      	bne.n	8015506 <_dtoa_r+0xa6e>
 8015542:	f019 0f01 	tst.w	r9, #1
 8015546:	d0de      	beq.n	8015506 <_dtoa_r+0xa6e>
 8015548:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801554c:	d1d8      	bne.n	8015500 <_dtoa_r+0xa68>
 801554e:	9a01      	ldr	r2, [sp, #4]
 8015550:	2339      	movs	r3, #57	; 0x39
 8015552:	7013      	strb	r3, [r2, #0]
 8015554:	462b      	mov	r3, r5
 8015556:	461d      	mov	r5, r3
 8015558:	3b01      	subs	r3, #1
 801555a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801555e:	2a39      	cmp	r2, #57	; 0x39
 8015560:	d06c      	beq.n	801563c <_dtoa_r+0xba4>
 8015562:	3201      	adds	r2, #1
 8015564:	701a      	strb	r2, [r3, #0]
 8015566:	e747      	b.n	80153f8 <_dtoa_r+0x960>
 8015568:	2a00      	cmp	r2, #0
 801556a:	dd07      	ble.n	801557c <_dtoa_r+0xae4>
 801556c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8015570:	d0ed      	beq.n	801554e <_dtoa_r+0xab6>
 8015572:	9a01      	ldr	r2, [sp, #4]
 8015574:	f109 0301 	add.w	r3, r9, #1
 8015578:	7013      	strb	r3, [r2, #0]
 801557a:	e73d      	b.n	80153f8 <_dtoa_r+0x960>
 801557c:	9b04      	ldr	r3, [sp, #16]
 801557e:	9a08      	ldr	r2, [sp, #32]
 8015580:	f803 9c01 	strb.w	r9, [r3, #-1]
 8015584:	4293      	cmp	r3, r2
 8015586:	d043      	beq.n	8015610 <_dtoa_r+0xb78>
 8015588:	4651      	mov	r1, sl
 801558a:	2300      	movs	r3, #0
 801558c:	220a      	movs	r2, #10
 801558e:	4620      	mov	r0, r4
 8015590:	f000 f9d6 	bl	8015940 <__multadd>
 8015594:	45b8      	cmp	r8, r7
 8015596:	4682      	mov	sl, r0
 8015598:	f04f 0300 	mov.w	r3, #0
 801559c:	f04f 020a 	mov.w	r2, #10
 80155a0:	4641      	mov	r1, r8
 80155a2:	4620      	mov	r0, r4
 80155a4:	d107      	bne.n	80155b6 <_dtoa_r+0xb1e>
 80155a6:	f000 f9cb 	bl	8015940 <__multadd>
 80155aa:	4680      	mov	r8, r0
 80155ac:	4607      	mov	r7, r0
 80155ae:	9b04      	ldr	r3, [sp, #16]
 80155b0:	3301      	adds	r3, #1
 80155b2:	9304      	str	r3, [sp, #16]
 80155b4:	e775      	b.n	80154a2 <_dtoa_r+0xa0a>
 80155b6:	f000 f9c3 	bl	8015940 <__multadd>
 80155ba:	4639      	mov	r1, r7
 80155bc:	4680      	mov	r8, r0
 80155be:	2300      	movs	r3, #0
 80155c0:	220a      	movs	r2, #10
 80155c2:	4620      	mov	r0, r4
 80155c4:	f000 f9bc 	bl	8015940 <__multadd>
 80155c8:	4607      	mov	r7, r0
 80155ca:	e7f0      	b.n	80155ae <_dtoa_r+0xb16>
 80155cc:	9b04      	ldr	r3, [sp, #16]
 80155ce:	9301      	str	r3, [sp, #4]
 80155d0:	9d00      	ldr	r5, [sp, #0]
 80155d2:	4631      	mov	r1, r6
 80155d4:	4650      	mov	r0, sl
 80155d6:	f7ff f9d7 	bl	8014988 <quorem>
 80155da:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80155de:	9b00      	ldr	r3, [sp, #0]
 80155e0:	f805 9b01 	strb.w	r9, [r5], #1
 80155e4:	1aea      	subs	r2, r5, r3
 80155e6:	9b01      	ldr	r3, [sp, #4]
 80155e8:	4293      	cmp	r3, r2
 80155ea:	dd07      	ble.n	80155fc <_dtoa_r+0xb64>
 80155ec:	4651      	mov	r1, sl
 80155ee:	2300      	movs	r3, #0
 80155f0:	220a      	movs	r2, #10
 80155f2:	4620      	mov	r0, r4
 80155f4:	f000 f9a4 	bl	8015940 <__multadd>
 80155f8:	4682      	mov	sl, r0
 80155fa:	e7ea      	b.n	80155d2 <_dtoa_r+0xb3a>
 80155fc:	9b01      	ldr	r3, [sp, #4]
 80155fe:	2b00      	cmp	r3, #0
 8015600:	bfc8      	it	gt
 8015602:	461d      	movgt	r5, r3
 8015604:	9b00      	ldr	r3, [sp, #0]
 8015606:	bfd8      	it	le
 8015608:	2501      	movle	r5, #1
 801560a:	441d      	add	r5, r3
 801560c:	f04f 0800 	mov.w	r8, #0
 8015610:	4651      	mov	r1, sl
 8015612:	2201      	movs	r2, #1
 8015614:	4620      	mov	r0, r4
 8015616:	f000 fb8b 	bl	8015d30 <__lshift>
 801561a:	4631      	mov	r1, r6
 801561c:	4682      	mov	sl, r0
 801561e:	f000 fbf3 	bl	8015e08 <__mcmp>
 8015622:	2800      	cmp	r0, #0
 8015624:	dc96      	bgt.n	8015554 <_dtoa_r+0xabc>
 8015626:	d102      	bne.n	801562e <_dtoa_r+0xb96>
 8015628:	f019 0f01 	tst.w	r9, #1
 801562c:	d192      	bne.n	8015554 <_dtoa_r+0xabc>
 801562e:	462b      	mov	r3, r5
 8015630:	461d      	mov	r5, r3
 8015632:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015636:	2a30      	cmp	r2, #48	; 0x30
 8015638:	d0fa      	beq.n	8015630 <_dtoa_r+0xb98>
 801563a:	e6dd      	b.n	80153f8 <_dtoa_r+0x960>
 801563c:	9a00      	ldr	r2, [sp, #0]
 801563e:	429a      	cmp	r2, r3
 8015640:	d189      	bne.n	8015556 <_dtoa_r+0xabe>
 8015642:	f10b 0b01 	add.w	fp, fp, #1
 8015646:	2331      	movs	r3, #49	; 0x31
 8015648:	e796      	b.n	8015578 <_dtoa_r+0xae0>
 801564a:	4b0a      	ldr	r3, [pc, #40]	; (8015674 <_dtoa_r+0xbdc>)
 801564c:	f7ff ba99 	b.w	8014b82 <_dtoa_r+0xea>
 8015650:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015652:	2b00      	cmp	r3, #0
 8015654:	f47f aa6d 	bne.w	8014b32 <_dtoa_r+0x9a>
 8015658:	4b07      	ldr	r3, [pc, #28]	; (8015678 <_dtoa_r+0xbe0>)
 801565a:	f7ff ba92 	b.w	8014b82 <_dtoa_r+0xea>
 801565e:	9b01      	ldr	r3, [sp, #4]
 8015660:	2b00      	cmp	r3, #0
 8015662:	dcb5      	bgt.n	80155d0 <_dtoa_r+0xb38>
 8015664:	9b07      	ldr	r3, [sp, #28]
 8015666:	2b02      	cmp	r3, #2
 8015668:	f73f aeb1 	bgt.w	80153ce <_dtoa_r+0x936>
 801566c:	e7b0      	b.n	80155d0 <_dtoa_r+0xb38>
 801566e:	bf00      	nop
 8015670:	08028345 	.word	0x08028345
 8015674:	080282a0 	.word	0x080282a0
 8015678:	080282c9 	.word	0x080282c9

0801567c <_free_r>:
 801567c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801567e:	2900      	cmp	r1, #0
 8015680:	d044      	beq.n	801570c <_free_r+0x90>
 8015682:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015686:	9001      	str	r0, [sp, #4]
 8015688:	2b00      	cmp	r3, #0
 801568a:	f1a1 0404 	sub.w	r4, r1, #4
 801568e:	bfb8      	it	lt
 8015690:	18e4      	addlt	r4, r4, r3
 8015692:	f000 f8e7 	bl	8015864 <__malloc_lock>
 8015696:	4a1e      	ldr	r2, [pc, #120]	; (8015710 <_free_r+0x94>)
 8015698:	9801      	ldr	r0, [sp, #4]
 801569a:	6813      	ldr	r3, [r2, #0]
 801569c:	b933      	cbnz	r3, 80156ac <_free_r+0x30>
 801569e:	6063      	str	r3, [r4, #4]
 80156a0:	6014      	str	r4, [r2, #0]
 80156a2:	b003      	add	sp, #12
 80156a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80156a8:	f000 b8e2 	b.w	8015870 <__malloc_unlock>
 80156ac:	42a3      	cmp	r3, r4
 80156ae:	d908      	bls.n	80156c2 <_free_r+0x46>
 80156b0:	6825      	ldr	r5, [r4, #0]
 80156b2:	1961      	adds	r1, r4, r5
 80156b4:	428b      	cmp	r3, r1
 80156b6:	bf01      	itttt	eq
 80156b8:	6819      	ldreq	r1, [r3, #0]
 80156ba:	685b      	ldreq	r3, [r3, #4]
 80156bc:	1949      	addeq	r1, r1, r5
 80156be:	6021      	streq	r1, [r4, #0]
 80156c0:	e7ed      	b.n	801569e <_free_r+0x22>
 80156c2:	461a      	mov	r2, r3
 80156c4:	685b      	ldr	r3, [r3, #4]
 80156c6:	b10b      	cbz	r3, 80156cc <_free_r+0x50>
 80156c8:	42a3      	cmp	r3, r4
 80156ca:	d9fa      	bls.n	80156c2 <_free_r+0x46>
 80156cc:	6811      	ldr	r1, [r2, #0]
 80156ce:	1855      	adds	r5, r2, r1
 80156d0:	42a5      	cmp	r5, r4
 80156d2:	d10b      	bne.n	80156ec <_free_r+0x70>
 80156d4:	6824      	ldr	r4, [r4, #0]
 80156d6:	4421      	add	r1, r4
 80156d8:	1854      	adds	r4, r2, r1
 80156da:	42a3      	cmp	r3, r4
 80156dc:	6011      	str	r1, [r2, #0]
 80156de:	d1e0      	bne.n	80156a2 <_free_r+0x26>
 80156e0:	681c      	ldr	r4, [r3, #0]
 80156e2:	685b      	ldr	r3, [r3, #4]
 80156e4:	6053      	str	r3, [r2, #4]
 80156e6:	440c      	add	r4, r1
 80156e8:	6014      	str	r4, [r2, #0]
 80156ea:	e7da      	b.n	80156a2 <_free_r+0x26>
 80156ec:	d902      	bls.n	80156f4 <_free_r+0x78>
 80156ee:	230c      	movs	r3, #12
 80156f0:	6003      	str	r3, [r0, #0]
 80156f2:	e7d6      	b.n	80156a2 <_free_r+0x26>
 80156f4:	6825      	ldr	r5, [r4, #0]
 80156f6:	1961      	adds	r1, r4, r5
 80156f8:	428b      	cmp	r3, r1
 80156fa:	bf04      	itt	eq
 80156fc:	6819      	ldreq	r1, [r3, #0]
 80156fe:	685b      	ldreq	r3, [r3, #4]
 8015700:	6063      	str	r3, [r4, #4]
 8015702:	bf04      	itt	eq
 8015704:	1949      	addeq	r1, r1, r5
 8015706:	6021      	streq	r1, [r4, #0]
 8015708:	6054      	str	r4, [r2, #4]
 801570a:	e7ca      	b.n	80156a2 <_free_r+0x26>
 801570c:	b003      	add	sp, #12
 801570e:	bd30      	pop	{r4, r5, pc}
 8015710:	20003504 	.word	0x20003504

08015714 <malloc>:
 8015714:	4b02      	ldr	r3, [pc, #8]	; (8015720 <malloc+0xc>)
 8015716:	4601      	mov	r1, r0
 8015718:	6818      	ldr	r0, [r3, #0]
 801571a:	f000 b823 	b.w	8015764 <_malloc_r>
 801571e:	bf00      	nop
 8015720:	200003f0 	.word	0x200003f0

08015724 <sbrk_aligned>:
 8015724:	b570      	push	{r4, r5, r6, lr}
 8015726:	4e0e      	ldr	r6, [pc, #56]	; (8015760 <sbrk_aligned+0x3c>)
 8015728:	460c      	mov	r4, r1
 801572a:	6831      	ldr	r1, [r6, #0]
 801572c:	4605      	mov	r5, r0
 801572e:	b911      	cbnz	r1, 8015736 <sbrk_aligned+0x12>
 8015730:	f002 f878 	bl	8017824 <_sbrk_r>
 8015734:	6030      	str	r0, [r6, #0]
 8015736:	4621      	mov	r1, r4
 8015738:	4628      	mov	r0, r5
 801573a:	f002 f873 	bl	8017824 <_sbrk_r>
 801573e:	1c43      	adds	r3, r0, #1
 8015740:	d00a      	beq.n	8015758 <sbrk_aligned+0x34>
 8015742:	1cc4      	adds	r4, r0, #3
 8015744:	f024 0403 	bic.w	r4, r4, #3
 8015748:	42a0      	cmp	r0, r4
 801574a:	d007      	beq.n	801575c <sbrk_aligned+0x38>
 801574c:	1a21      	subs	r1, r4, r0
 801574e:	4628      	mov	r0, r5
 8015750:	f002 f868 	bl	8017824 <_sbrk_r>
 8015754:	3001      	adds	r0, #1
 8015756:	d101      	bne.n	801575c <sbrk_aligned+0x38>
 8015758:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801575c:	4620      	mov	r0, r4
 801575e:	bd70      	pop	{r4, r5, r6, pc}
 8015760:	20003508 	.word	0x20003508

08015764 <_malloc_r>:
 8015764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015768:	1ccd      	adds	r5, r1, #3
 801576a:	f025 0503 	bic.w	r5, r5, #3
 801576e:	3508      	adds	r5, #8
 8015770:	2d0c      	cmp	r5, #12
 8015772:	bf38      	it	cc
 8015774:	250c      	movcc	r5, #12
 8015776:	2d00      	cmp	r5, #0
 8015778:	4607      	mov	r7, r0
 801577a:	db01      	blt.n	8015780 <_malloc_r+0x1c>
 801577c:	42a9      	cmp	r1, r5
 801577e:	d905      	bls.n	801578c <_malloc_r+0x28>
 8015780:	230c      	movs	r3, #12
 8015782:	603b      	str	r3, [r7, #0]
 8015784:	2600      	movs	r6, #0
 8015786:	4630      	mov	r0, r6
 8015788:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801578c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8015860 <_malloc_r+0xfc>
 8015790:	f000 f868 	bl	8015864 <__malloc_lock>
 8015794:	f8d8 3000 	ldr.w	r3, [r8]
 8015798:	461c      	mov	r4, r3
 801579a:	bb5c      	cbnz	r4, 80157f4 <_malloc_r+0x90>
 801579c:	4629      	mov	r1, r5
 801579e:	4638      	mov	r0, r7
 80157a0:	f7ff ffc0 	bl	8015724 <sbrk_aligned>
 80157a4:	1c43      	adds	r3, r0, #1
 80157a6:	4604      	mov	r4, r0
 80157a8:	d155      	bne.n	8015856 <_malloc_r+0xf2>
 80157aa:	f8d8 4000 	ldr.w	r4, [r8]
 80157ae:	4626      	mov	r6, r4
 80157b0:	2e00      	cmp	r6, #0
 80157b2:	d145      	bne.n	8015840 <_malloc_r+0xdc>
 80157b4:	2c00      	cmp	r4, #0
 80157b6:	d048      	beq.n	801584a <_malloc_r+0xe6>
 80157b8:	6823      	ldr	r3, [r4, #0]
 80157ba:	4631      	mov	r1, r6
 80157bc:	4638      	mov	r0, r7
 80157be:	eb04 0903 	add.w	r9, r4, r3
 80157c2:	f002 f82f 	bl	8017824 <_sbrk_r>
 80157c6:	4581      	cmp	r9, r0
 80157c8:	d13f      	bne.n	801584a <_malloc_r+0xe6>
 80157ca:	6821      	ldr	r1, [r4, #0]
 80157cc:	1a6d      	subs	r5, r5, r1
 80157ce:	4629      	mov	r1, r5
 80157d0:	4638      	mov	r0, r7
 80157d2:	f7ff ffa7 	bl	8015724 <sbrk_aligned>
 80157d6:	3001      	adds	r0, #1
 80157d8:	d037      	beq.n	801584a <_malloc_r+0xe6>
 80157da:	6823      	ldr	r3, [r4, #0]
 80157dc:	442b      	add	r3, r5
 80157de:	6023      	str	r3, [r4, #0]
 80157e0:	f8d8 3000 	ldr.w	r3, [r8]
 80157e4:	2b00      	cmp	r3, #0
 80157e6:	d038      	beq.n	801585a <_malloc_r+0xf6>
 80157e8:	685a      	ldr	r2, [r3, #4]
 80157ea:	42a2      	cmp	r2, r4
 80157ec:	d12b      	bne.n	8015846 <_malloc_r+0xe2>
 80157ee:	2200      	movs	r2, #0
 80157f0:	605a      	str	r2, [r3, #4]
 80157f2:	e00f      	b.n	8015814 <_malloc_r+0xb0>
 80157f4:	6822      	ldr	r2, [r4, #0]
 80157f6:	1b52      	subs	r2, r2, r5
 80157f8:	d41f      	bmi.n	801583a <_malloc_r+0xd6>
 80157fa:	2a0b      	cmp	r2, #11
 80157fc:	d917      	bls.n	801582e <_malloc_r+0xca>
 80157fe:	1961      	adds	r1, r4, r5
 8015800:	42a3      	cmp	r3, r4
 8015802:	6025      	str	r5, [r4, #0]
 8015804:	bf18      	it	ne
 8015806:	6059      	strne	r1, [r3, #4]
 8015808:	6863      	ldr	r3, [r4, #4]
 801580a:	bf08      	it	eq
 801580c:	f8c8 1000 	streq.w	r1, [r8]
 8015810:	5162      	str	r2, [r4, r5]
 8015812:	604b      	str	r3, [r1, #4]
 8015814:	4638      	mov	r0, r7
 8015816:	f104 060b 	add.w	r6, r4, #11
 801581a:	f000 f829 	bl	8015870 <__malloc_unlock>
 801581e:	f026 0607 	bic.w	r6, r6, #7
 8015822:	1d23      	adds	r3, r4, #4
 8015824:	1af2      	subs	r2, r6, r3
 8015826:	d0ae      	beq.n	8015786 <_malloc_r+0x22>
 8015828:	1b9b      	subs	r3, r3, r6
 801582a:	50a3      	str	r3, [r4, r2]
 801582c:	e7ab      	b.n	8015786 <_malloc_r+0x22>
 801582e:	42a3      	cmp	r3, r4
 8015830:	6862      	ldr	r2, [r4, #4]
 8015832:	d1dd      	bne.n	80157f0 <_malloc_r+0x8c>
 8015834:	f8c8 2000 	str.w	r2, [r8]
 8015838:	e7ec      	b.n	8015814 <_malloc_r+0xb0>
 801583a:	4623      	mov	r3, r4
 801583c:	6864      	ldr	r4, [r4, #4]
 801583e:	e7ac      	b.n	801579a <_malloc_r+0x36>
 8015840:	4634      	mov	r4, r6
 8015842:	6876      	ldr	r6, [r6, #4]
 8015844:	e7b4      	b.n	80157b0 <_malloc_r+0x4c>
 8015846:	4613      	mov	r3, r2
 8015848:	e7cc      	b.n	80157e4 <_malloc_r+0x80>
 801584a:	230c      	movs	r3, #12
 801584c:	603b      	str	r3, [r7, #0]
 801584e:	4638      	mov	r0, r7
 8015850:	f000 f80e 	bl	8015870 <__malloc_unlock>
 8015854:	e797      	b.n	8015786 <_malloc_r+0x22>
 8015856:	6025      	str	r5, [r4, #0]
 8015858:	e7dc      	b.n	8015814 <_malloc_r+0xb0>
 801585a:	605b      	str	r3, [r3, #4]
 801585c:	deff      	udf	#255	; 0xff
 801585e:	bf00      	nop
 8015860:	20003504 	.word	0x20003504

08015864 <__malloc_lock>:
 8015864:	4801      	ldr	r0, [pc, #4]	; (801586c <__malloc_lock+0x8>)
 8015866:	f7ff b887 	b.w	8014978 <__retarget_lock_acquire_recursive>
 801586a:	bf00      	nop
 801586c:	20003500 	.word	0x20003500

08015870 <__malloc_unlock>:
 8015870:	4801      	ldr	r0, [pc, #4]	; (8015878 <__malloc_unlock+0x8>)
 8015872:	f7ff b882 	b.w	801497a <__retarget_lock_release_recursive>
 8015876:	bf00      	nop
 8015878:	20003500 	.word	0x20003500

0801587c <_Balloc>:
 801587c:	b570      	push	{r4, r5, r6, lr}
 801587e:	69c6      	ldr	r6, [r0, #28]
 8015880:	4604      	mov	r4, r0
 8015882:	460d      	mov	r5, r1
 8015884:	b976      	cbnz	r6, 80158a4 <_Balloc+0x28>
 8015886:	2010      	movs	r0, #16
 8015888:	f7ff ff44 	bl	8015714 <malloc>
 801588c:	4602      	mov	r2, r0
 801588e:	61e0      	str	r0, [r4, #28]
 8015890:	b920      	cbnz	r0, 801589c <_Balloc+0x20>
 8015892:	4b18      	ldr	r3, [pc, #96]	; (80158f4 <_Balloc+0x78>)
 8015894:	4818      	ldr	r0, [pc, #96]	; (80158f8 <_Balloc+0x7c>)
 8015896:	216b      	movs	r1, #107	; 0x6b
 8015898:	f001 ffea 	bl	8017870 <__assert_func>
 801589c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80158a0:	6006      	str	r6, [r0, #0]
 80158a2:	60c6      	str	r6, [r0, #12]
 80158a4:	69e6      	ldr	r6, [r4, #28]
 80158a6:	68f3      	ldr	r3, [r6, #12]
 80158a8:	b183      	cbz	r3, 80158cc <_Balloc+0x50>
 80158aa:	69e3      	ldr	r3, [r4, #28]
 80158ac:	68db      	ldr	r3, [r3, #12]
 80158ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80158b2:	b9b8      	cbnz	r0, 80158e4 <_Balloc+0x68>
 80158b4:	2101      	movs	r1, #1
 80158b6:	fa01 f605 	lsl.w	r6, r1, r5
 80158ba:	1d72      	adds	r2, r6, #5
 80158bc:	0092      	lsls	r2, r2, #2
 80158be:	4620      	mov	r0, r4
 80158c0:	f001 fff4 	bl	80178ac <_calloc_r>
 80158c4:	b160      	cbz	r0, 80158e0 <_Balloc+0x64>
 80158c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80158ca:	e00e      	b.n	80158ea <_Balloc+0x6e>
 80158cc:	2221      	movs	r2, #33	; 0x21
 80158ce:	2104      	movs	r1, #4
 80158d0:	4620      	mov	r0, r4
 80158d2:	f001 ffeb 	bl	80178ac <_calloc_r>
 80158d6:	69e3      	ldr	r3, [r4, #28]
 80158d8:	60f0      	str	r0, [r6, #12]
 80158da:	68db      	ldr	r3, [r3, #12]
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d1e4      	bne.n	80158aa <_Balloc+0x2e>
 80158e0:	2000      	movs	r0, #0
 80158e2:	bd70      	pop	{r4, r5, r6, pc}
 80158e4:	6802      	ldr	r2, [r0, #0]
 80158e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80158ea:	2300      	movs	r3, #0
 80158ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80158f0:	e7f7      	b.n	80158e2 <_Balloc+0x66>
 80158f2:	bf00      	nop
 80158f4:	080282d6 	.word	0x080282d6
 80158f8:	08028356 	.word	0x08028356

080158fc <_Bfree>:
 80158fc:	b570      	push	{r4, r5, r6, lr}
 80158fe:	69c6      	ldr	r6, [r0, #28]
 8015900:	4605      	mov	r5, r0
 8015902:	460c      	mov	r4, r1
 8015904:	b976      	cbnz	r6, 8015924 <_Bfree+0x28>
 8015906:	2010      	movs	r0, #16
 8015908:	f7ff ff04 	bl	8015714 <malloc>
 801590c:	4602      	mov	r2, r0
 801590e:	61e8      	str	r0, [r5, #28]
 8015910:	b920      	cbnz	r0, 801591c <_Bfree+0x20>
 8015912:	4b09      	ldr	r3, [pc, #36]	; (8015938 <_Bfree+0x3c>)
 8015914:	4809      	ldr	r0, [pc, #36]	; (801593c <_Bfree+0x40>)
 8015916:	218f      	movs	r1, #143	; 0x8f
 8015918:	f001 ffaa 	bl	8017870 <__assert_func>
 801591c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015920:	6006      	str	r6, [r0, #0]
 8015922:	60c6      	str	r6, [r0, #12]
 8015924:	b13c      	cbz	r4, 8015936 <_Bfree+0x3a>
 8015926:	69eb      	ldr	r3, [r5, #28]
 8015928:	6862      	ldr	r2, [r4, #4]
 801592a:	68db      	ldr	r3, [r3, #12]
 801592c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015930:	6021      	str	r1, [r4, #0]
 8015932:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015936:	bd70      	pop	{r4, r5, r6, pc}
 8015938:	080282d6 	.word	0x080282d6
 801593c:	08028356 	.word	0x08028356

08015940 <__multadd>:
 8015940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015944:	690d      	ldr	r5, [r1, #16]
 8015946:	4607      	mov	r7, r0
 8015948:	460c      	mov	r4, r1
 801594a:	461e      	mov	r6, r3
 801594c:	f101 0c14 	add.w	ip, r1, #20
 8015950:	2000      	movs	r0, #0
 8015952:	f8dc 3000 	ldr.w	r3, [ip]
 8015956:	b299      	uxth	r1, r3
 8015958:	fb02 6101 	mla	r1, r2, r1, r6
 801595c:	0c1e      	lsrs	r6, r3, #16
 801595e:	0c0b      	lsrs	r3, r1, #16
 8015960:	fb02 3306 	mla	r3, r2, r6, r3
 8015964:	b289      	uxth	r1, r1
 8015966:	3001      	adds	r0, #1
 8015968:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801596c:	4285      	cmp	r5, r0
 801596e:	f84c 1b04 	str.w	r1, [ip], #4
 8015972:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015976:	dcec      	bgt.n	8015952 <__multadd+0x12>
 8015978:	b30e      	cbz	r6, 80159be <__multadd+0x7e>
 801597a:	68a3      	ldr	r3, [r4, #8]
 801597c:	42ab      	cmp	r3, r5
 801597e:	dc19      	bgt.n	80159b4 <__multadd+0x74>
 8015980:	6861      	ldr	r1, [r4, #4]
 8015982:	4638      	mov	r0, r7
 8015984:	3101      	adds	r1, #1
 8015986:	f7ff ff79 	bl	801587c <_Balloc>
 801598a:	4680      	mov	r8, r0
 801598c:	b928      	cbnz	r0, 801599a <__multadd+0x5a>
 801598e:	4602      	mov	r2, r0
 8015990:	4b0c      	ldr	r3, [pc, #48]	; (80159c4 <__multadd+0x84>)
 8015992:	480d      	ldr	r0, [pc, #52]	; (80159c8 <__multadd+0x88>)
 8015994:	21ba      	movs	r1, #186	; 0xba
 8015996:	f001 ff6b 	bl	8017870 <__assert_func>
 801599a:	6922      	ldr	r2, [r4, #16]
 801599c:	3202      	adds	r2, #2
 801599e:	f104 010c 	add.w	r1, r4, #12
 80159a2:	0092      	lsls	r2, r2, #2
 80159a4:	300c      	adds	r0, #12
 80159a6:	f001 ff4d 	bl	8017844 <memcpy>
 80159aa:	4621      	mov	r1, r4
 80159ac:	4638      	mov	r0, r7
 80159ae:	f7ff ffa5 	bl	80158fc <_Bfree>
 80159b2:	4644      	mov	r4, r8
 80159b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80159b8:	3501      	adds	r5, #1
 80159ba:	615e      	str	r6, [r3, #20]
 80159bc:	6125      	str	r5, [r4, #16]
 80159be:	4620      	mov	r0, r4
 80159c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80159c4:	08028345 	.word	0x08028345
 80159c8:	08028356 	.word	0x08028356

080159cc <__s2b>:
 80159cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80159d0:	460c      	mov	r4, r1
 80159d2:	4615      	mov	r5, r2
 80159d4:	461f      	mov	r7, r3
 80159d6:	2209      	movs	r2, #9
 80159d8:	3308      	adds	r3, #8
 80159da:	4606      	mov	r6, r0
 80159dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80159e0:	2100      	movs	r1, #0
 80159e2:	2201      	movs	r2, #1
 80159e4:	429a      	cmp	r2, r3
 80159e6:	db09      	blt.n	80159fc <__s2b+0x30>
 80159e8:	4630      	mov	r0, r6
 80159ea:	f7ff ff47 	bl	801587c <_Balloc>
 80159ee:	b940      	cbnz	r0, 8015a02 <__s2b+0x36>
 80159f0:	4602      	mov	r2, r0
 80159f2:	4b19      	ldr	r3, [pc, #100]	; (8015a58 <__s2b+0x8c>)
 80159f4:	4819      	ldr	r0, [pc, #100]	; (8015a5c <__s2b+0x90>)
 80159f6:	21d3      	movs	r1, #211	; 0xd3
 80159f8:	f001 ff3a 	bl	8017870 <__assert_func>
 80159fc:	0052      	lsls	r2, r2, #1
 80159fe:	3101      	adds	r1, #1
 8015a00:	e7f0      	b.n	80159e4 <__s2b+0x18>
 8015a02:	9b08      	ldr	r3, [sp, #32]
 8015a04:	6143      	str	r3, [r0, #20]
 8015a06:	2d09      	cmp	r5, #9
 8015a08:	f04f 0301 	mov.w	r3, #1
 8015a0c:	6103      	str	r3, [r0, #16]
 8015a0e:	dd16      	ble.n	8015a3e <__s2b+0x72>
 8015a10:	f104 0909 	add.w	r9, r4, #9
 8015a14:	46c8      	mov	r8, r9
 8015a16:	442c      	add	r4, r5
 8015a18:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015a1c:	4601      	mov	r1, r0
 8015a1e:	3b30      	subs	r3, #48	; 0x30
 8015a20:	220a      	movs	r2, #10
 8015a22:	4630      	mov	r0, r6
 8015a24:	f7ff ff8c 	bl	8015940 <__multadd>
 8015a28:	45a0      	cmp	r8, r4
 8015a2a:	d1f5      	bne.n	8015a18 <__s2b+0x4c>
 8015a2c:	f1a5 0408 	sub.w	r4, r5, #8
 8015a30:	444c      	add	r4, r9
 8015a32:	1b2d      	subs	r5, r5, r4
 8015a34:	1963      	adds	r3, r4, r5
 8015a36:	42bb      	cmp	r3, r7
 8015a38:	db04      	blt.n	8015a44 <__s2b+0x78>
 8015a3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a3e:	340a      	adds	r4, #10
 8015a40:	2509      	movs	r5, #9
 8015a42:	e7f6      	b.n	8015a32 <__s2b+0x66>
 8015a44:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015a48:	4601      	mov	r1, r0
 8015a4a:	3b30      	subs	r3, #48	; 0x30
 8015a4c:	220a      	movs	r2, #10
 8015a4e:	4630      	mov	r0, r6
 8015a50:	f7ff ff76 	bl	8015940 <__multadd>
 8015a54:	e7ee      	b.n	8015a34 <__s2b+0x68>
 8015a56:	bf00      	nop
 8015a58:	08028345 	.word	0x08028345
 8015a5c:	08028356 	.word	0x08028356

08015a60 <__hi0bits>:
 8015a60:	0c03      	lsrs	r3, r0, #16
 8015a62:	041b      	lsls	r3, r3, #16
 8015a64:	b9d3      	cbnz	r3, 8015a9c <__hi0bits+0x3c>
 8015a66:	0400      	lsls	r0, r0, #16
 8015a68:	2310      	movs	r3, #16
 8015a6a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8015a6e:	bf04      	itt	eq
 8015a70:	0200      	lsleq	r0, r0, #8
 8015a72:	3308      	addeq	r3, #8
 8015a74:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8015a78:	bf04      	itt	eq
 8015a7a:	0100      	lsleq	r0, r0, #4
 8015a7c:	3304      	addeq	r3, #4
 8015a7e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8015a82:	bf04      	itt	eq
 8015a84:	0080      	lsleq	r0, r0, #2
 8015a86:	3302      	addeq	r3, #2
 8015a88:	2800      	cmp	r0, #0
 8015a8a:	db05      	blt.n	8015a98 <__hi0bits+0x38>
 8015a8c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8015a90:	f103 0301 	add.w	r3, r3, #1
 8015a94:	bf08      	it	eq
 8015a96:	2320      	moveq	r3, #32
 8015a98:	4618      	mov	r0, r3
 8015a9a:	4770      	bx	lr
 8015a9c:	2300      	movs	r3, #0
 8015a9e:	e7e4      	b.n	8015a6a <__hi0bits+0xa>

08015aa0 <__lo0bits>:
 8015aa0:	6803      	ldr	r3, [r0, #0]
 8015aa2:	f013 0207 	ands.w	r2, r3, #7
 8015aa6:	d00c      	beq.n	8015ac2 <__lo0bits+0x22>
 8015aa8:	07d9      	lsls	r1, r3, #31
 8015aaa:	d422      	bmi.n	8015af2 <__lo0bits+0x52>
 8015aac:	079a      	lsls	r2, r3, #30
 8015aae:	bf49      	itett	mi
 8015ab0:	085b      	lsrmi	r3, r3, #1
 8015ab2:	089b      	lsrpl	r3, r3, #2
 8015ab4:	6003      	strmi	r3, [r0, #0]
 8015ab6:	2201      	movmi	r2, #1
 8015ab8:	bf5c      	itt	pl
 8015aba:	6003      	strpl	r3, [r0, #0]
 8015abc:	2202      	movpl	r2, #2
 8015abe:	4610      	mov	r0, r2
 8015ac0:	4770      	bx	lr
 8015ac2:	b299      	uxth	r1, r3
 8015ac4:	b909      	cbnz	r1, 8015aca <__lo0bits+0x2a>
 8015ac6:	0c1b      	lsrs	r3, r3, #16
 8015ac8:	2210      	movs	r2, #16
 8015aca:	b2d9      	uxtb	r1, r3
 8015acc:	b909      	cbnz	r1, 8015ad2 <__lo0bits+0x32>
 8015ace:	3208      	adds	r2, #8
 8015ad0:	0a1b      	lsrs	r3, r3, #8
 8015ad2:	0719      	lsls	r1, r3, #28
 8015ad4:	bf04      	itt	eq
 8015ad6:	091b      	lsreq	r3, r3, #4
 8015ad8:	3204      	addeq	r2, #4
 8015ada:	0799      	lsls	r1, r3, #30
 8015adc:	bf04      	itt	eq
 8015ade:	089b      	lsreq	r3, r3, #2
 8015ae0:	3202      	addeq	r2, #2
 8015ae2:	07d9      	lsls	r1, r3, #31
 8015ae4:	d403      	bmi.n	8015aee <__lo0bits+0x4e>
 8015ae6:	085b      	lsrs	r3, r3, #1
 8015ae8:	f102 0201 	add.w	r2, r2, #1
 8015aec:	d003      	beq.n	8015af6 <__lo0bits+0x56>
 8015aee:	6003      	str	r3, [r0, #0]
 8015af0:	e7e5      	b.n	8015abe <__lo0bits+0x1e>
 8015af2:	2200      	movs	r2, #0
 8015af4:	e7e3      	b.n	8015abe <__lo0bits+0x1e>
 8015af6:	2220      	movs	r2, #32
 8015af8:	e7e1      	b.n	8015abe <__lo0bits+0x1e>
	...

08015afc <__i2b>:
 8015afc:	b510      	push	{r4, lr}
 8015afe:	460c      	mov	r4, r1
 8015b00:	2101      	movs	r1, #1
 8015b02:	f7ff febb 	bl	801587c <_Balloc>
 8015b06:	4602      	mov	r2, r0
 8015b08:	b928      	cbnz	r0, 8015b16 <__i2b+0x1a>
 8015b0a:	4b05      	ldr	r3, [pc, #20]	; (8015b20 <__i2b+0x24>)
 8015b0c:	4805      	ldr	r0, [pc, #20]	; (8015b24 <__i2b+0x28>)
 8015b0e:	f240 1145 	movw	r1, #325	; 0x145
 8015b12:	f001 fead 	bl	8017870 <__assert_func>
 8015b16:	2301      	movs	r3, #1
 8015b18:	6144      	str	r4, [r0, #20]
 8015b1a:	6103      	str	r3, [r0, #16]
 8015b1c:	bd10      	pop	{r4, pc}
 8015b1e:	bf00      	nop
 8015b20:	08028345 	.word	0x08028345
 8015b24:	08028356 	.word	0x08028356

08015b28 <__multiply>:
 8015b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b2c:	4691      	mov	r9, r2
 8015b2e:	690a      	ldr	r2, [r1, #16]
 8015b30:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015b34:	429a      	cmp	r2, r3
 8015b36:	bfb8      	it	lt
 8015b38:	460b      	movlt	r3, r1
 8015b3a:	460c      	mov	r4, r1
 8015b3c:	bfbc      	itt	lt
 8015b3e:	464c      	movlt	r4, r9
 8015b40:	4699      	movlt	r9, r3
 8015b42:	6927      	ldr	r7, [r4, #16]
 8015b44:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015b48:	68a3      	ldr	r3, [r4, #8]
 8015b4a:	6861      	ldr	r1, [r4, #4]
 8015b4c:	eb07 060a 	add.w	r6, r7, sl
 8015b50:	42b3      	cmp	r3, r6
 8015b52:	b085      	sub	sp, #20
 8015b54:	bfb8      	it	lt
 8015b56:	3101      	addlt	r1, #1
 8015b58:	f7ff fe90 	bl	801587c <_Balloc>
 8015b5c:	b930      	cbnz	r0, 8015b6c <__multiply+0x44>
 8015b5e:	4602      	mov	r2, r0
 8015b60:	4b44      	ldr	r3, [pc, #272]	; (8015c74 <__multiply+0x14c>)
 8015b62:	4845      	ldr	r0, [pc, #276]	; (8015c78 <__multiply+0x150>)
 8015b64:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8015b68:	f001 fe82 	bl	8017870 <__assert_func>
 8015b6c:	f100 0514 	add.w	r5, r0, #20
 8015b70:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8015b74:	462b      	mov	r3, r5
 8015b76:	2200      	movs	r2, #0
 8015b78:	4543      	cmp	r3, r8
 8015b7a:	d321      	bcc.n	8015bc0 <__multiply+0x98>
 8015b7c:	f104 0314 	add.w	r3, r4, #20
 8015b80:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8015b84:	f109 0314 	add.w	r3, r9, #20
 8015b88:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8015b8c:	9202      	str	r2, [sp, #8]
 8015b8e:	1b3a      	subs	r2, r7, r4
 8015b90:	3a15      	subs	r2, #21
 8015b92:	f022 0203 	bic.w	r2, r2, #3
 8015b96:	3204      	adds	r2, #4
 8015b98:	f104 0115 	add.w	r1, r4, #21
 8015b9c:	428f      	cmp	r7, r1
 8015b9e:	bf38      	it	cc
 8015ba0:	2204      	movcc	r2, #4
 8015ba2:	9201      	str	r2, [sp, #4]
 8015ba4:	9a02      	ldr	r2, [sp, #8]
 8015ba6:	9303      	str	r3, [sp, #12]
 8015ba8:	429a      	cmp	r2, r3
 8015baa:	d80c      	bhi.n	8015bc6 <__multiply+0x9e>
 8015bac:	2e00      	cmp	r6, #0
 8015bae:	dd03      	ble.n	8015bb8 <__multiply+0x90>
 8015bb0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8015bb4:	2b00      	cmp	r3, #0
 8015bb6:	d05b      	beq.n	8015c70 <__multiply+0x148>
 8015bb8:	6106      	str	r6, [r0, #16]
 8015bba:	b005      	add	sp, #20
 8015bbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015bc0:	f843 2b04 	str.w	r2, [r3], #4
 8015bc4:	e7d8      	b.n	8015b78 <__multiply+0x50>
 8015bc6:	f8b3 a000 	ldrh.w	sl, [r3]
 8015bca:	f1ba 0f00 	cmp.w	sl, #0
 8015bce:	d024      	beq.n	8015c1a <__multiply+0xf2>
 8015bd0:	f104 0e14 	add.w	lr, r4, #20
 8015bd4:	46a9      	mov	r9, r5
 8015bd6:	f04f 0c00 	mov.w	ip, #0
 8015bda:	f85e 2b04 	ldr.w	r2, [lr], #4
 8015bde:	f8d9 1000 	ldr.w	r1, [r9]
 8015be2:	fa1f fb82 	uxth.w	fp, r2
 8015be6:	b289      	uxth	r1, r1
 8015be8:	fb0a 110b 	mla	r1, sl, fp, r1
 8015bec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8015bf0:	f8d9 2000 	ldr.w	r2, [r9]
 8015bf4:	4461      	add	r1, ip
 8015bf6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8015bfa:	fb0a c20b 	mla	r2, sl, fp, ip
 8015bfe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8015c02:	b289      	uxth	r1, r1
 8015c04:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8015c08:	4577      	cmp	r7, lr
 8015c0a:	f849 1b04 	str.w	r1, [r9], #4
 8015c0e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8015c12:	d8e2      	bhi.n	8015bda <__multiply+0xb2>
 8015c14:	9a01      	ldr	r2, [sp, #4]
 8015c16:	f845 c002 	str.w	ip, [r5, r2]
 8015c1a:	9a03      	ldr	r2, [sp, #12]
 8015c1c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8015c20:	3304      	adds	r3, #4
 8015c22:	f1b9 0f00 	cmp.w	r9, #0
 8015c26:	d021      	beq.n	8015c6c <__multiply+0x144>
 8015c28:	6829      	ldr	r1, [r5, #0]
 8015c2a:	f104 0c14 	add.w	ip, r4, #20
 8015c2e:	46ae      	mov	lr, r5
 8015c30:	f04f 0a00 	mov.w	sl, #0
 8015c34:	f8bc b000 	ldrh.w	fp, [ip]
 8015c38:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8015c3c:	fb09 220b 	mla	r2, r9, fp, r2
 8015c40:	4452      	add	r2, sl
 8015c42:	b289      	uxth	r1, r1
 8015c44:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8015c48:	f84e 1b04 	str.w	r1, [lr], #4
 8015c4c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8015c50:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8015c54:	f8be 1000 	ldrh.w	r1, [lr]
 8015c58:	fb09 110a 	mla	r1, r9, sl, r1
 8015c5c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8015c60:	4567      	cmp	r7, ip
 8015c62:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8015c66:	d8e5      	bhi.n	8015c34 <__multiply+0x10c>
 8015c68:	9a01      	ldr	r2, [sp, #4]
 8015c6a:	50a9      	str	r1, [r5, r2]
 8015c6c:	3504      	adds	r5, #4
 8015c6e:	e799      	b.n	8015ba4 <__multiply+0x7c>
 8015c70:	3e01      	subs	r6, #1
 8015c72:	e79b      	b.n	8015bac <__multiply+0x84>
 8015c74:	08028345 	.word	0x08028345
 8015c78:	08028356 	.word	0x08028356

08015c7c <__pow5mult>:
 8015c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015c80:	4615      	mov	r5, r2
 8015c82:	f012 0203 	ands.w	r2, r2, #3
 8015c86:	4606      	mov	r6, r0
 8015c88:	460f      	mov	r7, r1
 8015c8a:	d007      	beq.n	8015c9c <__pow5mult+0x20>
 8015c8c:	4c25      	ldr	r4, [pc, #148]	; (8015d24 <__pow5mult+0xa8>)
 8015c8e:	3a01      	subs	r2, #1
 8015c90:	2300      	movs	r3, #0
 8015c92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015c96:	f7ff fe53 	bl	8015940 <__multadd>
 8015c9a:	4607      	mov	r7, r0
 8015c9c:	10ad      	asrs	r5, r5, #2
 8015c9e:	d03d      	beq.n	8015d1c <__pow5mult+0xa0>
 8015ca0:	69f4      	ldr	r4, [r6, #28]
 8015ca2:	b97c      	cbnz	r4, 8015cc4 <__pow5mult+0x48>
 8015ca4:	2010      	movs	r0, #16
 8015ca6:	f7ff fd35 	bl	8015714 <malloc>
 8015caa:	4602      	mov	r2, r0
 8015cac:	61f0      	str	r0, [r6, #28]
 8015cae:	b928      	cbnz	r0, 8015cbc <__pow5mult+0x40>
 8015cb0:	4b1d      	ldr	r3, [pc, #116]	; (8015d28 <__pow5mult+0xac>)
 8015cb2:	481e      	ldr	r0, [pc, #120]	; (8015d2c <__pow5mult+0xb0>)
 8015cb4:	f240 11b3 	movw	r1, #435	; 0x1b3
 8015cb8:	f001 fdda 	bl	8017870 <__assert_func>
 8015cbc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015cc0:	6004      	str	r4, [r0, #0]
 8015cc2:	60c4      	str	r4, [r0, #12]
 8015cc4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8015cc8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015ccc:	b94c      	cbnz	r4, 8015ce2 <__pow5mult+0x66>
 8015cce:	f240 2171 	movw	r1, #625	; 0x271
 8015cd2:	4630      	mov	r0, r6
 8015cd4:	f7ff ff12 	bl	8015afc <__i2b>
 8015cd8:	2300      	movs	r3, #0
 8015cda:	f8c8 0008 	str.w	r0, [r8, #8]
 8015cde:	4604      	mov	r4, r0
 8015ce0:	6003      	str	r3, [r0, #0]
 8015ce2:	f04f 0900 	mov.w	r9, #0
 8015ce6:	07eb      	lsls	r3, r5, #31
 8015ce8:	d50a      	bpl.n	8015d00 <__pow5mult+0x84>
 8015cea:	4639      	mov	r1, r7
 8015cec:	4622      	mov	r2, r4
 8015cee:	4630      	mov	r0, r6
 8015cf0:	f7ff ff1a 	bl	8015b28 <__multiply>
 8015cf4:	4639      	mov	r1, r7
 8015cf6:	4680      	mov	r8, r0
 8015cf8:	4630      	mov	r0, r6
 8015cfa:	f7ff fdff 	bl	80158fc <_Bfree>
 8015cfe:	4647      	mov	r7, r8
 8015d00:	106d      	asrs	r5, r5, #1
 8015d02:	d00b      	beq.n	8015d1c <__pow5mult+0xa0>
 8015d04:	6820      	ldr	r0, [r4, #0]
 8015d06:	b938      	cbnz	r0, 8015d18 <__pow5mult+0x9c>
 8015d08:	4622      	mov	r2, r4
 8015d0a:	4621      	mov	r1, r4
 8015d0c:	4630      	mov	r0, r6
 8015d0e:	f7ff ff0b 	bl	8015b28 <__multiply>
 8015d12:	6020      	str	r0, [r4, #0]
 8015d14:	f8c0 9000 	str.w	r9, [r0]
 8015d18:	4604      	mov	r4, r0
 8015d1a:	e7e4      	b.n	8015ce6 <__pow5mult+0x6a>
 8015d1c:	4638      	mov	r0, r7
 8015d1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015d22:	bf00      	nop
 8015d24:	080284a0 	.word	0x080284a0
 8015d28:	080282d6 	.word	0x080282d6
 8015d2c:	08028356 	.word	0x08028356

08015d30 <__lshift>:
 8015d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d34:	460c      	mov	r4, r1
 8015d36:	6849      	ldr	r1, [r1, #4]
 8015d38:	6923      	ldr	r3, [r4, #16]
 8015d3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015d3e:	68a3      	ldr	r3, [r4, #8]
 8015d40:	4607      	mov	r7, r0
 8015d42:	4691      	mov	r9, r2
 8015d44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015d48:	f108 0601 	add.w	r6, r8, #1
 8015d4c:	42b3      	cmp	r3, r6
 8015d4e:	db0b      	blt.n	8015d68 <__lshift+0x38>
 8015d50:	4638      	mov	r0, r7
 8015d52:	f7ff fd93 	bl	801587c <_Balloc>
 8015d56:	4605      	mov	r5, r0
 8015d58:	b948      	cbnz	r0, 8015d6e <__lshift+0x3e>
 8015d5a:	4602      	mov	r2, r0
 8015d5c:	4b28      	ldr	r3, [pc, #160]	; (8015e00 <__lshift+0xd0>)
 8015d5e:	4829      	ldr	r0, [pc, #164]	; (8015e04 <__lshift+0xd4>)
 8015d60:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8015d64:	f001 fd84 	bl	8017870 <__assert_func>
 8015d68:	3101      	adds	r1, #1
 8015d6a:	005b      	lsls	r3, r3, #1
 8015d6c:	e7ee      	b.n	8015d4c <__lshift+0x1c>
 8015d6e:	2300      	movs	r3, #0
 8015d70:	f100 0114 	add.w	r1, r0, #20
 8015d74:	f100 0210 	add.w	r2, r0, #16
 8015d78:	4618      	mov	r0, r3
 8015d7a:	4553      	cmp	r3, sl
 8015d7c:	db33      	blt.n	8015de6 <__lshift+0xb6>
 8015d7e:	6920      	ldr	r0, [r4, #16]
 8015d80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015d84:	f104 0314 	add.w	r3, r4, #20
 8015d88:	f019 091f 	ands.w	r9, r9, #31
 8015d8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015d90:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015d94:	d02b      	beq.n	8015dee <__lshift+0xbe>
 8015d96:	f1c9 0e20 	rsb	lr, r9, #32
 8015d9a:	468a      	mov	sl, r1
 8015d9c:	2200      	movs	r2, #0
 8015d9e:	6818      	ldr	r0, [r3, #0]
 8015da0:	fa00 f009 	lsl.w	r0, r0, r9
 8015da4:	4310      	orrs	r0, r2
 8015da6:	f84a 0b04 	str.w	r0, [sl], #4
 8015daa:	f853 2b04 	ldr.w	r2, [r3], #4
 8015dae:	459c      	cmp	ip, r3
 8015db0:	fa22 f20e 	lsr.w	r2, r2, lr
 8015db4:	d8f3      	bhi.n	8015d9e <__lshift+0x6e>
 8015db6:	ebac 0304 	sub.w	r3, ip, r4
 8015dba:	3b15      	subs	r3, #21
 8015dbc:	f023 0303 	bic.w	r3, r3, #3
 8015dc0:	3304      	adds	r3, #4
 8015dc2:	f104 0015 	add.w	r0, r4, #21
 8015dc6:	4584      	cmp	ip, r0
 8015dc8:	bf38      	it	cc
 8015dca:	2304      	movcc	r3, #4
 8015dcc:	50ca      	str	r2, [r1, r3]
 8015dce:	b10a      	cbz	r2, 8015dd4 <__lshift+0xa4>
 8015dd0:	f108 0602 	add.w	r6, r8, #2
 8015dd4:	3e01      	subs	r6, #1
 8015dd6:	4638      	mov	r0, r7
 8015dd8:	612e      	str	r6, [r5, #16]
 8015dda:	4621      	mov	r1, r4
 8015ddc:	f7ff fd8e 	bl	80158fc <_Bfree>
 8015de0:	4628      	mov	r0, r5
 8015de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015de6:	f842 0f04 	str.w	r0, [r2, #4]!
 8015dea:	3301      	adds	r3, #1
 8015dec:	e7c5      	b.n	8015d7a <__lshift+0x4a>
 8015dee:	3904      	subs	r1, #4
 8015df0:	f853 2b04 	ldr.w	r2, [r3], #4
 8015df4:	f841 2f04 	str.w	r2, [r1, #4]!
 8015df8:	459c      	cmp	ip, r3
 8015dfa:	d8f9      	bhi.n	8015df0 <__lshift+0xc0>
 8015dfc:	e7ea      	b.n	8015dd4 <__lshift+0xa4>
 8015dfe:	bf00      	nop
 8015e00:	08028345 	.word	0x08028345
 8015e04:	08028356 	.word	0x08028356

08015e08 <__mcmp>:
 8015e08:	b530      	push	{r4, r5, lr}
 8015e0a:	6902      	ldr	r2, [r0, #16]
 8015e0c:	690c      	ldr	r4, [r1, #16]
 8015e0e:	1b12      	subs	r2, r2, r4
 8015e10:	d10e      	bne.n	8015e30 <__mcmp+0x28>
 8015e12:	f100 0314 	add.w	r3, r0, #20
 8015e16:	3114      	adds	r1, #20
 8015e18:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8015e1c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8015e20:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8015e24:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8015e28:	42a5      	cmp	r5, r4
 8015e2a:	d003      	beq.n	8015e34 <__mcmp+0x2c>
 8015e2c:	d305      	bcc.n	8015e3a <__mcmp+0x32>
 8015e2e:	2201      	movs	r2, #1
 8015e30:	4610      	mov	r0, r2
 8015e32:	bd30      	pop	{r4, r5, pc}
 8015e34:	4283      	cmp	r3, r0
 8015e36:	d3f3      	bcc.n	8015e20 <__mcmp+0x18>
 8015e38:	e7fa      	b.n	8015e30 <__mcmp+0x28>
 8015e3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015e3e:	e7f7      	b.n	8015e30 <__mcmp+0x28>

08015e40 <__mdiff>:
 8015e40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e44:	460c      	mov	r4, r1
 8015e46:	4606      	mov	r6, r0
 8015e48:	4611      	mov	r1, r2
 8015e4a:	4620      	mov	r0, r4
 8015e4c:	4690      	mov	r8, r2
 8015e4e:	f7ff ffdb 	bl	8015e08 <__mcmp>
 8015e52:	1e05      	subs	r5, r0, #0
 8015e54:	d110      	bne.n	8015e78 <__mdiff+0x38>
 8015e56:	4629      	mov	r1, r5
 8015e58:	4630      	mov	r0, r6
 8015e5a:	f7ff fd0f 	bl	801587c <_Balloc>
 8015e5e:	b930      	cbnz	r0, 8015e6e <__mdiff+0x2e>
 8015e60:	4b3a      	ldr	r3, [pc, #232]	; (8015f4c <__mdiff+0x10c>)
 8015e62:	4602      	mov	r2, r0
 8015e64:	f240 2137 	movw	r1, #567	; 0x237
 8015e68:	4839      	ldr	r0, [pc, #228]	; (8015f50 <__mdiff+0x110>)
 8015e6a:	f001 fd01 	bl	8017870 <__assert_func>
 8015e6e:	2301      	movs	r3, #1
 8015e70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015e74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e78:	bfa4      	itt	ge
 8015e7a:	4643      	movge	r3, r8
 8015e7c:	46a0      	movge	r8, r4
 8015e7e:	4630      	mov	r0, r6
 8015e80:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015e84:	bfa6      	itte	ge
 8015e86:	461c      	movge	r4, r3
 8015e88:	2500      	movge	r5, #0
 8015e8a:	2501      	movlt	r5, #1
 8015e8c:	f7ff fcf6 	bl	801587c <_Balloc>
 8015e90:	b920      	cbnz	r0, 8015e9c <__mdiff+0x5c>
 8015e92:	4b2e      	ldr	r3, [pc, #184]	; (8015f4c <__mdiff+0x10c>)
 8015e94:	4602      	mov	r2, r0
 8015e96:	f240 2145 	movw	r1, #581	; 0x245
 8015e9a:	e7e5      	b.n	8015e68 <__mdiff+0x28>
 8015e9c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015ea0:	6926      	ldr	r6, [r4, #16]
 8015ea2:	60c5      	str	r5, [r0, #12]
 8015ea4:	f104 0914 	add.w	r9, r4, #20
 8015ea8:	f108 0514 	add.w	r5, r8, #20
 8015eac:	f100 0e14 	add.w	lr, r0, #20
 8015eb0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8015eb4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8015eb8:	f108 0210 	add.w	r2, r8, #16
 8015ebc:	46f2      	mov	sl, lr
 8015ebe:	2100      	movs	r1, #0
 8015ec0:	f859 3b04 	ldr.w	r3, [r9], #4
 8015ec4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8015ec8:	fa11 f88b 	uxtah	r8, r1, fp
 8015ecc:	b299      	uxth	r1, r3
 8015ece:	0c1b      	lsrs	r3, r3, #16
 8015ed0:	eba8 0801 	sub.w	r8, r8, r1
 8015ed4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8015ed8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8015edc:	fa1f f888 	uxth.w	r8, r8
 8015ee0:	1419      	asrs	r1, r3, #16
 8015ee2:	454e      	cmp	r6, r9
 8015ee4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8015ee8:	f84a 3b04 	str.w	r3, [sl], #4
 8015eec:	d8e8      	bhi.n	8015ec0 <__mdiff+0x80>
 8015eee:	1b33      	subs	r3, r6, r4
 8015ef0:	3b15      	subs	r3, #21
 8015ef2:	f023 0303 	bic.w	r3, r3, #3
 8015ef6:	3304      	adds	r3, #4
 8015ef8:	3415      	adds	r4, #21
 8015efa:	42a6      	cmp	r6, r4
 8015efc:	bf38      	it	cc
 8015efe:	2304      	movcc	r3, #4
 8015f00:	441d      	add	r5, r3
 8015f02:	4473      	add	r3, lr
 8015f04:	469e      	mov	lr, r3
 8015f06:	462e      	mov	r6, r5
 8015f08:	4566      	cmp	r6, ip
 8015f0a:	d30e      	bcc.n	8015f2a <__mdiff+0xea>
 8015f0c:	f10c 0203 	add.w	r2, ip, #3
 8015f10:	1b52      	subs	r2, r2, r5
 8015f12:	f022 0203 	bic.w	r2, r2, #3
 8015f16:	3d03      	subs	r5, #3
 8015f18:	45ac      	cmp	ip, r5
 8015f1a:	bf38      	it	cc
 8015f1c:	2200      	movcc	r2, #0
 8015f1e:	4413      	add	r3, r2
 8015f20:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8015f24:	b17a      	cbz	r2, 8015f46 <__mdiff+0x106>
 8015f26:	6107      	str	r7, [r0, #16]
 8015f28:	e7a4      	b.n	8015e74 <__mdiff+0x34>
 8015f2a:	f856 8b04 	ldr.w	r8, [r6], #4
 8015f2e:	fa11 f288 	uxtah	r2, r1, r8
 8015f32:	1414      	asrs	r4, r2, #16
 8015f34:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8015f38:	b292      	uxth	r2, r2
 8015f3a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8015f3e:	f84e 2b04 	str.w	r2, [lr], #4
 8015f42:	1421      	asrs	r1, r4, #16
 8015f44:	e7e0      	b.n	8015f08 <__mdiff+0xc8>
 8015f46:	3f01      	subs	r7, #1
 8015f48:	e7ea      	b.n	8015f20 <__mdiff+0xe0>
 8015f4a:	bf00      	nop
 8015f4c:	08028345 	.word	0x08028345
 8015f50:	08028356 	.word	0x08028356

08015f54 <__ulp>:
 8015f54:	b082      	sub	sp, #8
 8015f56:	ed8d 0b00 	vstr	d0, [sp]
 8015f5a:	9a01      	ldr	r2, [sp, #4]
 8015f5c:	4b0f      	ldr	r3, [pc, #60]	; (8015f9c <__ulp+0x48>)
 8015f5e:	4013      	ands	r3, r2
 8015f60:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8015f64:	2b00      	cmp	r3, #0
 8015f66:	dc08      	bgt.n	8015f7a <__ulp+0x26>
 8015f68:	425b      	negs	r3, r3
 8015f6a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8015f6e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8015f72:	da04      	bge.n	8015f7e <__ulp+0x2a>
 8015f74:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8015f78:	4113      	asrs	r3, r2
 8015f7a:	2200      	movs	r2, #0
 8015f7c:	e008      	b.n	8015f90 <__ulp+0x3c>
 8015f7e:	f1a2 0314 	sub.w	r3, r2, #20
 8015f82:	2b1e      	cmp	r3, #30
 8015f84:	bfda      	itte	le
 8015f86:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8015f8a:	40da      	lsrle	r2, r3
 8015f8c:	2201      	movgt	r2, #1
 8015f8e:	2300      	movs	r3, #0
 8015f90:	4619      	mov	r1, r3
 8015f92:	4610      	mov	r0, r2
 8015f94:	ec41 0b10 	vmov	d0, r0, r1
 8015f98:	b002      	add	sp, #8
 8015f9a:	4770      	bx	lr
 8015f9c:	7ff00000 	.word	0x7ff00000

08015fa0 <__b2d>:
 8015fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015fa4:	6906      	ldr	r6, [r0, #16]
 8015fa6:	f100 0814 	add.w	r8, r0, #20
 8015faa:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8015fae:	1f37      	subs	r7, r6, #4
 8015fb0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015fb4:	4610      	mov	r0, r2
 8015fb6:	f7ff fd53 	bl	8015a60 <__hi0bits>
 8015fba:	f1c0 0320 	rsb	r3, r0, #32
 8015fbe:	280a      	cmp	r0, #10
 8015fc0:	600b      	str	r3, [r1, #0]
 8015fc2:	491b      	ldr	r1, [pc, #108]	; (8016030 <__b2d+0x90>)
 8015fc4:	dc15      	bgt.n	8015ff2 <__b2d+0x52>
 8015fc6:	f1c0 0c0b 	rsb	ip, r0, #11
 8015fca:	fa22 f30c 	lsr.w	r3, r2, ip
 8015fce:	45b8      	cmp	r8, r7
 8015fd0:	ea43 0501 	orr.w	r5, r3, r1
 8015fd4:	bf34      	ite	cc
 8015fd6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015fda:	2300      	movcs	r3, #0
 8015fdc:	3015      	adds	r0, #21
 8015fde:	fa02 f000 	lsl.w	r0, r2, r0
 8015fe2:	fa23 f30c 	lsr.w	r3, r3, ip
 8015fe6:	4303      	orrs	r3, r0
 8015fe8:	461c      	mov	r4, r3
 8015fea:	ec45 4b10 	vmov	d0, r4, r5
 8015fee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ff2:	45b8      	cmp	r8, r7
 8015ff4:	bf3a      	itte	cc
 8015ff6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015ffa:	f1a6 0708 	subcc.w	r7, r6, #8
 8015ffe:	2300      	movcs	r3, #0
 8016000:	380b      	subs	r0, #11
 8016002:	d012      	beq.n	801602a <__b2d+0x8a>
 8016004:	f1c0 0120 	rsb	r1, r0, #32
 8016008:	fa23 f401 	lsr.w	r4, r3, r1
 801600c:	4082      	lsls	r2, r0
 801600e:	4322      	orrs	r2, r4
 8016010:	4547      	cmp	r7, r8
 8016012:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8016016:	bf8c      	ite	hi
 8016018:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801601c:	2200      	movls	r2, #0
 801601e:	4083      	lsls	r3, r0
 8016020:	40ca      	lsrs	r2, r1
 8016022:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8016026:	4313      	orrs	r3, r2
 8016028:	e7de      	b.n	8015fe8 <__b2d+0x48>
 801602a:	ea42 0501 	orr.w	r5, r2, r1
 801602e:	e7db      	b.n	8015fe8 <__b2d+0x48>
 8016030:	3ff00000 	.word	0x3ff00000

08016034 <__d2b>:
 8016034:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016038:	460f      	mov	r7, r1
 801603a:	2101      	movs	r1, #1
 801603c:	ec59 8b10 	vmov	r8, r9, d0
 8016040:	4616      	mov	r6, r2
 8016042:	f7ff fc1b 	bl	801587c <_Balloc>
 8016046:	4604      	mov	r4, r0
 8016048:	b930      	cbnz	r0, 8016058 <__d2b+0x24>
 801604a:	4602      	mov	r2, r0
 801604c:	4b24      	ldr	r3, [pc, #144]	; (80160e0 <__d2b+0xac>)
 801604e:	4825      	ldr	r0, [pc, #148]	; (80160e4 <__d2b+0xb0>)
 8016050:	f240 310f 	movw	r1, #783	; 0x30f
 8016054:	f001 fc0c 	bl	8017870 <__assert_func>
 8016058:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801605c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016060:	bb2d      	cbnz	r5, 80160ae <__d2b+0x7a>
 8016062:	9301      	str	r3, [sp, #4]
 8016064:	f1b8 0300 	subs.w	r3, r8, #0
 8016068:	d026      	beq.n	80160b8 <__d2b+0x84>
 801606a:	4668      	mov	r0, sp
 801606c:	9300      	str	r3, [sp, #0]
 801606e:	f7ff fd17 	bl	8015aa0 <__lo0bits>
 8016072:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016076:	b1e8      	cbz	r0, 80160b4 <__d2b+0x80>
 8016078:	f1c0 0320 	rsb	r3, r0, #32
 801607c:	fa02 f303 	lsl.w	r3, r2, r3
 8016080:	430b      	orrs	r3, r1
 8016082:	40c2      	lsrs	r2, r0
 8016084:	6163      	str	r3, [r4, #20]
 8016086:	9201      	str	r2, [sp, #4]
 8016088:	9b01      	ldr	r3, [sp, #4]
 801608a:	61a3      	str	r3, [r4, #24]
 801608c:	2b00      	cmp	r3, #0
 801608e:	bf14      	ite	ne
 8016090:	2202      	movne	r2, #2
 8016092:	2201      	moveq	r2, #1
 8016094:	6122      	str	r2, [r4, #16]
 8016096:	b1bd      	cbz	r5, 80160c8 <__d2b+0x94>
 8016098:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801609c:	4405      	add	r5, r0
 801609e:	603d      	str	r5, [r7, #0]
 80160a0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80160a4:	6030      	str	r0, [r6, #0]
 80160a6:	4620      	mov	r0, r4
 80160a8:	b003      	add	sp, #12
 80160aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80160ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80160b2:	e7d6      	b.n	8016062 <__d2b+0x2e>
 80160b4:	6161      	str	r1, [r4, #20]
 80160b6:	e7e7      	b.n	8016088 <__d2b+0x54>
 80160b8:	a801      	add	r0, sp, #4
 80160ba:	f7ff fcf1 	bl	8015aa0 <__lo0bits>
 80160be:	9b01      	ldr	r3, [sp, #4]
 80160c0:	6163      	str	r3, [r4, #20]
 80160c2:	3020      	adds	r0, #32
 80160c4:	2201      	movs	r2, #1
 80160c6:	e7e5      	b.n	8016094 <__d2b+0x60>
 80160c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80160cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80160d0:	6038      	str	r0, [r7, #0]
 80160d2:	6918      	ldr	r0, [r3, #16]
 80160d4:	f7ff fcc4 	bl	8015a60 <__hi0bits>
 80160d8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80160dc:	e7e2      	b.n	80160a4 <__d2b+0x70>
 80160de:	bf00      	nop
 80160e0:	08028345 	.word	0x08028345
 80160e4:	08028356 	.word	0x08028356

080160e8 <__ratio>:
 80160e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160ec:	4688      	mov	r8, r1
 80160ee:	4669      	mov	r1, sp
 80160f0:	4681      	mov	r9, r0
 80160f2:	f7ff ff55 	bl	8015fa0 <__b2d>
 80160f6:	a901      	add	r1, sp, #4
 80160f8:	4640      	mov	r0, r8
 80160fa:	ec55 4b10 	vmov	r4, r5, d0
 80160fe:	f7ff ff4f 	bl	8015fa0 <__b2d>
 8016102:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016106:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801610a:	eba3 0c02 	sub.w	ip, r3, r2
 801610e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016112:	1a9b      	subs	r3, r3, r2
 8016114:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8016118:	ec51 0b10 	vmov	r0, r1, d0
 801611c:	2b00      	cmp	r3, #0
 801611e:	bfd6      	itet	le
 8016120:	460a      	movle	r2, r1
 8016122:	462a      	movgt	r2, r5
 8016124:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016128:	468b      	mov	fp, r1
 801612a:	462f      	mov	r7, r5
 801612c:	bfd4      	ite	le
 801612e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8016132:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8016136:	4620      	mov	r0, r4
 8016138:	ee10 2a10 	vmov	r2, s0
 801613c:	465b      	mov	r3, fp
 801613e:	4639      	mov	r1, r7
 8016140:	f7ea fbac 	bl	800089c <__aeabi_ddiv>
 8016144:	ec41 0b10 	vmov	d0, r0, r1
 8016148:	b003      	add	sp, #12
 801614a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801614e <__copybits>:
 801614e:	3901      	subs	r1, #1
 8016150:	b570      	push	{r4, r5, r6, lr}
 8016152:	1149      	asrs	r1, r1, #5
 8016154:	6914      	ldr	r4, [r2, #16]
 8016156:	3101      	adds	r1, #1
 8016158:	f102 0314 	add.w	r3, r2, #20
 801615c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016160:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016164:	1f05      	subs	r5, r0, #4
 8016166:	42a3      	cmp	r3, r4
 8016168:	d30c      	bcc.n	8016184 <__copybits+0x36>
 801616a:	1aa3      	subs	r3, r4, r2
 801616c:	3b11      	subs	r3, #17
 801616e:	f023 0303 	bic.w	r3, r3, #3
 8016172:	3211      	adds	r2, #17
 8016174:	42a2      	cmp	r2, r4
 8016176:	bf88      	it	hi
 8016178:	2300      	movhi	r3, #0
 801617a:	4418      	add	r0, r3
 801617c:	2300      	movs	r3, #0
 801617e:	4288      	cmp	r0, r1
 8016180:	d305      	bcc.n	801618e <__copybits+0x40>
 8016182:	bd70      	pop	{r4, r5, r6, pc}
 8016184:	f853 6b04 	ldr.w	r6, [r3], #4
 8016188:	f845 6f04 	str.w	r6, [r5, #4]!
 801618c:	e7eb      	b.n	8016166 <__copybits+0x18>
 801618e:	f840 3b04 	str.w	r3, [r0], #4
 8016192:	e7f4      	b.n	801617e <__copybits+0x30>

08016194 <__any_on>:
 8016194:	f100 0214 	add.w	r2, r0, #20
 8016198:	6900      	ldr	r0, [r0, #16]
 801619a:	114b      	asrs	r3, r1, #5
 801619c:	4298      	cmp	r0, r3
 801619e:	b510      	push	{r4, lr}
 80161a0:	db11      	blt.n	80161c6 <__any_on+0x32>
 80161a2:	dd0a      	ble.n	80161ba <__any_on+0x26>
 80161a4:	f011 011f 	ands.w	r1, r1, #31
 80161a8:	d007      	beq.n	80161ba <__any_on+0x26>
 80161aa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80161ae:	fa24 f001 	lsr.w	r0, r4, r1
 80161b2:	fa00 f101 	lsl.w	r1, r0, r1
 80161b6:	428c      	cmp	r4, r1
 80161b8:	d10b      	bne.n	80161d2 <__any_on+0x3e>
 80161ba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80161be:	4293      	cmp	r3, r2
 80161c0:	d803      	bhi.n	80161ca <__any_on+0x36>
 80161c2:	2000      	movs	r0, #0
 80161c4:	bd10      	pop	{r4, pc}
 80161c6:	4603      	mov	r3, r0
 80161c8:	e7f7      	b.n	80161ba <__any_on+0x26>
 80161ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80161ce:	2900      	cmp	r1, #0
 80161d0:	d0f5      	beq.n	80161be <__any_on+0x2a>
 80161d2:	2001      	movs	r0, #1
 80161d4:	e7f6      	b.n	80161c4 <__any_on+0x30>

080161d6 <sulp>:
 80161d6:	b570      	push	{r4, r5, r6, lr}
 80161d8:	4604      	mov	r4, r0
 80161da:	460d      	mov	r5, r1
 80161dc:	ec45 4b10 	vmov	d0, r4, r5
 80161e0:	4616      	mov	r6, r2
 80161e2:	f7ff feb7 	bl	8015f54 <__ulp>
 80161e6:	ec51 0b10 	vmov	r0, r1, d0
 80161ea:	b17e      	cbz	r6, 801620c <sulp+0x36>
 80161ec:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80161f0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80161f4:	2b00      	cmp	r3, #0
 80161f6:	dd09      	ble.n	801620c <sulp+0x36>
 80161f8:	051b      	lsls	r3, r3, #20
 80161fa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80161fe:	2400      	movs	r4, #0
 8016200:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8016204:	4622      	mov	r2, r4
 8016206:	462b      	mov	r3, r5
 8016208:	f7ea fa1e 	bl	8000648 <__aeabi_dmul>
 801620c:	bd70      	pop	{r4, r5, r6, pc}
	...

08016210 <_strtod_l>:
 8016210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016214:	ed2d 8b02 	vpush	{d8}
 8016218:	b09b      	sub	sp, #108	; 0x6c
 801621a:	4604      	mov	r4, r0
 801621c:	9213      	str	r2, [sp, #76]	; 0x4c
 801621e:	2200      	movs	r2, #0
 8016220:	9216      	str	r2, [sp, #88]	; 0x58
 8016222:	460d      	mov	r5, r1
 8016224:	f04f 0800 	mov.w	r8, #0
 8016228:	f04f 0900 	mov.w	r9, #0
 801622c:	460a      	mov	r2, r1
 801622e:	9215      	str	r2, [sp, #84]	; 0x54
 8016230:	7811      	ldrb	r1, [r2, #0]
 8016232:	292b      	cmp	r1, #43	; 0x2b
 8016234:	d04c      	beq.n	80162d0 <_strtod_l+0xc0>
 8016236:	d83a      	bhi.n	80162ae <_strtod_l+0x9e>
 8016238:	290d      	cmp	r1, #13
 801623a:	d834      	bhi.n	80162a6 <_strtod_l+0x96>
 801623c:	2908      	cmp	r1, #8
 801623e:	d834      	bhi.n	80162aa <_strtod_l+0x9a>
 8016240:	2900      	cmp	r1, #0
 8016242:	d03d      	beq.n	80162c0 <_strtod_l+0xb0>
 8016244:	2200      	movs	r2, #0
 8016246:	920a      	str	r2, [sp, #40]	; 0x28
 8016248:	9e15      	ldr	r6, [sp, #84]	; 0x54
 801624a:	7832      	ldrb	r2, [r6, #0]
 801624c:	2a30      	cmp	r2, #48	; 0x30
 801624e:	f040 80b4 	bne.w	80163ba <_strtod_l+0x1aa>
 8016252:	7872      	ldrb	r2, [r6, #1]
 8016254:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8016258:	2a58      	cmp	r2, #88	; 0x58
 801625a:	d170      	bne.n	801633e <_strtod_l+0x12e>
 801625c:	9302      	str	r3, [sp, #8]
 801625e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016260:	9301      	str	r3, [sp, #4]
 8016262:	ab16      	add	r3, sp, #88	; 0x58
 8016264:	9300      	str	r3, [sp, #0]
 8016266:	4a8e      	ldr	r2, [pc, #568]	; (80164a0 <_strtod_l+0x290>)
 8016268:	ab17      	add	r3, sp, #92	; 0x5c
 801626a:	a915      	add	r1, sp, #84	; 0x54
 801626c:	4620      	mov	r0, r4
 801626e:	f001 fb9b 	bl	80179a8 <__gethex>
 8016272:	f010 070f 	ands.w	r7, r0, #15
 8016276:	4605      	mov	r5, r0
 8016278:	d005      	beq.n	8016286 <_strtod_l+0x76>
 801627a:	2f06      	cmp	r7, #6
 801627c:	d12a      	bne.n	80162d4 <_strtod_l+0xc4>
 801627e:	3601      	adds	r6, #1
 8016280:	2300      	movs	r3, #0
 8016282:	9615      	str	r6, [sp, #84]	; 0x54
 8016284:	930a      	str	r3, [sp, #40]	; 0x28
 8016286:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8016288:	2b00      	cmp	r3, #0
 801628a:	f040 857f 	bne.w	8016d8c <_strtod_l+0xb7c>
 801628e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016290:	b1db      	cbz	r3, 80162ca <_strtod_l+0xba>
 8016292:	4642      	mov	r2, r8
 8016294:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8016298:	ec43 2b10 	vmov	d0, r2, r3
 801629c:	b01b      	add	sp, #108	; 0x6c
 801629e:	ecbd 8b02 	vpop	{d8}
 80162a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80162a6:	2920      	cmp	r1, #32
 80162a8:	d1cc      	bne.n	8016244 <_strtod_l+0x34>
 80162aa:	3201      	adds	r2, #1
 80162ac:	e7bf      	b.n	801622e <_strtod_l+0x1e>
 80162ae:	292d      	cmp	r1, #45	; 0x2d
 80162b0:	d1c8      	bne.n	8016244 <_strtod_l+0x34>
 80162b2:	2101      	movs	r1, #1
 80162b4:	910a      	str	r1, [sp, #40]	; 0x28
 80162b6:	1c51      	adds	r1, r2, #1
 80162b8:	9115      	str	r1, [sp, #84]	; 0x54
 80162ba:	7852      	ldrb	r2, [r2, #1]
 80162bc:	2a00      	cmp	r2, #0
 80162be:	d1c3      	bne.n	8016248 <_strtod_l+0x38>
 80162c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80162c2:	9515      	str	r5, [sp, #84]	; 0x54
 80162c4:	2b00      	cmp	r3, #0
 80162c6:	f040 855f 	bne.w	8016d88 <_strtod_l+0xb78>
 80162ca:	4642      	mov	r2, r8
 80162cc:	464b      	mov	r3, r9
 80162ce:	e7e3      	b.n	8016298 <_strtod_l+0x88>
 80162d0:	2100      	movs	r1, #0
 80162d2:	e7ef      	b.n	80162b4 <_strtod_l+0xa4>
 80162d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80162d6:	b13a      	cbz	r2, 80162e8 <_strtod_l+0xd8>
 80162d8:	2135      	movs	r1, #53	; 0x35
 80162da:	a818      	add	r0, sp, #96	; 0x60
 80162dc:	f7ff ff37 	bl	801614e <__copybits>
 80162e0:	9916      	ldr	r1, [sp, #88]	; 0x58
 80162e2:	4620      	mov	r0, r4
 80162e4:	f7ff fb0a 	bl	80158fc <_Bfree>
 80162e8:	3f01      	subs	r7, #1
 80162ea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80162ec:	2f04      	cmp	r7, #4
 80162ee:	d806      	bhi.n	80162fe <_strtod_l+0xee>
 80162f0:	e8df f007 	tbb	[pc, r7]
 80162f4:	201d0314 	.word	0x201d0314
 80162f8:	14          	.byte	0x14
 80162f9:	00          	.byte	0x00
 80162fa:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80162fe:	05e9      	lsls	r1, r5, #23
 8016300:	bf48      	it	mi
 8016302:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8016306:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801630a:	0d1b      	lsrs	r3, r3, #20
 801630c:	051b      	lsls	r3, r3, #20
 801630e:	2b00      	cmp	r3, #0
 8016310:	d1b9      	bne.n	8016286 <_strtod_l+0x76>
 8016312:	f7fe fb07 	bl	8014924 <__errno>
 8016316:	2322      	movs	r3, #34	; 0x22
 8016318:	6003      	str	r3, [r0, #0]
 801631a:	e7b4      	b.n	8016286 <_strtod_l+0x76>
 801631c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8016320:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8016324:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8016328:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 801632c:	e7e7      	b.n	80162fe <_strtod_l+0xee>
 801632e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80164a8 <_strtod_l+0x298>
 8016332:	e7e4      	b.n	80162fe <_strtod_l+0xee>
 8016334:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8016338:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801633c:	e7df      	b.n	80162fe <_strtod_l+0xee>
 801633e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016340:	1c5a      	adds	r2, r3, #1
 8016342:	9215      	str	r2, [sp, #84]	; 0x54
 8016344:	785b      	ldrb	r3, [r3, #1]
 8016346:	2b30      	cmp	r3, #48	; 0x30
 8016348:	d0f9      	beq.n	801633e <_strtod_l+0x12e>
 801634a:	2b00      	cmp	r3, #0
 801634c:	d09b      	beq.n	8016286 <_strtod_l+0x76>
 801634e:	2301      	movs	r3, #1
 8016350:	f04f 0a00 	mov.w	sl, #0
 8016354:	9304      	str	r3, [sp, #16]
 8016356:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016358:	930b      	str	r3, [sp, #44]	; 0x2c
 801635a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 801635e:	46d3      	mov	fp, sl
 8016360:	220a      	movs	r2, #10
 8016362:	9815      	ldr	r0, [sp, #84]	; 0x54
 8016364:	7806      	ldrb	r6, [r0, #0]
 8016366:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801636a:	b2d9      	uxtb	r1, r3
 801636c:	2909      	cmp	r1, #9
 801636e:	d926      	bls.n	80163be <_strtod_l+0x1ae>
 8016370:	494c      	ldr	r1, [pc, #304]	; (80164a4 <_strtod_l+0x294>)
 8016372:	2201      	movs	r2, #1
 8016374:	f001 fa22 	bl	80177bc <strncmp>
 8016378:	2800      	cmp	r0, #0
 801637a:	d030      	beq.n	80163de <_strtod_l+0x1ce>
 801637c:	2000      	movs	r0, #0
 801637e:	4632      	mov	r2, r6
 8016380:	9005      	str	r0, [sp, #20]
 8016382:	465e      	mov	r6, fp
 8016384:	4603      	mov	r3, r0
 8016386:	2a65      	cmp	r2, #101	; 0x65
 8016388:	d001      	beq.n	801638e <_strtod_l+0x17e>
 801638a:	2a45      	cmp	r2, #69	; 0x45
 801638c:	d113      	bne.n	80163b6 <_strtod_l+0x1a6>
 801638e:	b91e      	cbnz	r6, 8016398 <_strtod_l+0x188>
 8016390:	9a04      	ldr	r2, [sp, #16]
 8016392:	4302      	orrs	r2, r0
 8016394:	d094      	beq.n	80162c0 <_strtod_l+0xb0>
 8016396:	2600      	movs	r6, #0
 8016398:	9d15      	ldr	r5, [sp, #84]	; 0x54
 801639a:	1c6a      	adds	r2, r5, #1
 801639c:	9215      	str	r2, [sp, #84]	; 0x54
 801639e:	786a      	ldrb	r2, [r5, #1]
 80163a0:	2a2b      	cmp	r2, #43	; 0x2b
 80163a2:	d074      	beq.n	801648e <_strtod_l+0x27e>
 80163a4:	2a2d      	cmp	r2, #45	; 0x2d
 80163a6:	d078      	beq.n	801649a <_strtod_l+0x28a>
 80163a8:	f04f 0c00 	mov.w	ip, #0
 80163ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80163b0:	2909      	cmp	r1, #9
 80163b2:	d97f      	bls.n	80164b4 <_strtod_l+0x2a4>
 80163b4:	9515      	str	r5, [sp, #84]	; 0x54
 80163b6:	2700      	movs	r7, #0
 80163b8:	e09e      	b.n	80164f8 <_strtod_l+0x2e8>
 80163ba:	2300      	movs	r3, #0
 80163bc:	e7c8      	b.n	8016350 <_strtod_l+0x140>
 80163be:	f1bb 0f08 	cmp.w	fp, #8
 80163c2:	bfd8      	it	le
 80163c4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80163c6:	f100 0001 	add.w	r0, r0, #1
 80163ca:	bfda      	itte	le
 80163cc:	fb02 3301 	mlale	r3, r2, r1, r3
 80163d0:	9309      	strle	r3, [sp, #36]	; 0x24
 80163d2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80163d6:	f10b 0b01 	add.w	fp, fp, #1
 80163da:	9015      	str	r0, [sp, #84]	; 0x54
 80163dc:	e7c1      	b.n	8016362 <_strtod_l+0x152>
 80163de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80163e0:	1c5a      	adds	r2, r3, #1
 80163e2:	9215      	str	r2, [sp, #84]	; 0x54
 80163e4:	785a      	ldrb	r2, [r3, #1]
 80163e6:	f1bb 0f00 	cmp.w	fp, #0
 80163ea:	d037      	beq.n	801645c <_strtod_l+0x24c>
 80163ec:	9005      	str	r0, [sp, #20]
 80163ee:	465e      	mov	r6, fp
 80163f0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80163f4:	2b09      	cmp	r3, #9
 80163f6:	d912      	bls.n	801641e <_strtod_l+0x20e>
 80163f8:	2301      	movs	r3, #1
 80163fa:	e7c4      	b.n	8016386 <_strtod_l+0x176>
 80163fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80163fe:	1c5a      	adds	r2, r3, #1
 8016400:	9215      	str	r2, [sp, #84]	; 0x54
 8016402:	785a      	ldrb	r2, [r3, #1]
 8016404:	3001      	adds	r0, #1
 8016406:	2a30      	cmp	r2, #48	; 0x30
 8016408:	d0f8      	beq.n	80163fc <_strtod_l+0x1ec>
 801640a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801640e:	2b08      	cmp	r3, #8
 8016410:	f200 84c1 	bhi.w	8016d96 <_strtod_l+0xb86>
 8016414:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016416:	9005      	str	r0, [sp, #20]
 8016418:	2000      	movs	r0, #0
 801641a:	930b      	str	r3, [sp, #44]	; 0x2c
 801641c:	4606      	mov	r6, r0
 801641e:	3a30      	subs	r2, #48	; 0x30
 8016420:	f100 0301 	add.w	r3, r0, #1
 8016424:	d014      	beq.n	8016450 <_strtod_l+0x240>
 8016426:	9905      	ldr	r1, [sp, #20]
 8016428:	4419      	add	r1, r3
 801642a:	9105      	str	r1, [sp, #20]
 801642c:	4633      	mov	r3, r6
 801642e:	eb00 0c06 	add.w	ip, r0, r6
 8016432:	210a      	movs	r1, #10
 8016434:	4563      	cmp	r3, ip
 8016436:	d113      	bne.n	8016460 <_strtod_l+0x250>
 8016438:	1833      	adds	r3, r6, r0
 801643a:	2b08      	cmp	r3, #8
 801643c:	f106 0601 	add.w	r6, r6, #1
 8016440:	4406      	add	r6, r0
 8016442:	dc1a      	bgt.n	801647a <_strtod_l+0x26a>
 8016444:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016446:	230a      	movs	r3, #10
 8016448:	fb03 2301 	mla	r3, r3, r1, r2
 801644c:	9309      	str	r3, [sp, #36]	; 0x24
 801644e:	2300      	movs	r3, #0
 8016450:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8016452:	1c51      	adds	r1, r2, #1
 8016454:	9115      	str	r1, [sp, #84]	; 0x54
 8016456:	7852      	ldrb	r2, [r2, #1]
 8016458:	4618      	mov	r0, r3
 801645a:	e7c9      	b.n	80163f0 <_strtod_l+0x1e0>
 801645c:	4658      	mov	r0, fp
 801645e:	e7d2      	b.n	8016406 <_strtod_l+0x1f6>
 8016460:	2b08      	cmp	r3, #8
 8016462:	f103 0301 	add.w	r3, r3, #1
 8016466:	dc03      	bgt.n	8016470 <_strtod_l+0x260>
 8016468:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801646a:	434f      	muls	r7, r1
 801646c:	9709      	str	r7, [sp, #36]	; 0x24
 801646e:	e7e1      	b.n	8016434 <_strtod_l+0x224>
 8016470:	2b10      	cmp	r3, #16
 8016472:	bfd8      	it	le
 8016474:	fb01 fa0a 	mulle.w	sl, r1, sl
 8016478:	e7dc      	b.n	8016434 <_strtod_l+0x224>
 801647a:	2e10      	cmp	r6, #16
 801647c:	bfdc      	itt	le
 801647e:	230a      	movle	r3, #10
 8016480:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8016484:	e7e3      	b.n	801644e <_strtod_l+0x23e>
 8016486:	2300      	movs	r3, #0
 8016488:	9305      	str	r3, [sp, #20]
 801648a:	2301      	movs	r3, #1
 801648c:	e780      	b.n	8016390 <_strtod_l+0x180>
 801648e:	f04f 0c00 	mov.w	ip, #0
 8016492:	1caa      	adds	r2, r5, #2
 8016494:	9215      	str	r2, [sp, #84]	; 0x54
 8016496:	78aa      	ldrb	r2, [r5, #2]
 8016498:	e788      	b.n	80163ac <_strtod_l+0x19c>
 801649a:	f04f 0c01 	mov.w	ip, #1
 801649e:	e7f8      	b.n	8016492 <_strtod_l+0x282>
 80164a0:	080284b0 	.word	0x080284b0
 80164a4:	080284ac 	.word	0x080284ac
 80164a8:	7ff00000 	.word	0x7ff00000
 80164ac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80164ae:	1c51      	adds	r1, r2, #1
 80164b0:	9115      	str	r1, [sp, #84]	; 0x54
 80164b2:	7852      	ldrb	r2, [r2, #1]
 80164b4:	2a30      	cmp	r2, #48	; 0x30
 80164b6:	d0f9      	beq.n	80164ac <_strtod_l+0x29c>
 80164b8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80164bc:	2908      	cmp	r1, #8
 80164be:	f63f af7a 	bhi.w	80163b6 <_strtod_l+0x1a6>
 80164c2:	3a30      	subs	r2, #48	; 0x30
 80164c4:	9208      	str	r2, [sp, #32]
 80164c6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80164c8:	920c      	str	r2, [sp, #48]	; 0x30
 80164ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80164cc:	1c57      	adds	r7, r2, #1
 80164ce:	9715      	str	r7, [sp, #84]	; 0x54
 80164d0:	7852      	ldrb	r2, [r2, #1]
 80164d2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80164d6:	f1be 0f09 	cmp.w	lr, #9
 80164da:	d938      	bls.n	801654e <_strtod_l+0x33e>
 80164dc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80164de:	1a7f      	subs	r7, r7, r1
 80164e0:	2f08      	cmp	r7, #8
 80164e2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80164e6:	dc03      	bgt.n	80164f0 <_strtod_l+0x2e0>
 80164e8:	9908      	ldr	r1, [sp, #32]
 80164ea:	428f      	cmp	r7, r1
 80164ec:	bfa8      	it	ge
 80164ee:	460f      	movge	r7, r1
 80164f0:	f1bc 0f00 	cmp.w	ip, #0
 80164f4:	d000      	beq.n	80164f8 <_strtod_l+0x2e8>
 80164f6:	427f      	negs	r7, r7
 80164f8:	2e00      	cmp	r6, #0
 80164fa:	d14f      	bne.n	801659c <_strtod_l+0x38c>
 80164fc:	9904      	ldr	r1, [sp, #16]
 80164fe:	4301      	orrs	r1, r0
 8016500:	f47f aec1 	bne.w	8016286 <_strtod_l+0x76>
 8016504:	2b00      	cmp	r3, #0
 8016506:	f47f aedb 	bne.w	80162c0 <_strtod_l+0xb0>
 801650a:	2a69      	cmp	r2, #105	; 0x69
 801650c:	d029      	beq.n	8016562 <_strtod_l+0x352>
 801650e:	dc26      	bgt.n	801655e <_strtod_l+0x34e>
 8016510:	2a49      	cmp	r2, #73	; 0x49
 8016512:	d026      	beq.n	8016562 <_strtod_l+0x352>
 8016514:	2a4e      	cmp	r2, #78	; 0x4e
 8016516:	f47f aed3 	bne.w	80162c0 <_strtod_l+0xb0>
 801651a:	499b      	ldr	r1, [pc, #620]	; (8016788 <_strtod_l+0x578>)
 801651c:	a815      	add	r0, sp, #84	; 0x54
 801651e:	f001 fc83 	bl	8017e28 <__match>
 8016522:	2800      	cmp	r0, #0
 8016524:	f43f aecc 	beq.w	80162c0 <_strtod_l+0xb0>
 8016528:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801652a:	781b      	ldrb	r3, [r3, #0]
 801652c:	2b28      	cmp	r3, #40	; 0x28
 801652e:	d12f      	bne.n	8016590 <_strtod_l+0x380>
 8016530:	4996      	ldr	r1, [pc, #600]	; (801678c <_strtod_l+0x57c>)
 8016532:	aa18      	add	r2, sp, #96	; 0x60
 8016534:	a815      	add	r0, sp, #84	; 0x54
 8016536:	f001 fc8b 	bl	8017e50 <__hexnan>
 801653a:	2805      	cmp	r0, #5
 801653c:	d128      	bne.n	8016590 <_strtod_l+0x380>
 801653e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8016540:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8016544:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8016548:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 801654c:	e69b      	b.n	8016286 <_strtod_l+0x76>
 801654e:	9f08      	ldr	r7, [sp, #32]
 8016550:	210a      	movs	r1, #10
 8016552:	fb01 2107 	mla	r1, r1, r7, r2
 8016556:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801655a:	9208      	str	r2, [sp, #32]
 801655c:	e7b5      	b.n	80164ca <_strtod_l+0x2ba>
 801655e:	2a6e      	cmp	r2, #110	; 0x6e
 8016560:	e7d9      	b.n	8016516 <_strtod_l+0x306>
 8016562:	498b      	ldr	r1, [pc, #556]	; (8016790 <_strtod_l+0x580>)
 8016564:	a815      	add	r0, sp, #84	; 0x54
 8016566:	f001 fc5f 	bl	8017e28 <__match>
 801656a:	2800      	cmp	r0, #0
 801656c:	f43f aea8 	beq.w	80162c0 <_strtod_l+0xb0>
 8016570:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016572:	4988      	ldr	r1, [pc, #544]	; (8016794 <_strtod_l+0x584>)
 8016574:	3b01      	subs	r3, #1
 8016576:	a815      	add	r0, sp, #84	; 0x54
 8016578:	9315      	str	r3, [sp, #84]	; 0x54
 801657a:	f001 fc55 	bl	8017e28 <__match>
 801657e:	b910      	cbnz	r0, 8016586 <_strtod_l+0x376>
 8016580:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016582:	3301      	adds	r3, #1
 8016584:	9315      	str	r3, [sp, #84]	; 0x54
 8016586:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80167a4 <_strtod_l+0x594>
 801658a:	f04f 0800 	mov.w	r8, #0
 801658e:	e67a      	b.n	8016286 <_strtod_l+0x76>
 8016590:	4881      	ldr	r0, [pc, #516]	; (8016798 <_strtod_l+0x588>)
 8016592:	f001 f965 	bl	8017860 <nan>
 8016596:	ec59 8b10 	vmov	r8, r9, d0
 801659a:	e674      	b.n	8016286 <_strtod_l+0x76>
 801659c:	9b05      	ldr	r3, [sp, #20]
 801659e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80165a0:	1afb      	subs	r3, r7, r3
 80165a2:	f1bb 0f00 	cmp.w	fp, #0
 80165a6:	bf08      	it	eq
 80165a8:	46b3      	moveq	fp, r6
 80165aa:	2e10      	cmp	r6, #16
 80165ac:	9308      	str	r3, [sp, #32]
 80165ae:	4635      	mov	r5, r6
 80165b0:	bfa8      	it	ge
 80165b2:	2510      	movge	r5, #16
 80165b4:	f7e9 ffce 	bl	8000554 <__aeabi_ui2d>
 80165b8:	2e09      	cmp	r6, #9
 80165ba:	4680      	mov	r8, r0
 80165bc:	4689      	mov	r9, r1
 80165be:	dd13      	ble.n	80165e8 <_strtod_l+0x3d8>
 80165c0:	4b76      	ldr	r3, [pc, #472]	; (801679c <_strtod_l+0x58c>)
 80165c2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80165c6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80165ca:	f7ea f83d 	bl	8000648 <__aeabi_dmul>
 80165ce:	4680      	mov	r8, r0
 80165d0:	4650      	mov	r0, sl
 80165d2:	4689      	mov	r9, r1
 80165d4:	f7e9 ffbe 	bl	8000554 <__aeabi_ui2d>
 80165d8:	4602      	mov	r2, r0
 80165da:	460b      	mov	r3, r1
 80165dc:	4640      	mov	r0, r8
 80165de:	4649      	mov	r1, r9
 80165e0:	f7e9 fe7c 	bl	80002dc <__adddf3>
 80165e4:	4680      	mov	r8, r0
 80165e6:	4689      	mov	r9, r1
 80165e8:	2e0f      	cmp	r6, #15
 80165ea:	dc38      	bgt.n	801665e <_strtod_l+0x44e>
 80165ec:	9b08      	ldr	r3, [sp, #32]
 80165ee:	2b00      	cmp	r3, #0
 80165f0:	f43f ae49 	beq.w	8016286 <_strtod_l+0x76>
 80165f4:	dd24      	ble.n	8016640 <_strtod_l+0x430>
 80165f6:	2b16      	cmp	r3, #22
 80165f8:	dc0b      	bgt.n	8016612 <_strtod_l+0x402>
 80165fa:	4968      	ldr	r1, [pc, #416]	; (801679c <_strtod_l+0x58c>)
 80165fc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016600:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016604:	4642      	mov	r2, r8
 8016606:	464b      	mov	r3, r9
 8016608:	f7ea f81e 	bl	8000648 <__aeabi_dmul>
 801660c:	4680      	mov	r8, r0
 801660e:	4689      	mov	r9, r1
 8016610:	e639      	b.n	8016286 <_strtod_l+0x76>
 8016612:	9a08      	ldr	r2, [sp, #32]
 8016614:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8016618:	4293      	cmp	r3, r2
 801661a:	db20      	blt.n	801665e <_strtod_l+0x44e>
 801661c:	4c5f      	ldr	r4, [pc, #380]	; (801679c <_strtod_l+0x58c>)
 801661e:	f1c6 060f 	rsb	r6, r6, #15
 8016622:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8016626:	4642      	mov	r2, r8
 8016628:	464b      	mov	r3, r9
 801662a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801662e:	f7ea f80b 	bl	8000648 <__aeabi_dmul>
 8016632:	9b08      	ldr	r3, [sp, #32]
 8016634:	1b9e      	subs	r6, r3, r6
 8016636:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 801663a:	e9d4 2300 	ldrd	r2, r3, [r4]
 801663e:	e7e3      	b.n	8016608 <_strtod_l+0x3f8>
 8016640:	9b08      	ldr	r3, [sp, #32]
 8016642:	3316      	adds	r3, #22
 8016644:	db0b      	blt.n	801665e <_strtod_l+0x44e>
 8016646:	9b05      	ldr	r3, [sp, #20]
 8016648:	1bdf      	subs	r7, r3, r7
 801664a:	4b54      	ldr	r3, [pc, #336]	; (801679c <_strtod_l+0x58c>)
 801664c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8016650:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016654:	4640      	mov	r0, r8
 8016656:	4649      	mov	r1, r9
 8016658:	f7ea f920 	bl	800089c <__aeabi_ddiv>
 801665c:	e7d6      	b.n	801660c <_strtod_l+0x3fc>
 801665e:	9b08      	ldr	r3, [sp, #32]
 8016660:	1b75      	subs	r5, r6, r5
 8016662:	441d      	add	r5, r3
 8016664:	2d00      	cmp	r5, #0
 8016666:	dd70      	ble.n	801674a <_strtod_l+0x53a>
 8016668:	f015 030f 	ands.w	r3, r5, #15
 801666c:	d00a      	beq.n	8016684 <_strtod_l+0x474>
 801666e:	494b      	ldr	r1, [pc, #300]	; (801679c <_strtod_l+0x58c>)
 8016670:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8016674:	4642      	mov	r2, r8
 8016676:	464b      	mov	r3, r9
 8016678:	e9d1 0100 	ldrd	r0, r1, [r1]
 801667c:	f7e9 ffe4 	bl	8000648 <__aeabi_dmul>
 8016680:	4680      	mov	r8, r0
 8016682:	4689      	mov	r9, r1
 8016684:	f035 050f 	bics.w	r5, r5, #15
 8016688:	d04d      	beq.n	8016726 <_strtod_l+0x516>
 801668a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 801668e:	dd22      	ble.n	80166d6 <_strtod_l+0x4c6>
 8016690:	2500      	movs	r5, #0
 8016692:	46ab      	mov	fp, r5
 8016694:	9509      	str	r5, [sp, #36]	; 0x24
 8016696:	9505      	str	r5, [sp, #20]
 8016698:	2322      	movs	r3, #34	; 0x22
 801669a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80167a4 <_strtod_l+0x594>
 801669e:	6023      	str	r3, [r4, #0]
 80166a0:	f04f 0800 	mov.w	r8, #0
 80166a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80166a6:	2b00      	cmp	r3, #0
 80166a8:	f43f aded 	beq.w	8016286 <_strtod_l+0x76>
 80166ac:	9916      	ldr	r1, [sp, #88]	; 0x58
 80166ae:	4620      	mov	r0, r4
 80166b0:	f7ff f924 	bl	80158fc <_Bfree>
 80166b4:	9905      	ldr	r1, [sp, #20]
 80166b6:	4620      	mov	r0, r4
 80166b8:	f7ff f920 	bl	80158fc <_Bfree>
 80166bc:	4659      	mov	r1, fp
 80166be:	4620      	mov	r0, r4
 80166c0:	f7ff f91c 	bl	80158fc <_Bfree>
 80166c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80166c6:	4620      	mov	r0, r4
 80166c8:	f7ff f918 	bl	80158fc <_Bfree>
 80166cc:	4629      	mov	r1, r5
 80166ce:	4620      	mov	r0, r4
 80166d0:	f7ff f914 	bl	80158fc <_Bfree>
 80166d4:	e5d7      	b.n	8016286 <_strtod_l+0x76>
 80166d6:	4b32      	ldr	r3, [pc, #200]	; (80167a0 <_strtod_l+0x590>)
 80166d8:	9304      	str	r3, [sp, #16]
 80166da:	2300      	movs	r3, #0
 80166dc:	112d      	asrs	r5, r5, #4
 80166de:	4640      	mov	r0, r8
 80166e0:	4649      	mov	r1, r9
 80166e2:	469a      	mov	sl, r3
 80166e4:	2d01      	cmp	r5, #1
 80166e6:	dc21      	bgt.n	801672c <_strtod_l+0x51c>
 80166e8:	b10b      	cbz	r3, 80166ee <_strtod_l+0x4de>
 80166ea:	4680      	mov	r8, r0
 80166ec:	4689      	mov	r9, r1
 80166ee:	492c      	ldr	r1, [pc, #176]	; (80167a0 <_strtod_l+0x590>)
 80166f0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80166f4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80166f8:	4642      	mov	r2, r8
 80166fa:	464b      	mov	r3, r9
 80166fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016700:	f7e9 ffa2 	bl	8000648 <__aeabi_dmul>
 8016704:	4b27      	ldr	r3, [pc, #156]	; (80167a4 <_strtod_l+0x594>)
 8016706:	460a      	mov	r2, r1
 8016708:	400b      	ands	r3, r1
 801670a:	4927      	ldr	r1, [pc, #156]	; (80167a8 <_strtod_l+0x598>)
 801670c:	428b      	cmp	r3, r1
 801670e:	4680      	mov	r8, r0
 8016710:	d8be      	bhi.n	8016690 <_strtod_l+0x480>
 8016712:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8016716:	428b      	cmp	r3, r1
 8016718:	bf86      	itte	hi
 801671a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80167ac <_strtod_l+0x59c>
 801671e:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8016722:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8016726:	2300      	movs	r3, #0
 8016728:	9304      	str	r3, [sp, #16]
 801672a:	e07b      	b.n	8016824 <_strtod_l+0x614>
 801672c:	07ea      	lsls	r2, r5, #31
 801672e:	d505      	bpl.n	801673c <_strtod_l+0x52c>
 8016730:	9b04      	ldr	r3, [sp, #16]
 8016732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016736:	f7e9 ff87 	bl	8000648 <__aeabi_dmul>
 801673a:	2301      	movs	r3, #1
 801673c:	9a04      	ldr	r2, [sp, #16]
 801673e:	3208      	adds	r2, #8
 8016740:	f10a 0a01 	add.w	sl, sl, #1
 8016744:	106d      	asrs	r5, r5, #1
 8016746:	9204      	str	r2, [sp, #16]
 8016748:	e7cc      	b.n	80166e4 <_strtod_l+0x4d4>
 801674a:	d0ec      	beq.n	8016726 <_strtod_l+0x516>
 801674c:	426d      	negs	r5, r5
 801674e:	f015 020f 	ands.w	r2, r5, #15
 8016752:	d00a      	beq.n	801676a <_strtod_l+0x55a>
 8016754:	4b11      	ldr	r3, [pc, #68]	; (801679c <_strtod_l+0x58c>)
 8016756:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801675a:	4640      	mov	r0, r8
 801675c:	4649      	mov	r1, r9
 801675e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016762:	f7ea f89b 	bl	800089c <__aeabi_ddiv>
 8016766:	4680      	mov	r8, r0
 8016768:	4689      	mov	r9, r1
 801676a:	112d      	asrs	r5, r5, #4
 801676c:	d0db      	beq.n	8016726 <_strtod_l+0x516>
 801676e:	2d1f      	cmp	r5, #31
 8016770:	dd1e      	ble.n	80167b0 <_strtod_l+0x5a0>
 8016772:	2500      	movs	r5, #0
 8016774:	46ab      	mov	fp, r5
 8016776:	9509      	str	r5, [sp, #36]	; 0x24
 8016778:	9505      	str	r5, [sp, #20]
 801677a:	2322      	movs	r3, #34	; 0x22
 801677c:	f04f 0800 	mov.w	r8, #0
 8016780:	f04f 0900 	mov.w	r9, #0
 8016784:	6023      	str	r3, [r4, #0]
 8016786:	e78d      	b.n	80166a4 <_strtod_l+0x494>
 8016788:	0802829d 	.word	0x0802829d
 801678c:	080284c4 	.word	0x080284c4
 8016790:	08028295 	.word	0x08028295
 8016794:	080282cc 	.word	0x080282cc
 8016798:	08028655 	.word	0x08028655
 801679c:	080283d8 	.word	0x080283d8
 80167a0:	080283b0 	.word	0x080283b0
 80167a4:	7ff00000 	.word	0x7ff00000
 80167a8:	7ca00000 	.word	0x7ca00000
 80167ac:	7fefffff 	.word	0x7fefffff
 80167b0:	f015 0310 	ands.w	r3, r5, #16
 80167b4:	bf18      	it	ne
 80167b6:	236a      	movne	r3, #106	; 0x6a
 80167b8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8016b5c <_strtod_l+0x94c>
 80167bc:	9304      	str	r3, [sp, #16]
 80167be:	4640      	mov	r0, r8
 80167c0:	4649      	mov	r1, r9
 80167c2:	2300      	movs	r3, #0
 80167c4:	07ea      	lsls	r2, r5, #31
 80167c6:	d504      	bpl.n	80167d2 <_strtod_l+0x5c2>
 80167c8:	e9da 2300 	ldrd	r2, r3, [sl]
 80167cc:	f7e9 ff3c 	bl	8000648 <__aeabi_dmul>
 80167d0:	2301      	movs	r3, #1
 80167d2:	106d      	asrs	r5, r5, #1
 80167d4:	f10a 0a08 	add.w	sl, sl, #8
 80167d8:	d1f4      	bne.n	80167c4 <_strtod_l+0x5b4>
 80167da:	b10b      	cbz	r3, 80167e0 <_strtod_l+0x5d0>
 80167dc:	4680      	mov	r8, r0
 80167de:	4689      	mov	r9, r1
 80167e0:	9b04      	ldr	r3, [sp, #16]
 80167e2:	b1bb      	cbz	r3, 8016814 <_strtod_l+0x604>
 80167e4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80167e8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80167ec:	2b00      	cmp	r3, #0
 80167ee:	4649      	mov	r1, r9
 80167f0:	dd10      	ble.n	8016814 <_strtod_l+0x604>
 80167f2:	2b1f      	cmp	r3, #31
 80167f4:	f340 811e 	ble.w	8016a34 <_strtod_l+0x824>
 80167f8:	2b34      	cmp	r3, #52	; 0x34
 80167fa:	bfde      	ittt	le
 80167fc:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8016800:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8016804:	4093      	lslle	r3, r2
 8016806:	f04f 0800 	mov.w	r8, #0
 801680a:	bfcc      	ite	gt
 801680c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8016810:	ea03 0901 	andle.w	r9, r3, r1
 8016814:	2200      	movs	r2, #0
 8016816:	2300      	movs	r3, #0
 8016818:	4640      	mov	r0, r8
 801681a:	4649      	mov	r1, r9
 801681c:	f7ea f97c 	bl	8000b18 <__aeabi_dcmpeq>
 8016820:	2800      	cmp	r0, #0
 8016822:	d1a6      	bne.n	8016772 <_strtod_l+0x562>
 8016824:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016826:	9300      	str	r3, [sp, #0]
 8016828:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801682a:	4633      	mov	r3, r6
 801682c:	465a      	mov	r2, fp
 801682e:	4620      	mov	r0, r4
 8016830:	f7ff f8cc 	bl	80159cc <__s2b>
 8016834:	9009      	str	r0, [sp, #36]	; 0x24
 8016836:	2800      	cmp	r0, #0
 8016838:	f43f af2a 	beq.w	8016690 <_strtod_l+0x480>
 801683c:	9a08      	ldr	r2, [sp, #32]
 801683e:	9b05      	ldr	r3, [sp, #20]
 8016840:	2a00      	cmp	r2, #0
 8016842:	eba3 0307 	sub.w	r3, r3, r7
 8016846:	bfa8      	it	ge
 8016848:	2300      	movge	r3, #0
 801684a:	930c      	str	r3, [sp, #48]	; 0x30
 801684c:	2500      	movs	r5, #0
 801684e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8016852:	9312      	str	r3, [sp, #72]	; 0x48
 8016854:	46ab      	mov	fp, r5
 8016856:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016858:	4620      	mov	r0, r4
 801685a:	6859      	ldr	r1, [r3, #4]
 801685c:	f7ff f80e 	bl	801587c <_Balloc>
 8016860:	9005      	str	r0, [sp, #20]
 8016862:	2800      	cmp	r0, #0
 8016864:	f43f af18 	beq.w	8016698 <_strtod_l+0x488>
 8016868:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801686a:	691a      	ldr	r2, [r3, #16]
 801686c:	3202      	adds	r2, #2
 801686e:	f103 010c 	add.w	r1, r3, #12
 8016872:	0092      	lsls	r2, r2, #2
 8016874:	300c      	adds	r0, #12
 8016876:	f000 ffe5 	bl	8017844 <memcpy>
 801687a:	ec49 8b10 	vmov	d0, r8, r9
 801687e:	aa18      	add	r2, sp, #96	; 0x60
 8016880:	a917      	add	r1, sp, #92	; 0x5c
 8016882:	4620      	mov	r0, r4
 8016884:	f7ff fbd6 	bl	8016034 <__d2b>
 8016888:	ec49 8b18 	vmov	d8, r8, r9
 801688c:	9016      	str	r0, [sp, #88]	; 0x58
 801688e:	2800      	cmp	r0, #0
 8016890:	f43f af02 	beq.w	8016698 <_strtod_l+0x488>
 8016894:	2101      	movs	r1, #1
 8016896:	4620      	mov	r0, r4
 8016898:	f7ff f930 	bl	8015afc <__i2b>
 801689c:	4683      	mov	fp, r0
 801689e:	2800      	cmp	r0, #0
 80168a0:	f43f aefa 	beq.w	8016698 <_strtod_l+0x488>
 80168a4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80168a6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80168a8:	2e00      	cmp	r6, #0
 80168aa:	bfab      	itete	ge
 80168ac:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80168ae:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80168b0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80168b2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80168b6:	bfac      	ite	ge
 80168b8:	eb06 0a03 	addge.w	sl, r6, r3
 80168bc:	1b9f      	sublt	r7, r3, r6
 80168be:	9b04      	ldr	r3, [sp, #16]
 80168c0:	1af6      	subs	r6, r6, r3
 80168c2:	4416      	add	r6, r2
 80168c4:	4ba0      	ldr	r3, [pc, #640]	; (8016b48 <_strtod_l+0x938>)
 80168c6:	3e01      	subs	r6, #1
 80168c8:	429e      	cmp	r6, r3
 80168ca:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80168ce:	f280 80c4 	bge.w	8016a5a <_strtod_l+0x84a>
 80168d2:	1b9b      	subs	r3, r3, r6
 80168d4:	2b1f      	cmp	r3, #31
 80168d6:	eba2 0203 	sub.w	r2, r2, r3
 80168da:	f04f 0101 	mov.w	r1, #1
 80168de:	f300 80b0 	bgt.w	8016a42 <_strtod_l+0x832>
 80168e2:	fa01 f303 	lsl.w	r3, r1, r3
 80168e6:	930e      	str	r3, [sp, #56]	; 0x38
 80168e8:	2300      	movs	r3, #0
 80168ea:	930d      	str	r3, [sp, #52]	; 0x34
 80168ec:	eb0a 0602 	add.w	r6, sl, r2
 80168f0:	9b04      	ldr	r3, [sp, #16]
 80168f2:	45b2      	cmp	sl, r6
 80168f4:	4417      	add	r7, r2
 80168f6:	441f      	add	r7, r3
 80168f8:	4653      	mov	r3, sl
 80168fa:	bfa8      	it	ge
 80168fc:	4633      	movge	r3, r6
 80168fe:	42bb      	cmp	r3, r7
 8016900:	bfa8      	it	ge
 8016902:	463b      	movge	r3, r7
 8016904:	2b00      	cmp	r3, #0
 8016906:	bfc2      	ittt	gt
 8016908:	1af6      	subgt	r6, r6, r3
 801690a:	1aff      	subgt	r7, r7, r3
 801690c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8016910:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016912:	2b00      	cmp	r3, #0
 8016914:	dd17      	ble.n	8016946 <_strtod_l+0x736>
 8016916:	4659      	mov	r1, fp
 8016918:	461a      	mov	r2, r3
 801691a:	4620      	mov	r0, r4
 801691c:	f7ff f9ae 	bl	8015c7c <__pow5mult>
 8016920:	4683      	mov	fp, r0
 8016922:	2800      	cmp	r0, #0
 8016924:	f43f aeb8 	beq.w	8016698 <_strtod_l+0x488>
 8016928:	4601      	mov	r1, r0
 801692a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801692c:	4620      	mov	r0, r4
 801692e:	f7ff f8fb 	bl	8015b28 <__multiply>
 8016932:	900b      	str	r0, [sp, #44]	; 0x2c
 8016934:	2800      	cmp	r0, #0
 8016936:	f43f aeaf 	beq.w	8016698 <_strtod_l+0x488>
 801693a:	9916      	ldr	r1, [sp, #88]	; 0x58
 801693c:	4620      	mov	r0, r4
 801693e:	f7fe ffdd 	bl	80158fc <_Bfree>
 8016942:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016944:	9316      	str	r3, [sp, #88]	; 0x58
 8016946:	2e00      	cmp	r6, #0
 8016948:	f300 808c 	bgt.w	8016a64 <_strtod_l+0x854>
 801694c:	9b08      	ldr	r3, [sp, #32]
 801694e:	2b00      	cmp	r3, #0
 8016950:	dd08      	ble.n	8016964 <_strtod_l+0x754>
 8016952:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016954:	9905      	ldr	r1, [sp, #20]
 8016956:	4620      	mov	r0, r4
 8016958:	f7ff f990 	bl	8015c7c <__pow5mult>
 801695c:	9005      	str	r0, [sp, #20]
 801695e:	2800      	cmp	r0, #0
 8016960:	f43f ae9a 	beq.w	8016698 <_strtod_l+0x488>
 8016964:	2f00      	cmp	r7, #0
 8016966:	dd08      	ble.n	801697a <_strtod_l+0x76a>
 8016968:	9905      	ldr	r1, [sp, #20]
 801696a:	463a      	mov	r2, r7
 801696c:	4620      	mov	r0, r4
 801696e:	f7ff f9df 	bl	8015d30 <__lshift>
 8016972:	9005      	str	r0, [sp, #20]
 8016974:	2800      	cmp	r0, #0
 8016976:	f43f ae8f 	beq.w	8016698 <_strtod_l+0x488>
 801697a:	f1ba 0f00 	cmp.w	sl, #0
 801697e:	dd08      	ble.n	8016992 <_strtod_l+0x782>
 8016980:	4659      	mov	r1, fp
 8016982:	4652      	mov	r2, sl
 8016984:	4620      	mov	r0, r4
 8016986:	f7ff f9d3 	bl	8015d30 <__lshift>
 801698a:	4683      	mov	fp, r0
 801698c:	2800      	cmp	r0, #0
 801698e:	f43f ae83 	beq.w	8016698 <_strtod_l+0x488>
 8016992:	9a05      	ldr	r2, [sp, #20]
 8016994:	9916      	ldr	r1, [sp, #88]	; 0x58
 8016996:	4620      	mov	r0, r4
 8016998:	f7ff fa52 	bl	8015e40 <__mdiff>
 801699c:	4605      	mov	r5, r0
 801699e:	2800      	cmp	r0, #0
 80169a0:	f43f ae7a 	beq.w	8016698 <_strtod_l+0x488>
 80169a4:	68c3      	ldr	r3, [r0, #12]
 80169a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80169a8:	2300      	movs	r3, #0
 80169aa:	60c3      	str	r3, [r0, #12]
 80169ac:	4659      	mov	r1, fp
 80169ae:	f7ff fa2b 	bl	8015e08 <__mcmp>
 80169b2:	2800      	cmp	r0, #0
 80169b4:	da60      	bge.n	8016a78 <_strtod_l+0x868>
 80169b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80169b8:	ea53 0308 	orrs.w	r3, r3, r8
 80169bc:	f040 8084 	bne.w	8016ac8 <_strtod_l+0x8b8>
 80169c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80169c4:	2b00      	cmp	r3, #0
 80169c6:	d17f      	bne.n	8016ac8 <_strtod_l+0x8b8>
 80169c8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80169cc:	0d1b      	lsrs	r3, r3, #20
 80169ce:	051b      	lsls	r3, r3, #20
 80169d0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80169d4:	d978      	bls.n	8016ac8 <_strtod_l+0x8b8>
 80169d6:	696b      	ldr	r3, [r5, #20]
 80169d8:	b913      	cbnz	r3, 80169e0 <_strtod_l+0x7d0>
 80169da:	692b      	ldr	r3, [r5, #16]
 80169dc:	2b01      	cmp	r3, #1
 80169de:	dd73      	ble.n	8016ac8 <_strtod_l+0x8b8>
 80169e0:	4629      	mov	r1, r5
 80169e2:	2201      	movs	r2, #1
 80169e4:	4620      	mov	r0, r4
 80169e6:	f7ff f9a3 	bl	8015d30 <__lshift>
 80169ea:	4659      	mov	r1, fp
 80169ec:	4605      	mov	r5, r0
 80169ee:	f7ff fa0b 	bl	8015e08 <__mcmp>
 80169f2:	2800      	cmp	r0, #0
 80169f4:	dd68      	ble.n	8016ac8 <_strtod_l+0x8b8>
 80169f6:	9904      	ldr	r1, [sp, #16]
 80169f8:	4a54      	ldr	r2, [pc, #336]	; (8016b4c <_strtod_l+0x93c>)
 80169fa:	464b      	mov	r3, r9
 80169fc:	2900      	cmp	r1, #0
 80169fe:	f000 8084 	beq.w	8016b0a <_strtod_l+0x8fa>
 8016a02:	ea02 0109 	and.w	r1, r2, r9
 8016a06:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8016a0a:	dc7e      	bgt.n	8016b0a <_strtod_l+0x8fa>
 8016a0c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8016a10:	f77f aeb3 	ble.w	801677a <_strtod_l+0x56a>
 8016a14:	4b4e      	ldr	r3, [pc, #312]	; (8016b50 <_strtod_l+0x940>)
 8016a16:	4640      	mov	r0, r8
 8016a18:	4649      	mov	r1, r9
 8016a1a:	2200      	movs	r2, #0
 8016a1c:	f7e9 fe14 	bl	8000648 <__aeabi_dmul>
 8016a20:	4b4a      	ldr	r3, [pc, #296]	; (8016b4c <_strtod_l+0x93c>)
 8016a22:	400b      	ands	r3, r1
 8016a24:	4680      	mov	r8, r0
 8016a26:	4689      	mov	r9, r1
 8016a28:	2b00      	cmp	r3, #0
 8016a2a:	f47f ae3f 	bne.w	80166ac <_strtod_l+0x49c>
 8016a2e:	2322      	movs	r3, #34	; 0x22
 8016a30:	6023      	str	r3, [r4, #0]
 8016a32:	e63b      	b.n	80166ac <_strtod_l+0x49c>
 8016a34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016a38:	fa02 f303 	lsl.w	r3, r2, r3
 8016a3c:	ea03 0808 	and.w	r8, r3, r8
 8016a40:	e6e8      	b.n	8016814 <_strtod_l+0x604>
 8016a42:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8016a46:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8016a4a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8016a4e:	36e2      	adds	r6, #226	; 0xe2
 8016a50:	fa01 f306 	lsl.w	r3, r1, r6
 8016a54:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8016a58:	e748      	b.n	80168ec <_strtod_l+0x6dc>
 8016a5a:	2100      	movs	r1, #0
 8016a5c:	2301      	movs	r3, #1
 8016a5e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8016a62:	e743      	b.n	80168ec <_strtod_l+0x6dc>
 8016a64:	9916      	ldr	r1, [sp, #88]	; 0x58
 8016a66:	4632      	mov	r2, r6
 8016a68:	4620      	mov	r0, r4
 8016a6a:	f7ff f961 	bl	8015d30 <__lshift>
 8016a6e:	9016      	str	r0, [sp, #88]	; 0x58
 8016a70:	2800      	cmp	r0, #0
 8016a72:	f47f af6b 	bne.w	801694c <_strtod_l+0x73c>
 8016a76:	e60f      	b.n	8016698 <_strtod_l+0x488>
 8016a78:	46ca      	mov	sl, r9
 8016a7a:	d171      	bne.n	8016b60 <_strtod_l+0x950>
 8016a7c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8016a7e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016a82:	b352      	cbz	r2, 8016ada <_strtod_l+0x8ca>
 8016a84:	4a33      	ldr	r2, [pc, #204]	; (8016b54 <_strtod_l+0x944>)
 8016a86:	4293      	cmp	r3, r2
 8016a88:	d12a      	bne.n	8016ae0 <_strtod_l+0x8d0>
 8016a8a:	9b04      	ldr	r3, [sp, #16]
 8016a8c:	4641      	mov	r1, r8
 8016a8e:	b1fb      	cbz	r3, 8016ad0 <_strtod_l+0x8c0>
 8016a90:	4b2e      	ldr	r3, [pc, #184]	; (8016b4c <_strtod_l+0x93c>)
 8016a92:	ea09 0303 	and.w	r3, r9, r3
 8016a96:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8016a9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016a9e:	d81a      	bhi.n	8016ad6 <_strtod_l+0x8c6>
 8016aa0:	0d1b      	lsrs	r3, r3, #20
 8016aa2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8016aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8016aaa:	4299      	cmp	r1, r3
 8016aac:	d118      	bne.n	8016ae0 <_strtod_l+0x8d0>
 8016aae:	4b2a      	ldr	r3, [pc, #168]	; (8016b58 <_strtod_l+0x948>)
 8016ab0:	459a      	cmp	sl, r3
 8016ab2:	d102      	bne.n	8016aba <_strtod_l+0x8aa>
 8016ab4:	3101      	adds	r1, #1
 8016ab6:	f43f adef 	beq.w	8016698 <_strtod_l+0x488>
 8016aba:	4b24      	ldr	r3, [pc, #144]	; (8016b4c <_strtod_l+0x93c>)
 8016abc:	ea0a 0303 	and.w	r3, sl, r3
 8016ac0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8016ac4:	f04f 0800 	mov.w	r8, #0
 8016ac8:	9b04      	ldr	r3, [sp, #16]
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	d1a2      	bne.n	8016a14 <_strtod_l+0x804>
 8016ace:	e5ed      	b.n	80166ac <_strtod_l+0x49c>
 8016ad0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8016ad4:	e7e9      	b.n	8016aaa <_strtod_l+0x89a>
 8016ad6:	4613      	mov	r3, r2
 8016ad8:	e7e7      	b.n	8016aaa <_strtod_l+0x89a>
 8016ada:	ea53 0308 	orrs.w	r3, r3, r8
 8016ade:	d08a      	beq.n	80169f6 <_strtod_l+0x7e6>
 8016ae0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016ae2:	b1e3      	cbz	r3, 8016b1e <_strtod_l+0x90e>
 8016ae4:	ea13 0f0a 	tst.w	r3, sl
 8016ae8:	d0ee      	beq.n	8016ac8 <_strtod_l+0x8b8>
 8016aea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016aec:	9a04      	ldr	r2, [sp, #16]
 8016aee:	4640      	mov	r0, r8
 8016af0:	4649      	mov	r1, r9
 8016af2:	b1c3      	cbz	r3, 8016b26 <_strtod_l+0x916>
 8016af4:	f7ff fb6f 	bl	80161d6 <sulp>
 8016af8:	4602      	mov	r2, r0
 8016afa:	460b      	mov	r3, r1
 8016afc:	ec51 0b18 	vmov	r0, r1, d8
 8016b00:	f7e9 fbec 	bl	80002dc <__adddf3>
 8016b04:	4680      	mov	r8, r0
 8016b06:	4689      	mov	r9, r1
 8016b08:	e7de      	b.n	8016ac8 <_strtod_l+0x8b8>
 8016b0a:	4013      	ands	r3, r2
 8016b0c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8016b10:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8016b14:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8016b18:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8016b1c:	e7d4      	b.n	8016ac8 <_strtod_l+0x8b8>
 8016b1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016b20:	ea13 0f08 	tst.w	r3, r8
 8016b24:	e7e0      	b.n	8016ae8 <_strtod_l+0x8d8>
 8016b26:	f7ff fb56 	bl	80161d6 <sulp>
 8016b2a:	4602      	mov	r2, r0
 8016b2c:	460b      	mov	r3, r1
 8016b2e:	ec51 0b18 	vmov	r0, r1, d8
 8016b32:	f7e9 fbd1 	bl	80002d8 <__aeabi_dsub>
 8016b36:	2200      	movs	r2, #0
 8016b38:	2300      	movs	r3, #0
 8016b3a:	4680      	mov	r8, r0
 8016b3c:	4689      	mov	r9, r1
 8016b3e:	f7e9 ffeb 	bl	8000b18 <__aeabi_dcmpeq>
 8016b42:	2800      	cmp	r0, #0
 8016b44:	d0c0      	beq.n	8016ac8 <_strtod_l+0x8b8>
 8016b46:	e618      	b.n	801677a <_strtod_l+0x56a>
 8016b48:	fffffc02 	.word	0xfffffc02
 8016b4c:	7ff00000 	.word	0x7ff00000
 8016b50:	39500000 	.word	0x39500000
 8016b54:	000fffff 	.word	0x000fffff
 8016b58:	7fefffff 	.word	0x7fefffff
 8016b5c:	080284d8 	.word	0x080284d8
 8016b60:	4659      	mov	r1, fp
 8016b62:	4628      	mov	r0, r5
 8016b64:	f7ff fac0 	bl	80160e8 <__ratio>
 8016b68:	ec57 6b10 	vmov	r6, r7, d0
 8016b6c:	ee10 0a10 	vmov	r0, s0
 8016b70:	2200      	movs	r2, #0
 8016b72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8016b76:	4639      	mov	r1, r7
 8016b78:	f7e9 ffe2 	bl	8000b40 <__aeabi_dcmple>
 8016b7c:	2800      	cmp	r0, #0
 8016b7e:	d071      	beq.n	8016c64 <_strtod_l+0xa54>
 8016b80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016b82:	2b00      	cmp	r3, #0
 8016b84:	d17c      	bne.n	8016c80 <_strtod_l+0xa70>
 8016b86:	f1b8 0f00 	cmp.w	r8, #0
 8016b8a:	d15a      	bne.n	8016c42 <_strtod_l+0xa32>
 8016b8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016b90:	2b00      	cmp	r3, #0
 8016b92:	d15d      	bne.n	8016c50 <_strtod_l+0xa40>
 8016b94:	4b90      	ldr	r3, [pc, #576]	; (8016dd8 <_strtod_l+0xbc8>)
 8016b96:	2200      	movs	r2, #0
 8016b98:	4630      	mov	r0, r6
 8016b9a:	4639      	mov	r1, r7
 8016b9c:	f7e9 ffc6 	bl	8000b2c <__aeabi_dcmplt>
 8016ba0:	2800      	cmp	r0, #0
 8016ba2:	d15c      	bne.n	8016c5e <_strtod_l+0xa4e>
 8016ba4:	4630      	mov	r0, r6
 8016ba6:	4639      	mov	r1, r7
 8016ba8:	4b8c      	ldr	r3, [pc, #560]	; (8016ddc <_strtod_l+0xbcc>)
 8016baa:	2200      	movs	r2, #0
 8016bac:	f7e9 fd4c 	bl	8000648 <__aeabi_dmul>
 8016bb0:	4606      	mov	r6, r0
 8016bb2:	460f      	mov	r7, r1
 8016bb4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8016bb8:	9606      	str	r6, [sp, #24]
 8016bba:	9307      	str	r3, [sp, #28]
 8016bbc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016bc0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8016bc4:	4b86      	ldr	r3, [pc, #536]	; (8016de0 <_strtod_l+0xbd0>)
 8016bc6:	ea0a 0303 	and.w	r3, sl, r3
 8016bca:	930d      	str	r3, [sp, #52]	; 0x34
 8016bcc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016bce:	4b85      	ldr	r3, [pc, #532]	; (8016de4 <_strtod_l+0xbd4>)
 8016bd0:	429a      	cmp	r2, r3
 8016bd2:	f040 8090 	bne.w	8016cf6 <_strtod_l+0xae6>
 8016bd6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8016bda:	ec49 8b10 	vmov	d0, r8, r9
 8016bde:	f7ff f9b9 	bl	8015f54 <__ulp>
 8016be2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016be6:	ec51 0b10 	vmov	r0, r1, d0
 8016bea:	f7e9 fd2d 	bl	8000648 <__aeabi_dmul>
 8016bee:	4642      	mov	r2, r8
 8016bf0:	464b      	mov	r3, r9
 8016bf2:	f7e9 fb73 	bl	80002dc <__adddf3>
 8016bf6:	460b      	mov	r3, r1
 8016bf8:	4979      	ldr	r1, [pc, #484]	; (8016de0 <_strtod_l+0xbd0>)
 8016bfa:	4a7b      	ldr	r2, [pc, #492]	; (8016de8 <_strtod_l+0xbd8>)
 8016bfc:	4019      	ands	r1, r3
 8016bfe:	4291      	cmp	r1, r2
 8016c00:	4680      	mov	r8, r0
 8016c02:	d944      	bls.n	8016c8e <_strtod_l+0xa7e>
 8016c04:	ee18 2a90 	vmov	r2, s17
 8016c08:	4b78      	ldr	r3, [pc, #480]	; (8016dec <_strtod_l+0xbdc>)
 8016c0a:	429a      	cmp	r2, r3
 8016c0c:	d104      	bne.n	8016c18 <_strtod_l+0xa08>
 8016c0e:	ee18 3a10 	vmov	r3, s16
 8016c12:	3301      	adds	r3, #1
 8016c14:	f43f ad40 	beq.w	8016698 <_strtod_l+0x488>
 8016c18:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8016dec <_strtod_l+0xbdc>
 8016c1c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8016c20:	9916      	ldr	r1, [sp, #88]	; 0x58
 8016c22:	4620      	mov	r0, r4
 8016c24:	f7fe fe6a 	bl	80158fc <_Bfree>
 8016c28:	9905      	ldr	r1, [sp, #20]
 8016c2a:	4620      	mov	r0, r4
 8016c2c:	f7fe fe66 	bl	80158fc <_Bfree>
 8016c30:	4659      	mov	r1, fp
 8016c32:	4620      	mov	r0, r4
 8016c34:	f7fe fe62 	bl	80158fc <_Bfree>
 8016c38:	4629      	mov	r1, r5
 8016c3a:	4620      	mov	r0, r4
 8016c3c:	f7fe fe5e 	bl	80158fc <_Bfree>
 8016c40:	e609      	b.n	8016856 <_strtod_l+0x646>
 8016c42:	f1b8 0f01 	cmp.w	r8, #1
 8016c46:	d103      	bne.n	8016c50 <_strtod_l+0xa40>
 8016c48:	f1b9 0f00 	cmp.w	r9, #0
 8016c4c:	f43f ad95 	beq.w	801677a <_strtod_l+0x56a>
 8016c50:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8016da8 <_strtod_l+0xb98>
 8016c54:	4f60      	ldr	r7, [pc, #384]	; (8016dd8 <_strtod_l+0xbc8>)
 8016c56:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016c5a:	2600      	movs	r6, #0
 8016c5c:	e7ae      	b.n	8016bbc <_strtod_l+0x9ac>
 8016c5e:	4f5f      	ldr	r7, [pc, #380]	; (8016ddc <_strtod_l+0xbcc>)
 8016c60:	2600      	movs	r6, #0
 8016c62:	e7a7      	b.n	8016bb4 <_strtod_l+0x9a4>
 8016c64:	4b5d      	ldr	r3, [pc, #372]	; (8016ddc <_strtod_l+0xbcc>)
 8016c66:	4630      	mov	r0, r6
 8016c68:	4639      	mov	r1, r7
 8016c6a:	2200      	movs	r2, #0
 8016c6c:	f7e9 fcec 	bl	8000648 <__aeabi_dmul>
 8016c70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016c72:	4606      	mov	r6, r0
 8016c74:	460f      	mov	r7, r1
 8016c76:	2b00      	cmp	r3, #0
 8016c78:	d09c      	beq.n	8016bb4 <_strtod_l+0x9a4>
 8016c7a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8016c7e:	e79d      	b.n	8016bbc <_strtod_l+0x9ac>
 8016c80:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8016db0 <_strtod_l+0xba0>
 8016c84:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016c88:	ec57 6b17 	vmov	r6, r7, d7
 8016c8c:	e796      	b.n	8016bbc <_strtod_l+0x9ac>
 8016c8e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8016c92:	9b04      	ldr	r3, [sp, #16]
 8016c94:	46ca      	mov	sl, r9
 8016c96:	2b00      	cmp	r3, #0
 8016c98:	d1c2      	bne.n	8016c20 <_strtod_l+0xa10>
 8016c9a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8016c9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016ca0:	0d1b      	lsrs	r3, r3, #20
 8016ca2:	051b      	lsls	r3, r3, #20
 8016ca4:	429a      	cmp	r2, r3
 8016ca6:	d1bb      	bne.n	8016c20 <_strtod_l+0xa10>
 8016ca8:	4630      	mov	r0, r6
 8016caa:	4639      	mov	r1, r7
 8016cac:	f7ea f82c 	bl	8000d08 <__aeabi_d2lz>
 8016cb0:	f7e9 fc9c 	bl	80005ec <__aeabi_l2d>
 8016cb4:	4602      	mov	r2, r0
 8016cb6:	460b      	mov	r3, r1
 8016cb8:	4630      	mov	r0, r6
 8016cba:	4639      	mov	r1, r7
 8016cbc:	f7e9 fb0c 	bl	80002d8 <__aeabi_dsub>
 8016cc0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8016cc2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016cc6:	ea43 0308 	orr.w	r3, r3, r8
 8016cca:	4313      	orrs	r3, r2
 8016ccc:	4606      	mov	r6, r0
 8016cce:	460f      	mov	r7, r1
 8016cd0:	d054      	beq.n	8016d7c <_strtod_l+0xb6c>
 8016cd2:	a339      	add	r3, pc, #228	; (adr r3, 8016db8 <_strtod_l+0xba8>)
 8016cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016cd8:	f7e9 ff28 	bl	8000b2c <__aeabi_dcmplt>
 8016cdc:	2800      	cmp	r0, #0
 8016cde:	f47f ace5 	bne.w	80166ac <_strtod_l+0x49c>
 8016ce2:	a337      	add	r3, pc, #220	; (adr r3, 8016dc0 <_strtod_l+0xbb0>)
 8016ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ce8:	4630      	mov	r0, r6
 8016cea:	4639      	mov	r1, r7
 8016cec:	f7e9 ff3c 	bl	8000b68 <__aeabi_dcmpgt>
 8016cf0:	2800      	cmp	r0, #0
 8016cf2:	d095      	beq.n	8016c20 <_strtod_l+0xa10>
 8016cf4:	e4da      	b.n	80166ac <_strtod_l+0x49c>
 8016cf6:	9b04      	ldr	r3, [sp, #16]
 8016cf8:	b333      	cbz	r3, 8016d48 <_strtod_l+0xb38>
 8016cfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016cfc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8016d00:	d822      	bhi.n	8016d48 <_strtod_l+0xb38>
 8016d02:	a331      	add	r3, pc, #196	; (adr r3, 8016dc8 <_strtod_l+0xbb8>)
 8016d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d08:	4630      	mov	r0, r6
 8016d0a:	4639      	mov	r1, r7
 8016d0c:	f7e9 ff18 	bl	8000b40 <__aeabi_dcmple>
 8016d10:	b1a0      	cbz	r0, 8016d3c <_strtod_l+0xb2c>
 8016d12:	4639      	mov	r1, r7
 8016d14:	4630      	mov	r0, r6
 8016d16:	f7e9 ff6f 	bl	8000bf8 <__aeabi_d2uiz>
 8016d1a:	2801      	cmp	r0, #1
 8016d1c:	bf38      	it	cc
 8016d1e:	2001      	movcc	r0, #1
 8016d20:	f7e9 fc18 	bl	8000554 <__aeabi_ui2d>
 8016d24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016d26:	4606      	mov	r6, r0
 8016d28:	460f      	mov	r7, r1
 8016d2a:	bb23      	cbnz	r3, 8016d76 <_strtod_l+0xb66>
 8016d2c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016d30:	9010      	str	r0, [sp, #64]	; 0x40
 8016d32:	9311      	str	r3, [sp, #68]	; 0x44
 8016d34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016d38:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8016d3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016d3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016d40:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8016d44:	1a9b      	subs	r3, r3, r2
 8016d46:	930f      	str	r3, [sp, #60]	; 0x3c
 8016d48:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8016d4c:	eeb0 0a48 	vmov.f32	s0, s16
 8016d50:	eef0 0a68 	vmov.f32	s1, s17
 8016d54:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8016d58:	f7ff f8fc 	bl	8015f54 <__ulp>
 8016d5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8016d60:	ec53 2b10 	vmov	r2, r3, d0
 8016d64:	f7e9 fc70 	bl	8000648 <__aeabi_dmul>
 8016d68:	ec53 2b18 	vmov	r2, r3, d8
 8016d6c:	f7e9 fab6 	bl	80002dc <__adddf3>
 8016d70:	4680      	mov	r8, r0
 8016d72:	4689      	mov	r9, r1
 8016d74:	e78d      	b.n	8016c92 <_strtod_l+0xa82>
 8016d76:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8016d7a:	e7db      	b.n	8016d34 <_strtod_l+0xb24>
 8016d7c:	a314      	add	r3, pc, #80	; (adr r3, 8016dd0 <_strtod_l+0xbc0>)
 8016d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d82:	f7e9 fed3 	bl	8000b2c <__aeabi_dcmplt>
 8016d86:	e7b3      	b.n	8016cf0 <_strtod_l+0xae0>
 8016d88:	2300      	movs	r3, #0
 8016d8a:	930a      	str	r3, [sp, #40]	; 0x28
 8016d8c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8016d8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016d90:	6013      	str	r3, [r2, #0]
 8016d92:	f7ff ba7c 	b.w	801628e <_strtod_l+0x7e>
 8016d96:	2a65      	cmp	r2, #101	; 0x65
 8016d98:	f43f ab75 	beq.w	8016486 <_strtod_l+0x276>
 8016d9c:	2a45      	cmp	r2, #69	; 0x45
 8016d9e:	f43f ab72 	beq.w	8016486 <_strtod_l+0x276>
 8016da2:	2301      	movs	r3, #1
 8016da4:	f7ff bbaa 	b.w	80164fc <_strtod_l+0x2ec>
 8016da8:	00000000 	.word	0x00000000
 8016dac:	bff00000 	.word	0xbff00000
 8016db0:	00000000 	.word	0x00000000
 8016db4:	3ff00000 	.word	0x3ff00000
 8016db8:	94a03595 	.word	0x94a03595
 8016dbc:	3fdfffff 	.word	0x3fdfffff
 8016dc0:	35afe535 	.word	0x35afe535
 8016dc4:	3fe00000 	.word	0x3fe00000
 8016dc8:	ffc00000 	.word	0xffc00000
 8016dcc:	41dfffff 	.word	0x41dfffff
 8016dd0:	94a03595 	.word	0x94a03595
 8016dd4:	3fcfffff 	.word	0x3fcfffff
 8016dd8:	3ff00000 	.word	0x3ff00000
 8016ddc:	3fe00000 	.word	0x3fe00000
 8016de0:	7ff00000 	.word	0x7ff00000
 8016de4:	7fe00000 	.word	0x7fe00000
 8016de8:	7c9fffff 	.word	0x7c9fffff
 8016dec:	7fefffff 	.word	0x7fefffff

08016df0 <_strtod_r>:
 8016df0:	4b01      	ldr	r3, [pc, #4]	; (8016df8 <_strtod_r+0x8>)
 8016df2:	f7ff ba0d 	b.w	8016210 <_strtod_l>
 8016df6:	bf00      	nop
 8016df8:	200003f4 	.word	0x200003f4

08016dfc <_strtol_l.constprop.0>:
 8016dfc:	2b01      	cmp	r3, #1
 8016dfe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016e02:	d001      	beq.n	8016e08 <_strtol_l.constprop.0+0xc>
 8016e04:	2b24      	cmp	r3, #36	; 0x24
 8016e06:	d906      	bls.n	8016e16 <_strtol_l.constprop.0+0x1a>
 8016e08:	f7fd fd8c 	bl	8014924 <__errno>
 8016e0c:	2316      	movs	r3, #22
 8016e0e:	6003      	str	r3, [r0, #0]
 8016e10:	2000      	movs	r0, #0
 8016e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e16:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8016efc <_strtol_l.constprop.0+0x100>
 8016e1a:	460d      	mov	r5, r1
 8016e1c:	462e      	mov	r6, r5
 8016e1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016e22:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8016e26:	f017 0708 	ands.w	r7, r7, #8
 8016e2a:	d1f7      	bne.n	8016e1c <_strtol_l.constprop.0+0x20>
 8016e2c:	2c2d      	cmp	r4, #45	; 0x2d
 8016e2e:	d132      	bne.n	8016e96 <_strtol_l.constprop.0+0x9a>
 8016e30:	782c      	ldrb	r4, [r5, #0]
 8016e32:	2701      	movs	r7, #1
 8016e34:	1cb5      	adds	r5, r6, #2
 8016e36:	2b00      	cmp	r3, #0
 8016e38:	d05b      	beq.n	8016ef2 <_strtol_l.constprop.0+0xf6>
 8016e3a:	2b10      	cmp	r3, #16
 8016e3c:	d109      	bne.n	8016e52 <_strtol_l.constprop.0+0x56>
 8016e3e:	2c30      	cmp	r4, #48	; 0x30
 8016e40:	d107      	bne.n	8016e52 <_strtol_l.constprop.0+0x56>
 8016e42:	782c      	ldrb	r4, [r5, #0]
 8016e44:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8016e48:	2c58      	cmp	r4, #88	; 0x58
 8016e4a:	d14d      	bne.n	8016ee8 <_strtol_l.constprop.0+0xec>
 8016e4c:	786c      	ldrb	r4, [r5, #1]
 8016e4e:	2310      	movs	r3, #16
 8016e50:	3502      	adds	r5, #2
 8016e52:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8016e56:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8016e5a:	f04f 0e00 	mov.w	lr, #0
 8016e5e:	fbb8 f9f3 	udiv	r9, r8, r3
 8016e62:	4676      	mov	r6, lr
 8016e64:	fb03 8a19 	mls	sl, r3, r9, r8
 8016e68:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8016e6c:	f1bc 0f09 	cmp.w	ip, #9
 8016e70:	d816      	bhi.n	8016ea0 <_strtol_l.constprop.0+0xa4>
 8016e72:	4664      	mov	r4, ip
 8016e74:	42a3      	cmp	r3, r4
 8016e76:	dd24      	ble.n	8016ec2 <_strtol_l.constprop.0+0xc6>
 8016e78:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8016e7c:	d008      	beq.n	8016e90 <_strtol_l.constprop.0+0x94>
 8016e7e:	45b1      	cmp	r9, r6
 8016e80:	d31c      	bcc.n	8016ebc <_strtol_l.constprop.0+0xc0>
 8016e82:	d101      	bne.n	8016e88 <_strtol_l.constprop.0+0x8c>
 8016e84:	45a2      	cmp	sl, r4
 8016e86:	db19      	blt.n	8016ebc <_strtol_l.constprop.0+0xc0>
 8016e88:	fb06 4603 	mla	r6, r6, r3, r4
 8016e8c:	f04f 0e01 	mov.w	lr, #1
 8016e90:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016e94:	e7e8      	b.n	8016e68 <_strtol_l.constprop.0+0x6c>
 8016e96:	2c2b      	cmp	r4, #43	; 0x2b
 8016e98:	bf04      	itt	eq
 8016e9a:	782c      	ldrbeq	r4, [r5, #0]
 8016e9c:	1cb5      	addeq	r5, r6, #2
 8016e9e:	e7ca      	b.n	8016e36 <_strtol_l.constprop.0+0x3a>
 8016ea0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8016ea4:	f1bc 0f19 	cmp.w	ip, #25
 8016ea8:	d801      	bhi.n	8016eae <_strtol_l.constprop.0+0xb2>
 8016eaa:	3c37      	subs	r4, #55	; 0x37
 8016eac:	e7e2      	b.n	8016e74 <_strtol_l.constprop.0+0x78>
 8016eae:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8016eb2:	f1bc 0f19 	cmp.w	ip, #25
 8016eb6:	d804      	bhi.n	8016ec2 <_strtol_l.constprop.0+0xc6>
 8016eb8:	3c57      	subs	r4, #87	; 0x57
 8016eba:	e7db      	b.n	8016e74 <_strtol_l.constprop.0+0x78>
 8016ebc:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8016ec0:	e7e6      	b.n	8016e90 <_strtol_l.constprop.0+0x94>
 8016ec2:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8016ec6:	d105      	bne.n	8016ed4 <_strtol_l.constprop.0+0xd8>
 8016ec8:	2322      	movs	r3, #34	; 0x22
 8016eca:	6003      	str	r3, [r0, #0]
 8016ecc:	4646      	mov	r6, r8
 8016ece:	b942      	cbnz	r2, 8016ee2 <_strtol_l.constprop.0+0xe6>
 8016ed0:	4630      	mov	r0, r6
 8016ed2:	e79e      	b.n	8016e12 <_strtol_l.constprop.0+0x16>
 8016ed4:	b107      	cbz	r7, 8016ed8 <_strtol_l.constprop.0+0xdc>
 8016ed6:	4276      	negs	r6, r6
 8016ed8:	2a00      	cmp	r2, #0
 8016eda:	d0f9      	beq.n	8016ed0 <_strtol_l.constprop.0+0xd4>
 8016edc:	f1be 0f00 	cmp.w	lr, #0
 8016ee0:	d000      	beq.n	8016ee4 <_strtol_l.constprop.0+0xe8>
 8016ee2:	1e69      	subs	r1, r5, #1
 8016ee4:	6011      	str	r1, [r2, #0]
 8016ee6:	e7f3      	b.n	8016ed0 <_strtol_l.constprop.0+0xd4>
 8016ee8:	2430      	movs	r4, #48	; 0x30
 8016eea:	2b00      	cmp	r3, #0
 8016eec:	d1b1      	bne.n	8016e52 <_strtol_l.constprop.0+0x56>
 8016eee:	2308      	movs	r3, #8
 8016ef0:	e7af      	b.n	8016e52 <_strtol_l.constprop.0+0x56>
 8016ef2:	2c30      	cmp	r4, #48	; 0x30
 8016ef4:	d0a5      	beq.n	8016e42 <_strtol_l.constprop.0+0x46>
 8016ef6:	230a      	movs	r3, #10
 8016ef8:	e7ab      	b.n	8016e52 <_strtol_l.constprop.0+0x56>
 8016efa:	bf00      	nop
 8016efc:	08028501 	.word	0x08028501

08016f00 <_strtol_r>:
 8016f00:	f7ff bf7c 	b.w	8016dfc <_strtol_l.constprop.0>

08016f04 <__ssputs_r>:
 8016f04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016f08:	688e      	ldr	r6, [r1, #8]
 8016f0a:	461f      	mov	r7, r3
 8016f0c:	42be      	cmp	r6, r7
 8016f0e:	680b      	ldr	r3, [r1, #0]
 8016f10:	4682      	mov	sl, r0
 8016f12:	460c      	mov	r4, r1
 8016f14:	4690      	mov	r8, r2
 8016f16:	d82c      	bhi.n	8016f72 <__ssputs_r+0x6e>
 8016f18:	898a      	ldrh	r2, [r1, #12]
 8016f1a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016f1e:	d026      	beq.n	8016f6e <__ssputs_r+0x6a>
 8016f20:	6965      	ldr	r5, [r4, #20]
 8016f22:	6909      	ldr	r1, [r1, #16]
 8016f24:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016f28:	eba3 0901 	sub.w	r9, r3, r1
 8016f2c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016f30:	1c7b      	adds	r3, r7, #1
 8016f32:	444b      	add	r3, r9
 8016f34:	106d      	asrs	r5, r5, #1
 8016f36:	429d      	cmp	r5, r3
 8016f38:	bf38      	it	cc
 8016f3a:	461d      	movcc	r5, r3
 8016f3c:	0553      	lsls	r3, r2, #21
 8016f3e:	d527      	bpl.n	8016f90 <__ssputs_r+0x8c>
 8016f40:	4629      	mov	r1, r5
 8016f42:	f7fe fc0f 	bl	8015764 <_malloc_r>
 8016f46:	4606      	mov	r6, r0
 8016f48:	b360      	cbz	r0, 8016fa4 <__ssputs_r+0xa0>
 8016f4a:	6921      	ldr	r1, [r4, #16]
 8016f4c:	464a      	mov	r2, r9
 8016f4e:	f000 fc79 	bl	8017844 <memcpy>
 8016f52:	89a3      	ldrh	r3, [r4, #12]
 8016f54:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016f58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016f5c:	81a3      	strh	r3, [r4, #12]
 8016f5e:	6126      	str	r6, [r4, #16]
 8016f60:	6165      	str	r5, [r4, #20]
 8016f62:	444e      	add	r6, r9
 8016f64:	eba5 0509 	sub.w	r5, r5, r9
 8016f68:	6026      	str	r6, [r4, #0]
 8016f6a:	60a5      	str	r5, [r4, #8]
 8016f6c:	463e      	mov	r6, r7
 8016f6e:	42be      	cmp	r6, r7
 8016f70:	d900      	bls.n	8016f74 <__ssputs_r+0x70>
 8016f72:	463e      	mov	r6, r7
 8016f74:	6820      	ldr	r0, [r4, #0]
 8016f76:	4632      	mov	r2, r6
 8016f78:	4641      	mov	r1, r8
 8016f7a:	f000 fc05 	bl	8017788 <memmove>
 8016f7e:	68a3      	ldr	r3, [r4, #8]
 8016f80:	1b9b      	subs	r3, r3, r6
 8016f82:	60a3      	str	r3, [r4, #8]
 8016f84:	6823      	ldr	r3, [r4, #0]
 8016f86:	4433      	add	r3, r6
 8016f88:	6023      	str	r3, [r4, #0]
 8016f8a:	2000      	movs	r0, #0
 8016f8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016f90:	462a      	mov	r2, r5
 8016f92:	f001 f80a 	bl	8017faa <_realloc_r>
 8016f96:	4606      	mov	r6, r0
 8016f98:	2800      	cmp	r0, #0
 8016f9a:	d1e0      	bne.n	8016f5e <__ssputs_r+0x5a>
 8016f9c:	6921      	ldr	r1, [r4, #16]
 8016f9e:	4650      	mov	r0, sl
 8016fa0:	f7fe fb6c 	bl	801567c <_free_r>
 8016fa4:	230c      	movs	r3, #12
 8016fa6:	f8ca 3000 	str.w	r3, [sl]
 8016faa:	89a3      	ldrh	r3, [r4, #12]
 8016fac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016fb0:	81a3      	strh	r3, [r4, #12]
 8016fb2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016fb6:	e7e9      	b.n	8016f8c <__ssputs_r+0x88>

08016fb8 <_svfiprintf_r>:
 8016fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016fbc:	4698      	mov	r8, r3
 8016fbe:	898b      	ldrh	r3, [r1, #12]
 8016fc0:	061b      	lsls	r3, r3, #24
 8016fc2:	b09d      	sub	sp, #116	; 0x74
 8016fc4:	4607      	mov	r7, r0
 8016fc6:	460d      	mov	r5, r1
 8016fc8:	4614      	mov	r4, r2
 8016fca:	d50e      	bpl.n	8016fea <_svfiprintf_r+0x32>
 8016fcc:	690b      	ldr	r3, [r1, #16]
 8016fce:	b963      	cbnz	r3, 8016fea <_svfiprintf_r+0x32>
 8016fd0:	2140      	movs	r1, #64	; 0x40
 8016fd2:	f7fe fbc7 	bl	8015764 <_malloc_r>
 8016fd6:	6028      	str	r0, [r5, #0]
 8016fd8:	6128      	str	r0, [r5, #16]
 8016fda:	b920      	cbnz	r0, 8016fe6 <_svfiprintf_r+0x2e>
 8016fdc:	230c      	movs	r3, #12
 8016fde:	603b      	str	r3, [r7, #0]
 8016fe0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016fe4:	e0d0      	b.n	8017188 <_svfiprintf_r+0x1d0>
 8016fe6:	2340      	movs	r3, #64	; 0x40
 8016fe8:	616b      	str	r3, [r5, #20]
 8016fea:	2300      	movs	r3, #0
 8016fec:	9309      	str	r3, [sp, #36]	; 0x24
 8016fee:	2320      	movs	r3, #32
 8016ff0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016ff4:	f8cd 800c 	str.w	r8, [sp, #12]
 8016ff8:	2330      	movs	r3, #48	; 0x30
 8016ffa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80171a0 <_svfiprintf_r+0x1e8>
 8016ffe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017002:	f04f 0901 	mov.w	r9, #1
 8017006:	4623      	mov	r3, r4
 8017008:	469a      	mov	sl, r3
 801700a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801700e:	b10a      	cbz	r2, 8017014 <_svfiprintf_r+0x5c>
 8017010:	2a25      	cmp	r2, #37	; 0x25
 8017012:	d1f9      	bne.n	8017008 <_svfiprintf_r+0x50>
 8017014:	ebba 0b04 	subs.w	fp, sl, r4
 8017018:	d00b      	beq.n	8017032 <_svfiprintf_r+0x7a>
 801701a:	465b      	mov	r3, fp
 801701c:	4622      	mov	r2, r4
 801701e:	4629      	mov	r1, r5
 8017020:	4638      	mov	r0, r7
 8017022:	f7ff ff6f 	bl	8016f04 <__ssputs_r>
 8017026:	3001      	adds	r0, #1
 8017028:	f000 80a9 	beq.w	801717e <_svfiprintf_r+0x1c6>
 801702c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801702e:	445a      	add	r2, fp
 8017030:	9209      	str	r2, [sp, #36]	; 0x24
 8017032:	f89a 3000 	ldrb.w	r3, [sl]
 8017036:	2b00      	cmp	r3, #0
 8017038:	f000 80a1 	beq.w	801717e <_svfiprintf_r+0x1c6>
 801703c:	2300      	movs	r3, #0
 801703e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8017042:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017046:	f10a 0a01 	add.w	sl, sl, #1
 801704a:	9304      	str	r3, [sp, #16]
 801704c:	9307      	str	r3, [sp, #28]
 801704e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017052:	931a      	str	r3, [sp, #104]	; 0x68
 8017054:	4654      	mov	r4, sl
 8017056:	2205      	movs	r2, #5
 8017058:	f814 1b01 	ldrb.w	r1, [r4], #1
 801705c:	4850      	ldr	r0, [pc, #320]	; (80171a0 <_svfiprintf_r+0x1e8>)
 801705e:	f7e9 f8df 	bl	8000220 <memchr>
 8017062:	9a04      	ldr	r2, [sp, #16]
 8017064:	b9d8      	cbnz	r0, 801709e <_svfiprintf_r+0xe6>
 8017066:	06d0      	lsls	r0, r2, #27
 8017068:	bf44      	itt	mi
 801706a:	2320      	movmi	r3, #32
 801706c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017070:	0711      	lsls	r1, r2, #28
 8017072:	bf44      	itt	mi
 8017074:	232b      	movmi	r3, #43	; 0x2b
 8017076:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801707a:	f89a 3000 	ldrb.w	r3, [sl]
 801707e:	2b2a      	cmp	r3, #42	; 0x2a
 8017080:	d015      	beq.n	80170ae <_svfiprintf_r+0xf6>
 8017082:	9a07      	ldr	r2, [sp, #28]
 8017084:	4654      	mov	r4, sl
 8017086:	2000      	movs	r0, #0
 8017088:	f04f 0c0a 	mov.w	ip, #10
 801708c:	4621      	mov	r1, r4
 801708e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017092:	3b30      	subs	r3, #48	; 0x30
 8017094:	2b09      	cmp	r3, #9
 8017096:	d94d      	bls.n	8017134 <_svfiprintf_r+0x17c>
 8017098:	b1b0      	cbz	r0, 80170c8 <_svfiprintf_r+0x110>
 801709a:	9207      	str	r2, [sp, #28]
 801709c:	e014      	b.n	80170c8 <_svfiprintf_r+0x110>
 801709e:	eba0 0308 	sub.w	r3, r0, r8
 80170a2:	fa09 f303 	lsl.w	r3, r9, r3
 80170a6:	4313      	orrs	r3, r2
 80170a8:	9304      	str	r3, [sp, #16]
 80170aa:	46a2      	mov	sl, r4
 80170ac:	e7d2      	b.n	8017054 <_svfiprintf_r+0x9c>
 80170ae:	9b03      	ldr	r3, [sp, #12]
 80170b0:	1d19      	adds	r1, r3, #4
 80170b2:	681b      	ldr	r3, [r3, #0]
 80170b4:	9103      	str	r1, [sp, #12]
 80170b6:	2b00      	cmp	r3, #0
 80170b8:	bfbb      	ittet	lt
 80170ba:	425b      	neglt	r3, r3
 80170bc:	f042 0202 	orrlt.w	r2, r2, #2
 80170c0:	9307      	strge	r3, [sp, #28]
 80170c2:	9307      	strlt	r3, [sp, #28]
 80170c4:	bfb8      	it	lt
 80170c6:	9204      	strlt	r2, [sp, #16]
 80170c8:	7823      	ldrb	r3, [r4, #0]
 80170ca:	2b2e      	cmp	r3, #46	; 0x2e
 80170cc:	d10c      	bne.n	80170e8 <_svfiprintf_r+0x130>
 80170ce:	7863      	ldrb	r3, [r4, #1]
 80170d0:	2b2a      	cmp	r3, #42	; 0x2a
 80170d2:	d134      	bne.n	801713e <_svfiprintf_r+0x186>
 80170d4:	9b03      	ldr	r3, [sp, #12]
 80170d6:	1d1a      	adds	r2, r3, #4
 80170d8:	681b      	ldr	r3, [r3, #0]
 80170da:	9203      	str	r2, [sp, #12]
 80170dc:	2b00      	cmp	r3, #0
 80170de:	bfb8      	it	lt
 80170e0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80170e4:	3402      	adds	r4, #2
 80170e6:	9305      	str	r3, [sp, #20]
 80170e8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80171b0 <_svfiprintf_r+0x1f8>
 80170ec:	7821      	ldrb	r1, [r4, #0]
 80170ee:	2203      	movs	r2, #3
 80170f0:	4650      	mov	r0, sl
 80170f2:	f7e9 f895 	bl	8000220 <memchr>
 80170f6:	b138      	cbz	r0, 8017108 <_svfiprintf_r+0x150>
 80170f8:	9b04      	ldr	r3, [sp, #16]
 80170fa:	eba0 000a 	sub.w	r0, r0, sl
 80170fe:	2240      	movs	r2, #64	; 0x40
 8017100:	4082      	lsls	r2, r0
 8017102:	4313      	orrs	r3, r2
 8017104:	3401      	adds	r4, #1
 8017106:	9304      	str	r3, [sp, #16]
 8017108:	f814 1b01 	ldrb.w	r1, [r4], #1
 801710c:	4825      	ldr	r0, [pc, #148]	; (80171a4 <_svfiprintf_r+0x1ec>)
 801710e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017112:	2206      	movs	r2, #6
 8017114:	f7e9 f884 	bl	8000220 <memchr>
 8017118:	2800      	cmp	r0, #0
 801711a:	d038      	beq.n	801718e <_svfiprintf_r+0x1d6>
 801711c:	4b22      	ldr	r3, [pc, #136]	; (80171a8 <_svfiprintf_r+0x1f0>)
 801711e:	bb1b      	cbnz	r3, 8017168 <_svfiprintf_r+0x1b0>
 8017120:	9b03      	ldr	r3, [sp, #12]
 8017122:	3307      	adds	r3, #7
 8017124:	f023 0307 	bic.w	r3, r3, #7
 8017128:	3308      	adds	r3, #8
 801712a:	9303      	str	r3, [sp, #12]
 801712c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801712e:	4433      	add	r3, r6
 8017130:	9309      	str	r3, [sp, #36]	; 0x24
 8017132:	e768      	b.n	8017006 <_svfiprintf_r+0x4e>
 8017134:	fb0c 3202 	mla	r2, ip, r2, r3
 8017138:	460c      	mov	r4, r1
 801713a:	2001      	movs	r0, #1
 801713c:	e7a6      	b.n	801708c <_svfiprintf_r+0xd4>
 801713e:	2300      	movs	r3, #0
 8017140:	3401      	adds	r4, #1
 8017142:	9305      	str	r3, [sp, #20]
 8017144:	4619      	mov	r1, r3
 8017146:	f04f 0c0a 	mov.w	ip, #10
 801714a:	4620      	mov	r0, r4
 801714c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017150:	3a30      	subs	r2, #48	; 0x30
 8017152:	2a09      	cmp	r2, #9
 8017154:	d903      	bls.n	801715e <_svfiprintf_r+0x1a6>
 8017156:	2b00      	cmp	r3, #0
 8017158:	d0c6      	beq.n	80170e8 <_svfiprintf_r+0x130>
 801715a:	9105      	str	r1, [sp, #20]
 801715c:	e7c4      	b.n	80170e8 <_svfiprintf_r+0x130>
 801715e:	fb0c 2101 	mla	r1, ip, r1, r2
 8017162:	4604      	mov	r4, r0
 8017164:	2301      	movs	r3, #1
 8017166:	e7f0      	b.n	801714a <_svfiprintf_r+0x192>
 8017168:	ab03      	add	r3, sp, #12
 801716a:	9300      	str	r3, [sp, #0]
 801716c:	462a      	mov	r2, r5
 801716e:	4b0f      	ldr	r3, [pc, #60]	; (80171ac <_svfiprintf_r+0x1f4>)
 8017170:	a904      	add	r1, sp, #16
 8017172:	4638      	mov	r0, r7
 8017174:	f7fc fbec 	bl	8013950 <_printf_float>
 8017178:	1c42      	adds	r2, r0, #1
 801717a:	4606      	mov	r6, r0
 801717c:	d1d6      	bne.n	801712c <_svfiprintf_r+0x174>
 801717e:	89ab      	ldrh	r3, [r5, #12]
 8017180:	065b      	lsls	r3, r3, #25
 8017182:	f53f af2d 	bmi.w	8016fe0 <_svfiprintf_r+0x28>
 8017186:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017188:	b01d      	add	sp, #116	; 0x74
 801718a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801718e:	ab03      	add	r3, sp, #12
 8017190:	9300      	str	r3, [sp, #0]
 8017192:	462a      	mov	r2, r5
 8017194:	4b05      	ldr	r3, [pc, #20]	; (80171ac <_svfiprintf_r+0x1f4>)
 8017196:	a904      	add	r1, sp, #16
 8017198:	4638      	mov	r0, r7
 801719a:	f7fc fe7d 	bl	8013e98 <_printf_i>
 801719e:	e7eb      	b.n	8017178 <_svfiprintf_r+0x1c0>
 80171a0:	08028601 	.word	0x08028601
 80171a4:	0802860b 	.word	0x0802860b
 80171a8:	08013951 	.word	0x08013951
 80171ac:	08016f05 	.word	0x08016f05
 80171b0:	08028607 	.word	0x08028607

080171b4 <__sfputc_r>:
 80171b4:	6893      	ldr	r3, [r2, #8]
 80171b6:	3b01      	subs	r3, #1
 80171b8:	2b00      	cmp	r3, #0
 80171ba:	b410      	push	{r4}
 80171bc:	6093      	str	r3, [r2, #8]
 80171be:	da08      	bge.n	80171d2 <__sfputc_r+0x1e>
 80171c0:	6994      	ldr	r4, [r2, #24]
 80171c2:	42a3      	cmp	r3, r4
 80171c4:	db01      	blt.n	80171ca <__sfputc_r+0x16>
 80171c6:	290a      	cmp	r1, #10
 80171c8:	d103      	bne.n	80171d2 <__sfputc_r+0x1e>
 80171ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80171ce:	f000 ba45 	b.w	801765c <__swbuf_r>
 80171d2:	6813      	ldr	r3, [r2, #0]
 80171d4:	1c58      	adds	r0, r3, #1
 80171d6:	6010      	str	r0, [r2, #0]
 80171d8:	7019      	strb	r1, [r3, #0]
 80171da:	4608      	mov	r0, r1
 80171dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80171e0:	4770      	bx	lr

080171e2 <__sfputs_r>:
 80171e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80171e4:	4606      	mov	r6, r0
 80171e6:	460f      	mov	r7, r1
 80171e8:	4614      	mov	r4, r2
 80171ea:	18d5      	adds	r5, r2, r3
 80171ec:	42ac      	cmp	r4, r5
 80171ee:	d101      	bne.n	80171f4 <__sfputs_r+0x12>
 80171f0:	2000      	movs	r0, #0
 80171f2:	e007      	b.n	8017204 <__sfputs_r+0x22>
 80171f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80171f8:	463a      	mov	r2, r7
 80171fa:	4630      	mov	r0, r6
 80171fc:	f7ff ffda 	bl	80171b4 <__sfputc_r>
 8017200:	1c43      	adds	r3, r0, #1
 8017202:	d1f3      	bne.n	80171ec <__sfputs_r+0xa>
 8017204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017208 <_vfiprintf_r>:
 8017208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801720c:	460d      	mov	r5, r1
 801720e:	b09d      	sub	sp, #116	; 0x74
 8017210:	4614      	mov	r4, r2
 8017212:	4698      	mov	r8, r3
 8017214:	4606      	mov	r6, r0
 8017216:	b118      	cbz	r0, 8017220 <_vfiprintf_r+0x18>
 8017218:	6a03      	ldr	r3, [r0, #32]
 801721a:	b90b      	cbnz	r3, 8017220 <_vfiprintf_r+0x18>
 801721c:	f7fd f9e8 	bl	80145f0 <__sinit>
 8017220:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017222:	07d9      	lsls	r1, r3, #31
 8017224:	d405      	bmi.n	8017232 <_vfiprintf_r+0x2a>
 8017226:	89ab      	ldrh	r3, [r5, #12]
 8017228:	059a      	lsls	r2, r3, #22
 801722a:	d402      	bmi.n	8017232 <_vfiprintf_r+0x2a>
 801722c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801722e:	f7fd fba3 	bl	8014978 <__retarget_lock_acquire_recursive>
 8017232:	89ab      	ldrh	r3, [r5, #12]
 8017234:	071b      	lsls	r3, r3, #28
 8017236:	d501      	bpl.n	801723c <_vfiprintf_r+0x34>
 8017238:	692b      	ldr	r3, [r5, #16]
 801723a:	b99b      	cbnz	r3, 8017264 <_vfiprintf_r+0x5c>
 801723c:	4629      	mov	r1, r5
 801723e:	4630      	mov	r0, r6
 8017240:	f000 fa4a 	bl	80176d8 <__swsetup_r>
 8017244:	b170      	cbz	r0, 8017264 <_vfiprintf_r+0x5c>
 8017246:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017248:	07dc      	lsls	r4, r3, #31
 801724a:	d504      	bpl.n	8017256 <_vfiprintf_r+0x4e>
 801724c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017250:	b01d      	add	sp, #116	; 0x74
 8017252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017256:	89ab      	ldrh	r3, [r5, #12]
 8017258:	0598      	lsls	r0, r3, #22
 801725a:	d4f7      	bmi.n	801724c <_vfiprintf_r+0x44>
 801725c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801725e:	f7fd fb8c 	bl	801497a <__retarget_lock_release_recursive>
 8017262:	e7f3      	b.n	801724c <_vfiprintf_r+0x44>
 8017264:	2300      	movs	r3, #0
 8017266:	9309      	str	r3, [sp, #36]	; 0x24
 8017268:	2320      	movs	r3, #32
 801726a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801726e:	f8cd 800c 	str.w	r8, [sp, #12]
 8017272:	2330      	movs	r3, #48	; 0x30
 8017274:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8017428 <_vfiprintf_r+0x220>
 8017278:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801727c:	f04f 0901 	mov.w	r9, #1
 8017280:	4623      	mov	r3, r4
 8017282:	469a      	mov	sl, r3
 8017284:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017288:	b10a      	cbz	r2, 801728e <_vfiprintf_r+0x86>
 801728a:	2a25      	cmp	r2, #37	; 0x25
 801728c:	d1f9      	bne.n	8017282 <_vfiprintf_r+0x7a>
 801728e:	ebba 0b04 	subs.w	fp, sl, r4
 8017292:	d00b      	beq.n	80172ac <_vfiprintf_r+0xa4>
 8017294:	465b      	mov	r3, fp
 8017296:	4622      	mov	r2, r4
 8017298:	4629      	mov	r1, r5
 801729a:	4630      	mov	r0, r6
 801729c:	f7ff ffa1 	bl	80171e2 <__sfputs_r>
 80172a0:	3001      	adds	r0, #1
 80172a2:	f000 80a9 	beq.w	80173f8 <_vfiprintf_r+0x1f0>
 80172a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80172a8:	445a      	add	r2, fp
 80172aa:	9209      	str	r2, [sp, #36]	; 0x24
 80172ac:	f89a 3000 	ldrb.w	r3, [sl]
 80172b0:	2b00      	cmp	r3, #0
 80172b2:	f000 80a1 	beq.w	80173f8 <_vfiprintf_r+0x1f0>
 80172b6:	2300      	movs	r3, #0
 80172b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80172bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80172c0:	f10a 0a01 	add.w	sl, sl, #1
 80172c4:	9304      	str	r3, [sp, #16]
 80172c6:	9307      	str	r3, [sp, #28]
 80172c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80172cc:	931a      	str	r3, [sp, #104]	; 0x68
 80172ce:	4654      	mov	r4, sl
 80172d0:	2205      	movs	r2, #5
 80172d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80172d6:	4854      	ldr	r0, [pc, #336]	; (8017428 <_vfiprintf_r+0x220>)
 80172d8:	f7e8 ffa2 	bl	8000220 <memchr>
 80172dc:	9a04      	ldr	r2, [sp, #16]
 80172de:	b9d8      	cbnz	r0, 8017318 <_vfiprintf_r+0x110>
 80172e0:	06d1      	lsls	r1, r2, #27
 80172e2:	bf44      	itt	mi
 80172e4:	2320      	movmi	r3, #32
 80172e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80172ea:	0713      	lsls	r3, r2, #28
 80172ec:	bf44      	itt	mi
 80172ee:	232b      	movmi	r3, #43	; 0x2b
 80172f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80172f4:	f89a 3000 	ldrb.w	r3, [sl]
 80172f8:	2b2a      	cmp	r3, #42	; 0x2a
 80172fa:	d015      	beq.n	8017328 <_vfiprintf_r+0x120>
 80172fc:	9a07      	ldr	r2, [sp, #28]
 80172fe:	4654      	mov	r4, sl
 8017300:	2000      	movs	r0, #0
 8017302:	f04f 0c0a 	mov.w	ip, #10
 8017306:	4621      	mov	r1, r4
 8017308:	f811 3b01 	ldrb.w	r3, [r1], #1
 801730c:	3b30      	subs	r3, #48	; 0x30
 801730e:	2b09      	cmp	r3, #9
 8017310:	d94d      	bls.n	80173ae <_vfiprintf_r+0x1a6>
 8017312:	b1b0      	cbz	r0, 8017342 <_vfiprintf_r+0x13a>
 8017314:	9207      	str	r2, [sp, #28]
 8017316:	e014      	b.n	8017342 <_vfiprintf_r+0x13a>
 8017318:	eba0 0308 	sub.w	r3, r0, r8
 801731c:	fa09 f303 	lsl.w	r3, r9, r3
 8017320:	4313      	orrs	r3, r2
 8017322:	9304      	str	r3, [sp, #16]
 8017324:	46a2      	mov	sl, r4
 8017326:	e7d2      	b.n	80172ce <_vfiprintf_r+0xc6>
 8017328:	9b03      	ldr	r3, [sp, #12]
 801732a:	1d19      	adds	r1, r3, #4
 801732c:	681b      	ldr	r3, [r3, #0]
 801732e:	9103      	str	r1, [sp, #12]
 8017330:	2b00      	cmp	r3, #0
 8017332:	bfbb      	ittet	lt
 8017334:	425b      	neglt	r3, r3
 8017336:	f042 0202 	orrlt.w	r2, r2, #2
 801733a:	9307      	strge	r3, [sp, #28]
 801733c:	9307      	strlt	r3, [sp, #28]
 801733e:	bfb8      	it	lt
 8017340:	9204      	strlt	r2, [sp, #16]
 8017342:	7823      	ldrb	r3, [r4, #0]
 8017344:	2b2e      	cmp	r3, #46	; 0x2e
 8017346:	d10c      	bne.n	8017362 <_vfiprintf_r+0x15a>
 8017348:	7863      	ldrb	r3, [r4, #1]
 801734a:	2b2a      	cmp	r3, #42	; 0x2a
 801734c:	d134      	bne.n	80173b8 <_vfiprintf_r+0x1b0>
 801734e:	9b03      	ldr	r3, [sp, #12]
 8017350:	1d1a      	adds	r2, r3, #4
 8017352:	681b      	ldr	r3, [r3, #0]
 8017354:	9203      	str	r2, [sp, #12]
 8017356:	2b00      	cmp	r3, #0
 8017358:	bfb8      	it	lt
 801735a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801735e:	3402      	adds	r4, #2
 8017360:	9305      	str	r3, [sp, #20]
 8017362:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8017438 <_vfiprintf_r+0x230>
 8017366:	7821      	ldrb	r1, [r4, #0]
 8017368:	2203      	movs	r2, #3
 801736a:	4650      	mov	r0, sl
 801736c:	f7e8 ff58 	bl	8000220 <memchr>
 8017370:	b138      	cbz	r0, 8017382 <_vfiprintf_r+0x17a>
 8017372:	9b04      	ldr	r3, [sp, #16]
 8017374:	eba0 000a 	sub.w	r0, r0, sl
 8017378:	2240      	movs	r2, #64	; 0x40
 801737a:	4082      	lsls	r2, r0
 801737c:	4313      	orrs	r3, r2
 801737e:	3401      	adds	r4, #1
 8017380:	9304      	str	r3, [sp, #16]
 8017382:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017386:	4829      	ldr	r0, [pc, #164]	; (801742c <_vfiprintf_r+0x224>)
 8017388:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801738c:	2206      	movs	r2, #6
 801738e:	f7e8 ff47 	bl	8000220 <memchr>
 8017392:	2800      	cmp	r0, #0
 8017394:	d03f      	beq.n	8017416 <_vfiprintf_r+0x20e>
 8017396:	4b26      	ldr	r3, [pc, #152]	; (8017430 <_vfiprintf_r+0x228>)
 8017398:	bb1b      	cbnz	r3, 80173e2 <_vfiprintf_r+0x1da>
 801739a:	9b03      	ldr	r3, [sp, #12]
 801739c:	3307      	adds	r3, #7
 801739e:	f023 0307 	bic.w	r3, r3, #7
 80173a2:	3308      	adds	r3, #8
 80173a4:	9303      	str	r3, [sp, #12]
 80173a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80173a8:	443b      	add	r3, r7
 80173aa:	9309      	str	r3, [sp, #36]	; 0x24
 80173ac:	e768      	b.n	8017280 <_vfiprintf_r+0x78>
 80173ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80173b2:	460c      	mov	r4, r1
 80173b4:	2001      	movs	r0, #1
 80173b6:	e7a6      	b.n	8017306 <_vfiprintf_r+0xfe>
 80173b8:	2300      	movs	r3, #0
 80173ba:	3401      	adds	r4, #1
 80173bc:	9305      	str	r3, [sp, #20]
 80173be:	4619      	mov	r1, r3
 80173c0:	f04f 0c0a 	mov.w	ip, #10
 80173c4:	4620      	mov	r0, r4
 80173c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80173ca:	3a30      	subs	r2, #48	; 0x30
 80173cc:	2a09      	cmp	r2, #9
 80173ce:	d903      	bls.n	80173d8 <_vfiprintf_r+0x1d0>
 80173d0:	2b00      	cmp	r3, #0
 80173d2:	d0c6      	beq.n	8017362 <_vfiprintf_r+0x15a>
 80173d4:	9105      	str	r1, [sp, #20]
 80173d6:	e7c4      	b.n	8017362 <_vfiprintf_r+0x15a>
 80173d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80173dc:	4604      	mov	r4, r0
 80173de:	2301      	movs	r3, #1
 80173e0:	e7f0      	b.n	80173c4 <_vfiprintf_r+0x1bc>
 80173e2:	ab03      	add	r3, sp, #12
 80173e4:	9300      	str	r3, [sp, #0]
 80173e6:	462a      	mov	r2, r5
 80173e8:	4b12      	ldr	r3, [pc, #72]	; (8017434 <_vfiprintf_r+0x22c>)
 80173ea:	a904      	add	r1, sp, #16
 80173ec:	4630      	mov	r0, r6
 80173ee:	f7fc faaf 	bl	8013950 <_printf_float>
 80173f2:	4607      	mov	r7, r0
 80173f4:	1c78      	adds	r0, r7, #1
 80173f6:	d1d6      	bne.n	80173a6 <_vfiprintf_r+0x19e>
 80173f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80173fa:	07d9      	lsls	r1, r3, #31
 80173fc:	d405      	bmi.n	801740a <_vfiprintf_r+0x202>
 80173fe:	89ab      	ldrh	r3, [r5, #12]
 8017400:	059a      	lsls	r2, r3, #22
 8017402:	d402      	bmi.n	801740a <_vfiprintf_r+0x202>
 8017404:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017406:	f7fd fab8 	bl	801497a <__retarget_lock_release_recursive>
 801740a:	89ab      	ldrh	r3, [r5, #12]
 801740c:	065b      	lsls	r3, r3, #25
 801740e:	f53f af1d 	bmi.w	801724c <_vfiprintf_r+0x44>
 8017412:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017414:	e71c      	b.n	8017250 <_vfiprintf_r+0x48>
 8017416:	ab03      	add	r3, sp, #12
 8017418:	9300      	str	r3, [sp, #0]
 801741a:	462a      	mov	r2, r5
 801741c:	4b05      	ldr	r3, [pc, #20]	; (8017434 <_vfiprintf_r+0x22c>)
 801741e:	a904      	add	r1, sp, #16
 8017420:	4630      	mov	r0, r6
 8017422:	f7fc fd39 	bl	8013e98 <_printf_i>
 8017426:	e7e4      	b.n	80173f2 <_vfiprintf_r+0x1ea>
 8017428:	08028601 	.word	0x08028601
 801742c:	0802860b 	.word	0x0802860b
 8017430:	08013951 	.word	0x08013951
 8017434:	080171e3 	.word	0x080171e3
 8017438:	08028607 	.word	0x08028607

0801743c <__sflush_r>:
 801743c:	898a      	ldrh	r2, [r1, #12]
 801743e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017442:	4605      	mov	r5, r0
 8017444:	0710      	lsls	r0, r2, #28
 8017446:	460c      	mov	r4, r1
 8017448:	d458      	bmi.n	80174fc <__sflush_r+0xc0>
 801744a:	684b      	ldr	r3, [r1, #4]
 801744c:	2b00      	cmp	r3, #0
 801744e:	dc05      	bgt.n	801745c <__sflush_r+0x20>
 8017450:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8017452:	2b00      	cmp	r3, #0
 8017454:	dc02      	bgt.n	801745c <__sflush_r+0x20>
 8017456:	2000      	movs	r0, #0
 8017458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801745c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801745e:	2e00      	cmp	r6, #0
 8017460:	d0f9      	beq.n	8017456 <__sflush_r+0x1a>
 8017462:	2300      	movs	r3, #0
 8017464:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8017468:	682f      	ldr	r7, [r5, #0]
 801746a:	6a21      	ldr	r1, [r4, #32]
 801746c:	602b      	str	r3, [r5, #0]
 801746e:	d032      	beq.n	80174d6 <__sflush_r+0x9a>
 8017470:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8017472:	89a3      	ldrh	r3, [r4, #12]
 8017474:	075a      	lsls	r2, r3, #29
 8017476:	d505      	bpl.n	8017484 <__sflush_r+0x48>
 8017478:	6863      	ldr	r3, [r4, #4]
 801747a:	1ac0      	subs	r0, r0, r3
 801747c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801747e:	b10b      	cbz	r3, 8017484 <__sflush_r+0x48>
 8017480:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017482:	1ac0      	subs	r0, r0, r3
 8017484:	2300      	movs	r3, #0
 8017486:	4602      	mov	r2, r0
 8017488:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801748a:	6a21      	ldr	r1, [r4, #32]
 801748c:	4628      	mov	r0, r5
 801748e:	47b0      	blx	r6
 8017490:	1c43      	adds	r3, r0, #1
 8017492:	89a3      	ldrh	r3, [r4, #12]
 8017494:	d106      	bne.n	80174a4 <__sflush_r+0x68>
 8017496:	6829      	ldr	r1, [r5, #0]
 8017498:	291d      	cmp	r1, #29
 801749a:	d82b      	bhi.n	80174f4 <__sflush_r+0xb8>
 801749c:	4a29      	ldr	r2, [pc, #164]	; (8017544 <__sflush_r+0x108>)
 801749e:	410a      	asrs	r2, r1
 80174a0:	07d6      	lsls	r6, r2, #31
 80174a2:	d427      	bmi.n	80174f4 <__sflush_r+0xb8>
 80174a4:	2200      	movs	r2, #0
 80174a6:	6062      	str	r2, [r4, #4]
 80174a8:	04d9      	lsls	r1, r3, #19
 80174aa:	6922      	ldr	r2, [r4, #16]
 80174ac:	6022      	str	r2, [r4, #0]
 80174ae:	d504      	bpl.n	80174ba <__sflush_r+0x7e>
 80174b0:	1c42      	adds	r2, r0, #1
 80174b2:	d101      	bne.n	80174b8 <__sflush_r+0x7c>
 80174b4:	682b      	ldr	r3, [r5, #0]
 80174b6:	b903      	cbnz	r3, 80174ba <__sflush_r+0x7e>
 80174b8:	6560      	str	r0, [r4, #84]	; 0x54
 80174ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80174bc:	602f      	str	r7, [r5, #0]
 80174be:	2900      	cmp	r1, #0
 80174c0:	d0c9      	beq.n	8017456 <__sflush_r+0x1a>
 80174c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80174c6:	4299      	cmp	r1, r3
 80174c8:	d002      	beq.n	80174d0 <__sflush_r+0x94>
 80174ca:	4628      	mov	r0, r5
 80174cc:	f7fe f8d6 	bl	801567c <_free_r>
 80174d0:	2000      	movs	r0, #0
 80174d2:	6360      	str	r0, [r4, #52]	; 0x34
 80174d4:	e7c0      	b.n	8017458 <__sflush_r+0x1c>
 80174d6:	2301      	movs	r3, #1
 80174d8:	4628      	mov	r0, r5
 80174da:	47b0      	blx	r6
 80174dc:	1c41      	adds	r1, r0, #1
 80174de:	d1c8      	bne.n	8017472 <__sflush_r+0x36>
 80174e0:	682b      	ldr	r3, [r5, #0]
 80174e2:	2b00      	cmp	r3, #0
 80174e4:	d0c5      	beq.n	8017472 <__sflush_r+0x36>
 80174e6:	2b1d      	cmp	r3, #29
 80174e8:	d001      	beq.n	80174ee <__sflush_r+0xb2>
 80174ea:	2b16      	cmp	r3, #22
 80174ec:	d101      	bne.n	80174f2 <__sflush_r+0xb6>
 80174ee:	602f      	str	r7, [r5, #0]
 80174f0:	e7b1      	b.n	8017456 <__sflush_r+0x1a>
 80174f2:	89a3      	ldrh	r3, [r4, #12]
 80174f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80174f8:	81a3      	strh	r3, [r4, #12]
 80174fa:	e7ad      	b.n	8017458 <__sflush_r+0x1c>
 80174fc:	690f      	ldr	r7, [r1, #16]
 80174fe:	2f00      	cmp	r7, #0
 8017500:	d0a9      	beq.n	8017456 <__sflush_r+0x1a>
 8017502:	0793      	lsls	r3, r2, #30
 8017504:	680e      	ldr	r6, [r1, #0]
 8017506:	bf08      	it	eq
 8017508:	694b      	ldreq	r3, [r1, #20]
 801750a:	600f      	str	r7, [r1, #0]
 801750c:	bf18      	it	ne
 801750e:	2300      	movne	r3, #0
 8017510:	eba6 0807 	sub.w	r8, r6, r7
 8017514:	608b      	str	r3, [r1, #8]
 8017516:	f1b8 0f00 	cmp.w	r8, #0
 801751a:	dd9c      	ble.n	8017456 <__sflush_r+0x1a>
 801751c:	6a21      	ldr	r1, [r4, #32]
 801751e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8017520:	4643      	mov	r3, r8
 8017522:	463a      	mov	r2, r7
 8017524:	4628      	mov	r0, r5
 8017526:	47b0      	blx	r6
 8017528:	2800      	cmp	r0, #0
 801752a:	dc06      	bgt.n	801753a <__sflush_r+0xfe>
 801752c:	89a3      	ldrh	r3, [r4, #12]
 801752e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017532:	81a3      	strh	r3, [r4, #12]
 8017534:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017538:	e78e      	b.n	8017458 <__sflush_r+0x1c>
 801753a:	4407      	add	r7, r0
 801753c:	eba8 0800 	sub.w	r8, r8, r0
 8017540:	e7e9      	b.n	8017516 <__sflush_r+0xda>
 8017542:	bf00      	nop
 8017544:	dfbffffe 	.word	0xdfbffffe

08017548 <_fflush_r>:
 8017548:	b538      	push	{r3, r4, r5, lr}
 801754a:	690b      	ldr	r3, [r1, #16]
 801754c:	4605      	mov	r5, r0
 801754e:	460c      	mov	r4, r1
 8017550:	b913      	cbnz	r3, 8017558 <_fflush_r+0x10>
 8017552:	2500      	movs	r5, #0
 8017554:	4628      	mov	r0, r5
 8017556:	bd38      	pop	{r3, r4, r5, pc}
 8017558:	b118      	cbz	r0, 8017562 <_fflush_r+0x1a>
 801755a:	6a03      	ldr	r3, [r0, #32]
 801755c:	b90b      	cbnz	r3, 8017562 <_fflush_r+0x1a>
 801755e:	f7fd f847 	bl	80145f0 <__sinit>
 8017562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017566:	2b00      	cmp	r3, #0
 8017568:	d0f3      	beq.n	8017552 <_fflush_r+0xa>
 801756a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801756c:	07d0      	lsls	r0, r2, #31
 801756e:	d404      	bmi.n	801757a <_fflush_r+0x32>
 8017570:	0599      	lsls	r1, r3, #22
 8017572:	d402      	bmi.n	801757a <_fflush_r+0x32>
 8017574:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017576:	f7fd f9ff 	bl	8014978 <__retarget_lock_acquire_recursive>
 801757a:	4628      	mov	r0, r5
 801757c:	4621      	mov	r1, r4
 801757e:	f7ff ff5d 	bl	801743c <__sflush_r>
 8017582:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017584:	07da      	lsls	r2, r3, #31
 8017586:	4605      	mov	r5, r0
 8017588:	d4e4      	bmi.n	8017554 <_fflush_r+0xc>
 801758a:	89a3      	ldrh	r3, [r4, #12]
 801758c:	059b      	lsls	r3, r3, #22
 801758e:	d4e1      	bmi.n	8017554 <_fflush_r+0xc>
 8017590:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017592:	f7fd f9f2 	bl	801497a <__retarget_lock_release_recursive>
 8017596:	e7dd      	b.n	8017554 <_fflush_r+0xc>

08017598 <__swhatbuf_r>:
 8017598:	b570      	push	{r4, r5, r6, lr}
 801759a:	460c      	mov	r4, r1
 801759c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80175a0:	2900      	cmp	r1, #0
 80175a2:	b096      	sub	sp, #88	; 0x58
 80175a4:	4615      	mov	r5, r2
 80175a6:	461e      	mov	r6, r3
 80175a8:	da0d      	bge.n	80175c6 <__swhatbuf_r+0x2e>
 80175aa:	89a3      	ldrh	r3, [r4, #12]
 80175ac:	f013 0f80 	tst.w	r3, #128	; 0x80
 80175b0:	f04f 0100 	mov.w	r1, #0
 80175b4:	bf0c      	ite	eq
 80175b6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80175ba:	2340      	movne	r3, #64	; 0x40
 80175bc:	2000      	movs	r0, #0
 80175be:	6031      	str	r1, [r6, #0]
 80175c0:	602b      	str	r3, [r5, #0]
 80175c2:	b016      	add	sp, #88	; 0x58
 80175c4:	bd70      	pop	{r4, r5, r6, pc}
 80175c6:	466a      	mov	r2, sp
 80175c8:	f000 f90a 	bl	80177e0 <_fstat_r>
 80175cc:	2800      	cmp	r0, #0
 80175ce:	dbec      	blt.n	80175aa <__swhatbuf_r+0x12>
 80175d0:	9901      	ldr	r1, [sp, #4]
 80175d2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80175d6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80175da:	4259      	negs	r1, r3
 80175dc:	4159      	adcs	r1, r3
 80175de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80175e2:	e7eb      	b.n	80175bc <__swhatbuf_r+0x24>

080175e4 <__smakebuf_r>:
 80175e4:	898b      	ldrh	r3, [r1, #12]
 80175e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80175e8:	079d      	lsls	r5, r3, #30
 80175ea:	4606      	mov	r6, r0
 80175ec:	460c      	mov	r4, r1
 80175ee:	d507      	bpl.n	8017600 <__smakebuf_r+0x1c>
 80175f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80175f4:	6023      	str	r3, [r4, #0]
 80175f6:	6123      	str	r3, [r4, #16]
 80175f8:	2301      	movs	r3, #1
 80175fa:	6163      	str	r3, [r4, #20]
 80175fc:	b002      	add	sp, #8
 80175fe:	bd70      	pop	{r4, r5, r6, pc}
 8017600:	ab01      	add	r3, sp, #4
 8017602:	466a      	mov	r2, sp
 8017604:	f7ff ffc8 	bl	8017598 <__swhatbuf_r>
 8017608:	9900      	ldr	r1, [sp, #0]
 801760a:	4605      	mov	r5, r0
 801760c:	4630      	mov	r0, r6
 801760e:	f7fe f8a9 	bl	8015764 <_malloc_r>
 8017612:	b948      	cbnz	r0, 8017628 <__smakebuf_r+0x44>
 8017614:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017618:	059a      	lsls	r2, r3, #22
 801761a:	d4ef      	bmi.n	80175fc <__smakebuf_r+0x18>
 801761c:	f023 0303 	bic.w	r3, r3, #3
 8017620:	f043 0302 	orr.w	r3, r3, #2
 8017624:	81a3      	strh	r3, [r4, #12]
 8017626:	e7e3      	b.n	80175f0 <__smakebuf_r+0xc>
 8017628:	89a3      	ldrh	r3, [r4, #12]
 801762a:	6020      	str	r0, [r4, #0]
 801762c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017630:	81a3      	strh	r3, [r4, #12]
 8017632:	9b00      	ldr	r3, [sp, #0]
 8017634:	6163      	str	r3, [r4, #20]
 8017636:	9b01      	ldr	r3, [sp, #4]
 8017638:	6120      	str	r0, [r4, #16]
 801763a:	b15b      	cbz	r3, 8017654 <__smakebuf_r+0x70>
 801763c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017640:	4630      	mov	r0, r6
 8017642:	f000 f8df 	bl	8017804 <_isatty_r>
 8017646:	b128      	cbz	r0, 8017654 <__smakebuf_r+0x70>
 8017648:	89a3      	ldrh	r3, [r4, #12]
 801764a:	f023 0303 	bic.w	r3, r3, #3
 801764e:	f043 0301 	orr.w	r3, r3, #1
 8017652:	81a3      	strh	r3, [r4, #12]
 8017654:	89a3      	ldrh	r3, [r4, #12]
 8017656:	431d      	orrs	r5, r3
 8017658:	81a5      	strh	r5, [r4, #12]
 801765a:	e7cf      	b.n	80175fc <__smakebuf_r+0x18>

0801765c <__swbuf_r>:
 801765c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801765e:	460e      	mov	r6, r1
 8017660:	4614      	mov	r4, r2
 8017662:	4605      	mov	r5, r0
 8017664:	b118      	cbz	r0, 801766e <__swbuf_r+0x12>
 8017666:	6a03      	ldr	r3, [r0, #32]
 8017668:	b90b      	cbnz	r3, 801766e <__swbuf_r+0x12>
 801766a:	f7fc ffc1 	bl	80145f0 <__sinit>
 801766e:	69a3      	ldr	r3, [r4, #24]
 8017670:	60a3      	str	r3, [r4, #8]
 8017672:	89a3      	ldrh	r3, [r4, #12]
 8017674:	071a      	lsls	r2, r3, #28
 8017676:	d525      	bpl.n	80176c4 <__swbuf_r+0x68>
 8017678:	6923      	ldr	r3, [r4, #16]
 801767a:	b31b      	cbz	r3, 80176c4 <__swbuf_r+0x68>
 801767c:	6823      	ldr	r3, [r4, #0]
 801767e:	6922      	ldr	r2, [r4, #16]
 8017680:	1a98      	subs	r0, r3, r2
 8017682:	6963      	ldr	r3, [r4, #20]
 8017684:	b2f6      	uxtb	r6, r6
 8017686:	4283      	cmp	r3, r0
 8017688:	4637      	mov	r7, r6
 801768a:	dc04      	bgt.n	8017696 <__swbuf_r+0x3a>
 801768c:	4621      	mov	r1, r4
 801768e:	4628      	mov	r0, r5
 8017690:	f7ff ff5a 	bl	8017548 <_fflush_r>
 8017694:	b9e0      	cbnz	r0, 80176d0 <__swbuf_r+0x74>
 8017696:	68a3      	ldr	r3, [r4, #8]
 8017698:	3b01      	subs	r3, #1
 801769a:	60a3      	str	r3, [r4, #8]
 801769c:	6823      	ldr	r3, [r4, #0]
 801769e:	1c5a      	adds	r2, r3, #1
 80176a0:	6022      	str	r2, [r4, #0]
 80176a2:	701e      	strb	r6, [r3, #0]
 80176a4:	6962      	ldr	r2, [r4, #20]
 80176a6:	1c43      	adds	r3, r0, #1
 80176a8:	429a      	cmp	r2, r3
 80176aa:	d004      	beq.n	80176b6 <__swbuf_r+0x5a>
 80176ac:	89a3      	ldrh	r3, [r4, #12]
 80176ae:	07db      	lsls	r3, r3, #31
 80176b0:	d506      	bpl.n	80176c0 <__swbuf_r+0x64>
 80176b2:	2e0a      	cmp	r6, #10
 80176b4:	d104      	bne.n	80176c0 <__swbuf_r+0x64>
 80176b6:	4621      	mov	r1, r4
 80176b8:	4628      	mov	r0, r5
 80176ba:	f7ff ff45 	bl	8017548 <_fflush_r>
 80176be:	b938      	cbnz	r0, 80176d0 <__swbuf_r+0x74>
 80176c0:	4638      	mov	r0, r7
 80176c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80176c4:	4621      	mov	r1, r4
 80176c6:	4628      	mov	r0, r5
 80176c8:	f000 f806 	bl	80176d8 <__swsetup_r>
 80176cc:	2800      	cmp	r0, #0
 80176ce:	d0d5      	beq.n	801767c <__swbuf_r+0x20>
 80176d0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80176d4:	e7f4      	b.n	80176c0 <__swbuf_r+0x64>
	...

080176d8 <__swsetup_r>:
 80176d8:	b538      	push	{r3, r4, r5, lr}
 80176da:	4b2a      	ldr	r3, [pc, #168]	; (8017784 <__swsetup_r+0xac>)
 80176dc:	4605      	mov	r5, r0
 80176de:	6818      	ldr	r0, [r3, #0]
 80176e0:	460c      	mov	r4, r1
 80176e2:	b118      	cbz	r0, 80176ec <__swsetup_r+0x14>
 80176e4:	6a03      	ldr	r3, [r0, #32]
 80176e6:	b90b      	cbnz	r3, 80176ec <__swsetup_r+0x14>
 80176e8:	f7fc ff82 	bl	80145f0 <__sinit>
 80176ec:	89a3      	ldrh	r3, [r4, #12]
 80176ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80176f2:	0718      	lsls	r0, r3, #28
 80176f4:	d422      	bmi.n	801773c <__swsetup_r+0x64>
 80176f6:	06d9      	lsls	r1, r3, #27
 80176f8:	d407      	bmi.n	801770a <__swsetup_r+0x32>
 80176fa:	2309      	movs	r3, #9
 80176fc:	602b      	str	r3, [r5, #0]
 80176fe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8017702:	81a3      	strh	r3, [r4, #12]
 8017704:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017708:	e034      	b.n	8017774 <__swsetup_r+0x9c>
 801770a:	0758      	lsls	r0, r3, #29
 801770c:	d512      	bpl.n	8017734 <__swsetup_r+0x5c>
 801770e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017710:	b141      	cbz	r1, 8017724 <__swsetup_r+0x4c>
 8017712:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017716:	4299      	cmp	r1, r3
 8017718:	d002      	beq.n	8017720 <__swsetup_r+0x48>
 801771a:	4628      	mov	r0, r5
 801771c:	f7fd ffae 	bl	801567c <_free_r>
 8017720:	2300      	movs	r3, #0
 8017722:	6363      	str	r3, [r4, #52]	; 0x34
 8017724:	89a3      	ldrh	r3, [r4, #12]
 8017726:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801772a:	81a3      	strh	r3, [r4, #12]
 801772c:	2300      	movs	r3, #0
 801772e:	6063      	str	r3, [r4, #4]
 8017730:	6923      	ldr	r3, [r4, #16]
 8017732:	6023      	str	r3, [r4, #0]
 8017734:	89a3      	ldrh	r3, [r4, #12]
 8017736:	f043 0308 	orr.w	r3, r3, #8
 801773a:	81a3      	strh	r3, [r4, #12]
 801773c:	6923      	ldr	r3, [r4, #16]
 801773e:	b94b      	cbnz	r3, 8017754 <__swsetup_r+0x7c>
 8017740:	89a3      	ldrh	r3, [r4, #12]
 8017742:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8017746:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801774a:	d003      	beq.n	8017754 <__swsetup_r+0x7c>
 801774c:	4621      	mov	r1, r4
 801774e:	4628      	mov	r0, r5
 8017750:	f7ff ff48 	bl	80175e4 <__smakebuf_r>
 8017754:	89a0      	ldrh	r0, [r4, #12]
 8017756:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801775a:	f010 0301 	ands.w	r3, r0, #1
 801775e:	d00a      	beq.n	8017776 <__swsetup_r+0x9e>
 8017760:	2300      	movs	r3, #0
 8017762:	60a3      	str	r3, [r4, #8]
 8017764:	6963      	ldr	r3, [r4, #20]
 8017766:	425b      	negs	r3, r3
 8017768:	61a3      	str	r3, [r4, #24]
 801776a:	6923      	ldr	r3, [r4, #16]
 801776c:	b943      	cbnz	r3, 8017780 <__swsetup_r+0xa8>
 801776e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8017772:	d1c4      	bne.n	80176fe <__swsetup_r+0x26>
 8017774:	bd38      	pop	{r3, r4, r5, pc}
 8017776:	0781      	lsls	r1, r0, #30
 8017778:	bf58      	it	pl
 801777a:	6963      	ldrpl	r3, [r4, #20]
 801777c:	60a3      	str	r3, [r4, #8]
 801777e:	e7f4      	b.n	801776a <__swsetup_r+0x92>
 8017780:	2000      	movs	r0, #0
 8017782:	e7f7      	b.n	8017774 <__swsetup_r+0x9c>
 8017784:	200003f0 	.word	0x200003f0

08017788 <memmove>:
 8017788:	4288      	cmp	r0, r1
 801778a:	b510      	push	{r4, lr}
 801778c:	eb01 0402 	add.w	r4, r1, r2
 8017790:	d902      	bls.n	8017798 <memmove+0x10>
 8017792:	4284      	cmp	r4, r0
 8017794:	4623      	mov	r3, r4
 8017796:	d807      	bhi.n	80177a8 <memmove+0x20>
 8017798:	1e43      	subs	r3, r0, #1
 801779a:	42a1      	cmp	r1, r4
 801779c:	d008      	beq.n	80177b0 <memmove+0x28>
 801779e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80177a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80177a6:	e7f8      	b.n	801779a <memmove+0x12>
 80177a8:	4402      	add	r2, r0
 80177aa:	4601      	mov	r1, r0
 80177ac:	428a      	cmp	r2, r1
 80177ae:	d100      	bne.n	80177b2 <memmove+0x2a>
 80177b0:	bd10      	pop	{r4, pc}
 80177b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80177b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80177ba:	e7f7      	b.n	80177ac <memmove+0x24>

080177bc <strncmp>:
 80177bc:	b510      	push	{r4, lr}
 80177be:	b16a      	cbz	r2, 80177dc <strncmp+0x20>
 80177c0:	3901      	subs	r1, #1
 80177c2:	1884      	adds	r4, r0, r2
 80177c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80177c8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80177cc:	429a      	cmp	r2, r3
 80177ce:	d103      	bne.n	80177d8 <strncmp+0x1c>
 80177d0:	42a0      	cmp	r0, r4
 80177d2:	d001      	beq.n	80177d8 <strncmp+0x1c>
 80177d4:	2a00      	cmp	r2, #0
 80177d6:	d1f5      	bne.n	80177c4 <strncmp+0x8>
 80177d8:	1ad0      	subs	r0, r2, r3
 80177da:	bd10      	pop	{r4, pc}
 80177dc:	4610      	mov	r0, r2
 80177de:	e7fc      	b.n	80177da <strncmp+0x1e>

080177e0 <_fstat_r>:
 80177e0:	b538      	push	{r3, r4, r5, lr}
 80177e2:	4d07      	ldr	r5, [pc, #28]	; (8017800 <_fstat_r+0x20>)
 80177e4:	2300      	movs	r3, #0
 80177e6:	4604      	mov	r4, r0
 80177e8:	4608      	mov	r0, r1
 80177ea:	4611      	mov	r1, r2
 80177ec:	602b      	str	r3, [r5, #0]
 80177ee:	f7eb ff9e 	bl	800372e <_fstat>
 80177f2:	1c43      	adds	r3, r0, #1
 80177f4:	d102      	bne.n	80177fc <_fstat_r+0x1c>
 80177f6:	682b      	ldr	r3, [r5, #0]
 80177f8:	b103      	cbz	r3, 80177fc <_fstat_r+0x1c>
 80177fa:	6023      	str	r3, [r4, #0]
 80177fc:	bd38      	pop	{r3, r4, r5, pc}
 80177fe:	bf00      	nop
 8017800:	200034fc 	.word	0x200034fc

08017804 <_isatty_r>:
 8017804:	b538      	push	{r3, r4, r5, lr}
 8017806:	4d06      	ldr	r5, [pc, #24]	; (8017820 <_isatty_r+0x1c>)
 8017808:	2300      	movs	r3, #0
 801780a:	4604      	mov	r4, r0
 801780c:	4608      	mov	r0, r1
 801780e:	602b      	str	r3, [r5, #0]
 8017810:	f7eb ff9d 	bl	800374e <_isatty>
 8017814:	1c43      	adds	r3, r0, #1
 8017816:	d102      	bne.n	801781e <_isatty_r+0x1a>
 8017818:	682b      	ldr	r3, [r5, #0]
 801781a:	b103      	cbz	r3, 801781e <_isatty_r+0x1a>
 801781c:	6023      	str	r3, [r4, #0]
 801781e:	bd38      	pop	{r3, r4, r5, pc}
 8017820:	200034fc 	.word	0x200034fc

08017824 <_sbrk_r>:
 8017824:	b538      	push	{r3, r4, r5, lr}
 8017826:	4d06      	ldr	r5, [pc, #24]	; (8017840 <_sbrk_r+0x1c>)
 8017828:	2300      	movs	r3, #0
 801782a:	4604      	mov	r4, r0
 801782c:	4608      	mov	r0, r1
 801782e:	602b      	str	r3, [r5, #0]
 8017830:	f7eb ffa6 	bl	8003780 <_sbrk>
 8017834:	1c43      	adds	r3, r0, #1
 8017836:	d102      	bne.n	801783e <_sbrk_r+0x1a>
 8017838:	682b      	ldr	r3, [r5, #0]
 801783a:	b103      	cbz	r3, 801783e <_sbrk_r+0x1a>
 801783c:	6023      	str	r3, [r4, #0]
 801783e:	bd38      	pop	{r3, r4, r5, pc}
 8017840:	200034fc 	.word	0x200034fc

08017844 <memcpy>:
 8017844:	440a      	add	r2, r1
 8017846:	4291      	cmp	r1, r2
 8017848:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801784c:	d100      	bne.n	8017850 <memcpy+0xc>
 801784e:	4770      	bx	lr
 8017850:	b510      	push	{r4, lr}
 8017852:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017856:	f803 4f01 	strb.w	r4, [r3, #1]!
 801785a:	4291      	cmp	r1, r2
 801785c:	d1f9      	bne.n	8017852 <memcpy+0xe>
 801785e:	bd10      	pop	{r4, pc}

08017860 <nan>:
 8017860:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8017868 <nan+0x8>
 8017864:	4770      	bx	lr
 8017866:	bf00      	nop
 8017868:	00000000 	.word	0x00000000
 801786c:	7ff80000 	.word	0x7ff80000

08017870 <__assert_func>:
 8017870:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017872:	4614      	mov	r4, r2
 8017874:	461a      	mov	r2, r3
 8017876:	4b09      	ldr	r3, [pc, #36]	; (801789c <__assert_func+0x2c>)
 8017878:	681b      	ldr	r3, [r3, #0]
 801787a:	4605      	mov	r5, r0
 801787c:	68d8      	ldr	r0, [r3, #12]
 801787e:	b14c      	cbz	r4, 8017894 <__assert_func+0x24>
 8017880:	4b07      	ldr	r3, [pc, #28]	; (80178a0 <__assert_func+0x30>)
 8017882:	9100      	str	r1, [sp, #0]
 8017884:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017888:	4906      	ldr	r1, [pc, #24]	; (80178a4 <__assert_func+0x34>)
 801788a:	462b      	mov	r3, r5
 801788c:	f000 fbca 	bl	8018024 <fiprintf>
 8017890:	f000 fbda 	bl	8018048 <abort>
 8017894:	4b04      	ldr	r3, [pc, #16]	; (80178a8 <__assert_func+0x38>)
 8017896:	461c      	mov	r4, r3
 8017898:	e7f3      	b.n	8017882 <__assert_func+0x12>
 801789a:	bf00      	nop
 801789c:	200003f0 	.word	0x200003f0
 80178a0:	0802861a 	.word	0x0802861a
 80178a4:	08028627 	.word	0x08028627
 80178a8:	08028655 	.word	0x08028655

080178ac <_calloc_r>:
 80178ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80178ae:	fba1 2402 	umull	r2, r4, r1, r2
 80178b2:	b94c      	cbnz	r4, 80178c8 <_calloc_r+0x1c>
 80178b4:	4611      	mov	r1, r2
 80178b6:	9201      	str	r2, [sp, #4]
 80178b8:	f7fd ff54 	bl	8015764 <_malloc_r>
 80178bc:	9a01      	ldr	r2, [sp, #4]
 80178be:	4605      	mov	r5, r0
 80178c0:	b930      	cbnz	r0, 80178d0 <_calloc_r+0x24>
 80178c2:	4628      	mov	r0, r5
 80178c4:	b003      	add	sp, #12
 80178c6:	bd30      	pop	{r4, r5, pc}
 80178c8:	220c      	movs	r2, #12
 80178ca:	6002      	str	r2, [r0, #0]
 80178cc:	2500      	movs	r5, #0
 80178ce:	e7f8      	b.n	80178c2 <_calloc_r+0x16>
 80178d0:	4621      	mov	r1, r4
 80178d2:	f7fc ffd4 	bl	801487e <memset>
 80178d6:	e7f4      	b.n	80178c2 <_calloc_r+0x16>

080178d8 <rshift>:
 80178d8:	6903      	ldr	r3, [r0, #16]
 80178da:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80178de:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80178e2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80178e6:	f100 0414 	add.w	r4, r0, #20
 80178ea:	dd45      	ble.n	8017978 <rshift+0xa0>
 80178ec:	f011 011f 	ands.w	r1, r1, #31
 80178f0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80178f4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80178f8:	d10c      	bne.n	8017914 <rshift+0x3c>
 80178fa:	f100 0710 	add.w	r7, r0, #16
 80178fe:	4629      	mov	r1, r5
 8017900:	42b1      	cmp	r1, r6
 8017902:	d334      	bcc.n	801796e <rshift+0x96>
 8017904:	1a9b      	subs	r3, r3, r2
 8017906:	009b      	lsls	r3, r3, #2
 8017908:	1eea      	subs	r2, r5, #3
 801790a:	4296      	cmp	r6, r2
 801790c:	bf38      	it	cc
 801790e:	2300      	movcc	r3, #0
 8017910:	4423      	add	r3, r4
 8017912:	e015      	b.n	8017940 <rshift+0x68>
 8017914:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8017918:	f1c1 0820 	rsb	r8, r1, #32
 801791c:	40cf      	lsrs	r7, r1
 801791e:	f105 0e04 	add.w	lr, r5, #4
 8017922:	46a1      	mov	r9, r4
 8017924:	4576      	cmp	r6, lr
 8017926:	46f4      	mov	ip, lr
 8017928:	d815      	bhi.n	8017956 <rshift+0x7e>
 801792a:	1a9a      	subs	r2, r3, r2
 801792c:	0092      	lsls	r2, r2, #2
 801792e:	3a04      	subs	r2, #4
 8017930:	3501      	adds	r5, #1
 8017932:	42ae      	cmp	r6, r5
 8017934:	bf38      	it	cc
 8017936:	2200      	movcc	r2, #0
 8017938:	18a3      	adds	r3, r4, r2
 801793a:	50a7      	str	r7, [r4, r2]
 801793c:	b107      	cbz	r7, 8017940 <rshift+0x68>
 801793e:	3304      	adds	r3, #4
 8017940:	1b1a      	subs	r2, r3, r4
 8017942:	42a3      	cmp	r3, r4
 8017944:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8017948:	bf08      	it	eq
 801794a:	2300      	moveq	r3, #0
 801794c:	6102      	str	r2, [r0, #16]
 801794e:	bf08      	it	eq
 8017950:	6143      	streq	r3, [r0, #20]
 8017952:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017956:	f8dc c000 	ldr.w	ip, [ip]
 801795a:	fa0c fc08 	lsl.w	ip, ip, r8
 801795e:	ea4c 0707 	orr.w	r7, ip, r7
 8017962:	f849 7b04 	str.w	r7, [r9], #4
 8017966:	f85e 7b04 	ldr.w	r7, [lr], #4
 801796a:	40cf      	lsrs	r7, r1
 801796c:	e7da      	b.n	8017924 <rshift+0x4c>
 801796e:	f851 cb04 	ldr.w	ip, [r1], #4
 8017972:	f847 cf04 	str.w	ip, [r7, #4]!
 8017976:	e7c3      	b.n	8017900 <rshift+0x28>
 8017978:	4623      	mov	r3, r4
 801797a:	e7e1      	b.n	8017940 <rshift+0x68>

0801797c <__hexdig_fun>:
 801797c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8017980:	2b09      	cmp	r3, #9
 8017982:	d802      	bhi.n	801798a <__hexdig_fun+0xe>
 8017984:	3820      	subs	r0, #32
 8017986:	b2c0      	uxtb	r0, r0
 8017988:	4770      	bx	lr
 801798a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801798e:	2b05      	cmp	r3, #5
 8017990:	d801      	bhi.n	8017996 <__hexdig_fun+0x1a>
 8017992:	3847      	subs	r0, #71	; 0x47
 8017994:	e7f7      	b.n	8017986 <__hexdig_fun+0xa>
 8017996:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801799a:	2b05      	cmp	r3, #5
 801799c:	d801      	bhi.n	80179a2 <__hexdig_fun+0x26>
 801799e:	3827      	subs	r0, #39	; 0x27
 80179a0:	e7f1      	b.n	8017986 <__hexdig_fun+0xa>
 80179a2:	2000      	movs	r0, #0
 80179a4:	4770      	bx	lr
	...

080179a8 <__gethex>:
 80179a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80179ac:	4617      	mov	r7, r2
 80179ae:	680a      	ldr	r2, [r1, #0]
 80179b0:	b085      	sub	sp, #20
 80179b2:	f102 0b02 	add.w	fp, r2, #2
 80179b6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80179ba:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80179be:	4681      	mov	r9, r0
 80179c0:	468a      	mov	sl, r1
 80179c2:	9302      	str	r3, [sp, #8]
 80179c4:	32fe      	adds	r2, #254	; 0xfe
 80179c6:	eb02 030b 	add.w	r3, r2, fp
 80179ca:	46d8      	mov	r8, fp
 80179cc:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80179d0:	9301      	str	r3, [sp, #4]
 80179d2:	2830      	cmp	r0, #48	; 0x30
 80179d4:	d0f7      	beq.n	80179c6 <__gethex+0x1e>
 80179d6:	f7ff ffd1 	bl	801797c <__hexdig_fun>
 80179da:	4604      	mov	r4, r0
 80179dc:	2800      	cmp	r0, #0
 80179de:	d138      	bne.n	8017a52 <__gethex+0xaa>
 80179e0:	49a7      	ldr	r1, [pc, #668]	; (8017c80 <__gethex+0x2d8>)
 80179e2:	2201      	movs	r2, #1
 80179e4:	4640      	mov	r0, r8
 80179e6:	f7ff fee9 	bl	80177bc <strncmp>
 80179ea:	4606      	mov	r6, r0
 80179ec:	2800      	cmp	r0, #0
 80179ee:	d169      	bne.n	8017ac4 <__gethex+0x11c>
 80179f0:	f898 0001 	ldrb.w	r0, [r8, #1]
 80179f4:	465d      	mov	r5, fp
 80179f6:	f7ff ffc1 	bl	801797c <__hexdig_fun>
 80179fa:	2800      	cmp	r0, #0
 80179fc:	d064      	beq.n	8017ac8 <__gethex+0x120>
 80179fe:	465a      	mov	r2, fp
 8017a00:	7810      	ldrb	r0, [r2, #0]
 8017a02:	2830      	cmp	r0, #48	; 0x30
 8017a04:	4690      	mov	r8, r2
 8017a06:	f102 0201 	add.w	r2, r2, #1
 8017a0a:	d0f9      	beq.n	8017a00 <__gethex+0x58>
 8017a0c:	f7ff ffb6 	bl	801797c <__hexdig_fun>
 8017a10:	2301      	movs	r3, #1
 8017a12:	fab0 f480 	clz	r4, r0
 8017a16:	0964      	lsrs	r4, r4, #5
 8017a18:	465e      	mov	r6, fp
 8017a1a:	9301      	str	r3, [sp, #4]
 8017a1c:	4642      	mov	r2, r8
 8017a1e:	4615      	mov	r5, r2
 8017a20:	3201      	adds	r2, #1
 8017a22:	7828      	ldrb	r0, [r5, #0]
 8017a24:	f7ff ffaa 	bl	801797c <__hexdig_fun>
 8017a28:	2800      	cmp	r0, #0
 8017a2a:	d1f8      	bne.n	8017a1e <__gethex+0x76>
 8017a2c:	4994      	ldr	r1, [pc, #592]	; (8017c80 <__gethex+0x2d8>)
 8017a2e:	2201      	movs	r2, #1
 8017a30:	4628      	mov	r0, r5
 8017a32:	f7ff fec3 	bl	80177bc <strncmp>
 8017a36:	b978      	cbnz	r0, 8017a58 <__gethex+0xb0>
 8017a38:	b946      	cbnz	r6, 8017a4c <__gethex+0xa4>
 8017a3a:	1c6e      	adds	r6, r5, #1
 8017a3c:	4632      	mov	r2, r6
 8017a3e:	4615      	mov	r5, r2
 8017a40:	3201      	adds	r2, #1
 8017a42:	7828      	ldrb	r0, [r5, #0]
 8017a44:	f7ff ff9a 	bl	801797c <__hexdig_fun>
 8017a48:	2800      	cmp	r0, #0
 8017a4a:	d1f8      	bne.n	8017a3e <__gethex+0x96>
 8017a4c:	1b73      	subs	r3, r6, r5
 8017a4e:	009e      	lsls	r6, r3, #2
 8017a50:	e004      	b.n	8017a5c <__gethex+0xb4>
 8017a52:	2400      	movs	r4, #0
 8017a54:	4626      	mov	r6, r4
 8017a56:	e7e1      	b.n	8017a1c <__gethex+0x74>
 8017a58:	2e00      	cmp	r6, #0
 8017a5a:	d1f7      	bne.n	8017a4c <__gethex+0xa4>
 8017a5c:	782b      	ldrb	r3, [r5, #0]
 8017a5e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017a62:	2b50      	cmp	r3, #80	; 0x50
 8017a64:	d13d      	bne.n	8017ae2 <__gethex+0x13a>
 8017a66:	786b      	ldrb	r3, [r5, #1]
 8017a68:	2b2b      	cmp	r3, #43	; 0x2b
 8017a6a:	d02f      	beq.n	8017acc <__gethex+0x124>
 8017a6c:	2b2d      	cmp	r3, #45	; 0x2d
 8017a6e:	d031      	beq.n	8017ad4 <__gethex+0x12c>
 8017a70:	1c69      	adds	r1, r5, #1
 8017a72:	f04f 0b00 	mov.w	fp, #0
 8017a76:	7808      	ldrb	r0, [r1, #0]
 8017a78:	f7ff ff80 	bl	801797c <__hexdig_fun>
 8017a7c:	1e42      	subs	r2, r0, #1
 8017a7e:	b2d2      	uxtb	r2, r2
 8017a80:	2a18      	cmp	r2, #24
 8017a82:	d82e      	bhi.n	8017ae2 <__gethex+0x13a>
 8017a84:	f1a0 0210 	sub.w	r2, r0, #16
 8017a88:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017a8c:	f7ff ff76 	bl	801797c <__hexdig_fun>
 8017a90:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8017a94:	fa5f fc8c 	uxtb.w	ip, ip
 8017a98:	f1bc 0f18 	cmp.w	ip, #24
 8017a9c:	d91d      	bls.n	8017ada <__gethex+0x132>
 8017a9e:	f1bb 0f00 	cmp.w	fp, #0
 8017aa2:	d000      	beq.n	8017aa6 <__gethex+0xfe>
 8017aa4:	4252      	negs	r2, r2
 8017aa6:	4416      	add	r6, r2
 8017aa8:	f8ca 1000 	str.w	r1, [sl]
 8017aac:	b1dc      	cbz	r4, 8017ae6 <__gethex+0x13e>
 8017aae:	9b01      	ldr	r3, [sp, #4]
 8017ab0:	2b00      	cmp	r3, #0
 8017ab2:	bf14      	ite	ne
 8017ab4:	f04f 0800 	movne.w	r8, #0
 8017ab8:	f04f 0806 	moveq.w	r8, #6
 8017abc:	4640      	mov	r0, r8
 8017abe:	b005      	add	sp, #20
 8017ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017ac4:	4645      	mov	r5, r8
 8017ac6:	4626      	mov	r6, r4
 8017ac8:	2401      	movs	r4, #1
 8017aca:	e7c7      	b.n	8017a5c <__gethex+0xb4>
 8017acc:	f04f 0b00 	mov.w	fp, #0
 8017ad0:	1ca9      	adds	r1, r5, #2
 8017ad2:	e7d0      	b.n	8017a76 <__gethex+0xce>
 8017ad4:	f04f 0b01 	mov.w	fp, #1
 8017ad8:	e7fa      	b.n	8017ad0 <__gethex+0x128>
 8017ada:	230a      	movs	r3, #10
 8017adc:	fb03 0002 	mla	r0, r3, r2, r0
 8017ae0:	e7d0      	b.n	8017a84 <__gethex+0xdc>
 8017ae2:	4629      	mov	r1, r5
 8017ae4:	e7e0      	b.n	8017aa8 <__gethex+0x100>
 8017ae6:	eba5 0308 	sub.w	r3, r5, r8
 8017aea:	3b01      	subs	r3, #1
 8017aec:	4621      	mov	r1, r4
 8017aee:	2b07      	cmp	r3, #7
 8017af0:	dc0a      	bgt.n	8017b08 <__gethex+0x160>
 8017af2:	4648      	mov	r0, r9
 8017af4:	f7fd fec2 	bl	801587c <_Balloc>
 8017af8:	4604      	mov	r4, r0
 8017afa:	b940      	cbnz	r0, 8017b0e <__gethex+0x166>
 8017afc:	4b61      	ldr	r3, [pc, #388]	; (8017c84 <__gethex+0x2dc>)
 8017afe:	4602      	mov	r2, r0
 8017b00:	21e4      	movs	r1, #228	; 0xe4
 8017b02:	4861      	ldr	r0, [pc, #388]	; (8017c88 <__gethex+0x2e0>)
 8017b04:	f7ff feb4 	bl	8017870 <__assert_func>
 8017b08:	3101      	adds	r1, #1
 8017b0a:	105b      	asrs	r3, r3, #1
 8017b0c:	e7ef      	b.n	8017aee <__gethex+0x146>
 8017b0e:	f100 0a14 	add.w	sl, r0, #20
 8017b12:	2300      	movs	r3, #0
 8017b14:	495a      	ldr	r1, [pc, #360]	; (8017c80 <__gethex+0x2d8>)
 8017b16:	f8cd a004 	str.w	sl, [sp, #4]
 8017b1a:	469b      	mov	fp, r3
 8017b1c:	45a8      	cmp	r8, r5
 8017b1e:	d342      	bcc.n	8017ba6 <__gethex+0x1fe>
 8017b20:	9801      	ldr	r0, [sp, #4]
 8017b22:	f840 bb04 	str.w	fp, [r0], #4
 8017b26:	eba0 000a 	sub.w	r0, r0, sl
 8017b2a:	1080      	asrs	r0, r0, #2
 8017b2c:	6120      	str	r0, [r4, #16]
 8017b2e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8017b32:	4658      	mov	r0, fp
 8017b34:	f7fd ff94 	bl	8015a60 <__hi0bits>
 8017b38:	683d      	ldr	r5, [r7, #0]
 8017b3a:	eba8 0000 	sub.w	r0, r8, r0
 8017b3e:	42a8      	cmp	r0, r5
 8017b40:	dd59      	ble.n	8017bf6 <__gethex+0x24e>
 8017b42:	eba0 0805 	sub.w	r8, r0, r5
 8017b46:	4641      	mov	r1, r8
 8017b48:	4620      	mov	r0, r4
 8017b4a:	f7fe fb23 	bl	8016194 <__any_on>
 8017b4e:	4683      	mov	fp, r0
 8017b50:	b1b8      	cbz	r0, 8017b82 <__gethex+0x1da>
 8017b52:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8017b56:	1159      	asrs	r1, r3, #5
 8017b58:	f003 021f 	and.w	r2, r3, #31
 8017b5c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8017b60:	f04f 0b01 	mov.w	fp, #1
 8017b64:	fa0b f202 	lsl.w	r2, fp, r2
 8017b68:	420a      	tst	r2, r1
 8017b6a:	d00a      	beq.n	8017b82 <__gethex+0x1da>
 8017b6c:	455b      	cmp	r3, fp
 8017b6e:	dd06      	ble.n	8017b7e <__gethex+0x1d6>
 8017b70:	f1a8 0102 	sub.w	r1, r8, #2
 8017b74:	4620      	mov	r0, r4
 8017b76:	f7fe fb0d 	bl	8016194 <__any_on>
 8017b7a:	2800      	cmp	r0, #0
 8017b7c:	d138      	bne.n	8017bf0 <__gethex+0x248>
 8017b7e:	f04f 0b02 	mov.w	fp, #2
 8017b82:	4641      	mov	r1, r8
 8017b84:	4620      	mov	r0, r4
 8017b86:	f7ff fea7 	bl	80178d8 <rshift>
 8017b8a:	4446      	add	r6, r8
 8017b8c:	68bb      	ldr	r3, [r7, #8]
 8017b8e:	42b3      	cmp	r3, r6
 8017b90:	da41      	bge.n	8017c16 <__gethex+0x26e>
 8017b92:	4621      	mov	r1, r4
 8017b94:	4648      	mov	r0, r9
 8017b96:	f7fd feb1 	bl	80158fc <_Bfree>
 8017b9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017b9c:	2300      	movs	r3, #0
 8017b9e:	6013      	str	r3, [r2, #0]
 8017ba0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8017ba4:	e78a      	b.n	8017abc <__gethex+0x114>
 8017ba6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8017baa:	2a2e      	cmp	r2, #46	; 0x2e
 8017bac:	d014      	beq.n	8017bd8 <__gethex+0x230>
 8017bae:	2b20      	cmp	r3, #32
 8017bb0:	d106      	bne.n	8017bc0 <__gethex+0x218>
 8017bb2:	9b01      	ldr	r3, [sp, #4]
 8017bb4:	f843 bb04 	str.w	fp, [r3], #4
 8017bb8:	f04f 0b00 	mov.w	fp, #0
 8017bbc:	9301      	str	r3, [sp, #4]
 8017bbe:	465b      	mov	r3, fp
 8017bc0:	7828      	ldrb	r0, [r5, #0]
 8017bc2:	9303      	str	r3, [sp, #12]
 8017bc4:	f7ff feda 	bl	801797c <__hexdig_fun>
 8017bc8:	9b03      	ldr	r3, [sp, #12]
 8017bca:	f000 000f 	and.w	r0, r0, #15
 8017bce:	4098      	lsls	r0, r3
 8017bd0:	ea4b 0b00 	orr.w	fp, fp, r0
 8017bd4:	3304      	adds	r3, #4
 8017bd6:	e7a1      	b.n	8017b1c <__gethex+0x174>
 8017bd8:	45a8      	cmp	r8, r5
 8017bda:	d8e8      	bhi.n	8017bae <__gethex+0x206>
 8017bdc:	2201      	movs	r2, #1
 8017bde:	4628      	mov	r0, r5
 8017be0:	9303      	str	r3, [sp, #12]
 8017be2:	f7ff fdeb 	bl	80177bc <strncmp>
 8017be6:	4926      	ldr	r1, [pc, #152]	; (8017c80 <__gethex+0x2d8>)
 8017be8:	9b03      	ldr	r3, [sp, #12]
 8017bea:	2800      	cmp	r0, #0
 8017bec:	d1df      	bne.n	8017bae <__gethex+0x206>
 8017bee:	e795      	b.n	8017b1c <__gethex+0x174>
 8017bf0:	f04f 0b03 	mov.w	fp, #3
 8017bf4:	e7c5      	b.n	8017b82 <__gethex+0x1da>
 8017bf6:	da0b      	bge.n	8017c10 <__gethex+0x268>
 8017bf8:	eba5 0800 	sub.w	r8, r5, r0
 8017bfc:	4621      	mov	r1, r4
 8017bfe:	4642      	mov	r2, r8
 8017c00:	4648      	mov	r0, r9
 8017c02:	f7fe f895 	bl	8015d30 <__lshift>
 8017c06:	eba6 0608 	sub.w	r6, r6, r8
 8017c0a:	4604      	mov	r4, r0
 8017c0c:	f100 0a14 	add.w	sl, r0, #20
 8017c10:	f04f 0b00 	mov.w	fp, #0
 8017c14:	e7ba      	b.n	8017b8c <__gethex+0x1e4>
 8017c16:	687b      	ldr	r3, [r7, #4]
 8017c18:	42b3      	cmp	r3, r6
 8017c1a:	dd73      	ble.n	8017d04 <__gethex+0x35c>
 8017c1c:	1b9e      	subs	r6, r3, r6
 8017c1e:	42b5      	cmp	r5, r6
 8017c20:	dc34      	bgt.n	8017c8c <__gethex+0x2e4>
 8017c22:	68fb      	ldr	r3, [r7, #12]
 8017c24:	2b02      	cmp	r3, #2
 8017c26:	d023      	beq.n	8017c70 <__gethex+0x2c8>
 8017c28:	2b03      	cmp	r3, #3
 8017c2a:	d025      	beq.n	8017c78 <__gethex+0x2d0>
 8017c2c:	2b01      	cmp	r3, #1
 8017c2e:	d115      	bne.n	8017c5c <__gethex+0x2b4>
 8017c30:	42b5      	cmp	r5, r6
 8017c32:	d113      	bne.n	8017c5c <__gethex+0x2b4>
 8017c34:	2d01      	cmp	r5, #1
 8017c36:	d10b      	bne.n	8017c50 <__gethex+0x2a8>
 8017c38:	9a02      	ldr	r2, [sp, #8]
 8017c3a:	687b      	ldr	r3, [r7, #4]
 8017c3c:	6013      	str	r3, [r2, #0]
 8017c3e:	2301      	movs	r3, #1
 8017c40:	6123      	str	r3, [r4, #16]
 8017c42:	f8ca 3000 	str.w	r3, [sl]
 8017c46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017c48:	f04f 0862 	mov.w	r8, #98	; 0x62
 8017c4c:	601c      	str	r4, [r3, #0]
 8017c4e:	e735      	b.n	8017abc <__gethex+0x114>
 8017c50:	1e69      	subs	r1, r5, #1
 8017c52:	4620      	mov	r0, r4
 8017c54:	f7fe fa9e 	bl	8016194 <__any_on>
 8017c58:	2800      	cmp	r0, #0
 8017c5a:	d1ed      	bne.n	8017c38 <__gethex+0x290>
 8017c5c:	4621      	mov	r1, r4
 8017c5e:	4648      	mov	r0, r9
 8017c60:	f7fd fe4c 	bl	80158fc <_Bfree>
 8017c64:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017c66:	2300      	movs	r3, #0
 8017c68:	6013      	str	r3, [r2, #0]
 8017c6a:	f04f 0850 	mov.w	r8, #80	; 0x50
 8017c6e:	e725      	b.n	8017abc <__gethex+0x114>
 8017c70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017c72:	2b00      	cmp	r3, #0
 8017c74:	d1f2      	bne.n	8017c5c <__gethex+0x2b4>
 8017c76:	e7df      	b.n	8017c38 <__gethex+0x290>
 8017c78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017c7a:	2b00      	cmp	r3, #0
 8017c7c:	d1dc      	bne.n	8017c38 <__gethex+0x290>
 8017c7e:	e7ed      	b.n	8017c5c <__gethex+0x2b4>
 8017c80:	080284ac 	.word	0x080284ac
 8017c84:	08028345 	.word	0x08028345
 8017c88:	08028656 	.word	0x08028656
 8017c8c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8017c90:	f1bb 0f00 	cmp.w	fp, #0
 8017c94:	d133      	bne.n	8017cfe <__gethex+0x356>
 8017c96:	f1b8 0f00 	cmp.w	r8, #0
 8017c9a:	d004      	beq.n	8017ca6 <__gethex+0x2fe>
 8017c9c:	4641      	mov	r1, r8
 8017c9e:	4620      	mov	r0, r4
 8017ca0:	f7fe fa78 	bl	8016194 <__any_on>
 8017ca4:	4683      	mov	fp, r0
 8017ca6:	ea4f 1268 	mov.w	r2, r8, asr #5
 8017caa:	2301      	movs	r3, #1
 8017cac:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8017cb0:	f008 081f 	and.w	r8, r8, #31
 8017cb4:	fa03 f308 	lsl.w	r3, r3, r8
 8017cb8:	4213      	tst	r3, r2
 8017cba:	4631      	mov	r1, r6
 8017cbc:	4620      	mov	r0, r4
 8017cbe:	bf18      	it	ne
 8017cc0:	f04b 0b02 	orrne.w	fp, fp, #2
 8017cc4:	1bad      	subs	r5, r5, r6
 8017cc6:	f7ff fe07 	bl	80178d8 <rshift>
 8017cca:	687e      	ldr	r6, [r7, #4]
 8017ccc:	f04f 0802 	mov.w	r8, #2
 8017cd0:	f1bb 0f00 	cmp.w	fp, #0
 8017cd4:	d04a      	beq.n	8017d6c <__gethex+0x3c4>
 8017cd6:	68fb      	ldr	r3, [r7, #12]
 8017cd8:	2b02      	cmp	r3, #2
 8017cda:	d016      	beq.n	8017d0a <__gethex+0x362>
 8017cdc:	2b03      	cmp	r3, #3
 8017cde:	d018      	beq.n	8017d12 <__gethex+0x36a>
 8017ce0:	2b01      	cmp	r3, #1
 8017ce2:	d109      	bne.n	8017cf8 <__gethex+0x350>
 8017ce4:	f01b 0f02 	tst.w	fp, #2
 8017ce8:	d006      	beq.n	8017cf8 <__gethex+0x350>
 8017cea:	f8da 3000 	ldr.w	r3, [sl]
 8017cee:	ea4b 0b03 	orr.w	fp, fp, r3
 8017cf2:	f01b 0f01 	tst.w	fp, #1
 8017cf6:	d10f      	bne.n	8017d18 <__gethex+0x370>
 8017cf8:	f048 0810 	orr.w	r8, r8, #16
 8017cfc:	e036      	b.n	8017d6c <__gethex+0x3c4>
 8017cfe:	f04f 0b01 	mov.w	fp, #1
 8017d02:	e7d0      	b.n	8017ca6 <__gethex+0x2fe>
 8017d04:	f04f 0801 	mov.w	r8, #1
 8017d08:	e7e2      	b.n	8017cd0 <__gethex+0x328>
 8017d0a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017d0c:	f1c3 0301 	rsb	r3, r3, #1
 8017d10:	930f      	str	r3, [sp, #60]	; 0x3c
 8017d12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017d14:	2b00      	cmp	r3, #0
 8017d16:	d0ef      	beq.n	8017cf8 <__gethex+0x350>
 8017d18:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8017d1c:	f104 0214 	add.w	r2, r4, #20
 8017d20:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8017d24:	9301      	str	r3, [sp, #4]
 8017d26:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8017d2a:	2300      	movs	r3, #0
 8017d2c:	4694      	mov	ip, r2
 8017d2e:	f852 1b04 	ldr.w	r1, [r2], #4
 8017d32:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 8017d36:	d01e      	beq.n	8017d76 <__gethex+0x3ce>
 8017d38:	3101      	adds	r1, #1
 8017d3a:	f8cc 1000 	str.w	r1, [ip]
 8017d3e:	f1b8 0f02 	cmp.w	r8, #2
 8017d42:	f104 0214 	add.w	r2, r4, #20
 8017d46:	d13d      	bne.n	8017dc4 <__gethex+0x41c>
 8017d48:	683b      	ldr	r3, [r7, #0]
 8017d4a:	3b01      	subs	r3, #1
 8017d4c:	42ab      	cmp	r3, r5
 8017d4e:	d10b      	bne.n	8017d68 <__gethex+0x3c0>
 8017d50:	1169      	asrs	r1, r5, #5
 8017d52:	2301      	movs	r3, #1
 8017d54:	f005 051f 	and.w	r5, r5, #31
 8017d58:	fa03 f505 	lsl.w	r5, r3, r5
 8017d5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017d60:	421d      	tst	r5, r3
 8017d62:	bf18      	it	ne
 8017d64:	f04f 0801 	movne.w	r8, #1
 8017d68:	f048 0820 	orr.w	r8, r8, #32
 8017d6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017d6e:	601c      	str	r4, [r3, #0]
 8017d70:	9b02      	ldr	r3, [sp, #8]
 8017d72:	601e      	str	r6, [r3, #0]
 8017d74:	e6a2      	b.n	8017abc <__gethex+0x114>
 8017d76:	4290      	cmp	r0, r2
 8017d78:	f842 3c04 	str.w	r3, [r2, #-4]
 8017d7c:	d8d6      	bhi.n	8017d2c <__gethex+0x384>
 8017d7e:	68a2      	ldr	r2, [r4, #8]
 8017d80:	4593      	cmp	fp, r2
 8017d82:	db17      	blt.n	8017db4 <__gethex+0x40c>
 8017d84:	6861      	ldr	r1, [r4, #4]
 8017d86:	4648      	mov	r0, r9
 8017d88:	3101      	adds	r1, #1
 8017d8a:	f7fd fd77 	bl	801587c <_Balloc>
 8017d8e:	4682      	mov	sl, r0
 8017d90:	b918      	cbnz	r0, 8017d9a <__gethex+0x3f2>
 8017d92:	4b1b      	ldr	r3, [pc, #108]	; (8017e00 <__gethex+0x458>)
 8017d94:	4602      	mov	r2, r0
 8017d96:	2184      	movs	r1, #132	; 0x84
 8017d98:	e6b3      	b.n	8017b02 <__gethex+0x15a>
 8017d9a:	6922      	ldr	r2, [r4, #16]
 8017d9c:	3202      	adds	r2, #2
 8017d9e:	f104 010c 	add.w	r1, r4, #12
 8017da2:	0092      	lsls	r2, r2, #2
 8017da4:	300c      	adds	r0, #12
 8017da6:	f7ff fd4d 	bl	8017844 <memcpy>
 8017daa:	4621      	mov	r1, r4
 8017dac:	4648      	mov	r0, r9
 8017dae:	f7fd fda5 	bl	80158fc <_Bfree>
 8017db2:	4654      	mov	r4, sl
 8017db4:	6922      	ldr	r2, [r4, #16]
 8017db6:	1c51      	adds	r1, r2, #1
 8017db8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8017dbc:	6121      	str	r1, [r4, #16]
 8017dbe:	2101      	movs	r1, #1
 8017dc0:	6151      	str	r1, [r2, #20]
 8017dc2:	e7bc      	b.n	8017d3e <__gethex+0x396>
 8017dc4:	6921      	ldr	r1, [r4, #16]
 8017dc6:	4559      	cmp	r1, fp
 8017dc8:	dd0b      	ble.n	8017de2 <__gethex+0x43a>
 8017dca:	2101      	movs	r1, #1
 8017dcc:	4620      	mov	r0, r4
 8017dce:	f7ff fd83 	bl	80178d8 <rshift>
 8017dd2:	68bb      	ldr	r3, [r7, #8]
 8017dd4:	3601      	adds	r6, #1
 8017dd6:	42b3      	cmp	r3, r6
 8017dd8:	f6ff aedb 	blt.w	8017b92 <__gethex+0x1ea>
 8017ddc:	f04f 0801 	mov.w	r8, #1
 8017de0:	e7c2      	b.n	8017d68 <__gethex+0x3c0>
 8017de2:	f015 051f 	ands.w	r5, r5, #31
 8017de6:	d0f9      	beq.n	8017ddc <__gethex+0x434>
 8017de8:	9b01      	ldr	r3, [sp, #4]
 8017dea:	441a      	add	r2, r3
 8017dec:	f1c5 0520 	rsb	r5, r5, #32
 8017df0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8017df4:	f7fd fe34 	bl	8015a60 <__hi0bits>
 8017df8:	42a8      	cmp	r0, r5
 8017dfa:	dbe6      	blt.n	8017dca <__gethex+0x422>
 8017dfc:	e7ee      	b.n	8017ddc <__gethex+0x434>
 8017dfe:	bf00      	nop
 8017e00:	08028345 	.word	0x08028345

08017e04 <L_shift>:
 8017e04:	f1c2 0208 	rsb	r2, r2, #8
 8017e08:	0092      	lsls	r2, r2, #2
 8017e0a:	b570      	push	{r4, r5, r6, lr}
 8017e0c:	f1c2 0620 	rsb	r6, r2, #32
 8017e10:	6843      	ldr	r3, [r0, #4]
 8017e12:	6804      	ldr	r4, [r0, #0]
 8017e14:	fa03 f506 	lsl.w	r5, r3, r6
 8017e18:	432c      	orrs	r4, r5
 8017e1a:	40d3      	lsrs	r3, r2
 8017e1c:	6004      	str	r4, [r0, #0]
 8017e1e:	f840 3f04 	str.w	r3, [r0, #4]!
 8017e22:	4288      	cmp	r0, r1
 8017e24:	d3f4      	bcc.n	8017e10 <L_shift+0xc>
 8017e26:	bd70      	pop	{r4, r5, r6, pc}

08017e28 <__match>:
 8017e28:	b530      	push	{r4, r5, lr}
 8017e2a:	6803      	ldr	r3, [r0, #0]
 8017e2c:	3301      	adds	r3, #1
 8017e2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017e32:	b914      	cbnz	r4, 8017e3a <__match+0x12>
 8017e34:	6003      	str	r3, [r0, #0]
 8017e36:	2001      	movs	r0, #1
 8017e38:	bd30      	pop	{r4, r5, pc}
 8017e3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017e3e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8017e42:	2d19      	cmp	r5, #25
 8017e44:	bf98      	it	ls
 8017e46:	3220      	addls	r2, #32
 8017e48:	42a2      	cmp	r2, r4
 8017e4a:	d0f0      	beq.n	8017e2e <__match+0x6>
 8017e4c:	2000      	movs	r0, #0
 8017e4e:	e7f3      	b.n	8017e38 <__match+0x10>

08017e50 <__hexnan>:
 8017e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e54:	680b      	ldr	r3, [r1, #0]
 8017e56:	6801      	ldr	r1, [r0, #0]
 8017e58:	115e      	asrs	r6, r3, #5
 8017e5a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8017e5e:	f013 031f 	ands.w	r3, r3, #31
 8017e62:	b087      	sub	sp, #28
 8017e64:	bf18      	it	ne
 8017e66:	3604      	addne	r6, #4
 8017e68:	2500      	movs	r5, #0
 8017e6a:	1f37      	subs	r7, r6, #4
 8017e6c:	4682      	mov	sl, r0
 8017e6e:	4690      	mov	r8, r2
 8017e70:	9301      	str	r3, [sp, #4]
 8017e72:	f846 5c04 	str.w	r5, [r6, #-4]
 8017e76:	46b9      	mov	r9, r7
 8017e78:	463c      	mov	r4, r7
 8017e7a:	9502      	str	r5, [sp, #8]
 8017e7c:	46ab      	mov	fp, r5
 8017e7e:	784a      	ldrb	r2, [r1, #1]
 8017e80:	1c4b      	adds	r3, r1, #1
 8017e82:	9303      	str	r3, [sp, #12]
 8017e84:	b342      	cbz	r2, 8017ed8 <__hexnan+0x88>
 8017e86:	4610      	mov	r0, r2
 8017e88:	9105      	str	r1, [sp, #20]
 8017e8a:	9204      	str	r2, [sp, #16]
 8017e8c:	f7ff fd76 	bl	801797c <__hexdig_fun>
 8017e90:	2800      	cmp	r0, #0
 8017e92:	d14f      	bne.n	8017f34 <__hexnan+0xe4>
 8017e94:	9a04      	ldr	r2, [sp, #16]
 8017e96:	9905      	ldr	r1, [sp, #20]
 8017e98:	2a20      	cmp	r2, #32
 8017e9a:	d818      	bhi.n	8017ece <__hexnan+0x7e>
 8017e9c:	9b02      	ldr	r3, [sp, #8]
 8017e9e:	459b      	cmp	fp, r3
 8017ea0:	dd13      	ble.n	8017eca <__hexnan+0x7a>
 8017ea2:	454c      	cmp	r4, r9
 8017ea4:	d206      	bcs.n	8017eb4 <__hexnan+0x64>
 8017ea6:	2d07      	cmp	r5, #7
 8017ea8:	dc04      	bgt.n	8017eb4 <__hexnan+0x64>
 8017eaa:	462a      	mov	r2, r5
 8017eac:	4649      	mov	r1, r9
 8017eae:	4620      	mov	r0, r4
 8017eb0:	f7ff ffa8 	bl	8017e04 <L_shift>
 8017eb4:	4544      	cmp	r4, r8
 8017eb6:	d950      	bls.n	8017f5a <__hexnan+0x10a>
 8017eb8:	2300      	movs	r3, #0
 8017eba:	f1a4 0904 	sub.w	r9, r4, #4
 8017ebe:	f844 3c04 	str.w	r3, [r4, #-4]
 8017ec2:	f8cd b008 	str.w	fp, [sp, #8]
 8017ec6:	464c      	mov	r4, r9
 8017ec8:	461d      	mov	r5, r3
 8017eca:	9903      	ldr	r1, [sp, #12]
 8017ecc:	e7d7      	b.n	8017e7e <__hexnan+0x2e>
 8017ece:	2a29      	cmp	r2, #41	; 0x29
 8017ed0:	d155      	bne.n	8017f7e <__hexnan+0x12e>
 8017ed2:	3102      	adds	r1, #2
 8017ed4:	f8ca 1000 	str.w	r1, [sl]
 8017ed8:	f1bb 0f00 	cmp.w	fp, #0
 8017edc:	d04f      	beq.n	8017f7e <__hexnan+0x12e>
 8017ede:	454c      	cmp	r4, r9
 8017ee0:	d206      	bcs.n	8017ef0 <__hexnan+0xa0>
 8017ee2:	2d07      	cmp	r5, #7
 8017ee4:	dc04      	bgt.n	8017ef0 <__hexnan+0xa0>
 8017ee6:	462a      	mov	r2, r5
 8017ee8:	4649      	mov	r1, r9
 8017eea:	4620      	mov	r0, r4
 8017eec:	f7ff ff8a 	bl	8017e04 <L_shift>
 8017ef0:	4544      	cmp	r4, r8
 8017ef2:	d934      	bls.n	8017f5e <__hexnan+0x10e>
 8017ef4:	f1a8 0204 	sub.w	r2, r8, #4
 8017ef8:	4623      	mov	r3, r4
 8017efa:	f853 1b04 	ldr.w	r1, [r3], #4
 8017efe:	f842 1f04 	str.w	r1, [r2, #4]!
 8017f02:	429f      	cmp	r7, r3
 8017f04:	d2f9      	bcs.n	8017efa <__hexnan+0xaa>
 8017f06:	1b3b      	subs	r3, r7, r4
 8017f08:	f023 0303 	bic.w	r3, r3, #3
 8017f0c:	3304      	adds	r3, #4
 8017f0e:	3e03      	subs	r6, #3
 8017f10:	3401      	adds	r4, #1
 8017f12:	42a6      	cmp	r6, r4
 8017f14:	bf38      	it	cc
 8017f16:	2304      	movcc	r3, #4
 8017f18:	4443      	add	r3, r8
 8017f1a:	2200      	movs	r2, #0
 8017f1c:	f843 2b04 	str.w	r2, [r3], #4
 8017f20:	429f      	cmp	r7, r3
 8017f22:	d2fb      	bcs.n	8017f1c <__hexnan+0xcc>
 8017f24:	683b      	ldr	r3, [r7, #0]
 8017f26:	b91b      	cbnz	r3, 8017f30 <__hexnan+0xe0>
 8017f28:	4547      	cmp	r7, r8
 8017f2a:	d126      	bne.n	8017f7a <__hexnan+0x12a>
 8017f2c:	2301      	movs	r3, #1
 8017f2e:	603b      	str	r3, [r7, #0]
 8017f30:	2005      	movs	r0, #5
 8017f32:	e025      	b.n	8017f80 <__hexnan+0x130>
 8017f34:	3501      	adds	r5, #1
 8017f36:	2d08      	cmp	r5, #8
 8017f38:	f10b 0b01 	add.w	fp, fp, #1
 8017f3c:	dd06      	ble.n	8017f4c <__hexnan+0xfc>
 8017f3e:	4544      	cmp	r4, r8
 8017f40:	d9c3      	bls.n	8017eca <__hexnan+0x7a>
 8017f42:	2300      	movs	r3, #0
 8017f44:	f844 3c04 	str.w	r3, [r4, #-4]
 8017f48:	2501      	movs	r5, #1
 8017f4a:	3c04      	subs	r4, #4
 8017f4c:	6822      	ldr	r2, [r4, #0]
 8017f4e:	f000 000f 	and.w	r0, r0, #15
 8017f52:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8017f56:	6020      	str	r0, [r4, #0]
 8017f58:	e7b7      	b.n	8017eca <__hexnan+0x7a>
 8017f5a:	2508      	movs	r5, #8
 8017f5c:	e7b5      	b.n	8017eca <__hexnan+0x7a>
 8017f5e:	9b01      	ldr	r3, [sp, #4]
 8017f60:	2b00      	cmp	r3, #0
 8017f62:	d0df      	beq.n	8017f24 <__hexnan+0xd4>
 8017f64:	f1c3 0320 	rsb	r3, r3, #32
 8017f68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8017f6c:	40da      	lsrs	r2, r3
 8017f6e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8017f72:	4013      	ands	r3, r2
 8017f74:	f846 3c04 	str.w	r3, [r6, #-4]
 8017f78:	e7d4      	b.n	8017f24 <__hexnan+0xd4>
 8017f7a:	3f04      	subs	r7, #4
 8017f7c:	e7d2      	b.n	8017f24 <__hexnan+0xd4>
 8017f7e:	2004      	movs	r0, #4
 8017f80:	b007      	add	sp, #28
 8017f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017f86 <__ascii_mbtowc>:
 8017f86:	b082      	sub	sp, #8
 8017f88:	b901      	cbnz	r1, 8017f8c <__ascii_mbtowc+0x6>
 8017f8a:	a901      	add	r1, sp, #4
 8017f8c:	b142      	cbz	r2, 8017fa0 <__ascii_mbtowc+0x1a>
 8017f8e:	b14b      	cbz	r3, 8017fa4 <__ascii_mbtowc+0x1e>
 8017f90:	7813      	ldrb	r3, [r2, #0]
 8017f92:	600b      	str	r3, [r1, #0]
 8017f94:	7812      	ldrb	r2, [r2, #0]
 8017f96:	1e10      	subs	r0, r2, #0
 8017f98:	bf18      	it	ne
 8017f9a:	2001      	movne	r0, #1
 8017f9c:	b002      	add	sp, #8
 8017f9e:	4770      	bx	lr
 8017fa0:	4610      	mov	r0, r2
 8017fa2:	e7fb      	b.n	8017f9c <__ascii_mbtowc+0x16>
 8017fa4:	f06f 0001 	mvn.w	r0, #1
 8017fa8:	e7f8      	b.n	8017f9c <__ascii_mbtowc+0x16>

08017faa <_realloc_r>:
 8017faa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017fae:	4680      	mov	r8, r0
 8017fb0:	4614      	mov	r4, r2
 8017fb2:	460e      	mov	r6, r1
 8017fb4:	b921      	cbnz	r1, 8017fc0 <_realloc_r+0x16>
 8017fb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017fba:	4611      	mov	r1, r2
 8017fbc:	f7fd bbd2 	b.w	8015764 <_malloc_r>
 8017fc0:	b92a      	cbnz	r2, 8017fce <_realloc_r+0x24>
 8017fc2:	f7fd fb5b 	bl	801567c <_free_r>
 8017fc6:	4625      	mov	r5, r4
 8017fc8:	4628      	mov	r0, r5
 8017fca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017fce:	f000 f842 	bl	8018056 <_malloc_usable_size_r>
 8017fd2:	4284      	cmp	r4, r0
 8017fd4:	4607      	mov	r7, r0
 8017fd6:	d802      	bhi.n	8017fde <_realloc_r+0x34>
 8017fd8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8017fdc:	d812      	bhi.n	8018004 <_realloc_r+0x5a>
 8017fde:	4621      	mov	r1, r4
 8017fe0:	4640      	mov	r0, r8
 8017fe2:	f7fd fbbf 	bl	8015764 <_malloc_r>
 8017fe6:	4605      	mov	r5, r0
 8017fe8:	2800      	cmp	r0, #0
 8017fea:	d0ed      	beq.n	8017fc8 <_realloc_r+0x1e>
 8017fec:	42bc      	cmp	r4, r7
 8017fee:	4622      	mov	r2, r4
 8017ff0:	4631      	mov	r1, r6
 8017ff2:	bf28      	it	cs
 8017ff4:	463a      	movcs	r2, r7
 8017ff6:	f7ff fc25 	bl	8017844 <memcpy>
 8017ffa:	4631      	mov	r1, r6
 8017ffc:	4640      	mov	r0, r8
 8017ffe:	f7fd fb3d 	bl	801567c <_free_r>
 8018002:	e7e1      	b.n	8017fc8 <_realloc_r+0x1e>
 8018004:	4635      	mov	r5, r6
 8018006:	e7df      	b.n	8017fc8 <_realloc_r+0x1e>

08018008 <__ascii_wctomb>:
 8018008:	b149      	cbz	r1, 801801e <__ascii_wctomb+0x16>
 801800a:	2aff      	cmp	r2, #255	; 0xff
 801800c:	bf85      	ittet	hi
 801800e:	238a      	movhi	r3, #138	; 0x8a
 8018010:	6003      	strhi	r3, [r0, #0]
 8018012:	700a      	strbls	r2, [r1, #0]
 8018014:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8018018:	bf98      	it	ls
 801801a:	2001      	movls	r0, #1
 801801c:	4770      	bx	lr
 801801e:	4608      	mov	r0, r1
 8018020:	4770      	bx	lr
	...

08018024 <fiprintf>:
 8018024:	b40e      	push	{r1, r2, r3}
 8018026:	b503      	push	{r0, r1, lr}
 8018028:	4601      	mov	r1, r0
 801802a:	ab03      	add	r3, sp, #12
 801802c:	4805      	ldr	r0, [pc, #20]	; (8018044 <fiprintf+0x20>)
 801802e:	f853 2b04 	ldr.w	r2, [r3], #4
 8018032:	6800      	ldr	r0, [r0, #0]
 8018034:	9301      	str	r3, [sp, #4]
 8018036:	f7ff f8e7 	bl	8017208 <_vfiprintf_r>
 801803a:	b002      	add	sp, #8
 801803c:	f85d eb04 	ldr.w	lr, [sp], #4
 8018040:	b003      	add	sp, #12
 8018042:	4770      	bx	lr
 8018044:	200003f0 	.word	0x200003f0

08018048 <abort>:
 8018048:	b508      	push	{r3, lr}
 801804a:	2006      	movs	r0, #6
 801804c:	f000 f834 	bl	80180b8 <raise>
 8018050:	2001      	movs	r0, #1
 8018052:	f7eb fb39 	bl	80036c8 <_exit>

08018056 <_malloc_usable_size_r>:
 8018056:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801805a:	1f18      	subs	r0, r3, #4
 801805c:	2b00      	cmp	r3, #0
 801805e:	bfbc      	itt	lt
 8018060:	580b      	ldrlt	r3, [r1, r0]
 8018062:	18c0      	addlt	r0, r0, r3
 8018064:	4770      	bx	lr

08018066 <_raise_r>:
 8018066:	291f      	cmp	r1, #31
 8018068:	b538      	push	{r3, r4, r5, lr}
 801806a:	4604      	mov	r4, r0
 801806c:	460d      	mov	r5, r1
 801806e:	d904      	bls.n	801807a <_raise_r+0x14>
 8018070:	2316      	movs	r3, #22
 8018072:	6003      	str	r3, [r0, #0]
 8018074:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8018078:	bd38      	pop	{r3, r4, r5, pc}
 801807a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801807c:	b112      	cbz	r2, 8018084 <_raise_r+0x1e>
 801807e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8018082:	b94b      	cbnz	r3, 8018098 <_raise_r+0x32>
 8018084:	4620      	mov	r0, r4
 8018086:	f000 f831 	bl	80180ec <_getpid_r>
 801808a:	462a      	mov	r2, r5
 801808c:	4601      	mov	r1, r0
 801808e:	4620      	mov	r0, r4
 8018090:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018094:	f000 b818 	b.w	80180c8 <_kill_r>
 8018098:	2b01      	cmp	r3, #1
 801809a:	d00a      	beq.n	80180b2 <_raise_r+0x4c>
 801809c:	1c59      	adds	r1, r3, #1
 801809e:	d103      	bne.n	80180a8 <_raise_r+0x42>
 80180a0:	2316      	movs	r3, #22
 80180a2:	6003      	str	r3, [r0, #0]
 80180a4:	2001      	movs	r0, #1
 80180a6:	e7e7      	b.n	8018078 <_raise_r+0x12>
 80180a8:	2400      	movs	r4, #0
 80180aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80180ae:	4628      	mov	r0, r5
 80180b0:	4798      	blx	r3
 80180b2:	2000      	movs	r0, #0
 80180b4:	e7e0      	b.n	8018078 <_raise_r+0x12>
	...

080180b8 <raise>:
 80180b8:	4b02      	ldr	r3, [pc, #8]	; (80180c4 <raise+0xc>)
 80180ba:	4601      	mov	r1, r0
 80180bc:	6818      	ldr	r0, [r3, #0]
 80180be:	f7ff bfd2 	b.w	8018066 <_raise_r>
 80180c2:	bf00      	nop
 80180c4:	200003f0 	.word	0x200003f0

080180c8 <_kill_r>:
 80180c8:	b538      	push	{r3, r4, r5, lr}
 80180ca:	4d07      	ldr	r5, [pc, #28]	; (80180e8 <_kill_r+0x20>)
 80180cc:	2300      	movs	r3, #0
 80180ce:	4604      	mov	r4, r0
 80180d0:	4608      	mov	r0, r1
 80180d2:	4611      	mov	r1, r2
 80180d4:	602b      	str	r3, [r5, #0]
 80180d6:	f7eb fae7 	bl	80036a8 <_kill>
 80180da:	1c43      	adds	r3, r0, #1
 80180dc:	d102      	bne.n	80180e4 <_kill_r+0x1c>
 80180de:	682b      	ldr	r3, [r5, #0]
 80180e0:	b103      	cbz	r3, 80180e4 <_kill_r+0x1c>
 80180e2:	6023      	str	r3, [r4, #0]
 80180e4:	bd38      	pop	{r3, r4, r5, pc}
 80180e6:	bf00      	nop
 80180e8:	200034fc 	.word	0x200034fc

080180ec <_getpid_r>:
 80180ec:	f7eb bad4 	b.w	8003698 <_getpid>

080180f0 <_init>:
 80180f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80180f2:	bf00      	nop
 80180f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80180f6:	bc08      	pop	{r3}
 80180f8:	469e      	mov	lr, r3
 80180fa:	4770      	bx	lr

080180fc <_fini>:
 80180fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80180fe:	bf00      	nop
 8018100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018102:	bc08      	pop	{r3}
 8018104:	469e      	mov	lr, r3
 8018106:	4770      	bx	lr
