
Dual_Core__High_Level_Arch_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009aa4  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08109d44  08109d44  00019d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08109dec  08109dec  00019dec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08109df4  08109df4  00019df4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08109df8  08109df8  00019df8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  10000000  08109dfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002d8  10000078  08109e74  00020078  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  10000350  08109e74  00020350  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001cfe1  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003800  00000000  00000000  0003d089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000017a0  00000000  00000000  00040890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001628  00000000  00000000  00042030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003f7a3  00000000  00000000  00043658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001fdb0  00000000  00000000  00082dfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001a0ef5  00000000  00000000  000a2bab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00243aa0  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006808  00000000  00000000  00243af0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000078 	.word	0x10000078
 81002bc:	00000000 	.word	0x00000000
 81002c0:	08109d2c 	.word	0x08109d2c

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	1000007c 	.word	0x1000007c
 81002dc:	08109d2c 	.word	0x08109d2c

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <__aeabi_drsub>:
 8100380:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8100384:	e002      	b.n	810038c <__adddf3>
 8100386:	bf00      	nop

08100388 <__aeabi_dsub>:
 8100388:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0810038c <__adddf3>:
 810038c:	b530      	push	{r4, r5, lr}
 810038e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8100392:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8100396:	ea94 0f05 	teq	r4, r5
 810039a:	bf08      	it	eq
 810039c:	ea90 0f02 	teqeq	r0, r2
 81003a0:	bf1f      	itttt	ne
 81003a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003b2:	f000 80e2 	beq.w	810057a <__adddf3+0x1ee>
 81003b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003be:	bfb8      	it	lt
 81003c0:	426d      	neglt	r5, r5
 81003c2:	dd0c      	ble.n	81003de <__adddf3+0x52>
 81003c4:	442c      	add	r4, r5
 81003c6:	ea80 0202 	eor.w	r2, r0, r2
 81003ca:	ea81 0303 	eor.w	r3, r1, r3
 81003ce:	ea82 0000 	eor.w	r0, r2, r0
 81003d2:	ea83 0101 	eor.w	r1, r3, r1
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	2d36      	cmp	r5, #54	; 0x36
 81003e0:	bf88      	it	hi
 81003e2:	bd30      	pophi	{r4, r5, pc}
 81003e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 81003e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 81003f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 81003f4:	d002      	beq.n	81003fc <__adddf3+0x70>
 81003f6:	4240      	negs	r0, r0
 81003f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81003fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100400:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100404:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100408:	d002      	beq.n	8100410 <__adddf3+0x84>
 810040a:	4252      	negs	r2, r2
 810040c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100410:	ea94 0f05 	teq	r4, r5
 8100414:	f000 80a7 	beq.w	8100566 <__adddf3+0x1da>
 8100418:	f1a4 0401 	sub.w	r4, r4, #1
 810041c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100420:	db0d      	blt.n	810043e <__adddf3+0xb2>
 8100422:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100426:	fa22 f205 	lsr.w	r2, r2, r5
 810042a:	1880      	adds	r0, r0, r2
 810042c:	f141 0100 	adc.w	r1, r1, #0
 8100430:	fa03 f20e 	lsl.w	r2, r3, lr
 8100434:	1880      	adds	r0, r0, r2
 8100436:	fa43 f305 	asr.w	r3, r3, r5
 810043a:	4159      	adcs	r1, r3
 810043c:	e00e      	b.n	810045c <__adddf3+0xd0>
 810043e:	f1a5 0520 	sub.w	r5, r5, #32
 8100442:	f10e 0e20 	add.w	lr, lr, #32
 8100446:	2a01      	cmp	r2, #1
 8100448:	fa03 fc0e 	lsl.w	ip, r3, lr
 810044c:	bf28      	it	cs
 810044e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100452:	fa43 f305 	asr.w	r3, r3, r5
 8100456:	18c0      	adds	r0, r0, r3
 8100458:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810045c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100460:	d507      	bpl.n	8100472 <__adddf3+0xe6>
 8100462:	f04f 0e00 	mov.w	lr, #0
 8100466:	f1dc 0c00 	rsbs	ip, ip, #0
 810046a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810046e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100472:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8100476:	d31b      	bcc.n	81004b0 <__adddf3+0x124>
 8100478:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 810047c:	d30c      	bcc.n	8100498 <__adddf3+0x10c>
 810047e:	0849      	lsrs	r1, r1, #1
 8100480:	ea5f 0030 	movs.w	r0, r0, rrx
 8100484:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100488:	f104 0401 	add.w	r4, r4, #1
 810048c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8100490:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8100494:	f080 809a 	bcs.w	81005cc <__adddf3+0x240>
 8100498:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 810049c:	bf08      	it	eq
 810049e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004a2:	f150 0000 	adcs.w	r0, r0, #0
 81004a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004aa:	ea41 0105 	orr.w	r1, r1, r5
 81004ae:	bd30      	pop	{r4, r5, pc}
 81004b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004b4:	4140      	adcs	r0, r0
 81004b6:	eb41 0101 	adc.w	r1, r1, r1
 81004ba:	3c01      	subs	r4, #1
 81004bc:	bf28      	it	cs
 81004be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004c2:	d2e9      	bcs.n	8100498 <__adddf3+0x10c>
 81004c4:	f091 0f00 	teq	r1, #0
 81004c8:	bf04      	itt	eq
 81004ca:	4601      	moveq	r1, r0
 81004cc:	2000      	moveq	r0, #0
 81004ce:	fab1 f381 	clz	r3, r1
 81004d2:	bf08      	it	eq
 81004d4:	3320      	addeq	r3, #32
 81004d6:	f1a3 030b 	sub.w	r3, r3, #11
 81004da:	f1b3 0220 	subs.w	r2, r3, #32
 81004de:	da0c      	bge.n	81004fa <__adddf3+0x16e>
 81004e0:	320c      	adds	r2, #12
 81004e2:	dd08      	ble.n	81004f6 <__adddf3+0x16a>
 81004e4:	f102 0c14 	add.w	ip, r2, #20
 81004e8:	f1c2 020c 	rsb	r2, r2, #12
 81004ec:	fa01 f00c 	lsl.w	r0, r1, ip
 81004f0:	fa21 f102 	lsr.w	r1, r1, r2
 81004f4:	e00c      	b.n	8100510 <__adddf3+0x184>
 81004f6:	f102 0214 	add.w	r2, r2, #20
 81004fa:	bfd8      	it	le
 81004fc:	f1c2 0c20 	rsble	ip, r2, #32
 8100500:	fa01 f102 	lsl.w	r1, r1, r2
 8100504:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100508:	bfdc      	itt	le
 810050a:	ea41 010c 	orrle.w	r1, r1, ip
 810050e:	4090      	lslle	r0, r2
 8100510:	1ae4      	subs	r4, r4, r3
 8100512:	bfa2      	ittt	ge
 8100514:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100518:	4329      	orrge	r1, r5
 810051a:	bd30      	popge	{r4, r5, pc}
 810051c:	ea6f 0404 	mvn.w	r4, r4
 8100520:	3c1f      	subs	r4, #31
 8100522:	da1c      	bge.n	810055e <__adddf3+0x1d2>
 8100524:	340c      	adds	r4, #12
 8100526:	dc0e      	bgt.n	8100546 <__adddf3+0x1ba>
 8100528:	f104 0414 	add.w	r4, r4, #20
 810052c:	f1c4 0220 	rsb	r2, r4, #32
 8100530:	fa20 f004 	lsr.w	r0, r0, r4
 8100534:	fa01 f302 	lsl.w	r3, r1, r2
 8100538:	ea40 0003 	orr.w	r0, r0, r3
 810053c:	fa21 f304 	lsr.w	r3, r1, r4
 8100540:	ea45 0103 	orr.w	r1, r5, r3
 8100544:	bd30      	pop	{r4, r5, pc}
 8100546:	f1c4 040c 	rsb	r4, r4, #12
 810054a:	f1c4 0220 	rsb	r2, r4, #32
 810054e:	fa20 f002 	lsr.w	r0, r0, r2
 8100552:	fa01 f304 	lsl.w	r3, r1, r4
 8100556:	ea40 0003 	orr.w	r0, r0, r3
 810055a:	4629      	mov	r1, r5
 810055c:	bd30      	pop	{r4, r5, pc}
 810055e:	fa21 f004 	lsr.w	r0, r1, r4
 8100562:	4629      	mov	r1, r5
 8100564:	bd30      	pop	{r4, r5, pc}
 8100566:	f094 0f00 	teq	r4, #0
 810056a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810056e:	bf06      	itte	eq
 8100570:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8100574:	3401      	addeq	r4, #1
 8100576:	3d01      	subne	r5, #1
 8100578:	e74e      	b.n	8100418 <__adddf3+0x8c>
 810057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810057e:	bf18      	it	ne
 8100580:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100584:	d029      	beq.n	81005da <__adddf3+0x24e>
 8100586:	ea94 0f05 	teq	r4, r5
 810058a:	bf08      	it	eq
 810058c:	ea90 0f02 	teqeq	r0, r2
 8100590:	d005      	beq.n	810059e <__adddf3+0x212>
 8100592:	ea54 0c00 	orrs.w	ip, r4, r0
 8100596:	bf04      	itt	eq
 8100598:	4619      	moveq	r1, r3
 810059a:	4610      	moveq	r0, r2
 810059c:	bd30      	pop	{r4, r5, pc}
 810059e:	ea91 0f03 	teq	r1, r3
 81005a2:	bf1e      	ittt	ne
 81005a4:	2100      	movne	r1, #0
 81005a6:	2000      	movne	r0, #0
 81005a8:	bd30      	popne	{r4, r5, pc}
 81005aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005ae:	d105      	bne.n	81005bc <__adddf3+0x230>
 81005b0:	0040      	lsls	r0, r0, #1
 81005b2:	4149      	adcs	r1, r1
 81005b4:	bf28      	it	cs
 81005b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ba:	bd30      	pop	{r4, r5, pc}
 81005bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005c0:	bf3c      	itt	cc
 81005c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005c6:	bd30      	popcc	{r4, r5, pc}
 81005c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 81005d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 81005d4:	f04f 0000 	mov.w	r0, #0
 81005d8:	bd30      	pop	{r4, r5, pc}
 81005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005de:	bf1a      	itte	ne
 81005e0:	4619      	movne	r1, r3
 81005e2:	4610      	movne	r0, r2
 81005e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005e8:	bf1c      	itt	ne
 81005ea:	460b      	movne	r3, r1
 81005ec:	4602      	movne	r2, r0
 81005ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 81005f2:	bf06      	itte	eq
 81005f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 81005f8:	ea91 0f03 	teqeq	r1, r3
 81005fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100600:	bd30      	pop	{r4, r5, pc}
 8100602:	bf00      	nop

08100604 <__aeabi_ui2d>:
 8100604:	f090 0f00 	teq	r0, #0
 8100608:	bf04      	itt	eq
 810060a:	2100      	moveq	r1, #0
 810060c:	4770      	bxeq	lr
 810060e:	b530      	push	{r4, r5, lr}
 8100610:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100614:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100618:	f04f 0500 	mov.w	r5, #0
 810061c:	f04f 0100 	mov.w	r1, #0
 8100620:	e750      	b.n	81004c4 <__adddf3+0x138>
 8100622:	bf00      	nop

08100624 <__aeabi_i2d>:
 8100624:	f090 0f00 	teq	r0, #0
 8100628:	bf04      	itt	eq
 810062a:	2100      	moveq	r1, #0
 810062c:	4770      	bxeq	lr
 810062e:	b530      	push	{r4, r5, lr}
 8100630:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100634:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100638:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810063c:	bf48      	it	mi
 810063e:	4240      	negmi	r0, r0
 8100640:	f04f 0100 	mov.w	r1, #0
 8100644:	e73e      	b.n	81004c4 <__adddf3+0x138>
 8100646:	bf00      	nop

08100648 <__aeabi_f2d>:
 8100648:	0042      	lsls	r2, r0, #1
 810064a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810064e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100652:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100656:	bf1f      	itttt	ne
 8100658:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810065c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100660:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100664:	4770      	bxne	lr
 8100666:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810066a:	bf08      	it	eq
 810066c:	4770      	bxeq	lr
 810066e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8100672:	bf04      	itt	eq
 8100674:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8100678:	4770      	bxeq	lr
 810067a:	b530      	push	{r4, r5, lr}
 810067c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8100680:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100684:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100688:	e71c      	b.n	81004c4 <__adddf3+0x138>
 810068a:	bf00      	nop

0810068c <__aeabi_ul2d>:
 810068c:	ea50 0201 	orrs.w	r2, r0, r1
 8100690:	bf08      	it	eq
 8100692:	4770      	bxeq	lr
 8100694:	b530      	push	{r4, r5, lr}
 8100696:	f04f 0500 	mov.w	r5, #0
 810069a:	e00a      	b.n	81006b2 <__aeabi_l2d+0x16>

0810069c <__aeabi_l2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006aa:	d502      	bpl.n	81006b2 <__aeabi_l2d+0x16>
 81006ac:	4240      	negs	r0, r0
 81006ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006be:	f43f aed8 	beq.w	8100472 <__adddf3+0xe6>
 81006c2:	f04f 0203 	mov.w	r2, #3
 81006c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006ca:	bf18      	it	ne
 81006cc:	3203      	addne	r2, #3
 81006ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006d2:	bf18      	it	ne
 81006d4:	3203      	addne	r2, #3
 81006d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006da:	f1c2 0320 	rsb	r3, r2, #32
 81006de:	fa00 fc03 	lsl.w	ip, r0, r3
 81006e2:	fa20 f002 	lsr.w	r0, r0, r2
 81006e6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006ea:	ea40 000e 	orr.w	r0, r0, lr
 81006ee:	fa21 f102 	lsr.w	r1, r1, r2
 81006f2:	4414      	add	r4, r2
 81006f4:	e6bd      	b.n	8100472 <__adddf3+0xe6>
 81006f6:	bf00      	nop

081006f8 <__gedf2>:
 81006f8:	f04f 3cff 	mov.w	ip, #4294967295
 81006fc:	e006      	b.n	810070c <__cmpdf2+0x4>
 81006fe:	bf00      	nop

08100700 <__ledf2>:
 8100700:	f04f 0c01 	mov.w	ip, #1
 8100704:	e002      	b.n	810070c <__cmpdf2+0x4>
 8100706:	bf00      	nop

08100708 <__cmpdf2>:
 8100708:	f04f 0c01 	mov.w	ip, #1
 810070c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100710:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100714:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100718:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 810071c:	bf18      	it	ne
 810071e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100722:	d01b      	beq.n	810075c <__cmpdf2+0x54>
 8100724:	b001      	add	sp, #4
 8100726:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 810072a:	bf0c      	ite	eq
 810072c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100730:	ea91 0f03 	teqne	r1, r3
 8100734:	bf02      	ittt	eq
 8100736:	ea90 0f02 	teqeq	r0, r2
 810073a:	2000      	moveq	r0, #0
 810073c:	4770      	bxeq	lr
 810073e:	f110 0f00 	cmn.w	r0, #0
 8100742:	ea91 0f03 	teq	r1, r3
 8100746:	bf58      	it	pl
 8100748:	4299      	cmppl	r1, r3
 810074a:	bf08      	it	eq
 810074c:	4290      	cmpeq	r0, r2
 810074e:	bf2c      	ite	cs
 8100750:	17d8      	asrcs	r0, r3, #31
 8100752:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100756:	f040 0001 	orr.w	r0, r0, #1
 810075a:	4770      	bx	lr
 810075c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100760:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100764:	d102      	bne.n	810076c <__cmpdf2+0x64>
 8100766:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 810076a:	d107      	bne.n	810077c <__cmpdf2+0x74>
 810076c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100770:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100774:	d1d6      	bne.n	8100724 <__cmpdf2+0x1c>
 8100776:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 810077a:	d0d3      	beq.n	8100724 <__cmpdf2+0x1c>
 810077c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100780:	4770      	bx	lr
 8100782:	bf00      	nop

08100784 <__aeabi_cdrcmple>:
 8100784:	4684      	mov	ip, r0
 8100786:	4610      	mov	r0, r2
 8100788:	4662      	mov	r2, ip
 810078a:	468c      	mov	ip, r1
 810078c:	4619      	mov	r1, r3
 810078e:	4663      	mov	r3, ip
 8100790:	e000      	b.n	8100794 <__aeabi_cdcmpeq>
 8100792:	bf00      	nop

08100794 <__aeabi_cdcmpeq>:
 8100794:	b501      	push	{r0, lr}
 8100796:	f7ff ffb7 	bl	8100708 <__cmpdf2>
 810079a:	2800      	cmp	r0, #0
 810079c:	bf48      	it	mi
 810079e:	f110 0f00 	cmnmi.w	r0, #0
 81007a2:	bd01      	pop	{r0, pc}

081007a4 <__aeabi_dcmpeq>:
 81007a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 81007a8:	f7ff fff4 	bl	8100794 <__aeabi_cdcmpeq>
 81007ac:	bf0c      	ite	eq
 81007ae:	2001      	moveq	r0, #1
 81007b0:	2000      	movne	r0, #0
 81007b2:	f85d fb08 	ldr.w	pc, [sp], #8
 81007b6:	bf00      	nop

081007b8 <__aeabi_dcmplt>:
 81007b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 81007bc:	f7ff ffea 	bl	8100794 <__aeabi_cdcmpeq>
 81007c0:	bf34      	ite	cc
 81007c2:	2001      	movcc	r0, #1
 81007c4:	2000      	movcs	r0, #0
 81007c6:	f85d fb08 	ldr.w	pc, [sp], #8
 81007ca:	bf00      	nop

081007cc <__aeabi_dcmple>:
 81007cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 81007d0:	f7ff ffe0 	bl	8100794 <__aeabi_cdcmpeq>
 81007d4:	bf94      	ite	ls
 81007d6:	2001      	movls	r0, #1
 81007d8:	2000      	movhi	r0, #0
 81007da:	f85d fb08 	ldr.w	pc, [sp], #8
 81007de:	bf00      	nop

081007e0 <__aeabi_dcmpge>:
 81007e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 81007e4:	f7ff ffce 	bl	8100784 <__aeabi_cdrcmple>
 81007e8:	bf94      	ite	ls
 81007ea:	2001      	movls	r0, #1
 81007ec:	2000      	movhi	r0, #0
 81007ee:	f85d fb08 	ldr.w	pc, [sp], #8
 81007f2:	bf00      	nop

081007f4 <__aeabi_dcmpgt>:
 81007f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 81007f8:	f7ff ffc4 	bl	8100784 <__aeabi_cdrcmple>
 81007fc:	bf34      	ite	cc
 81007fe:	2001      	movcc	r0, #1
 8100800:	2000      	movcs	r0, #0
 8100802:	f85d fb08 	ldr.w	pc, [sp], #8
 8100806:	bf00      	nop

08100808 <__aeabi_d2iz>:
 8100808:	ea4f 0241 	mov.w	r2, r1, lsl #1
 810080c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100810:	d215      	bcs.n	810083e <__aeabi_d2iz+0x36>
 8100812:	d511      	bpl.n	8100838 <__aeabi_d2iz+0x30>
 8100814:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100818:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 810081c:	d912      	bls.n	8100844 <__aeabi_d2iz+0x3c>
 810081e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100822:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100826:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 810082a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 810082e:	fa23 f002 	lsr.w	r0, r3, r2
 8100832:	bf18      	it	ne
 8100834:	4240      	negne	r0, r0
 8100836:	4770      	bx	lr
 8100838:	f04f 0000 	mov.w	r0, #0
 810083c:	4770      	bx	lr
 810083e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100842:	d105      	bne.n	8100850 <__aeabi_d2iz+0x48>
 8100844:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100848:	bf08      	it	eq
 810084a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 810084e:	4770      	bx	lr
 8100850:	f04f 0000 	mov.w	r0, #0
 8100854:	4770      	bx	lr
 8100856:	bf00      	nop

08100858 <__aeabi_d2f>:
 8100858:	ea4f 0241 	mov.w	r2, r1, lsl #1
 810085c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100860:	bf24      	itt	cs
 8100862:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100866:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 810086a:	d90d      	bls.n	8100888 <__aeabi_d2f+0x30>
 810086c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100870:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100874:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100878:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 810087c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100880:	bf08      	it	eq
 8100882:	f020 0001 	biceq.w	r0, r0, #1
 8100886:	4770      	bx	lr
 8100888:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 810088c:	d121      	bne.n	81008d2 <__aeabi_d2f+0x7a>
 810088e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100892:	bfbc      	itt	lt
 8100894:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100898:	4770      	bxlt	lr
 810089a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 810089e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 81008a2:	f1c2 0218 	rsb	r2, r2, #24
 81008a6:	f1c2 0c20 	rsb	ip, r2, #32
 81008aa:	fa10 f30c 	lsls.w	r3, r0, ip
 81008ae:	fa20 f002 	lsr.w	r0, r0, r2
 81008b2:	bf18      	it	ne
 81008b4:	f040 0001 	orrne.w	r0, r0, #1
 81008b8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 81008bc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 81008c0:	fa03 fc0c 	lsl.w	ip, r3, ip
 81008c4:	ea40 000c 	orr.w	r0, r0, ip
 81008c8:	fa23 f302 	lsr.w	r3, r3, r2
 81008cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 81008d0:	e7cc      	b.n	810086c <__aeabi_d2f+0x14>
 81008d2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 81008d6:	d107      	bne.n	81008e8 <__aeabi_d2f+0x90>
 81008d8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 81008dc:	bf1e      	ittt	ne
 81008de:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 81008e2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 81008e6:	4770      	bxne	lr
 81008e8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 81008ec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 81008f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 81008f4:	4770      	bx	lr
 81008f6:	bf00      	nop

081008f8 <__aeabi_uldivmod>:
 81008f8:	b953      	cbnz	r3, 8100910 <__aeabi_uldivmod+0x18>
 81008fa:	b94a      	cbnz	r2, 8100910 <__aeabi_uldivmod+0x18>
 81008fc:	2900      	cmp	r1, #0
 81008fe:	bf08      	it	eq
 8100900:	2800      	cmpeq	r0, #0
 8100902:	bf1c      	itt	ne
 8100904:	f04f 31ff 	movne.w	r1, #4294967295
 8100908:	f04f 30ff 	movne.w	r0, #4294967295
 810090c:	f000 b974 	b.w	8100bf8 <__aeabi_idiv0>
 8100910:	f1ad 0c08 	sub.w	ip, sp, #8
 8100914:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100918:	f000 f806 	bl	8100928 <__udivmoddi4>
 810091c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100920:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100924:	b004      	add	sp, #16
 8100926:	4770      	bx	lr

08100928 <__udivmoddi4>:
 8100928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810092c:	9d08      	ldr	r5, [sp, #32]
 810092e:	4604      	mov	r4, r0
 8100930:	468e      	mov	lr, r1
 8100932:	2b00      	cmp	r3, #0
 8100934:	d14d      	bne.n	81009d2 <__udivmoddi4+0xaa>
 8100936:	428a      	cmp	r2, r1
 8100938:	4694      	mov	ip, r2
 810093a:	d969      	bls.n	8100a10 <__udivmoddi4+0xe8>
 810093c:	fab2 f282 	clz	r2, r2
 8100940:	b152      	cbz	r2, 8100958 <__udivmoddi4+0x30>
 8100942:	fa01 f302 	lsl.w	r3, r1, r2
 8100946:	f1c2 0120 	rsb	r1, r2, #32
 810094a:	fa20 f101 	lsr.w	r1, r0, r1
 810094e:	fa0c fc02 	lsl.w	ip, ip, r2
 8100952:	ea41 0e03 	orr.w	lr, r1, r3
 8100956:	4094      	lsls	r4, r2
 8100958:	ea4f 481c 	mov.w	r8, ip, lsr #16
 810095c:	0c21      	lsrs	r1, r4, #16
 810095e:	fbbe f6f8 	udiv	r6, lr, r8
 8100962:	fa1f f78c 	uxth.w	r7, ip
 8100966:	fb08 e316 	mls	r3, r8, r6, lr
 810096a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 810096e:	fb06 f107 	mul.w	r1, r6, r7
 8100972:	4299      	cmp	r1, r3
 8100974:	d90a      	bls.n	810098c <__udivmoddi4+0x64>
 8100976:	eb1c 0303 	adds.w	r3, ip, r3
 810097a:	f106 30ff 	add.w	r0, r6, #4294967295
 810097e:	f080 811f 	bcs.w	8100bc0 <__udivmoddi4+0x298>
 8100982:	4299      	cmp	r1, r3
 8100984:	f240 811c 	bls.w	8100bc0 <__udivmoddi4+0x298>
 8100988:	3e02      	subs	r6, #2
 810098a:	4463      	add	r3, ip
 810098c:	1a5b      	subs	r3, r3, r1
 810098e:	b2a4      	uxth	r4, r4
 8100990:	fbb3 f0f8 	udiv	r0, r3, r8
 8100994:	fb08 3310 	mls	r3, r8, r0, r3
 8100998:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 810099c:	fb00 f707 	mul.w	r7, r0, r7
 81009a0:	42a7      	cmp	r7, r4
 81009a2:	d90a      	bls.n	81009ba <__udivmoddi4+0x92>
 81009a4:	eb1c 0404 	adds.w	r4, ip, r4
 81009a8:	f100 33ff 	add.w	r3, r0, #4294967295
 81009ac:	f080 810a 	bcs.w	8100bc4 <__udivmoddi4+0x29c>
 81009b0:	42a7      	cmp	r7, r4
 81009b2:	f240 8107 	bls.w	8100bc4 <__udivmoddi4+0x29c>
 81009b6:	4464      	add	r4, ip
 81009b8:	3802      	subs	r0, #2
 81009ba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 81009be:	1be4      	subs	r4, r4, r7
 81009c0:	2600      	movs	r6, #0
 81009c2:	b11d      	cbz	r5, 81009cc <__udivmoddi4+0xa4>
 81009c4:	40d4      	lsrs	r4, r2
 81009c6:	2300      	movs	r3, #0
 81009c8:	e9c5 4300 	strd	r4, r3, [r5]
 81009cc:	4631      	mov	r1, r6
 81009ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81009d2:	428b      	cmp	r3, r1
 81009d4:	d909      	bls.n	81009ea <__udivmoddi4+0xc2>
 81009d6:	2d00      	cmp	r5, #0
 81009d8:	f000 80ef 	beq.w	8100bba <__udivmoddi4+0x292>
 81009dc:	2600      	movs	r6, #0
 81009de:	e9c5 0100 	strd	r0, r1, [r5]
 81009e2:	4630      	mov	r0, r6
 81009e4:	4631      	mov	r1, r6
 81009e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81009ea:	fab3 f683 	clz	r6, r3
 81009ee:	2e00      	cmp	r6, #0
 81009f0:	d14a      	bne.n	8100a88 <__udivmoddi4+0x160>
 81009f2:	428b      	cmp	r3, r1
 81009f4:	d302      	bcc.n	81009fc <__udivmoddi4+0xd4>
 81009f6:	4282      	cmp	r2, r0
 81009f8:	f200 80f9 	bhi.w	8100bee <__udivmoddi4+0x2c6>
 81009fc:	1a84      	subs	r4, r0, r2
 81009fe:	eb61 0303 	sbc.w	r3, r1, r3
 8100a02:	2001      	movs	r0, #1
 8100a04:	469e      	mov	lr, r3
 8100a06:	2d00      	cmp	r5, #0
 8100a08:	d0e0      	beq.n	81009cc <__udivmoddi4+0xa4>
 8100a0a:	e9c5 4e00 	strd	r4, lr, [r5]
 8100a0e:	e7dd      	b.n	81009cc <__udivmoddi4+0xa4>
 8100a10:	b902      	cbnz	r2, 8100a14 <__udivmoddi4+0xec>
 8100a12:	deff      	udf	#255	; 0xff
 8100a14:	fab2 f282 	clz	r2, r2
 8100a18:	2a00      	cmp	r2, #0
 8100a1a:	f040 8092 	bne.w	8100b42 <__udivmoddi4+0x21a>
 8100a1e:	eba1 010c 	sub.w	r1, r1, ip
 8100a22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100a26:	fa1f fe8c 	uxth.w	lr, ip
 8100a2a:	2601      	movs	r6, #1
 8100a2c:	0c20      	lsrs	r0, r4, #16
 8100a2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8100a32:	fb07 1113 	mls	r1, r7, r3, r1
 8100a36:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100a3a:	fb0e f003 	mul.w	r0, lr, r3
 8100a3e:	4288      	cmp	r0, r1
 8100a40:	d908      	bls.n	8100a54 <__udivmoddi4+0x12c>
 8100a42:	eb1c 0101 	adds.w	r1, ip, r1
 8100a46:	f103 38ff 	add.w	r8, r3, #4294967295
 8100a4a:	d202      	bcs.n	8100a52 <__udivmoddi4+0x12a>
 8100a4c:	4288      	cmp	r0, r1
 8100a4e:	f200 80cb 	bhi.w	8100be8 <__udivmoddi4+0x2c0>
 8100a52:	4643      	mov	r3, r8
 8100a54:	1a09      	subs	r1, r1, r0
 8100a56:	b2a4      	uxth	r4, r4
 8100a58:	fbb1 f0f7 	udiv	r0, r1, r7
 8100a5c:	fb07 1110 	mls	r1, r7, r0, r1
 8100a60:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8100a64:	fb0e fe00 	mul.w	lr, lr, r0
 8100a68:	45a6      	cmp	lr, r4
 8100a6a:	d908      	bls.n	8100a7e <__udivmoddi4+0x156>
 8100a6c:	eb1c 0404 	adds.w	r4, ip, r4
 8100a70:	f100 31ff 	add.w	r1, r0, #4294967295
 8100a74:	d202      	bcs.n	8100a7c <__udivmoddi4+0x154>
 8100a76:	45a6      	cmp	lr, r4
 8100a78:	f200 80bb 	bhi.w	8100bf2 <__udivmoddi4+0x2ca>
 8100a7c:	4608      	mov	r0, r1
 8100a7e:	eba4 040e 	sub.w	r4, r4, lr
 8100a82:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8100a86:	e79c      	b.n	81009c2 <__udivmoddi4+0x9a>
 8100a88:	f1c6 0720 	rsb	r7, r6, #32
 8100a8c:	40b3      	lsls	r3, r6
 8100a8e:	fa22 fc07 	lsr.w	ip, r2, r7
 8100a92:	ea4c 0c03 	orr.w	ip, ip, r3
 8100a96:	fa20 f407 	lsr.w	r4, r0, r7
 8100a9a:	fa01 f306 	lsl.w	r3, r1, r6
 8100a9e:	431c      	orrs	r4, r3
 8100aa0:	40f9      	lsrs	r1, r7
 8100aa2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8100aa6:	fa00 f306 	lsl.w	r3, r0, r6
 8100aaa:	fbb1 f8f9 	udiv	r8, r1, r9
 8100aae:	0c20      	lsrs	r0, r4, #16
 8100ab0:	fa1f fe8c 	uxth.w	lr, ip
 8100ab4:	fb09 1118 	mls	r1, r9, r8, r1
 8100ab8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100abc:	fb08 f00e 	mul.w	r0, r8, lr
 8100ac0:	4288      	cmp	r0, r1
 8100ac2:	fa02 f206 	lsl.w	r2, r2, r6
 8100ac6:	d90b      	bls.n	8100ae0 <__udivmoddi4+0x1b8>
 8100ac8:	eb1c 0101 	adds.w	r1, ip, r1
 8100acc:	f108 3aff 	add.w	sl, r8, #4294967295
 8100ad0:	f080 8088 	bcs.w	8100be4 <__udivmoddi4+0x2bc>
 8100ad4:	4288      	cmp	r0, r1
 8100ad6:	f240 8085 	bls.w	8100be4 <__udivmoddi4+0x2bc>
 8100ada:	f1a8 0802 	sub.w	r8, r8, #2
 8100ade:	4461      	add	r1, ip
 8100ae0:	1a09      	subs	r1, r1, r0
 8100ae2:	b2a4      	uxth	r4, r4
 8100ae4:	fbb1 f0f9 	udiv	r0, r1, r9
 8100ae8:	fb09 1110 	mls	r1, r9, r0, r1
 8100aec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8100af0:	fb00 fe0e 	mul.w	lr, r0, lr
 8100af4:	458e      	cmp	lr, r1
 8100af6:	d908      	bls.n	8100b0a <__udivmoddi4+0x1e2>
 8100af8:	eb1c 0101 	adds.w	r1, ip, r1
 8100afc:	f100 34ff 	add.w	r4, r0, #4294967295
 8100b00:	d26c      	bcs.n	8100bdc <__udivmoddi4+0x2b4>
 8100b02:	458e      	cmp	lr, r1
 8100b04:	d96a      	bls.n	8100bdc <__udivmoddi4+0x2b4>
 8100b06:	3802      	subs	r0, #2
 8100b08:	4461      	add	r1, ip
 8100b0a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8100b0e:	fba0 9402 	umull	r9, r4, r0, r2
 8100b12:	eba1 010e 	sub.w	r1, r1, lr
 8100b16:	42a1      	cmp	r1, r4
 8100b18:	46c8      	mov	r8, r9
 8100b1a:	46a6      	mov	lr, r4
 8100b1c:	d356      	bcc.n	8100bcc <__udivmoddi4+0x2a4>
 8100b1e:	d053      	beq.n	8100bc8 <__udivmoddi4+0x2a0>
 8100b20:	b15d      	cbz	r5, 8100b3a <__udivmoddi4+0x212>
 8100b22:	ebb3 0208 	subs.w	r2, r3, r8
 8100b26:	eb61 010e 	sbc.w	r1, r1, lr
 8100b2a:	fa01 f707 	lsl.w	r7, r1, r7
 8100b2e:	fa22 f306 	lsr.w	r3, r2, r6
 8100b32:	40f1      	lsrs	r1, r6
 8100b34:	431f      	orrs	r7, r3
 8100b36:	e9c5 7100 	strd	r7, r1, [r5]
 8100b3a:	2600      	movs	r6, #0
 8100b3c:	4631      	mov	r1, r6
 8100b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100b42:	f1c2 0320 	rsb	r3, r2, #32
 8100b46:	40d8      	lsrs	r0, r3
 8100b48:	fa0c fc02 	lsl.w	ip, ip, r2
 8100b4c:	fa21 f303 	lsr.w	r3, r1, r3
 8100b50:	4091      	lsls	r1, r2
 8100b52:	4301      	orrs	r1, r0
 8100b54:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100b58:	fa1f fe8c 	uxth.w	lr, ip
 8100b5c:	fbb3 f0f7 	udiv	r0, r3, r7
 8100b60:	fb07 3610 	mls	r6, r7, r0, r3
 8100b64:	0c0b      	lsrs	r3, r1, #16
 8100b66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8100b6a:	fb00 f60e 	mul.w	r6, r0, lr
 8100b6e:	429e      	cmp	r6, r3
 8100b70:	fa04 f402 	lsl.w	r4, r4, r2
 8100b74:	d908      	bls.n	8100b88 <__udivmoddi4+0x260>
 8100b76:	eb1c 0303 	adds.w	r3, ip, r3
 8100b7a:	f100 38ff 	add.w	r8, r0, #4294967295
 8100b7e:	d22f      	bcs.n	8100be0 <__udivmoddi4+0x2b8>
 8100b80:	429e      	cmp	r6, r3
 8100b82:	d92d      	bls.n	8100be0 <__udivmoddi4+0x2b8>
 8100b84:	3802      	subs	r0, #2
 8100b86:	4463      	add	r3, ip
 8100b88:	1b9b      	subs	r3, r3, r6
 8100b8a:	b289      	uxth	r1, r1
 8100b8c:	fbb3 f6f7 	udiv	r6, r3, r7
 8100b90:	fb07 3316 	mls	r3, r7, r6, r3
 8100b94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100b98:	fb06 f30e 	mul.w	r3, r6, lr
 8100b9c:	428b      	cmp	r3, r1
 8100b9e:	d908      	bls.n	8100bb2 <__udivmoddi4+0x28a>
 8100ba0:	eb1c 0101 	adds.w	r1, ip, r1
 8100ba4:	f106 38ff 	add.w	r8, r6, #4294967295
 8100ba8:	d216      	bcs.n	8100bd8 <__udivmoddi4+0x2b0>
 8100baa:	428b      	cmp	r3, r1
 8100bac:	d914      	bls.n	8100bd8 <__udivmoddi4+0x2b0>
 8100bae:	3e02      	subs	r6, #2
 8100bb0:	4461      	add	r1, ip
 8100bb2:	1ac9      	subs	r1, r1, r3
 8100bb4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8100bb8:	e738      	b.n	8100a2c <__udivmoddi4+0x104>
 8100bba:	462e      	mov	r6, r5
 8100bbc:	4628      	mov	r0, r5
 8100bbe:	e705      	b.n	81009cc <__udivmoddi4+0xa4>
 8100bc0:	4606      	mov	r6, r0
 8100bc2:	e6e3      	b.n	810098c <__udivmoddi4+0x64>
 8100bc4:	4618      	mov	r0, r3
 8100bc6:	e6f8      	b.n	81009ba <__udivmoddi4+0x92>
 8100bc8:	454b      	cmp	r3, r9
 8100bca:	d2a9      	bcs.n	8100b20 <__udivmoddi4+0x1f8>
 8100bcc:	ebb9 0802 	subs.w	r8, r9, r2
 8100bd0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8100bd4:	3801      	subs	r0, #1
 8100bd6:	e7a3      	b.n	8100b20 <__udivmoddi4+0x1f8>
 8100bd8:	4646      	mov	r6, r8
 8100bda:	e7ea      	b.n	8100bb2 <__udivmoddi4+0x28a>
 8100bdc:	4620      	mov	r0, r4
 8100bde:	e794      	b.n	8100b0a <__udivmoddi4+0x1e2>
 8100be0:	4640      	mov	r0, r8
 8100be2:	e7d1      	b.n	8100b88 <__udivmoddi4+0x260>
 8100be4:	46d0      	mov	r8, sl
 8100be6:	e77b      	b.n	8100ae0 <__udivmoddi4+0x1b8>
 8100be8:	3b02      	subs	r3, #2
 8100bea:	4461      	add	r1, ip
 8100bec:	e732      	b.n	8100a54 <__udivmoddi4+0x12c>
 8100bee:	4630      	mov	r0, r6
 8100bf0:	e709      	b.n	8100a06 <__udivmoddi4+0xde>
 8100bf2:	4464      	add	r4, ip
 8100bf4:	3802      	subs	r0, #2
 8100bf6:	e742      	b.n	8100a7e <__udivmoddi4+0x156>

08100bf8 <__aeabi_idiv0>:
 8100bf8:	4770      	bx	lr
 8100bfa:	bf00      	nop

08100bfc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100bfc:	b480      	push	{r7}
 8100bfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100c00:	4b09      	ldr	r3, [pc, #36]	; (8100c28 <SystemInit+0x2c>)
 8100c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8100c06:	4a08      	ldr	r2, [pc, #32]	; (8100c28 <SystemInit+0x2c>)
 8100c08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8100c0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100c10:	4b05      	ldr	r3, [pc, #20]	; (8100c28 <SystemInit+0x2c>)
 8100c12:	691b      	ldr	r3, [r3, #16]
 8100c14:	4a04      	ldr	r2, [pc, #16]	; (8100c28 <SystemInit+0x2c>)
 8100c16:	f043 0310 	orr.w	r3, r3, #16
 8100c1a:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8100c1c:	bf00      	nop
 8100c1e:	46bd      	mov	sp, r7
 8100c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c24:	4770      	bx	lr
 8100c26:	bf00      	nop
 8100c28:	e000ed00 	.word	0xe000ed00

08100c2c <start_PWM>:
#include "level_2/init_CM4.h"


void start_PWM(void)
/* start_PWM: Function which initialises the PWM TIMERs 2,13,14. */
{
 8100c2c:	b580      	push	{r7, lr}
 8100c2e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8100c30:	2100      	movs	r1, #0
 8100c32:	4808      	ldr	r0, [pc, #32]	; (8100c54 <start_PWM+0x28>)
 8100c34:	f006 fb32 	bl	810729c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8100c38:	2100      	movs	r1, #0
 8100c3a:	4807      	ldr	r0, [pc, #28]	; (8100c58 <start_PWM+0x2c>)
 8100c3c:	f006 fb2e 	bl	810729c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8100c40:	2108      	movs	r1, #8
 8100c42:	4806      	ldr	r0, [pc, #24]	; (8100c5c <start_PWM+0x30>)
 8100c44:	f006 fb2a 	bl	810729c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8100c48:	210c      	movs	r1, #12
 8100c4a:	4804      	ldr	r0, [pc, #16]	; (8100c5c <start_PWM+0x30>)
 8100c4c:	f006 fb26 	bl	810729c <HAL_TIM_PWM_Start>
}
 8100c50:	bf00      	nop
 8100c52:	bd80      	pop	{r7, pc}
 8100c54:	10000210 	.word	0x10000210
 8100c58:	1000025c 	.word	0x1000025c
 8100c5c:	1000012c 	.word	0x1000012c

08100c60 <init_Movement>:

void init_Movement(void)
/* start_Movement: Function which initialises the motors and servos */
{
 8100c60:	b580      	push	{r7, lr}
 8100c62:	af00      	add	r7, sp, #0
	initMotors();
 8100c64:	f000 f82c 	bl	8100cc0 <initMotors>
	set_Enable_Power();
 8100c68:	f001 f8b0 	bl	8101dcc <set_Enable_Power>
	start_PWM();
 8100c6c:	f7ff ffde 	bl	8100c2c <start_PWM>
}
 8100c70:	bf00      	nop
 8100c72:	bd80      	pop	{r7, pc}

08100c74 <init_MX_init>:

void init_MX_init(void)
/* start_MX_init: Function which initialises the STM32H peripherals */
{
 8100c74:	b580      	push	{r7, lr}
 8100c76:	af00      	add	r7, sp, #0
	MX_ADC1_Init();
 8100c78:	f000 fd88 	bl	810178c <MX_ADC1_Init>
	MX_TIM2_Init();
 8100c7c:	f001 f8e0 	bl	8101e40 <MX_TIM2_Init>
	MX_TIM3_Init();
 8100c80:	f001 f942 	bl	8101f08 <MX_TIM3_Init>
	MX_TIM4_Init();
 8100c84:	f001 f996 	bl	8101fb4 <MX_TIM4_Init>
	MX_TIM13_Init();
 8100c88:	f001 f9ea 	bl	8102060 <MX_TIM13_Init>
	MX_TIM14_Init();
 8100c8c:	f001 fa36 	bl	81020fc <MX_TIM14_Init>
}
 8100c90:	bf00      	nop
 8100c92:	bd80      	pop	{r7, pc}

08100c94 <init_Start_Up>:
/* init_Start_Up: Function to initialise the whole system and set inital values to PWMs
 *	The microcontroller peripherals. The Motors and Servos.
 *
 *	Homes the servos. TODO: Home the motors
 */
{
 8100c94:	b580      	push	{r7, lr}
 8100c96:	af00      	add	r7, sp, #0
	init_MX_init();
 8100c98:	f7ff ffec 	bl	8100c74 <init_MX_init>
	init_Movement();
 8100c9c:	f7ff ffe0 	bl	8100c60 <init_Movement>

	HomeMotors(1, 1);
 8100ca0:	2101      	movs	r1, #1
 8100ca2:	2001      	movs	r0, #1
 8100ca4:	f000 f837 	bl	8100d16 <HomeMotors>

	set_Slide_Servo(SLIDE_CLOSED); 		// part of homing procedure
 8100ca8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8100cac:	f000 fb60 	bl	8101370 <set_Slide_Servo>
	set_Rotate_Servo(ROTATE_NEUTRAL); 	// part of homing procedure
 8100cb0:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8100cbc <init_Start_Up+0x28>
 8100cb4:	f000 fb26 	bl	8101304 <set_Rotate_Servo>
}
 8100cb8:	bf00      	nop
 8100cba:	bd80      	pop	{r7, pc}
 8100cbc:	40a9999a 	.word	0x40a9999a

08100cc0 <initMotors>:
 *      Author: Pascal
 */
#include "level_3/motor_master.h"

void initMotors()
{
 8100cc0:	b580      	push	{r7, lr}
 8100cc2:	af00      	add	r7, sp, #0
	initMotorX();
 8100cc4:	f000 f842 	bl	8100d4c <initMotorX>
	initMotorZ();
 8100cc8:	f000 f9ac 	bl	8101024 <initMotorZ>
}
 8100ccc:	bf00      	nop
 8100cce:	bd80      	pop	{r7, pc}

08100cd0 <move_to_X_and_Z>:

uint8_t move_to_X_and_Z(int16_t posX, int16_t posZ) //MoveToPos
{
 8100cd0:	b580      	push	{r7, lr}
 8100cd2:	b082      	sub	sp, #8
 8100cd4:	af00      	add	r7, sp, #0
 8100cd6:	4603      	mov	r3, r0
 8100cd8:	460a      	mov	r2, r1
 8100cda:	80fb      	strh	r3, [r7, #6]
 8100cdc:	4613      	mov	r3, r2
 8100cde:	80bb      	strh	r3, [r7, #4]
	move_to_posX(posX);
 8100ce0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100ce4:	4618      	mov	r0, r3
 8100ce6:	f7ff fc9d 	bl	8100624 <__aeabi_i2d>
 8100cea:	4602      	mov	r2, r0
 8100cec:	460b      	mov	r3, r1
 8100cee:	ec43 2b10 	vmov	d0, r2, r3
 8100cf2:	f000 f87f 	bl	8100df4 <move_to_posX>
	move_to_posZ(posZ);
 8100cf6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8100cfa:	4618      	mov	r0, r3
 8100cfc:	f7ff fc92 	bl	8100624 <__aeabi_i2d>
 8100d00:	4602      	mov	r2, r0
 8100d02:	460b      	mov	r3, r1
 8100d04:	ec43 2b10 	vmov	d0, r2, r3
 8100d08:	f000 f9e0 	bl	81010cc <move_to_posZ>
	return 1;
 8100d0c:	2301      	movs	r3, #1
}
 8100d0e:	4618      	mov	r0, r3
 8100d10:	3708      	adds	r7, #8
 8100d12:	46bd      	mov	sp, r7
 8100d14:	bd80      	pop	{r7, pc}

08100d16 <HomeMotors>:

uint8_t HomeMotors(uint8_t homeX, uint8_t homeZ)
{
 8100d16:	b580      	push	{r7, lr}
 8100d18:	b082      	sub	sp, #8
 8100d1a:	af00      	add	r7, sp, #0
 8100d1c:	4603      	mov	r3, r0
 8100d1e:	460a      	mov	r2, r1
 8100d20:	71fb      	strb	r3, [r7, #7]
 8100d22:	4613      	mov	r3, r2
 8100d24:	71bb      	strb	r3, [r7, #6]
	if (homeX)
 8100d26:	79fb      	ldrb	r3, [r7, #7]
 8100d28:	2b00      	cmp	r3, #0
 8100d2a:	d001      	beq.n	8100d30 <HomeMotors+0x1a>
	{
		homeMotorX();
 8100d2c:	f000 f820 	bl	8100d70 <homeMotorX>
	}
	HAL_Delay(1000);
 8100d30:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8100d34:	f001 fdd2 	bl	81028dc <HAL_Delay>
	if (homeZ)
 8100d38:	79bb      	ldrb	r3, [r7, #6]
 8100d3a:	2b00      	cmp	r3, #0
 8100d3c:	d001      	beq.n	8100d42 <HomeMotors+0x2c>
	{
		homeMotorZ();
 8100d3e:	f000 f983 	bl	8101048 <homeMotorZ>
	}
	return 1;
 8100d42:	2301      	movs	r3, #1
}
 8100d44:	4618      	mov	r0, r3
 8100d46:	3708      	adds	r7, #8
 8100d48:	46bd      	mov	sp, r7
 8100d4a:	bd80      	pop	{r7, pc}

08100d4c <initMotorX>:
uint8_t i_X = 0;
uint8_t once_X = 1;

void initMotorX()
/* Initialises the necessary timers for motor X */
{
 8100d4c:	b580      	push	{r7, lr}
 8100d4e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8100d50:	2108      	movs	r1, #8
 8100d52:	4804      	ldr	r0, [pc, #16]	; (8100d64 <initMotorX+0x18>)
 8100d54:	f006 faa2 	bl	810729c <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8100d58:	213c      	movs	r1, #60	; 0x3c
 8100d5a:	4803      	ldr	r0, [pc, #12]	; (8100d68 <initMotorX+0x1c>)
 8100d5c:	f006 fc52 	bl	8107604 <HAL_TIM_Encoder_Start_IT>
}
 8100d60:	bf00      	nop
 8100d62:	bd80      	pop	{r7, pc}
 8100d64:	1000012c 	.word	0x1000012c
 8100d68:	10000178 	.word	0x10000178
 8100d6c:	00000000 	.word	0x00000000

08100d70 <homeMotorX>:

uint8_t homeMotorX()
/* homeMotorX: Moves the motor to the home position */
{
 8100d70:	b580      	push	{r7, lr}
 8100d72:	af00      	add	r7, sp, #0

	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, 140); 	// set PWM of motor
 8100d74:	4b1a      	ldr	r3, [pc, #104]	; (8100de0 <homeMotorX+0x70>)
 8100d76:	681b      	ldr	r3, [r3, #0]
 8100d78:	228c      	movs	r2, #140	; 0x8c
 8100d7a:	63da      	str	r2, [r3, #60]	; 0x3c

	set_Direction_X(); 									// counter-clockwise  | towards HOME
 8100d7c:	f000 ffc6 	bl	8101d0c <set_Direction_X>
	set_Ready_X(); 										// enables motor X
 8100d80:	f000 ffdc 	bl	8101d3c <set_Ready_X>

	while (!get_Homing_X())
 8100d84:	bf00      	nop
 8100d86:	f001 f839 	bl	8101dfc <get_Homing_X>
 8100d8a:	4603      	mov	r3, r0
 8100d8c:	2b00      	cmp	r3, #0
 8100d8e:	d0fa      	beq.n	8100d86 <homeMotorX+0x16>
	{

	}
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, 0); 	// set PWM of motor
 8100d90:	4b13      	ldr	r3, [pc, #76]	; (8100de0 <homeMotorX+0x70>)
 8100d92:	681b      	ldr	r3, [r3, #0]
 8100d94:	2200      	movs	r2, #0
 8100d96:	63da      	str	r2, [r3, #60]	; 0x3c
	reset_Ready_X(); 									// disables motor
 8100d98:	f000 ffdc 	bl	8101d54 <reset_Ready_X>
	HAL_Delay(1000);
 8100d9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8100da0:	f001 fd9c 	bl	81028dc <HAL_Delay>
	/* Initialise variables */
	position_mm_X = 0.0;
 8100da4:	490f      	ldr	r1, [pc, #60]	; (8100de4 <homeMotorX+0x74>)
 8100da6:	f04f 0200 	mov.w	r2, #0
 8100daa:	f04f 0300 	mov.w	r3, #0
 8100dae:	e9c1 2300 	strd	r2, r3, [r1]
	counterX = 0;
 8100db2:	4b0d      	ldr	r3, [pc, #52]	; (8100de8 <homeMotorX+0x78>)
 8100db4:	2200      	movs	r2, #0
 8100db6:	601a      	str	r2, [r3, #0]
	i_X = 0;
 8100db8:	4b0c      	ldr	r3, [pc, #48]	; (8100dec <homeMotorX+0x7c>)
 8100dba:	2200      	movs	r2, #0
 8100dbc:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim3, 0); 					// reset timer
 8100dbe:	4b0c      	ldr	r3, [pc, #48]	; (8100df0 <homeMotorX+0x80>)
 8100dc0:	681b      	ldr	r3, [r3, #0]
 8100dc2:	2200      	movs	r2, #0
 8100dc4:	625a      	str	r2, [r3, #36]	; 0x24
	move_to_posX(5); 									// move away from home position (prev val 10)
 8100dc6:	ed9f 0b04 	vldr	d0, [pc, #16]	; 8100dd8 <homeMotorX+0x68>
 8100dca:	f000 f813 	bl	8100df4 <move_to_posX>
	return 1;
 8100dce:	2301      	movs	r3, #1
}
 8100dd0:	4618      	mov	r0, r3
 8100dd2:	bd80      	pop	{r7, pc}
 8100dd4:	f3af 8000 	nop.w
 8100dd8:	00000000 	.word	0x00000000
 8100ddc:	40140000 	.word	0x40140000
 8100de0:	1000012c 	.word	0x1000012c
 8100de4:	10000098 	.word	0x10000098
 8100de8:	10000094 	.word	0x10000094
 8100dec:	100000a0 	.word	0x100000a0
 8100df0:	10000178 	.word	0x10000178

08100df4 <move_to_posX>:
/* move_to_posX: Moves the motor to a position X cm away from the home position
 *
 * @param posX: Centimetres away from the home position
 *  RANGE posX:  TODO: Determine it
 */
{
 8100df4:	b580      	push	{r7, lr}
 8100df6:	b08e      	sub	sp, #56	; 0x38
 8100df8:	af02      	add	r7, sp, #8
 8100dfa:	ed87 0b00 	vstr	d0, [r7]
	counterX = __HAL_TIM_GET_COUNTER(&htim3);					// get timer value
 8100dfe:	4b81      	ldr	r3, [pc, #516]	; (8101004 <move_to_posX+0x210>)
 8100e00:	681b      	ldr	r3, [r3, #0]
 8100e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8100e04:	4a80      	ldr	r2, [pc, #512]	; (8101008 <move_to_posX+0x214>)
 8100e06:	6013      	str	r3, [r2, #0]
	position_mm_X = (double) ((counterX / 3855) + (i_X * 17)); 	// get position
 8100e08:	4b7f      	ldr	r3, [pc, #508]	; (8101008 <move_to_posX+0x214>)
 8100e0a:	681b      	ldr	r3, [r3, #0]
 8100e0c:	4a7f      	ldr	r2, [pc, #508]	; (810100c <move_to_posX+0x218>)
 8100e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8100e12:	0ada      	lsrs	r2, r3, #11
 8100e14:	4b7e      	ldr	r3, [pc, #504]	; (8101010 <move_to_posX+0x21c>)
 8100e16:	781b      	ldrb	r3, [r3, #0]
 8100e18:	4619      	mov	r1, r3
 8100e1a:	460b      	mov	r3, r1
 8100e1c:	011b      	lsls	r3, r3, #4
 8100e1e:	440b      	add	r3, r1
 8100e20:	4413      	add	r3, r2
 8100e22:	4618      	mov	r0, r3
 8100e24:	f7ff fbee 	bl	8100604 <__aeabi_ui2d>
 8100e28:	4602      	mov	r2, r0
 8100e2a:	460b      	mov	r3, r1
 8100e2c:	4979      	ldr	r1, [pc, #484]	; (8101014 <move_to_posX+0x220>)
 8100e2e:	e9c1 2300 	strd	r2, r3, [r1]
	double delta = posX - position_mm_X;						// calculate delta
 8100e32:	4b78      	ldr	r3, [pc, #480]	; (8101014 <move_to_posX+0x220>)
 8100e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8100e38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8100e3c:	f7ff faa4 	bl	8100388 <__aeabi_dsub>
 8100e40:	4602      	mov	r2, r0
 8100e42:	460b      	mov	r3, r1
 8100e44:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, 120); 			// adjust speed (prev val 140) 120 is a bit slow, but safe speed for not crashing during testing
 8100e48:	4b73      	ldr	r3, [pc, #460]	; (8101018 <move_to_posX+0x224>)
 8100e4a:	681b      	ldr	r3, [r3, #0]
 8100e4c:	2278      	movs	r2, #120	; 0x78
 8100e4e:	63da      	str	r2, [r3, #60]	; 0x3c

	set_Ready_X(); 												// enable motor
 8100e50:	f000 ff74 	bl	8101d3c <set_Ready_X>
	while (abs(delta) > 2)
 8100e54:	e0bf      	b.n	8100fd6 <move_to_posX+0x1e2>
	{
		if (delta > 0)
 8100e56:	f04f 0200 	mov.w	r2, #0
 8100e5a:	f04f 0300 	mov.w	r3, #0
 8100e5e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8100e62:	f7ff fcc7 	bl	81007f4 <__aeabi_dcmpgt>
 8100e66:	4603      	mov	r3, r0
 8100e68:	2b00      	cmp	r3, #0
 8100e6a:	d002      	beq.n	8100e72 <move_to_posX+0x7e>
			reset_Direction_X(); 								// clockwise | towards END
 8100e6c:	f000 ff5a 	bl	8101d24 <reset_Direction_X>
 8100e70:	e00d      	b.n	8100e8e <move_to_posX+0x9a>
		else if (delta < 0)
 8100e72:	f04f 0200 	mov.w	r2, #0
 8100e76:	f04f 0300 	mov.w	r3, #0
 8100e7a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8100e7e:	f7ff fc9b 	bl	81007b8 <__aeabi_dcmplt>
 8100e82:	4603      	mov	r3, r0
 8100e84:	2b00      	cmp	r3, #0
 8100e86:	d100      	bne.n	8100e8a <move_to_posX+0x96>
			set_Direction_X();  								// counter-clockwise | towards HOME
		else
			break;
 8100e88:	e0b0      	b.n	8100fec <move_to_posX+0x1f8>
			set_Direction_X();  								// counter-clockwise | towards HOME
 8100e8a:	f000 ff3f 	bl	8101d0c <set_Direction_X>

		counterX = __HAL_TIM_GET_COUNTER(&htim3);				// update counter
 8100e8e:	4b5d      	ldr	r3, [pc, #372]	; (8101004 <move_to_posX+0x210>)
 8100e90:	681b      	ldr	r3, [r3, #0]
 8100e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8100e94:	4a5c      	ldr	r2, [pc, #368]	; (8101008 <move_to_posX+0x214>)
 8100e96:	6013      	str	r3, [r2, #0]
		/* Some Magic */
		if (counterX > 61680 && delta > 0 && once_X)
 8100e98:	4b5b      	ldr	r3, [pc, #364]	; (8101008 <move_to_posX+0x214>)
 8100e9a:	681b      	ldr	r3, [r3, #0]
 8100e9c:	f24f 02f0 	movw	r2, #61680	; 0xf0f0
 8100ea0:	4293      	cmp	r3, r2
 8100ea2:	d912      	bls.n	8100eca <move_to_posX+0xd6>
 8100ea4:	f04f 0200 	mov.w	r2, #0
 8100ea8:	f04f 0300 	mov.w	r3, #0
 8100eac:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8100eb0:	f7ff fca0 	bl	81007f4 <__aeabi_dcmpgt>
 8100eb4:	4603      	mov	r3, r0
 8100eb6:	2b00      	cmp	r3, #0
 8100eb8:	d007      	beq.n	8100eca <move_to_posX+0xd6>
 8100eba:	4b58      	ldr	r3, [pc, #352]	; (810101c <move_to_posX+0x228>)
 8100ebc:	781b      	ldrb	r3, [r3, #0]
 8100ebe:	2b00      	cmp	r3, #0
 8100ec0:	d003      	beq.n	8100eca <move_to_posX+0xd6>
			once_X = 0;
 8100ec2:	4b56      	ldr	r3, [pc, #344]	; (810101c <move_to_posX+0x228>)
 8100ec4:	2200      	movs	r2, #0
 8100ec6:	701a      	strb	r2, [r3, #0]
 8100ec8:	e051      	b.n	8100f6e <move_to_posX+0x17a>
		else if (counterX < 3855 && delta > 0 && !once_X)
 8100eca:	4b4f      	ldr	r3, [pc, #316]	; (8101008 <move_to_posX+0x214>)
 8100ecc:	681b      	ldr	r3, [r3, #0]
 8100ece:	f640 720e 	movw	r2, #3854	; 0xf0e
 8100ed2:	4293      	cmp	r3, r2
 8100ed4:	d818      	bhi.n	8100f08 <move_to_posX+0x114>
 8100ed6:	f04f 0200 	mov.w	r2, #0
 8100eda:	f04f 0300 	mov.w	r3, #0
 8100ede:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8100ee2:	f7ff fc87 	bl	81007f4 <__aeabi_dcmpgt>
 8100ee6:	4603      	mov	r3, r0
 8100ee8:	2b00      	cmp	r3, #0
 8100eea:	d00d      	beq.n	8100f08 <move_to_posX+0x114>
 8100eec:	4b4b      	ldr	r3, [pc, #300]	; (810101c <move_to_posX+0x228>)
 8100eee:	781b      	ldrb	r3, [r3, #0]
 8100ef0:	2b00      	cmp	r3, #0
 8100ef2:	d109      	bne.n	8100f08 <move_to_posX+0x114>
			once_X = 1, i_X += 1;
 8100ef4:	4b49      	ldr	r3, [pc, #292]	; (810101c <move_to_posX+0x228>)
 8100ef6:	2201      	movs	r2, #1
 8100ef8:	701a      	strb	r2, [r3, #0]
 8100efa:	4b45      	ldr	r3, [pc, #276]	; (8101010 <move_to_posX+0x21c>)
 8100efc:	781b      	ldrb	r3, [r3, #0]
 8100efe:	3301      	adds	r3, #1
 8100f00:	b2da      	uxtb	r2, r3
 8100f02:	4b43      	ldr	r3, [pc, #268]	; (8101010 <move_to_posX+0x21c>)
 8100f04:	701a      	strb	r2, [r3, #0]
 8100f06:	e032      	b.n	8100f6e <move_to_posX+0x17a>
		else if (counterX < 3855 && delta < 0)
 8100f08:	4b3f      	ldr	r3, [pc, #252]	; (8101008 <move_to_posX+0x214>)
 8100f0a:	681b      	ldr	r3, [r3, #0]
 8100f0c:	f640 720e 	movw	r2, #3854	; 0xf0e
 8100f10:	4293      	cmp	r3, r2
 8100f12:	d80e      	bhi.n	8100f32 <move_to_posX+0x13e>
 8100f14:	f04f 0200 	mov.w	r2, #0
 8100f18:	f04f 0300 	mov.w	r3, #0
 8100f1c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8100f20:	f7ff fc4a 	bl	81007b8 <__aeabi_dcmplt>
 8100f24:	4603      	mov	r3, r0
 8100f26:	2b00      	cmp	r3, #0
 8100f28:	d003      	beq.n	8100f32 <move_to_posX+0x13e>
			once_X = 0;
 8100f2a:	4b3c      	ldr	r3, [pc, #240]	; (810101c <move_to_posX+0x228>)
 8100f2c:	2200      	movs	r2, #0
 8100f2e:	701a      	strb	r2, [r3, #0]
 8100f30:	e01d      	b.n	8100f6e <move_to_posX+0x17a>
		else if (counterX > 61680 && delta < 0 && !once_X)
 8100f32:	4b35      	ldr	r3, [pc, #212]	; (8101008 <move_to_posX+0x214>)
 8100f34:	681b      	ldr	r3, [r3, #0]
 8100f36:	f24f 02f0 	movw	r2, #61680	; 0xf0f0
 8100f3a:	4293      	cmp	r3, r2
 8100f3c:	d917      	bls.n	8100f6e <move_to_posX+0x17a>
 8100f3e:	f04f 0200 	mov.w	r2, #0
 8100f42:	f04f 0300 	mov.w	r3, #0
 8100f46:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8100f4a:	f7ff fc35 	bl	81007b8 <__aeabi_dcmplt>
 8100f4e:	4603      	mov	r3, r0
 8100f50:	2b00      	cmp	r3, #0
 8100f52:	d00c      	beq.n	8100f6e <move_to_posX+0x17a>
 8100f54:	4b31      	ldr	r3, [pc, #196]	; (810101c <move_to_posX+0x228>)
 8100f56:	781b      	ldrb	r3, [r3, #0]
 8100f58:	2b00      	cmp	r3, #0
 8100f5a:	d108      	bne.n	8100f6e <move_to_posX+0x17a>
			once_X = 1, i_X -= 1;
 8100f5c:	4b2f      	ldr	r3, [pc, #188]	; (810101c <move_to_posX+0x228>)
 8100f5e:	2201      	movs	r2, #1
 8100f60:	701a      	strb	r2, [r3, #0]
 8100f62:	4b2b      	ldr	r3, [pc, #172]	; (8101010 <move_to_posX+0x21c>)
 8100f64:	781b      	ldrb	r3, [r3, #0]
 8100f66:	3b01      	subs	r3, #1
 8100f68:	b2da      	uxtb	r2, r3
 8100f6a:	4b29      	ldr	r3, [pc, #164]	; (8101010 <move_to_posX+0x21c>)
 8100f6c:	701a      	strb	r2, [r3, #0]
		/* End of Magic */

		position_mm_X = (double) ((counterX / 3855) + (i_X * 17));	// update position
 8100f6e:	4b26      	ldr	r3, [pc, #152]	; (8101008 <move_to_posX+0x214>)
 8100f70:	681b      	ldr	r3, [r3, #0]
 8100f72:	4a26      	ldr	r2, [pc, #152]	; (810100c <move_to_posX+0x218>)
 8100f74:	fba2 2303 	umull	r2, r3, r2, r3
 8100f78:	0ada      	lsrs	r2, r3, #11
 8100f7a:	4b25      	ldr	r3, [pc, #148]	; (8101010 <move_to_posX+0x21c>)
 8100f7c:	781b      	ldrb	r3, [r3, #0]
 8100f7e:	4619      	mov	r1, r3
 8100f80:	460b      	mov	r3, r1
 8100f82:	011b      	lsls	r3, r3, #4
 8100f84:	440b      	add	r3, r1
 8100f86:	4413      	add	r3, r2
 8100f88:	4618      	mov	r0, r3
 8100f8a:	f7ff fb3b 	bl	8100604 <__aeabi_ui2d>
 8100f8e:	4602      	mov	r2, r0
 8100f90:	460b      	mov	r3, r1
 8100f92:	4920      	ldr	r1, [pc, #128]	; (8101014 <move_to_posX+0x220>)
 8100f94:	e9c1 2300 	strd	r2, r3, [r1]
		delta = posX - position_mm_X;								// update delta
 8100f98:	4b1e      	ldr	r3, [pc, #120]	; (8101014 <move_to_posX+0x220>)
 8100f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8100f9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8100fa2:	f7ff f9f1 	bl	8100388 <__aeabi_dsub>
 8100fa6:	4602      	mov	r2, r0
 8100fa8:	460b      	mov	r3, r1
 8100faa:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

		/* ideally this should be a function */
		uint8_t send[30];
		sprintf(send, "%ld \r\n %d \r\n", position_mm_X, i_X);
 8100fae:	4b19      	ldr	r3, [pc, #100]	; (8101014 <move_to_posX+0x220>)
 8100fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8100fb4:	4916      	ldr	r1, [pc, #88]	; (8101010 <move_to_posX+0x21c>)
 8100fb6:	7809      	ldrb	r1, [r1, #0]
 8100fb8:	f107 0008 	add.w	r0, r7, #8
 8100fbc:	9100      	str	r1, [sp, #0]
 8100fbe:	4918      	ldr	r1, [pc, #96]	; (8101020 <move_to_posX+0x22c>)
 8100fc0:	f008 fa38 	bl	8109434 <siprintf>
		ST_LINK_WRITE(send, sizeof(send));
 8100fc4:	f107 0308 	add.w	r3, r7, #8
 8100fc8:	211e      	movs	r1, #30
 8100fca:	4618      	mov	r0, r3
 8100fcc:	f001 fb94 	bl	81026f8 <ST_LINK_WRITE>
		HAL_Delay(50);
 8100fd0:	2032      	movs	r0, #50	; 0x32
 8100fd2:	f001 fc83 	bl	81028dc <HAL_Delay>
	while (abs(delta) > 2)
 8100fd6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8100fda:	f7ff fc15 	bl	8100808 <__aeabi_d2iz>
 8100fde:	4603      	mov	r3, r0
 8100fe0:	2b00      	cmp	r3, #0
 8100fe2:	bfb8      	it	lt
 8100fe4:	425b      	neglt	r3, r3
 8100fe6:	2b02      	cmp	r3, #2
 8100fe8:	f73f af35 	bgt.w	8100e56 <move_to_posX+0x62>
	}
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, 0);					// set PWM to 0
 8100fec:	4b0a      	ldr	r3, [pc, #40]	; (8101018 <move_to_posX+0x224>)
 8100fee:	681b      	ldr	r3, [r3, #0]
 8100ff0:	2200      	movs	r2, #0
 8100ff2:	63da      	str	r2, [r3, #60]	; 0x3c
//	HAL_GPIO_WritePin(Ready_X_GPIO_Port, Ready_X_Pin, GPIO_PIN_RESET);
	reset_Ready_X();
 8100ff4:	f000 feae 	bl	8101d54 <reset_Ready_X>
	return 1;
 8100ff8:	2301      	movs	r3, #1
}
 8100ffa:	4618      	mov	r0, r3
 8100ffc:	3730      	adds	r7, #48	; 0x30
 8100ffe:	46bd      	mov	sp, r7
 8101000:	bd80      	pop	{r7, pc}
 8101002:	bf00      	nop
 8101004:	10000178 	.word	0x10000178
 8101008:	10000094 	.word	0x10000094
 810100c:	88008801 	.word	0x88008801
 8101010:	100000a0 	.word	0x100000a0
 8101014:	10000098 	.word	0x10000098
 8101018:	1000012c 	.word	0x1000012c
 810101c:	10000008 	.word	0x10000008
 8101020:	08109d44 	.word	0x08109d44

08101024 <initMotorZ>:
uint8_t i_Z = 0;
uint8_t once_Z = 1;

void initMotorZ()
/* Initialises the necessary timers for motor Z */
{
 8101024:	b580      	push	{r7, lr}
 8101026:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8101028:	210c      	movs	r1, #12
 810102a:	4804      	ldr	r0, [pc, #16]	; (810103c <initMotorZ+0x18>)
 810102c:	f006 f936 	bl	810729c <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8101030:	213c      	movs	r1, #60	; 0x3c
 8101032:	4803      	ldr	r0, [pc, #12]	; (8101040 <initMotorZ+0x1c>)
 8101034:	f006 fae6 	bl	8107604 <HAL_TIM_Encoder_Start_IT>
}
 8101038:	bf00      	nop
 810103a:	bd80      	pop	{r7, pc}
 810103c:	1000012c 	.word	0x1000012c
 8101040:	100001c4 	.word	0x100001c4
 8101044:	00000000 	.word	0x00000000

08101048 <homeMotorZ>:

uint8_t homeMotorZ()
/* homeMotorZ: Moves the motor to the home position */
{
 8101048:	b580      	push	{r7, lr}
 810104a:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 130); 	// set PWM of motor
 810104c:	4b1a      	ldr	r3, [pc, #104]	; (81010b8 <homeMotorZ+0x70>)
 810104e:	681b      	ldr	r3, [r3, #0]
 8101050:	2282      	movs	r2, #130	; 0x82
 8101052:	641a      	str	r2, [r3, #64]	; 0x40

	set_Direction_Z(); 									// counter-clockwise | towards HOME
 8101054:	f000 fe8a 	bl	8101d6c <set_Direction_Z>
	set_Ready_Z(); 										// enable motor
 8101058:	f000 fea0 	bl	8101d9c <set_Ready_Z>


	while (!get_Homing_Z()) 							// wait until home-switch is hit
 810105c:	bf00      	nop
 810105e:	f000 fedf 	bl	8101e20 <get_Homing_Z>
 8101062:	4603      	mov	r3, r0
 8101064:	2b00      	cmp	r3, #0
 8101066:	d0fa      	beq.n	810105e <homeMotorZ+0x16>
	{

	}
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 0); 	// set PWM of motor
 8101068:	4b13      	ldr	r3, [pc, #76]	; (81010b8 <homeMotorZ+0x70>)
 810106a:	681b      	ldr	r3, [r3, #0]
 810106c:	2200      	movs	r2, #0
 810106e:	641a      	str	r2, [r3, #64]	; 0x40
	reset_Ready_Z(); 									//disable motor
 8101070:	f000 fea0 	bl	8101db4 <reset_Ready_Z>
	HAL_Delay(1000);
 8101074:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8101078:	f001 fc30 	bl	81028dc <HAL_Delay>
	/* Initialise variables */
	position_mm_Z = 0.0;
 810107c:	490f      	ldr	r1, [pc, #60]	; (81010bc <homeMotorZ+0x74>)
 810107e:	f04f 0200 	mov.w	r2, #0
 8101082:	f04f 0300 	mov.w	r3, #0
 8101086:	e9c1 2300 	strd	r2, r3, [r1]
	counterZ = 0;
 810108a:	4b0d      	ldr	r3, [pc, #52]	; (81010c0 <homeMotorZ+0x78>)
 810108c:	2200      	movs	r2, #0
 810108e:	601a      	str	r2, [r3, #0]
	i_Z = 0;
 8101090:	4b0c      	ldr	r3, [pc, #48]	; (81010c4 <homeMotorZ+0x7c>)
 8101092:	2200      	movs	r2, #0
 8101094:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim4, 0); 					// reset timer
 8101096:	4b0c      	ldr	r3, [pc, #48]	; (81010c8 <homeMotorZ+0x80>)
 8101098:	681b      	ldr	r3, [r3, #0]
 810109a:	2200      	movs	r2, #0
 810109c:	625a      	str	r2, [r3, #36]	; 0x24
	move_to_posZ(10); 									// move away from home position
 810109e:	ed9f 0b04 	vldr	d0, [pc, #16]	; 81010b0 <homeMotorZ+0x68>
 81010a2:	f000 f813 	bl	81010cc <move_to_posZ>
	return 1;
 81010a6:	2301      	movs	r3, #1
}
 81010a8:	4618      	mov	r0, r3
 81010aa:	bd80      	pop	{r7, pc}
 81010ac:	f3af 8000 	nop.w
 81010b0:	00000000 	.word	0x00000000
 81010b4:	40240000 	.word	0x40240000
 81010b8:	1000012c 	.word	0x1000012c
 81010bc:	100000a8 	.word	0x100000a8
 81010c0:	100000a4 	.word	0x100000a4
 81010c4:	100000b0 	.word	0x100000b0
 81010c8:	100001c4 	.word	0x100001c4

081010cc <move_to_posZ>:
/* move_to_posZ: Moves the motor to a position Z cm away from the home position
 *
 * @param posZ: Centimetres away from the home position
 *  RANGE posZ:  1 - 53 cm
 */
{
 81010cc:	b580      	push	{r7, lr}
 81010ce:	b08e      	sub	sp, #56	; 0x38
 81010d0:	af02      	add	r7, sp, #8
 81010d2:	ed87 0b00 	vstr	d0, [r7]
	counterZ = __HAL_TIM_GET_COUNTER(&htim4);					// get timer value
 81010d6:	4b83      	ldr	r3, [pc, #524]	; (81012e4 <move_to_posZ+0x218>)
 81010d8:	681b      	ldr	r3, [r3, #0]
 81010da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81010dc:	4a82      	ldr	r2, [pc, #520]	; (81012e8 <move_to_posZ+0x21c>)
 81010de:	6013      	str	r3, [r2, #0]
	position_mm_Z = (double) ((counterZ / 3855) + (i_Z * 17));	// get position
 81010e0:	4b81      	ldr	r3, [pc, #516]	; (81012e8 <move_to_posZ+0x21c>)
 81010e2:	681b      	ldr	r3, [r3, #0]
 81010e4:	4a81      	ldr	r2, [pc, #516]	; (81012ec <move_to_posZ+0x220>)
 81010e6:	fba2 2303 	umull	r2, r3, r2, r3
 81010ea:	0ada      	lsrs	r2, r3, #11
 81010ec:	4b80      	ldr	r3, [pc, #512]	; (81012f0 <move_to_posZ+0x224>)
 81010ee:	781b      	ldrb	r3, [r3, #0]
 81010f0:	4619      	mov	r1, r3
 81010f2:	460b      	mov	r3, r1
 81010f4:	011b      	lsls	r3, r3, #4
 81010f6:	440b      	add	r3, r1
 81010f8:	4413      	add	r3, r2
 81010fa:	4618      	mov	r0, r3
 81010fc:	f7ff fa82 	bl	8100604 <__aeabi_ui2d>
 8101100:	4602      	mov	r2, r0
 8101102:	460b      	mov	r3, r1
 8101104:	497b      	ldr	r1, [pc, #492]	; (81012f4 <move_to_posZ+0x228>)
 8101106:	e9c1 2300 	strd	r2, r3, [r1]
	double delta = posZ - position_mm_Z;						// calculate delta
 810110a:	4b7a      	ldr	r3, [pc, #488]	; (81012f4 <move_to_posZ+0x228>)
 810110c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101110:	e9d7 0100 	ldrd	r0, r1, [r7]
 8101114:	f7ff f938 	bl	8100388 <__aeabi_dsub>
 8101118:	4602      	mov	r2, r0
 810111a:	460b      	mov	r3, r1
 810111c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	set_Ready_Z(); 												// enable motor
 8101120:	f000 fe3c 	bl	8101d9c <set_Ready_Z>
	while (abs(delta) > 2)										// desired accuracy in cm?
 8101124:	e0c8      	b.n	81012b8 <move_to_posZ+0x1ec>
	{
		if (delta > 0)
 8101126:	f04f 0200 	mov.w	r2, #0
 810112a:	f04f 0300 	mov.w	r3, #0
 810112e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8101132:	f7ff fb5f 	bl	81007f4 <__aeabi_dcmpgt>
 8101136:	4603      	mov	r3, r0
 8101138:	2b00      	cmp	r3, #0
 810113a:	d007      	beq.n	810114c <move_to_posZ+0x80>
		{
			__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 340);	// adjust speed (prev val 340)
 810113c:	4b6e      	ldr	r3, [pc, #440]	; (81012f8 <move_to_posZ+0x22c>)
 810113e:	681b      	ldr	r3, [r3, #0]
 8101140:	f44f 72aa 	mov.w	r2, #340	; 0x154
 8101144:	641a      	str	r2, [r3, #64]	; 0x40
			reset_Direction_Z(); 								// clockwise | towards END/up
 8101146:	f000 fe1d 	bl	8101d84 <reset_Direction_Z>
 810114a:	e011      	b.n	8101170 <move_to_posZ+0xa4>
		}
		else if (delta < 0)
 810114c:	f04f 0200 	mov.w	r2, #0
 8101150:	f04f 0300 	mov.w	r3, #0
 8101154:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8101158:	f7ff fb2e 	bl	81007b8 <__aeabi_dcmplt>
 810115c:	4603      	mov	r3, r0
 810115e:	2b00      	cmp	r3, #0
 8101160:	d100      	bne.n	8101164 <move_to_posZ+0x98>
		{
			__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 100); 	// adjust speed (prev val 120)
			set_Direction_Z(); 									// counter-clockwise | towards HOME/down
		}
		else
			break;
 8101162:	e0b4      	b.n	81012ce <move_to_posZ+0x202>
			__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 100); 	// adjust speed (prev val 120)
 8101164:	4b64      	ldr	r3, [pc, #400]	; (81012f8 <move_to_posZ+0x22c>)
 8101166:	681b      	ldr	r3, [r3, #0]
 8101168:	2264      	movs	r2, #100	; 0x64
 810116a:	641a      	str	r2, [r3, #64]	; 0x40
			set_Direction_Z(); 									// counter-clockwise | towards HOME/down
 810116c:	f000 fdfe 	bl	8101d6c <set_Direction_Z>

		counterZ = __HAL_TIM_GET_COUNTER(&htim4);				// update counter
 8101170:	4b5c      	ldr	r3, [pc, #368]	; (81012e4 <move_to_posZ+0x218>)
 8101172:	681b      	ldr	r3, [r3, #0]
 8101174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8101176:	4a5c      	ldr	r2, [pc, #368]	; (81012e8 <move_to_posZ+0x21c>)
 8101178:	6013      	str	r3, [r2, #0]
		/* Some Magic */
		if (counterZ > 61680 && delta > 0 && once_Z)
 810117a:	4b5b      	ldr	r3, [pc, #364]	; (81012e8 <move_to_posZ+0x21c>)
 810117c:	681b      	ldr	r3, [r3, #0]
 810117e:	f24f 02f0 	movw	r2, #61680	; 0xf0f0
 8101182:	4293      	cmp	r3, r2
 8101184:	d912      	bls.n	81011ac <move_to_posZ+0xe0>
 8101186:	f04f 0200 	mov.w	r2, #0
 810118a:	f04f 0300 	mov.w	r3, #0
 810118e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8101192:	f7ff fb2f 	bl	81007f4 <__aeabi_dcmpgt>
 8101196:	4603      	mov	r3, r0
 8101198:	2b00      	cmp	r3, #0
 810119a:	d007      	beq.n	81011ac <move_to_posZ+0xe0>
 810119c:	4b57      	ldr	r3, [pc, #348]	; (81012fc <move_to_posZ+0x230>)
 810119e:	781b      	ldrb	r3, [r3, #0]
 81011a0:	2b00      	cmp	r3, #0
 81011a2:	d003      	beq.n	81011ac <move_to_posZ+0xe0>
			once_Z = 0;
 81011a4:	4b55      	ldr	r3, [pc, #340]	; (81012fc <move_to_posZ+0x230>)
 81011a6:	2200      	movs	r2, #0
 81011a8:	701a      	strb	r2, [r3, #0]
 81011aa:	e051      	b.n	8101250 <move_to_posZ+0x184>
		else if (counterZ < 3855 && delta > 0 && !once_Z)
 81011ac:	4b4e      	ldr	r3, [pc, #312]	; (81012e8 <move_to_posZ+0x21c>)
 81011ae:	681b      	ldr	r3, [r3, #0]
 81011b0:	f640 720e 	movw	r2, #3854	; 0xf0e
 81011b4:	4293      	cmp	r3, r2
 81011b6:	d818      	bhi.n	81011ea <move_to_posZ+0x11e>
 81011b8:	f04f 0200 	mov.w	r2, #0
 81011bc:	f04f 0300 	mov.w	r3, #0
 81011c0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 81011c4:	f7ff fb16 	bl	81007f4 <__aeabi_dcmpgt>
 81011c8:	4603      	mov	r3, r0
 81011ca:	2b00      	cmp	r3, #0
 81011cc:	d00d      	beq.n	81011ea <move_to_posZ+0x11e>
 81011ce:	4b4b      	ldr	r3, [pc, #300]	; (81012fc <move_to_posZ+0x230>)
 81011d0:	781b      	ldrb	r3, [r3, #0]
 81011d2:	2b00      	cmp	r3, #0
 81011d4:	d109      	bne.n	81011ea <move_to_posZ+0x11e>
			once_Z = 1, i_Z += 1;
 81011d6:	4b49      	ldr	r3, [pc, #292]	; (81012fc <move_to_posZ+0x230>)
 81011d8:	2201      	movs	r2, #1
 81011da:	701a      	strb	r2, [r3, #0]
 81011dc:	4b44      	ldr	r3, [pc, #272]	; (81012f0 <move_to_posZ+0x224>)
 81011de:	781b      	ldrb	r3, [r3, #0]
 81011e0:	3301      	adds	r3, #1
 81011e2:	b2da      	uxtb	r2, r3
 81011e4:	4b42      	ldr	r3, [pc, #264]	; (81012f0 <move_to_posZ+0x224>)
 81011e6:	701a      	strb	r2, [r3, #0]
 81011e8:	e032      	b.n	8101250 <move_to_posZ+0x184>
		else if (counterZ < 3855 && delta < 0)
 81011ea:	4b3f      	ldr	r3, [pc, #252]	; (81012e8 <move_to_posZ+0x21c>)
 81011ec:	681b      	ldr	r3, [r3, #0]
 81011ee:	f640 720e 	movw	r2, #3854	; 0xf0e
 81011f2:	4293      	cmp	r3, r2
 81011f4:	d80e      	bhi.n	8101214 <move_to_posZ+0x148>
 81011f6:	f04f 0200 	mov.w	r2, #0
 81011fa:	f04f 0300 	mov.w	r3, #0
 81011fe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8101202:	f7ff fad9 	bl	81007b8 <__aeabi_dcmplt>
 8101206:	4603      	mov	r3, r0
 8101208:	2b00      	cmp	r3, #0
 810120a:	d003      	beq.n	8101214 <move_to_posZ+0x148>
			once_Z = 0;
 810120c:	4b3b      	ldr	r3, [pc, #236]	; (81012fc <move_to_posZ+0x230>)
 810120e:	2200      	movs	r2, #0
 8101210:	701a      	strb	r2, [r3, #0]
 8101212:	e01d      	b.n	8101250 <move_to_posZ+0x184>
		else if (counterZ > 61680 && delta < 0 && !once_Z)
 8101214:	4b34      	ldr	r3, [pc, #208]	; (81012e8 <move_to_posZ+0x21c>)
 8101216:	681b      	ldr	r3, [r3, #0]
 8101218:	f24f 02f0 	movw	r2, #61680	; 0xf0f0
 810121c:	4293      	cmp	r3, r2
 810121e:	d917      	bls.n	8101250 <move_to_posZ+0x184>
 8101220:	f04f 0200 	mov.w	r2, #0
 8101224:	f04f 0300 	mov.w	r3, #0
 8101228:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 810122c:	f7ff fac4 	bl	81007b8 <__aeabi_dcmplt>
 8101230:	4603      	mov	r3, r0
 8101232:	2b00      	cmp	r3, #0
 8101234:	d00c      	beq.n	8101250 <move_to_posZ+0x184>
 8101236:	4b31      	ldr	r3, [pc, #196]	; (81012fc <move_to_posZ+0x230>)
 8101238:	781b      	ldrb	r3, [r3, #0]
 810123a:	2b00      	cmp	r3, #0
 810123c:	d108      	bne.n	8101250 <move_to_posZ+0x184>
			once_Z = 1, i_Z -= 1;
 810123e:	4b2f      	ldr	r3, [pc, #188]	; (81012fc <move_to_posZ+0x230>)
 8101240:	2201      	movs	r2, #1
 8101242:	701a      	strb	r2, [r3, #0]
 8101244:	4b2a      	ldr	r3, [pc, #168]	; (81012f0 <move_to_posZ+0x224>)
 8101246:	781b      	ldrb	r3, [r3, #0]
 8101248:	3b01      	subs	r3, #1
 810124a:	b2da      	uxtb	r2, r3
 810124c:	4b28      	ldr	r3, [pc, #160]	; (81012f0 <move_to_posZ+0x224>)
 810124e:	701a      	strb	r2, [r3, #0]
		/* End of Magic */

		position_mm_Z = (double) ((counterZ / 3855) + (i_Z * 17));  // update position
 8101250:	4b25      	ldr	r3, [pc, #148]	; (81012e8 <move_to_posZ+0x21c>)
 8101252:	681b      	ldr	r3, [r3, #0]
 8101254:	4a25      	ldr	r2, [pc, #148]	; (81012ec <move_to_posZ+0x220>)
 8101256:	fba2 2303 	umull	r2, r3, r2, r3
 810125a:	0ada      	lsrs	r2, r3, #11
 810125c:	4b24      	ldr	r3, [pc, #144]	; (81012f0 <move_to_posZ+0x224>)
 810125e:	781b      	ldrb	r3, [r3, #0]
 8101260:	4619      	mov	r1, r3
 8101262:	460b      	mov	r3, r1
 8101264:	011b      	lsls	r3, r3, #4
 8101266:	440b      	add	r3, r1
 8101268:	4413      	add	r3, r2
 810126a:	4618      	mov	r0, r3
 810126c:	f7ff f9ca 	bl	8100604 <__aeabi_ui2d>
 8101270:	4602      	mov	r2, r0
 8101272:	460b      	mov	r3, r1
 8101274:	491f      	ldr	r1, [pc, #124]	; (81012f4 <move_to_posZ+0x228>)
 8101276:	e9c1 2300 	strd	r2, r3, [r1]
		delta = posZ - position_mm_Z;								// update delta
 810127a:	4b1e      	ldr	r3, [pc, #120]	; (81012f4 <move_to_posZ+0x228>)
 810127c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101280:	e9d7 0100 	ldrd	r0, r1, [r7]
 8101284:	f7ff f880 	bl	8100388 <__aeabi_dsub>
 8101288:	4602      	mov	r2, r0
 810128a:	460b      	mov	r3, r1
 810128c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

		/* ideally this should be a function */
		uint8_t send[30];
		sprintf(send, "%f \r\n %u \r\n", position_mm_Z, i_Z);
 8101290:	4b18      	ldr	r3, [pc, #96]	; (81012f4 <move_to_posZ+0x228>)
 8101292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101296:	4916      	ldr	r1, [pc, #88]	; (81012f0 <move_to_posZ+0x224>)
 8101298:	7809      	ldrb	r1, [r1, #0]
 810129a:	f107 0008 	add.w	r0, r7, #8
 810129e:	9100      	str	r1, [sp, #0]
 81012a0:	4917      	ldr	r1, [pc, #92]	; (8101300 <move_to_posZ+0x234>)
 81012a2:	f008 f8c7 	bl	8109434 <siprintf>
		ST_LINK_WRITE(send, sizeof(send));
 81012a6:	f107 0308 	add.w	r3, r7, #8
 81012aa:	211e      	movs	r1, #30
 81012ac:	4618      	mov	r0, r3
 81012ae:	f001 fa23 	bl	81026f8 <ST_LINK_WRITE>
		HAL_Delay(50);
 81012b2:	2032      	movs	r0, #50	; 0x32
 81012b4:	f001 fb12 	bl	81028dc <HAL_Delay>
	while (abs(delta) > 2)										// desired accuracy in cm?
 81012b8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 81012bc:	f7ff faa4 	bl	8100808 <__aeabi_d2iz>
 81012c0:	4603      	mov	r3, r0
 81012c2:	2b00      	cmp	r3, #0
 81012c4:	bfb8      	it	lt
 81012c6:	425b      	neglt	r3, r3
 81012c8:	2b02      	cmp	r3, #2
 81012ca:	f73f af2c 	bgt.w	8101126 <move_to_posZ+0x5a>
	}
	reset_Direction_Z();
 81012ce:	f000 fd59 	bl	8101d84 <reset_Direction_Z>
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 200); // must be large enough for the motor to NOT drop
 81012d2:	4b09      	ldr	r3, [pc, #36]	; (81012f8 <move_to_posZ+0x22c>)
 81012d4:	681b      	ldr	r3, [r3, #0]
 81012d6:	22c8      	movs	r2, #200	; 0xc8
 81012d8:	641a      	str	r2, [r3, #64]	; 0x40
	return 1;
 81012da:	2301      	movs	r3, #1
}
 81012dc:	4618      	mov	r0, r3
 81012de:	3730      	adds	r7, #48	; 0x30
 81012e0:	46bd      	mov	sp, r7
 81012e2:	bd80      	pop	{r7, pc}
 81012e4:	100001c4 	.word	0x100001c4
 81012e8:	100000a4 	.word	0x100000a4
 81012ec:	88008801 	.word	0x88008801
 81012f0:	100000b0 	.word	0x100000b0
 81012f4:	100000a8 	.word	0x100000a8
 81012f8:	1000012c 	.word	0x1000012c
 81012fc:	10000009 	.word	0x10000009
 8101300:	08109d54 	.word	0x08109d54

08101304 <set_Rotate_Servo>:
/* set_Rotate_Servo: Sets the angle of the servo controlling the end-effector rotator
 *
 * @param angle: Angle of rotation in degrees
 * Acceptable values between 1 - 23 degrees
 */
{
 8101304:	b480      	push	{r7}
 8101306:	b083      	sub	sp, #12
 8101308:	af00      	add	r7, sp, #0
 810130a:	ed87 0a01 	vstr	s0, [r7, #4]
	t_pulse_rotate = 10 * ((uint32_t) angle) + CONTROL_PULSE_MIN; 	// from data sheet of Parallax Standard Servo
 810130e:	edd7 7a01 	vldr	s15, [r7, #4]
 8101312:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101316:	ee17 2a90 	vmov	r2, s15
 810131a:	4613      	mov	r3, r2
 810131c:	009b      	lsls	r3, r3, #2
 810131e:	4413      	add	r3, r2
 8101320:	005b      	lsls	r3, r3, #1
 8101322:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 8101326:	4a0d      	ldr	r2, [pc, #52]	; (810135c <set_Rotate_Servo+0x58>)
 8101328:	6013      	str	r3, [r2, #0]
	CCR_value_rotate = (t_pulse_rotate - CONTROL_PULSE_MIN)
			* (TIMER_COUNTER_PERIOD) / (CONTROL_PULSE_RANGE); 		// mapping the values of us to the range of Timer Counter
 810132a:	4b0c      	ldr	r3, [pc, #48]	; (810135c <set_Rotate_Servo+0x58>)
 810132c:	681b      	ldr	r3, [r3, #0]
 810132e:	f64e 2260 	movw	r2, #60000	; 0xea60
 8101332:	fb03 f202 	mul.w	r2, r3, r2
 8101336:	4b0a      	ldr	r3, [pc, #40]	; (8101360 <set_Rotate_Servo+0x5c>)
 8101338:	4413      	add	r3, r2
 810133a:	4a0a      	ldr	r2, [pc, #40]	; (8101364 <set_Rotate_Servo+0x60>)
 810133c:	fba2 2303 	umull	r2, r3, r2, r3
 8101340:	0a9b      	lsrs	r3, r3, #10
	CCR_value_rotate = (t_pulse_rotate - CONTROL_PULSE_MIN)
 8101342:	4a09      	ldr	r2, [pc, #36]	; (8101368 <set_Rotate_Servo+0x64>)
 8101344:	6013      	str	r3, [r2, #0]
	TIM13->CCR1 = CCR_value_rotate; 								// applying value to TIM
 8101346:	4a09      	ldr	r2, [pc, #36]	; (810136c <set_Rotate_Servo+0x68>)
 8101348:	4b07      	ldr	r3, [pc, #28]	; (8101368 <set_Rotate_Servo+0x64>)
 810134a:	681b      	ldr	r3, [r3, #0]
 810134c:	6353      	str	r3, [r2, #52]	; 0x34
}
 810134e:	bf00      	nop
 8101350:	370c      	adds	r7, #12
 8101352:	46bd      	mov	sp, r7
 8101354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101358:	4770      	bx	lr
 810135a:	bf00      	nop
 810135c:	100000b4 	.word	0x100000b4
 8101360:	fdc85f80 	.word	0xfdc85f80
 8101364:	91a2b3c5 	.word	0x91a2b3c5
 8101368:	100000bc 	.word	0x100000bc
 810136c:	40001c00 	.word	0x40001c00

08101370 <set_Slide_Servo>:
/* set_Slide_Servo: Sets the angle of the servo controlling the board opening slider
 *
 * @param angle: Angle of rotation in degrees
 * Acceptable values between 1 - 25 degrees
 */
{
 8101370:	b480      	push	{r7}
 8101372:	b083      	sub	sp, #12
 8101374:	af00      	add	r7, sp, #0
 8101376:	ed87 0a01 	vstr	s0, [r7, #4]
	t_pulse_slide = 10 * ((uint32_t) angle) + CONTROL_PULSE_MIN; 	// from data sheet of Parallax Standard Servo
 810137a:	edd7 7a01 	vldr	s15, [r7, #4]
 810137e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101382:	ee17 2a90 	vmov	r2, s15
 8101386:	4613      	mov	r3, r2
 8101388:	009b      	lsls	r3, r3, #2
 810138a:	4413      	add	r3, r2
 810138c:	005b      	lsls	r3, r3, #1
 810138e:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 8101392:	4a0d      	ldr	r2, [pc, #52]	; (81013c8 <set_Slide_Servo+0x58>)
 8101394:	6013      	str	r3, [r2, #0]
	CCR_value_slide = (t_pulse_slide - CONTROL_PULSE_MIN)
			* (TIMER_COUNTER_PERIOD) / (CONTROL_PULSE_RANGE); 		// mapping the values of us to the range of Timer Counter
 8101396:	4b0c      	ldr	r3, [pc, #48]	; (81013c8 <set_Slide_Servo+0x58>)
 8101398:	681b      	ldr	r3, [r3, #0]
 810139a:	f64e 2260 	movw	r2, #60000	; 0xea60
 810139e:	fb03 f202 	mul.w	r2, r3, r2
 81013a2:	4b0a      	ldr	r3, [pc, #40]	; (81013cc <set_Slide_Servo+0x5c>)
 81013a4:	4413      	add	r3, r2
 81013a6:	4a0a      	ldr	r2, [pc, #40]	; (81013d0 <set_Slide_Servo+0x60>)
 81013a8:	fba2 2303 	umull	r2, r3, r2, r3
 81013ac:	0a9b      	lsrs	r3, r3, #10
	CCR_value_slide = (t_pulse_slide - CONTROL_PULSE_MIN)
 81013ae:	4a09      	ldr	r2, [pc, #36]	; (81013d4 <set_Slide_Servo+0x64>)
 81013b0:	6013      	str	r3, [r2, #0]
	TIM14->CCR1 = CCR_value_slide; 									// applying value to TIM
 81013b2:	4a09      	ldr	r2, [pc, #36]	; (81013d8 <set_Slide_Servo+0x68>)
 81013b4:	4b07      	ldr	r3, [pc, #28]	; (81013d4 <set_Slide_Servo+0x64>)
 81013b6:	681b      	ldr	r3, [r3, #0]
 81013b8:	6353      	str	r3, [r2, #52]	; 0x34
}
 81013ba:	bf00      	nop
 81013bc:	370c      	adds	r7, #12
 81013be:	46bd      	mov	sp, r7
 81013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013c4:	4770      	bx	lr
 81013c6:	bf00      	nop
 81013c8:	100000b8 	.word	0x100000b8
 81013cc:	fdc85f80 	.word	0xfdc85f80
 81013d0:	91a2b3c5 	.word	0x91a2b3c5
 81013d4:	100000c0 	.word	0x100000c0
 81013d8:	40002000 	.word	0x40002000

081013dc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 81013dc:	b480      	push	{r7}
 81013de:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 81013e0:	f3bf 8f4f 	dsb	sy
}
 81013e4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 81013e6:	4b06      	ldr	r3, [pc, #24]	; (8101400 <__NVIC_SystemReset+0x24>)
 81013e8:	68db      	ldr	r3, [r3, #12]
 81013ea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 81013ee:	4904      	ldr	r1, [pc, #16]	; (8101400 <__NVIC_SystemReset+0x24>)
 81013f0:	4b04      	ldr	r3, [pc, #16]	; (8101404 <__NVIC_SystemReset+0x28>)
 81013f2:	4313      	orrs	r3, r2
 81013f4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 81013f6:	f3bf 8f4f 	dsb	sy
}
 81013fa:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 81013fc:	bf00      	nop
 81013fe:	e7fd      	b.n	81013fc <__NVIC_SystemReset+0x20>
 8101400:	e000ed00 	.word	0xe000ed00
 8101404:	05fa0004 	.word	0x05fa0004

08101408 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8101408:	b580      	push	{r7, lr}
 810140a:	b082      	sub	sp, #8
 810140c:	af00      	add	r7, sp, #0

	/* USER CODE END 1 */

	/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 810140e:	4ba6      	ldr	r3, [pc, #664]	; (81016a8 <main+0x2a0>)
 8101410:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101414:	4aa4      	ldr	r2, [pc, #656]	; (81016a8 <main+0x2a0>)
 8101416:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810141a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810141e:	4ba2      	ldr	r3, [pc, #648]	; (81016a8 <main+0x2a0>)
 8101420:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101424:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101428:	603b      	str	r3, [r7, #0]
 810142a:	683b      	ldr	r3, [r7, #0]
	/* Activate HSEM notification for Cortex-M4*/
	HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810142c:	2001      	movs	r0, #1
 810142e:	f003 fa65 	bl	81048fc <HAL_HSEM_ActivateNotification>
	/*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
	 */
	HAL_PWREx_ClearPendingEvent();
 8101432:	f003 fb13 	bl	8104a5c <HAL_PWREx_ClearPendingEvent>
	HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101436:	2201      	movs	r2, #1
 8101438:	2102      	movs	r1, #2
 810143a:	2000      	movs	r0, #0
 810143c:	f003 fa94 	bl	8104968 <HAL_PWREx_EnterSTOPMode>
	/* Clear HSEM flag */
	__HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101440:	4b9a      	ldr	r3, [pc, #616]	; (81016ac <main+0x2a4>)
 8101442:	681b      	ldr	r3, [r3, #0]
 8101444:	091b      	lsrs	r3, r3, #4
 8101446:	f003 030f 	and.w	r3, r3, #15
 810144a:	2b07      	cmp	r3, #7
 810144c:	d108      	bne.n	8101460 <main+0x58>
 810144e:	4b98      	ldr	r3, [pc, #608]	; (81016b0 <main+0x2a8>)
 8101450:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8101454:	4a96      	ldr	r2, [pc, #600]	; (81016b0 <main+0x2a8>)
 8101456:	f043 0301 	orr.w	r3, r3, #1
 810145a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810145e:	e007      	b.n	8101470 <main+0x68>
 8101460:	4b93      	ldr	r3, [pc, #588]	; (81016b0 <main+0x2a8>)
 8101462:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8101466:	4a92      	ldr	r2, [pc, #584]	; (81016b0 <main+0x2a8>)
 8101468:	f043 0301 	orr.w	r3, r3, #1
 810146c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

	/* USER CODE END Boot_Mode_Sequence_1 */
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8101470:	f001 f980 	bl	8102774 <HAL_Init>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialise all configured peripherals */
	MX_GPIO_Init();
 8101474:	f000 fa9e 	bl	81019b4 <MX_GPIO_Init>
	MX_USART3_UART_Init();
 8101478:	f001 f818 	bl	81024ac <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	init_Start_Up();
 810147c:	f7ff fc0a 	bl	8100c94 <init_Start_Up>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		reset_Valve();
 8101480:	f000 fc20 	bl	8101cc4 <reset_Valve>

		// THIS order of opening has to be preserved
		set_Slide_Servo(OPEN_COL_2);
 8101484:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 8101488:	f7ff ff72 	bl	8101370 <set_Slide_Servo>
		HAL_Delay(1000);
 810148c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8101490:	f001 fa24 	bl	81028dc <HAL_Delay>
		set_Slide_Servo(OPEN_COL_6);
 8101494:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 8101498:	f7ff ff6a 	bl	8101370 <set_Slide_Servo>
		HAL_Delay(1000);
 810149c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81014a0:	f001 fa1c 	bl	81028dc <HAL_Delay>
		set_Slide_Servo(OPEN_COL_7);
 81014a4:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 81014a8:	f7ff ff62 	bl	8101370 <set_Slide_Servo>
		HAL_Delay(1000);
 81014ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81014b0:	f001 fa14 	bl	81028dc <HAL_Delay>
		set_Slide_Servo(OPEN_COL_4);
 81014b4:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 81014b8:	f7ff ff5a 	bl	8101370 <set_Slide_Servo>
		HAL_Delay(1000);
 81014bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81014c0:	f001 fa0c 	bl	81028dc <HAL_Delay>
		set_Slide_Servo(OPEN_COL_1);
 81014c4:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 81014c8:	f7ff ff52 	bl	8101370 <set_Slide_Servo>
		HAL_Delay(1000);
 81014cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81014d0:	f001 fa04 	bl	81028dc <HAL_Delay>
		set_Slide_Servo(OPEN_COL_5);
 81014d4:	eeb3 0a00 	vmov.f32	s0, #48	; 0x41800000  16.0
 81014d8:	f7ff ff4a 	bl	8101370 <set_Slide_Servo>
		HAL_Delay(1000);
 81014dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81014e0:	f001 f9fc 	bl	81028dc <HAL_Delay>
		set_Slide_Servo(OPEN_COL_3);
 81014e4:	eeb3 0a07 	vmov.f32	s0, #55	; 0x41b80000  23.0
 81014e8:	f7ff ff42 	bl	8101370 <set_Slide_Servo>
		HAL_Delay(1000);
 81014ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81014f0:	f001 f9f4 	bl	81028dc <HAL_Delay>
		set_Slide_Servo(SLIDE_OPEN);
 81014f4:	eeb3 0a09 	vmov.f32	s0, #57	; 0x41c80000  25.0
 81014f8:	f7ff ff3a 	bl	8101370 <set_Slide_Servo>
		HAL_Delay(1000);
 81014fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8101500:	f001 f9ec 	bl	81028dc <HAL_Delay>

		set_Slide_Servo(SLIDE_CLOSED);
 8101504:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8101508:	f7ff ff32 	bl	8101370 <set_Slide_Servo>

		set_Rotate_Servo(ROTATE_NEUTRAL);
 810150c:	ed9f 0a69 	vldr	s0, [pc, #420]	; 81016b4 <main+0x2ac>
 8101510:	f7ff fef8 	bl	8101304 <set_Rotate_Servo>
		HAL_Delay(1000);
 8101514:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8101518:	f001 f9e0 	bl	81028dc <HAL_Delay>
		set_Rotate_Servo(ROTATE_TO_STACK);
 810151c:	eeb2 0a0a 	vmov.f32	s0, #42	; 0x41500000  13.0
 8101520:	f7ff fef0 	bl	8101304 <set_Rotate_Servo>
		HAL_Delay(1000);
 8101524:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8101528:	f001 f9d8 	bl	81028dc <HAL_Delay>
		set_Rotate_Servo(ROTATE_TO_DROP);
 810152c:	eeb3 0a07 	vmov.f32	s0, #55	; 0x41b80000  23.0
 8101530:	f7ff fee8 	bl	8101304 <set_Rotate_Servo>
		HAL_Delay(1000);
 8101534:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8101538:	f001 f9d0 	bl	81028dc <HAL_Delay>
		set_Rotate_Servo(ROTATE_NEUTRAL);
 810153c:	ed9f 0a5d 	vldr	s0, [pc, #372]	; 81016b4 <main+0x2ac>
 8101540:	f7ff fee0 	bl	8101304 <set_Rotate_Servo>

		HAL_Delay(2000);
 8101544:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8101548:	f001 f9c8 	bl	81028dc <HAL_Delay>
		//testing direction X
		move_to_posX(30);
 810154c:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8101690 <main+0x288>
 8101550:	f7ff fc50 	bl	8100df4 <move_to_posX>
		//testing direction Z
		move_to_posZ(42);
 8101554:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8101698 <main+0x290>
 8101558:	f7ff fdb8 	bl	81010cc <move_to_posZ>




		move_to_X_and_Z(46.67, 18);
 810155c:	2112      	movs	r1, #18
 810155e:	202e      	movs	r0, #46	; 0x2e
 8101560:	f7ff fbb6 	bl	8100cd0 <move_to_X_and_Z>

		move_to_X_and_Z(46.67, 0);
 8101564:	2100      	movs	r1, #0
 8101566:	202e      	movs	r0, #46	; 0x2e
 8101568:	f7ff fbb2 	bl	8100cd0 <move_to_X_and_Z>

		HAL_Delay(500);
 810156c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8101570:	f001 f9b4 	bl	81028dc <HAL_Delay>
		set_Pump();
 8101574:	f000 fbb2 	bl	8101cdc <set_Pump>
		HAL_Delay(4000);
 8101578:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 810157c:	f001 f9ae 	bl	81028dc <HAL_Delay>
		set_Valve();
 8101580:	f000 fb94 	bl	8101cac <set_Valve>
		while(GetVAC() < 2000){
 8101584:	bf00      	nop
 8101586:	f000 f9e9 	bl	810195c <GetVAC>
 810158a:	4603      	mov	r3, r0
 810158c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8101590:	d3f9      	bcc.n	8101586 <main+0x17e>

		}
//		reset_Pump();
		move_to_X_and_Z(46.67, 18);
 8101592:	2112      	movs	r1, #18
 8101594:	202e      	movs	r0, #46	; 0x2e
 8101596:	f7ff fb9b 	bl	8100cd0 <move_to_X_and_Z>
		set_Rotate_Servo(0.0);
 810159a:	ed9f 0a47 	vldr	s0, [pc, #284]	; 81016b8 <main+0x2b0>
 810159e:	f7ff feb1 	bl	8101304 <set_Rotate_Servo>
		HAL_Delay(1000);
 81015a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81015a6:	f001 f999 	bl	81028dc <HAL_Delay>
		reset_Valve();
 81015aa:	f000 fb8b 	bl	8101cc4 <reset_Valve>
		reset_Pump();
 81015ae:	f000 fba1 	bl	8101cf4 <reset_Pump>
		HAL_Delay(1000);
 81015b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81015b6:	f001 f991 	bl	81028dc <HAL_Delay>
		set_Rotate_Servo(0.45);
 81015ba:	ed9f 0a40 	vldr	s0, [pc, #256]	; 81016bc <main+0x2b4>
 81015be:	f7ff fea1 	bl	8101304 <set_Rotate_Servo>
		HAL_Delay(1000);
 81015c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 81015c6:	f001 f989 	bl	81028dc <HAL_Delay>
		float i = 0.0;
 81015ca:	f04f 0300 	mov.w	r3, #0
 81015ce:	607b      	str	r3, [r7, #4]
		for(i = 0; i<1; i+=0.1){
 81015d0:	f04f 0300 	mov.w	r3, #0
 81015d4:	607b      	str	r3, [r7, #4]
 81015d6:	e04e      	b.n	8101676 <main+0x26e>
			move_to_X_and_Z(46.67, 18);
 81015d8:	2112      	movs	r1, #18
 81015da:	202e      	movs	r0, #46	; 0x2e
 81015dc:	f7ff fb78 	bl	8100cd0 <move_to_X_and_Z>
			move_to_X_and_Z(46.67, 0);
 81015e0:	2100      	movs	r1, #0
 81015e2:	202e      	movs	r0, #46	; 0x2e
 81015e4:	f7ff fb74 	bl	8100cd0 <move_to_X_and_Z>
			HAL_Delay(2000);
 81015e8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 81015ec:	f001 f976 	bl	81028dc <HAL_Delay>
			set_Pump();
 81015f0:	f000 fb74 	bl	8101cdc <set_Pump>
			HAL_Delay(4000);
 81015f4:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 81015f8:	f001 f970 	bl	81028dc <HAL_Delay>
			set_Valve();
 81015fc:	f000 fb56 	bl	8101cac <set_Valve>
			while(GetVAC() < 2000){
 8101600:	bf00      	nop
 8101602:	f000 f9ab 	bl	810195c <GetVAC>
 8101606:	4603      	mov	r3, r0
 8101608:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 810160c:	d3f9      	bcc.n	8101602 <main+0x1fa>

			}
//			reset_Pump();
			move_to_X_and_Z(46.67, 18);
 810160e:	2112      	movs	r1, #18
 8101610:	202e      	movs	r0, #46	; 0x2e
 8101612:	f7ff fb5d 	bl	8100cd0 <move_to_X_and_Z>
			set_Rotate_Servo(0.0);
 8101616:	ed9f 0a28 	vldr	s0, [pc, #160]	; 81016b8 <main+0x2b0>
 810161a:	f7ff fe73 	bl	8101304 <set_Rotate_Servo>
			HAL_Delay(1000);
 810161e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8101622:	f001 f95b 	bl	81028dc <HAL_Delay>
			reset_Valve();
 8101626:	f000 fb4d 	bl	8101cc4 <reset_Valve>
			reset_Pump();
 810162a:	f000 fb63 	bl	8101cf4 <reset_Pump>
			HAL_Delay(1000);
 810162e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8101632:	f001 f953 	bl	81028dc <HAL_Delay>
			set_Rotate_Servo(0.45);
 8101636:	ed9f 0a21 	vldr	s0, [pc, #132]	; 81016bc <main+0x2b4>
 810163a:	f7ff fe63 	bl	8101304 <set_Rotate_Servo>
			HAL_Delay(1000);
 810163e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8101642:	f001 f94b 	bl	81028dc <HAL_Delay>
			set_Slide_Servo(i);
 8101646:	ed97 0a01 	vldr	s0, [r7, #4]
 810164a:	f7ff fe91 	bl	8101370 <set_Slide_Servo>
			HAL_Delay(3000);
 810164e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8101652:	f001 f943 	bl	81028dc <HAL_Delay>
		for(i = 0; i<1; i+=0.1){
 8101656:	6878      	ldr	r0, [r7, #4]
 8101658:	f7fe fff6 	bl	8100648 <__aeabi_f2d>
 810165c:	a310      	add	r3, pc, #64	; (adr r3, 81016a0 <main+0x298>)
 810165e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101662:	f7fe fe93 	bl	810038c <__adddf3>
 8101666:	4602      	mov	r2, r0
 8101668:	460b      	mov	r3, r1
 810166a:	4610      	mov	r0, r2
 810166c:	4619      	mov	r1, r3
 810166e:	f7ff f8f3 	bl	8100858 <__aeabi_d2f>
 8101672:	4603      	mov	r3, r0
 8101674:	607b      	str	r3, [r7, #4]
 8101676:	edd7 7a01 	vldr	s15, [r7, #4]
 810167a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810167e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8101682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101686:	d4a7      	bmi.n	81015d8 <main+0x1d0>
		}
		while(1){
 8101688:	e7fe      	b.n	8101688 <main+0x280>
 810168a:	bf00      	nop
 810168c:	f3af 8000 	nop.w
 8101690:	00000000 	.word	0x00000000
 8101694:	403e0000 	.word	0x403e0000
 8101698:	00000000 	.word	0x00000000
 810169c:	40450000 	.word	0x40450000
 81016a0:	9999999a 	.word	0x9999999a
 81016a4:	3fb99999 	.word	0x3fb99999
 81016a8:	58024400 	.word	0x58024400
 81016ac:	e000ed00 	.word	0xe000ed00
 81016b0:	58026400 	.word	0x58026400
 81016b4:	40a9999a 	.word	0x40a9999a
 81016b8:	00000000 	.word	0x00000000
 81016bc:	3ee66666 	.word	0x3ee66666

081016c0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 81016c0:	b580      	push	{r7, lr}
 81016c2:	b084      	sub	sp, #16
 81016c4:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 81016c6:	b672      	cpsid	i
}
 81016c8:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();

	reset_Enable_Power();
 81016ca:	f000 fb8b 	bl	8101de4 <reset_Enable_Power>

	/* ideally this should be a function */
	uint8_t send[16];
	sprintf(send, "ERROR, resetting");
 81016ce:	463b      	mov	r3, r7
 81016d0:	4905      	ldr	r1, [pc, #20]	; (81016e8 <Error_Handler+0x28>)
 81016d2:	4618      	mov	r0, r3
 81016d4:	f007 feae 	bl	8109434 <siprintf>
	ST_LINK_WRITE(send, 16);
 81016d8:	463b      	mov	r3, r7
 81016da:	2110      	movs	r1, #16
 81016dc:	4618      	mov	r0, r3
 81016de:	f001 f80b 	bl	81026f8 <ST_LINK_WRITE>
	NVIC_SystemReset();
 81016e2:	f7ff fe7b 	bl	81013dc <__NVIC_SystemReset>
 81016e6:	bf00      	nop
 81016e8:	08109d60 	.word	0x08109d60

081016ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 81016ec:	b580      	push	{r7, lr}
 81016ee:	b082      	sub	sp, #8
 81016f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81016f2:	4b0d      	ldr	r3, [pc, #52]	; (8101728 <HAL_MspInit+0x3c>)
 81016f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81016f8:	4a0b      	ldr	r2, [pc, #44]	; (8101728 <HAL_MspInit+0x3c>)
 81016fa:	f043 0302 	orr.w	r3, r3, #2
 81016fe:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101702:	4b09      	ldr	r3, [pc, #36]	; (8101728 <HAL_MspInit+0x3c>)
 8101704:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101708:	f003 0302 	and.w	r3, r3, #2
 810170c:	607b      	str	r3, [r7, #4]
 810170e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM2_IRQn, 0, 0);
 8101710:	2200      	movs	r2, #0
 8101712:	2100      	movs	r1, #0
 8101714:	207e      	movs	r0, #126	; 0x7e
 8101716:	f002 fec6 	bl	81044a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM2_IRQn);
 810171a:	207e      	movs	r0, #126	; 0x7e
 810171c:	f002 fedd 	bl	81044da <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8101720:	bf00      	nop
 8101722:	3708      	adds	r7, #8
 8101724:	46bd      	mov	sp, r7
 8101726:	bd80      	pop	{r7, pc}
 8101728:	58024400 	.word	0x58024400

0810172c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 810172c:	b480      	push	{r7}
 810172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8101730:	e7fe      	b.n	8101730 <NMI_Handler+0x4>

08101732 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8101732:	b480      	push	{r7}
 8101734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101736:	e7fe      	b.n	8101736 <HardFault_Handler+0x4>

08101738 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101738:	b480      	push	{r7}
 810173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 810173c:	e7fe      	b.n	810173c <MemManage_Handler+0x4>

0810173e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 810173e:	b480      	push	{r7}
 8101740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8101742:	e7fe      	b.n	8101742 <BusFault_Handler+0x4>

08101744 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101744:	b480      	push	{r7}
 8101746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101748:	e7fe      	b.n	8101748 <UsageFault_Handler+0x4>

0810174a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 810174a:	b480      	push	{r7}
 810174c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 810174e:	bf00      	nop
 8101750:	46bd      	mov	sp, r7
 8101752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101756:	4770      	bx	lr

08101758 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101758:	b480      	push	{r7}
 810175a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 810175c:	bf00      	nop
 810175e:	46bd      	mov	sp, r7
 8101760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101764:	4770      	bx	lr

08101766 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8101766:	b480      	push	{r7}
 8101768:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 810176a:	bf00      	nop
 810176c:	46bd      	mov	sp, r7
 810176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101772:	4770      	bx	lr

08101774 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8101774:	b580      	push	{r7, lr}
 8101776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8101778:	f001 f890 	bl	810289c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 810177c:	bf00      	nop
 810177e:	bd80      	pop	{r7, pc}

08101780 <HSEM2_IRQHandler>:

/**
  * @brief This function handles HSEM2 global interrupt.
  */
void HSEM2_IRQHandler(void)
{
 8101780:	b580      	push	{r7, lr}
 8101782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM2_IRQn 0 */

  /* USER CODE END HSEM2_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8101784:	f003 f8cc 	bl	8104920 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM2_IRQn 1 */

  /* USER CODE END HSEM2_IRQn 1 */
}
 8101788:	bf00      	nop
 810178a:	bd80      	pop	{r7, pc}

0810178c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 810178c:	b580      	push	{r7, lr}
 810178e:	b08a      	sub	sp, #40	; 0x28
 8101790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8101792:	f107 031c 	add.w	r3, r7, #28
 8101796:	2200      	movs	r2, #0
 8101798:	601a      	str	r2, [r3, #0]
 810179a:	605a      	str	r2, [r3, #4]
 810179c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 810179e:	463b      	mov	r3, r7
 81017a0:	2200      	movs	r2, #0
 81017a2:	601a      	str	r2, [r3, #0]
 81017a4:	605a      	str	r2, [r3, #4]
 81017a6:	609a      	str	r2, [r3, #8]
 81017a8:	60da      	str	r2, [r3, #12]
 81017aa:	611a      	str	r2, [r3, #16]
 81017ac:	615a      	str	r2, [r3, #20]
 81017ae:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 81017b0:	4b2f      	ldr	r3, [pc, #188]	; (8101870 <MX_ADC1_Init+0xe4>)
 81017b2:	4a30      	ldr	r2, [pc, #192]	; (8101874 <MX_ADC1_Init+0xe8>)
 81017b4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 81017b6:	4b2e      	ldr	r3, [pc, #184]	; (8101870 <MX_ADC1_Init+0xe4>)
 81017b8:	2200      	movs	r2, #0
 81017ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 81017bc:	4b2c      	ldr	r3, [pc, #176]	; (8101870 <MX_ADC1_Init+0xe4>)
 81017be:	2208      	movs	r2, #8
 81017c0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 81017c2:	4b2b      	ldr	r3, [pc, #172]	; (8101870 <MX_ADC1_Init+0xe4>)
 81017c4:	2200      	movs	r2, #0
 81017c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 81017c8:	4b29      	ldr	r3, [pc, #164]	; (8101870 <MX_ADC1_Init+0xe4>)
 81017ca:	2204      	movs	r2, #4
 81017cc:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 81017ce:	4b28      	ldr	r3, [pc, #160]	; (8101870 <MX_ADC1_Init+0xe4>)
 81017d0:	2200      	movs	r2, #0
 81017d2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 81017d4:	4b26      	ldr	r3, [pc, #152]	; (8101870 <MX_ADC1_Init+0xe4>)
 81017d6:	2200      	movs	r2, #0
 81017d8:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 81017da:	4b25      	ldr	r3, [pc, #148]	; (8101870 <MX_ADC1_Init+0xe4>)
 81017dc:	2201      	movs	r2, #1
 81017de:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 81017e0:	4b23      	ldr	r3, [pc, #140]	; (8101870 <MX_ADC1_Init+0xe4>)
 81017e2:	2200      	movs	r2, #0
 81017e4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 81017e6:	4b22      	ldr	r3, [pc, #136]	; (8101870 <MX_ADC1_Init+0xe4>)
 81017e8:	2200      	movs	r2, #0
 81017ea:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 81017ec:	4b20      	ldr	r3, [pc, #128]	; (8101870 <MX_ADC1_Init+0xe4>)
 81017ee:	2200      	movs	r2, #0
 81017f0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 81017f2:	4b1f      	ldr	r3, [pc, #124]	; (8101870 <MX_ADC1_Init+0xe4>)
 81017f4:	2200      	movs	r2, #0
 81017f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 81017f8:	4b1d      	ldr	r3, [pc, #116]	; (8101870 <MX_ADC1_Init+0xe4>)
 81017fa:	2200      	movs	r2, #0
 81017fc:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 81017fe:	4b1c      	ldr	r3, [pc, #112]	; (8101870 <MX_ADC1_Init+0xe4>)
 8101800:	2200      	movs	r2, #0
 8101802:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8101804:	4b1a      	ldr	r3, [pc, #104]	; (8101870 <MX_ADC1_Init+0xe4>)
 8101806:	2200      	movs	r2, #0
 8101808:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 810180c:	4818      	ldr	r0, [pc, #96]	; (8101870 <MX_ADC1_Init+0xe4>)
 810180e:	f001 fac5 	bl	8102d9c <HAL_ADC_Init>
 8101812:	4603      	mov	r3, r0
 8101814:	2b00      	cmp	r3, #0
 8101816:	d001      	beq.n	810181c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8101818:	f7ff ff52 	bl	81016c0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 810181c:	2300      	movs	r3, #0
 810181e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8101820:	f107 031c 	add.w	r3, r7, #28
 8101824:	4619      	mov	r1, r3
 8101826:	4812      	ldr	r0, [pc, #72]	; (8101870 <MX_ADC1_Init+0xe4>)
 8101828:	f002 fc80 	bl	810412c <HAL_ADCEx_MultiModeConfigChannel>
 810182c:	4603      	mov	r3, r0
 810182e:	2b00      	cmp	r3, #0
 8101830:	d001      	beq.n	8101836 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8101832:	f7ff ff45 	bl	81016c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8101836:	4b10      	ldr	r3, [pc, #64]	; (8101878 <MX_ADC1_Init+0xec>)
 8101838:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 810183a:	2306      	movs	r3, #6
 810183c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 810183e:	2300      	movs	r3, #0
 8101840:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8101842:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8101846:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8101848:	2304      	movs	r3, #4
 810184a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 810184c:	2300      	movs	r3, #0
 810184e:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8101850:	2300      	movs	r3, #0
 8101852:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8101854:	463b      	mov	r3, r7
 8101856:	4619      	mov	r1, r3
 8101858:	4805      	ldr	r0, [pc, #20]	; (8101870 <MX_ADC1_Init+0xe4>)
 810185a:	f001 fe41 	bl	81034e0 <HAL_ADC_ConfigChannel>
 810185e:	4603      	mov	r3, r0
 8101860:	2b00      	cmp	r3, #0
 8101862:	d001      	beq.n	8101868 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8101864:	f7ff ff2c 	bl	81016c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  /* USER CODE END ADC1_Init 2 */

}
 8101868:	bf00      	nop
 810186a:	3728      	adds	r7, #40	; 0x28
 810186c:	46bd      	mov	sp, r7
 810186e:	bd80      	pop	{r7, pc}
 8101870:	100000c8 	.word	0x100000c8
 8101874:	40022000 	.word	0x40022000
 8101878:	4b840000 	.word	0x4b840000

0810187c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 810187c:	b580      	push	{r7, lr}
 810187e:	b0b8      	sub	sp, #224	; 0xe0
 8101880:	af00      	add	r7, sp, #0
 8101882:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101884:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8101888:	2200      	movs	r2, #0
 810188a:	601a      	str	r2, [r3, #0]
 810188c:	605a      	str	r2, [r3, #4]
 810188e:	609a      	str	r2, [r3, #8]
 8101890:	60da      	str	r2, [r3, #12]
 8101892:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101894:	f107 0310 	add.w	r3, r7, #16
 8101898:	22bc      	movs	r2, #188	; 0xbc
 810189a:	2100      	movs	r1, #0
 810189c:	4618      	mov	r0, r3
 810189e:	f007 fdc1 	bl	8109424 <memset>
  if(adcHandle->Instance==ADC1)
 81018a2:	687b      	ldr	r3, [r7, #4]
 81018a4:	681b      	ldr	r3, [r3, #0]
 81018a6:	4a2a      	ldr	r2, [pc, #168]	; (8101950 <HAL_ADC_MspInit+0xd4>)
 81018a8:	4293      	cmp	r3, r2
 81018aa:	d14c      	bne.n	8101946 <HAL_ADC_MspInit+0xca>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 81018ac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 81018b0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 81018b2:	2301      	movs	r3, #1
 81018b4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2N = 19;
 81018b6:	2313      	movs	r3, #19
 81018b8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2P = 128;
 81018ba:	2380      	movs	r3, #128	; 0x80
 81018bc:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 81018be:	2302      	movs	r3, #2
 81018c0:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 81018c2:	2302      	movs	r3, #2
 81018c4:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 81018c6:	23c0      	movs	r3, #192	; 0xc0
 81018c8:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 81018ca:	2320      	movs	r3, #32
 81018cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 81018ce:	2300      	movs	r3, #0
 81018d0:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 81018d2:	2300      	movs	r3, #0
 81018d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81018d8:	f107 0310 	add.w	r3, r7, #16
 81018dc:	4618      	mov	r0, r3
 81018de:	f003 faa3 	bl	8104e28 <HAL_RCCEx_PeriphCLKConfig>
 81018e2:	4603      	mov	r3, r0
 81018e4:	2b00      	cmp	r3, #0
 81018e6:	d001      	beq.n	81018ec <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 81018e8:	f7ff feea 	bl	81016c0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 81018ec:	4b19      	ldr	r3, [pc, #100]	; (8101954 <HAL_ADC_MspInit+0xd8>)
 81018ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81018f2:	4a18      	ldr	r2, [pc, #96]	; (8101954 <HAL_ADC_MspInit+0xd8>)
 81018f4:	f043 0320 	orr.w	r3, r3, #32
 81018f8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81018fc:	4b15      	ldr	r3, [pc, #84]	; (8101954 <HAL_ADC_MspInit+0xd8>)
 81018fe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101902:	f003 0320 	and.w	r3, r3, #32
 8101906:	60fb      	str	r3, [r7, #12]
 8101908:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 810190a:	4b12      	ldr	r3, [pc, #72]	; (8101954 <HAL_ADC_MspInit+0xd8>)
 810190c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101910:	4a10      	ldr	r2, [pc, #64]	; (8101954 <HAL_ADC_MspInit+0xd8>)
 8101912:	f043 0301 	orr.w	r3, r3, #1
 8101916:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810191a:	4b0e      	ldr	r3, [pc, #56]	; (8101954 <HAL_ADC_MspInit+0xd8>)
 810191c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101920:	f003 0301 	and.w	r3, r3, #1
 8101924:	60bb      	str	r3, [r7, #8]
 8101926:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = Vaccuum_Sensor_Pin;
 8101928:	2310      	movs	r3, #16
 810192a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 810192e:	2303      	movs	r3, #3
 8101930:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101934:	2300      	movs	r3, #0
 8101936:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(Vaccuum_Sensor_GPIO_Port, &GPIO_InitStruct);
 810193a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 810193e:	4619      	mov	r1, r3
 8101940:	4805      	ldr	r0, [pc, #20]	; (8101958 <HAL_ADC_MspInit+0xdc>)
 8101942:	f002 fdf9 	bl	8104538 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8101946:	bf00      	nop
 8101948:	37e0      	adds	r7, #224	; 0xe0
 810194a:	46bd      	mov	sp, r7
 810194c:	bd80      	pop	{r7, pc}
 810194e:	bf00      	nop
 8101950:	40022000 	.word	0x40022000
 8101954:	58024400 	.word	0x58024400
 8101958:	58020000 	.word	0x58020000

0810195c <GetVAC>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
uint32_t GetVAC(){
 810195c:	b580      	push	{r7, lr}
 810195e:	b088      	sub	sp, #32
 8101960:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8101962:	4811      	ldr	r0, [pc, #68]	; (81019a8 <GetVAC+0x4c>)
 8101964:	f001 fbbc 	bl	81030e0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1);
 8101968:	2101      	movs	r1, #1
 810196a:	480f      	ldr	r0, [pc, #60]	; (81019a8 <GetVAC+0x4c>)
 810196c:	f001 fcb6 	bl	81032dc <HAL_ADC_PollForConversion>
	value = HAL_ADC_GetValue(&hadc1);
 8101970:	480d      	ldr	r0, [pc, #52]	; (81019a8 <GetVAC+0x4c>)
 8101972:	f001 fda7 	bl	81034c4 <HAL_ADC_GetValue>
 8101976:	4603      	mov	r3, r0
 8101978:	4a0c      	ldr	r2, [pc, #48]	; (81019ac <GetVAC+0x50>)
 810197a:	6013      	str	r3, [r2, #0]

	/* ideally this should be a function */
	uint8_t send[30];
	sprintf(send, "VAC: %lu \r\n", value);
 810197c:	4b0b      	ldr	r3, [pc, #44]	; (81019ac <GetVAC+0x50>)
 810197e:	681a      	ldr	r2, [r3, #0]
 8101980:	463b      	mov	r3, r7
 8101982:	490b      	ldr	r1, [pc, #44]	; (81019b0 <GetVAC+0x54>)
 8101984:	4618      	mov	r0, r3
 8101986:	f007 fd55 	bl	8109434 <siprintf>
	ST_LINK_WRITE(send, sizeof(send));
 810198a:	463b      	mov	r3, r7
 810198c:	211e      	movs	r1, #30
 810198e:	4618      	mov	r0, r3
 8101990:	f000 feb2 	bl	81026f8 <ST_LINK_WRITE>
	HAL_ADC_Stop(&hadc1);
 8101994:	4804      	ldr	r0, [pc, #16]	; (81019a8 <GetVAC+0x4c>)
 8101996:	f001 fc6d 	bl	8103274 <HAL_ADC_Stop>

	return value;
 810199a:	4b04      	ldr	r3, [pc, #16]	; (81019ac <GetVAC+0x50>)
 810199c:	681b      	ldr	r3, [r3, #0]
}
 810199e:	4618      	mov	r0, r3
 81019a0:	3720      	adds	r7, #32
 81019a2:	46bd      	mov	sp, r7
 81019a4:	bd80      	pop	{r7, pc}
 81019a6:	bf00      	nop
 81019a8:	100000c8 	.word	0x100000c8
 81019ac:	100000c4 	.word	0x100000c4
 81019b0:	08109d74 	.word	0x08109d74

081019b4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 81019b4:	b580      	push	{r7, lr}
 81019b6:	b08c      	sub	sp, #48	; 0x30
 81019b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81019ba:	f107 031c 	add.w	r3, r7, #28
 81019be:	2200      	movs	r2, #0
 81019c0:	601a      	str	r2, [r3, #0]
 81019c2:	605a      	str	r2, [r3, #4]
 81019c4:	609a      	str	r2, [r3, #8]
 81019c6:	60da      	str	r2, [r3, #12]
 81019c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 81019ca:	4bb0      	ldr	r3, [pc, #704]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 81019cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019d0:	4aae      	ldr	r2, [pc, #696]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 81019d2:	f043 0310 	orr.w	r3, r3, #16
 81019d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81019da:	4bac      	ldr	r3, [pc, #688]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 81019dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019e0:	f003 0310 	and.w	r3, r3, #16
 81019e4:	61bb      	str	r3, [r7, #24]
 81019e6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 81019e8:	4ba8      	ldr	r3, [pc, #672]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 81019ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019ee:	4aa7      	ldr	r2, [pc, #668]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 81019f0:	f043 0304 	orr.w	r3, r3, #4
 81019f4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81019f8:	4ba4      	ldr	r3, [pc, #656]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 81019fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019fe:	f003 0304 	and.w	r3, r3, #4
 8101a02:	617b      	str	r3, [r7, #20]
 8101a04:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8101a06:	4ba1      	ldr	r3, [pc, #644]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a0c:	4a9f      	ldr	r2, [pc, #636]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a0e:	f043 0320 	orr.w	r3, r3, #32
 8101a12:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101a16:	4b9d      	ldr	r3, [pc, #628]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a1c:	f003 0320 	and.w	r3, r3, #32
 8101a20:	613b      	str	r3, [r7, #16]
 8101a22:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101a24:	4b99      	ldr	r3, [pc, #612]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a2a:	4a98      	ldr	r2, [pc, #608]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a2c:	f043 0301 	orr.w	r3, r3, #1
 8101a30:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101a34:	4b95      	ldr	r3, [pc, #596]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a3a:	f003 0301 	and.w	r3, r3, #1
 8101a3e:	60fb      	str	r3, [r7, #12]
 8101a40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101a42:	4b92      	ldr	r3, [pc, #584]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a48:	4a90      	ldr	r2, [pc, #576]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a4a:	f043 0302 	orr.w	r3, r3, #2
 8101a4e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101a52:	4b8e      	ldr	r3, [pc, #568]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a58:	f003 0302 	and.w	r3, r3, #2
 8101a5c:	60bb      	str	r3, [r7, #8]
 8101a5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8101a60:	4b8a      	ldr	r3, [pc, #552]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a66:	4a89      	ldr	r2, [pc, #548]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a68:	f043 0308 	orr.w	r3, r3, #8
 8101a6c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101a70:	4b86      	ldr	r3, [pc, #536]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a76:	f003 0308 	and.w	r3, r3, #8
 8101a7a:	607b      	str	r3, [r7, #4]
 8101a7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8101a7e:	4b83      	ldr	r3, [pc, #524]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a84:	4a81      	ldr	r2, [pc, #516]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8101a8a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101a8e:	4b7f      	ldr	r3, [pc, #508]	; (8101c8c <MX_GPIO_Init+0x2d8>)
 8101a90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101a94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8101a98:	603b      	str	r3, [r7, #0]
 8101a9a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DigiIN_OUT_Z_Pin|Direction_Z_Pin|LD2_Pin, GPIO_PIN_RESET);
 8101a9c:	2200      	movs	r2, #0
 8101a9e:	2107      	movs	r1, #7
 8101aa0:	487b      	ldr	r0, [pc, #492]	; (8101c90 <MX_GPIO_Init+0x2dc>)
 8101aa2:	f002 ff11 	bl	81048c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Ready_Z_GPIO_Port, Ready_Z_Pin, GPIO_PIN_RESET);
 8101aa6:	2200      	movs	r2, #0
 8101aa8:	2101      	movs	r1, #1
 8101aaa:	487a      	ldr	r0, [pc, #488]	; (8101c94 <MX_GPIO_Init+0x2e0>)
 8101aac:	f002 ff0c 	bl	81048c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8101ab0:	2200      	movs	r2, #0
 8101ab2:	f244 0101 	movw	r1, #16385	; 0x4001
 8101ab6:	4878      	ldr	r0, [pc, #480]	; (8101c98 <MX_GPIO_Init+0x2e4>)
 8101ab8:	f002 ff06 	bl	81048c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|DigiIN_OUT_X_Pin|Ready_X_Pin|Debug_1_Pin
 8101abc:	2200      	movs	r2, #0
 8101abe:	f24c 4178 	movw	r1, #50296	; 0xc478
 8101ac2:	4876      	ldr	r0, [pc, #472]	; (8101c9c <MX_GPIO_Init+0x2e8>)
 8101ac4:	f002 ff00 	bl	81048c8 <HAL_GPIO_WritePin>
                          |Debug_2_Pin|Debug_3_Pin|Debug_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Vaccuum_Valve_Pin|Vaccuum_Pump_Pin|Solenoid_Pin, GPIO_PIN_SET);
 8101ac8:	2201      	movs	r2, #1
 8101aca:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8101ace:	4874      	ldr	r0, [pc, #464]	; (8101ca0 <MX_GPIO_Init+0x2ec>)
 8101ad0:	f002 fefa 	bl	81048c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Enable_PWR_GPIO_Port, Enable_PWR_Pin, GPIO_PIN_SET);
 8101ad4:	2201      	movs	r2, #1
 8101ad6:	2101      	movs	r1, #1
 8101ad8:	4870      	ldr	r0, [pc, #448]	; (8101c9c <MX_GPIO_Init+0x2e8>)
 8101ada:	f002 fef5 	bl	81048c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Direction_X_GPIO_Port, Direction_X_Pin, GPIO_PIN_RESET);
 8101ade:	2200      	movs	r2, #0
 8101ae0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8101ae4:	486f      	ldr	r0, [pc, #444]	; (8101ca4 <MX_GPIO_Init+0x2f0>)
 8101ae6:	f002 feef 	bl	81048c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DigiIN_OUT_Z_Pin|Direction_Z_Pin|LD2_Pin;
 8101aea:	2307      	movs	r3, #7
 8101aec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101aee:	2301      	movs	r3, #1
 8101af0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101af2:	2300      	movs	r3, #0
 8101af4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101af6:	2300      	movs	r3, #0
 8101af8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8101afa:	f107 031c 	add.w	r3, r7, #28
 8101afe:	4619      	mov	r1, r3
 8101b00:	4863      	ldr	r0, [pc, #396]	; (8101c90 <MX_GPIO_Init+0x2dc>)
 8101b02:	f002 fd19 	bl	8104538 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = B1_Pin|Rotary_Switch_C2_Pin;
 8101b06:	f242 0301 	movw	r3, #8193	; 0x2001
 8101b0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101b0c:	2300      	movs	r3, #0
 8101b0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b10:	2300      	movs	r3, #0
 8101b12:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101b14:	f107 031c 	add.w	r3, r7, #28
 8101b18:	4619      	mov	r1, r3
 8101b1a:	4861      	ldr	r0, [pc, #388]	; (8101ca0 <MX_GPIO_Init+0x2ec>)
 8101b1c:	f002 fd0c 	bl	8104538 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Rotary_Switch_C8_Pin;
 8101b20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8101b24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101b26:	2300      	movs	r3, #0
 8101b28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b2a:	2300      	movs	r3, #0
 8101b2c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_Switch_C8_GPIO_Port, &GPIO_InitStruct);
 8101b2e:	f107 031c 	add.w	r3, r7, #28
 8101b32:	4619      	mov	r1, r3
 8101b34:	485c      	ldr	r0, [pc, #368]	; (8101ca8 <MX_GPIO_Init+0x2f4>)
 8101b36:	f002 fcff 	bl	8104538 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Ready_Z_Pin;
 8101b3a:	2301      	movs	r3, #1
 8101b3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101b3e:	2301      	movs	r3, #1
 8101b40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b42:	2300      	movs	r3, #0
 8101b44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b46:	2300      	movs	r3, #0
 8101b48:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Ready_Z_GPIO_Port, &GPIO_InitStruct);
 8101b4a:	f107 031c 	add.w	r3, r7, #28
 8101b4e:	4619      	mov	r1, r3
 8101b50:	4850      	ldr	r0, [pc, #320]	; (8101c94 <MX_GPIO_Init+0x2e0>)
 8101b52:	f002 fcf1 	bl	8104538 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Rotary_Switch_C1_Pin;
 8101b56:	2308      	movs	r3, #8
 8101b58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101b5a:	2300      	movs	r3, #0
 8101b5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b5e:	2300      	movs	r3, #0
 8101b60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_Switch_C1_GPIO_Port, &GPIO_InitStruct);
 8101b62:	f107 031c 	add.w	r3, r7, #28
 8101b66:	4619      	mov	r1, r3
 8101b68:	484a      	ldr	r0, [pc, #296]	; (8101c94 <MX_GPIO_Init+0x2e0>)
 8101b6a:	f002 fce5 	bl	8104538 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8101b6e:	f244 0301 	movw	r3, #16385	; 0x4001
 8101b72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101b74:	2301      	movs	r3, #1
 8101b76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b78:	2300      	movs	r3, #0
 8101b7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b7c:	2300      	movs	r3, #0
 8101b7e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101b80:	f107 031c 	add.w	r3, r7, #28
 8101b84:	4619      	mov	r1, r3
 8101b86:	4844      	ldr	r0, [pc, #272]	; (8101c98 <MX_GPIO_Init+0x2e4>)
 8101b88:	f002 fcd6 	bl	8104538 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Rotary_Switch_C4_Pin;
 8101b8c:	2302      	movs	r3, #2
 8101b8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101b90:	2300      	movs	r3, #0
 8101b92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b94:	2300      	movs	r3, #0
 8101b96:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_Switch_C4_GPIO_Port, &GPIO_InitStruct);
 8101b98:	f107 031c 	add.w	r3, r7, #28
 8101b9c:	4619      	mov	r1, r3
 8101b9e:	483e      	ldr	r0, [pc, #248]	; (8101c98 <MX_GPIO_Init+0x2e4>)
 8101ba0:	f002 fcca 	bl	8104538 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Homing_Z_Pin;
 8101ba4:	2304      	movs	r3, #4
 8101ba6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8101ba8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8101bac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101bae:	2300      	movs	r3, #0
 8101bb0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Homing_Z_GPIO_Port, &GPIO_InitStruct);
 8101bb2:	f107 031c 	add.w	r3, r7, #28
 8101bb6:	4619      	mov	r1, r3
 8101bb8:	4837      	ldr	r0, [pc, #220]	; (8101c98 <MX_GPIO_Init+0x2e4>)
 8101bba:	f002 fcbd 	bl	8104538 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Pushbutton_Rotary_Switch_Pin;
 8101bbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8101bc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8101bc4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8101bc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101bca:	2300      	movs	r3, #0
 8101bcc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Pushbutton_Rotary_Switch_GPIO_Port, &GPIO_InitStruct);
 8101bce:	f107 031c 	add.w	r3, r7, #28
 8101bd2:	4619      	mov	r1, r3
 8101bd4:	482e      	ldr	r0, [pc, #184]	; (8101c90 <MX_GPIO_Init+0x2dc>)
 8101bd6:	f002 fcaf 	bl	8104538 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = Homing_X_Pin|Endstop_X_Pin|Endstop_Z_Pin;
 8101bda:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8101bde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101be0:	2300      	movs	r3, #0
 8101be2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101be4:	2300      	movs	r3, #0
 8101be6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8101be8:	f107 031c 	add.w	r3, r7, #28
 8101bec:	4619      	mov	r1, r3
 8101bee:	4828      	ldr	r0, [pc, #160]	; (8101c90 <MX_GPIO_Init+0x2dc>)
 8101bf0:	f002 fca2 	bl	8104538 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|DigiIN_OUT_X_Pin|Ready_X_Pin|Enable_PWR_Pin
 8101bf4:	f24c 4379 	movw	r3, #50297	; 0xc479
 8101bf8:	61fb      	str	r3, [r7, #28]
                          |Debug_1_Pin|Debug_2_Pin|Debug_3_Pin|Debug_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101bfa:	2301      	movs	r3, #1
 8101bfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101bfe:	2300      	movs	r3, #0
 8101c00:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101c02:	2300      	movs	r3, #0
 8101c04:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101c06:	f107 031c 	add.w	r3, r7, #28
 8101c0a:	4619      	mov	r1, r3
 8101c0c:	4823      	ldr	r0, [pc, #140]	; (8101c9c <MX_GPIO_Init+0x2e8>)
 8101c0e:	f002 fc93 	bl	8104538 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = Vaccuum_Valve_Pin|Vaccuum_Pump_Pin|Solenoid_Pin;
 8101c12:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8101c16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101c18:	2301      	movs	r3, #1
 8101c1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101c1c:	2300      	movs	r3, #0
 8101c1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101c20:	2300      	movs	r3, #0
 8101c22:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101c24:	f107 031c 	add.w	r3, r7, #28
 8101c28:	4619      	mov	r1, r3
 8101c2a:	481d      	ldr	r0, [pc, #116]	; (8101ca0 <MX_GPIO_Init+0x2ec>)
 8101c2c:	f002 fc84 	bl	8104538 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Coin_INT_Pin|Prox_INT_Pin;
 8101c30:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101c34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8101c36:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8101c3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101c3c:	2300      	movs	r3, #0
 8101c3e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101c40:	f107 031c 	add.w	r3, r7, #28
 8101c44:	4619      	mov	r1, r3
 8101c46:	4816      	ldr	r0, [pc, #88]	; (8101ca0 <MX_GPIO_Init+0x2ec>)
 8101c48:	f002 fc76 	bl	8104538 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Read_EMO_Pin;
 8101c4c:	2302      	movs	r3, #2
 8101c4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8101c50:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8101c54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101c56:	2300      	movs	r3, #0
 8101c58:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Read_EMO_GPIO_Port, &GPIO_InitStruct);
 8101c5a:	f107 031c 	add.w	r3, r7, #28
 8101c5e:	4619      	mov	r1, r3
 8101c60:	480e      	ldr	r0, [pc, #56]	; (8101c9c <MX_GPIO_Init+0x2e8>)
 8101c62:	f002 fc69 	bl	8104538 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Direction_X_Pin;
 8101c66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8101c6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101c6c:	2301      	movs	r3, #1
 8101c6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101c70:	2300      	movs	r3, #0
 8101c72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101c74:	2300      	movs	r3, #0
 8101c76:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Direction_X_GPIO_Port, &GPIO_InitStruct);
 8101c78:	f107 031c 	add.w	r3, r7, #28
 8101c7c:	4619      	mov	r1, r3
 8101c7e:	4809      	ldr	r0, [pc, #36]	; (8101ca4 <MX_GPIO_Init+0x2f0>)
 8101c80:	f002 fc5a 	bl	8104538 <HAL_GPIO_Init>

}
 8101c84:	bf00      	nop
 8101c86:	3730      	adds	r7, #48	; 0x30
 8101c88:	46bd      	mov	sp, r7
 8101c8a:	bd80      	pop	{r7, pc}
 8101c8c:	58024400 	.word	0x58024400
 8101c90:	58021000 	.word	0x58021000
 8101c94:	58020000 	.word	0x58020000
 8101c98:	58020400 	.word	0x58020400
 8101c9c:	58020c00 	.word	0x58020c00
 8101ca0:	58020800 	.word	0x58020800
 8101ca4:	58021800 	.word	0x58021800
 8101ca8:	58021400 	.word	0x58021400

08101cac <set_Valve>:
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
}



void set_Valve(void){
 8101cac:	b580      	push	{r7, lr}
 8101cae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Vaccuum_Valve_GPIO_Port, Vaccuum_Valve_Pin, GPIO_PIN_RESET);
 8101cb0:	2200      	movs	r2, #0
 8101cb2:	2140      	movs	r1, #64	; 0x40
 8101cb4:	4802      	ldr	r0, [pc, #8]	; (8101cc0 <set_Valve+0x14>)
 8101cb6:	f002 fe07 	bl	81048c8 <HAL_GPIO_WritePin>
}
 8101cba:	bf00      	nop
 8101cbc:	bd80      	pop	{r7, pc}
 8101cbe:	bf00      	nop
 8101cc0:	58020800 	.word	0x58020800

08101cc4 <reset_Valve>:
void reset_Valve(void){
 8101cc4:	b580      	push	{r7, lr}
 8101cc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Vaccuum_Valve_GPIO_Port, Vaccuum_Valve_Pin, GPIO_PIN_SET);
 8101cc8:	2201      	movs	r2, #1
 8101cca:	2140      	movs	r1, #64	; 0x40
 8101ccc:	4802      	ldr	r0, [pc, #8]	; (8101cd8 <reset_Valve+0x14>)
 8101cce:	f002 fdfb 	bl	81048c8 <HAL_GPIO_WritePin>
}
 8101cd2:	bf00      	nop
 8101cd4:	bd80      	pop	{r7, pc}
 8101cd6:	bf00      	nop
 8101cd8:	58020800 	.word	0x58020800

08101cdc <set_Pump>:

void set_Pump(void){
 8101cdc:	b580      	push	{r7, lr}
 8101cde:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Vaccuum_Pump_GPIO_Port, Vaccuum_Pump_Pin, GPIO_PIN_RESET);
 8101ce0:	2200      	movs	r2, #0
 8101ce2:	2180      	movs	r1, #128	; 0x80
 8101ce4:	4802      	ldr	r0, [pc, #8]	; (8101cf0 <set_Pump+0x14>)
 8101ce6:	f002 fdef 	bl	81048c8 <HAL_GPIO_WritePin>
}
 8101cea:	bf00      	nop
 8101cec:	bd80      	pop	{r7, pc}
 8101cee:	bf00      	nop
 8101cf0:	58020800 	.word	0x58020800

08101cf4 <reset_Pump>:
void reset_Pump(void){
 8101cf4:	b580      	push	{r7, lr}
 8101cf6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Vaccuum_Pump_GPIO_Port, Vaccuum_Pump_Pin, GPIO_PIN_SET);
 8101cf8:	2201      	movs	r2, #1
 8101cfa:	2180      	movs	r1, #128	; 0x80
 8101cfc:	4802      	ldr	r0, [pc, #8]	; (8101d08 <reset_Pump+0x14>)
 8101cfe:	f002 fde3 	bl	81048c8 <HAL_GPIO_WritePin>
}
 8101d02:	bf00      	nop
 8101d04:	bd80      	pop	{r7, pc}
 8101d06:	bf00      	nop
 8101d08:	58020800 	.word	0x58020800

08101d0c <set_Direction_X>:
	HAL_GPIO_WritePin(Solenoid_GPIO_Port, Solenoid_Pin, GPIO_PIN_SET);
}



void set_Direction_X(void){
 8101d0c:	b580      	push	{r7, lr}
 8101d0e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Direction_X_GPIO_Port, Direction_X_Pin, GPIO_PIN_SET);
 8101d10:	2201      	movs	r2, #1
 8101d12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8101d16:	4802      	ldr	r0, [pc, #8]	; (8101d20 <set_Direction_X+0x14>)
 8101d18:	f002 fdd6 	bl	81048c8 <HAL_GPIO_WritePin>
}
 8101d1c:	bf00      	nop
 8101d1e:	bd80      	pop	{r7, pc}
 8101d20:	58021800 	.word	0x58021800

08101d24 <reset_Direction_X>:
void reset_Direction_X(void){
 8101d24:	b580      	push	{r7, lr}
 8101d26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Direction_X_GPIO_Port, Direction_X_Pin, GPIO_PIN_RESET);
 8101d28:	2200      	movs	r2, #0
 8101d2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8101d2e:	4802      	ldr	r0, [pc, #8]	; (8101d38 <reset_Direction_X+0x14>)
 8101d30:	f002 fdca 	bl	81048c8 <HAL_GPIO_WritePin>
}
 8101d34:	bf00      	nop
 8101d36:	bd80      	pop	{r7, pc}
 8101d38:	58021800 	.word	0x58021800

08101d3c <set_Ready_X>:

void set_Ready_X(void){
 8101d3c:	b580      	push	{r7, lr}
 8101d3e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_X_GPIO_Port, Ready_X_Pin, GPIO_PIN_SET);
 8101d40:	2201      	movs	r2, #1
 8101d42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8101d46:	4802      	ldr	r0, [pc, #8]	; (8101d50 <set_Ready_X+0x14>)
 8101d48:	f002 fdbe 	bl	81048c8 <HAL_GPIO_WritePin>
}
 8101d4c:	bf00      	nop
 8101d4e:	bd80      	pop	{r7, pc}
 8101d50:	58020c00 	.word	0x58020c00

08101d54 <reset_Ready_X>:
void reset_Ready_X(void){
 8101d54:	b580      	push	{r7, lr}
 8101d56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_X_GPIO_Port, Ready_X_Pin, GPIO_PIN_RESET);
 8101d58:	2200      	movs	r2, #0
 8101d5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8101d5e:	4802      	ldr	r0, [pc, #8]	; (8101d68 <reset_Ready_X+0x14>)
 8101d60:	f002 fdb2 	bl	81048c8 <HAL_GPIO_WritePin>
}
 8101d64:	bf00      	nop
 8101d66:	bd80      	pop	{r7, pc}
 8101d68:	58020c00 	.word	0x58020c00

08101d6c <set_Direction_Z>:
	HAL_GPIO_WritePin(DigiIN_OUT_X_GPIO_Port, DigiIN_OUT_X_Pin, GPIO_PIN_RESET);
}



void set_Direction_Z(void){
 8101d6c:	b580      	push	{r7, lr}
 8101d6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Direction_Z_GPIO_Port, Direction_Z_Pin, GPIO_PIN_SET);
 8101d70:	2201      	movs	r2, #1
 8101d72:	2101      	movs	r1, #1
 8101d74:	4802      	ldr	r0, [pc, #8]	; (8101d80 <set_Direction_Z+0x14>)
 8101d76:	f002 fda7 	bl	81048c8 <HAL_GPIO_WritePin>
}
 8101d7a:	bf00      	nop
 8101d7c:	bd80      	pop	{r7, pc}
 8101d7e:	bf00      	nop
 8101d80:	58021000 	.word	0x58021000

08101d84 <reset_Direction_Z>:
void reset_Direction_Z(void){
 8101d84:	b580      	push	{r7, lr}
 8101d86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Direction_Z_GPIO_Port, Direction_Z_Pin, GPIO_PIN_RESET);
 8101d88:	2200      	movs	r2, #0
 8101d8a:	2101      	movs	r1, #1
 8101d8c:	4802      	ldr	r0, [pc, #8]	; (8101d98 <reset_Direction_Z+0x14>)
 8101d8e:	f002 fd9b 	bl	81048c8 <HAL_GPIO_WritePin>
}
 8101d92:	bf00      	nop
 8101d94:	bd80      	pop	{r7, pc}
 8101d96:	bf00      	nop
 8101d98:	58021000 	.word	0x58021000

08101d9c <set_Ready_Z>:

void set_Ready_Z(void){
 8101d9c:	b580      	push	{r7, lr}
 8101d9e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_Z_GPIO_Port, Ready_Z_Pin, GPIO_PIN_SET);
 8101da0:	2201      	movs	r2, #1
 8101da2:	2101      	movs	r1, #1
 8101da4:	4802      	ldr	r0, [pc, #8]	; (8101db0 <set_Ready_Z+0x14>)
 8101da6:	f002 fd8f 	bl	81048c8 <HAL_GPIO_WritePin>
}
 8101daa:	bf00      	nop
 8101dac:	bd80      	pop	{r7, pc}
 8101dae:	bf00      	nop
 8101db0:	58020000 	.word	0x58020000

08101db4 <reset_Ready_Z>:
void reset_Ready_Z(void){
 8101db4:	b580      	push	{r7, lr}
 8101db6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_Z_GPIO_Port, Ready_Z_Pin, GPIO_PIN_RESET);
 8101db8:	2200      	movs	r2, #0
 8101dba:	2101      	movs	r1, #1
 8101dbc:	4802      	ldr	r0, [pc, #8]	; (8101dc8 <reset_Ready_Z+0x14>)
 8101dbe:	f002 fd83 	bl	81048c8 <HAL_GPIO_WritePin>
}
 8101dc2:	bf00      	nop
 8101dc4:	bd80      	pop	{r7, pc}
 8101dc6:	bf00      	nop
 8101dc8:	58020000 	.word	0x58020000

08101dcc <set_Enable_Power>:
	HAL_GPIO_WritePin(DigiIN_OUT_Z_GPIO_Port, DigiIN_OUT_Z_Pin, GPIO_PIN_RESET);
}



void set_Enable_Power(void){
 8101dcc:	b580      	push	{r7, lr}
 8101dce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Enable_PWR_GPIO_Port, Enable_PWR_Pin, GPIO_PIN_RESET);
 8101dd0:	2200      	movs	r2, #0
 8101dd2:	2101      	movs	r1, #1
 8101dd4:	4802      	ldr	r0, [pc, #8]	; (8101de0 <set_Enable_Power+0x14>)
 8101dd6:	f002 fd77 	bl	81048c8 <HAL_GPIO_WritePin>
}
 8101dda:	bf00      	nop
 8101ddc:	bd80      	pop	{r7, pc}
 8101dde:	bf00      	nop
 8101de0:	58020c00 	.word	0x58020c00

08101de4 <reset_Enable_Power>:
void reset_Enable_Power(void){
 8101de4:	b580      	push	{r7, lr}
 8101de6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Enable_PWR_GPIO_Port, Enable_PWR_Pin, GPIO_PIN_SET);
 8101de8:	2201      	movs	r2, #1
 8101dea:	2101      	movs	r1, #1
 8101dec:	4802      	ldr	r0, [pc, #8]	; (8101df8 <reset_Enable_Power+0x14>)
 8101dee:	f002 fd6b 	bl	81048c8 <HAL_GPIO_WritePin>
}
 8101df2:	bf00      	nop
 8101df4:	bd80      	pop	{r7, pc}
 8101df6:	bf00      	nop
 8101df8:	58020c00 	.word	0x58020c00

08101dfc <get_Homing_X>:

int get_Homing_X(void){
 8101dfc:	b580      	push	{r7, lr}
 8101dfe:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(Homing_X_GPIO_Port, Homing_X_Pin) == GPIO_PIN_RESET;
 8101e00:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8101e04:	4805      	ldr	r0, [pc, #20]	; (8101e1c <get_Homing_X+0x20>)
 8101e06:	f002 fd47 	bl	8104898 <HAL_GPIO_ReadPin>
 8101e0a:	4603      	mov	r3, r0
 8101e0c:	2b00      	cmp	r3, #0
 8101e0e:	bf0c      	ite	eq
 8101e10:	2301      	moveq	r3, #1
 8101e12:	2300      	movne	r3, #0
 8101e14:	b2db      	uxtb	r3, r3
}
 8101e16:	4618      	mov	r0, r3
 8101e18:	bd80      	pop	{r7, pc}
 8101e1a:	bf00      	nop
 8101e1c:	58021000 	.word	0x58021000

08101e20 <get_Homing_Z>:
int get_Homing_Z(void){
 8101e20:	b580      	push	{r7, lr}
 8101e22:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(Homing_Z_GPIO_Port, Homing_Z_Pin) == GPIO_PIN_RESET;
 8101e24:	2104      	movs	r1, #4
 8101e26:	4805      	ldr	r0, [pc, #20]	; (8101e3c <get_Homing_Z+0x1c>)
 8101e28:	f002 fd36 	bl	8104898 <HAL_GPIO_ReadPin>
 8101e2c:	4603      	mov	r3, r0
 8101e2e:	2b00      	cmp	r3, #0
 8101e30:	bf0c      	ite	eq
 8101e32:	2301      	moveq	r3, #1
 8101e34:	2300      	movne	r3, #0
 8101e36:	b2db      	uxtb	r3, r3
}
 8101e38:	4618      	mov	r0, r3
 8101e3a:	bd80      	pop	{r7, pc}
 8101e3c:	58020400 	.word	0x58020400

08101e40 <MX_TIM2_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8101e40:	b580      	push	{r7, lr}
 8101e42:	b08a      	sub	sp, #40	; 0x28
 8101e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8101e46:	f107 031c 	add.w	r3, r7, #28
 8101e4a:	2200      	movs	r2, #0
 8101e4c:	601a      	str	r2, [r3, #0]
 8101e4e:	605a      	str	r2, [r3, #4]
 8101e50:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8101e52:	463b      	mov	r3, r7
 8101e54:	2200      	movs	r2, #0
 8101e56:	601a      	str	r2, [r3, #0]
 8101e58:	605a      	str	r2, [r3, #4]
 8101e5a:	609a      	str	r2, [r3, #8]
 8101e5c:	60da      	str	r2, [r3, #12]
 8101e5e:	611a      	str	r2, [r3, #16]
 8101e60:	615a      	str	r2, [r3, #20]
 8101e62:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8101e64:	4b27      	ldr	r3, [pc, #156]	; (8101f04 <MX_TIM2_Init+0xc4>)
 8101e66:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8101e6a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 8101e6c:	4b25      	ldr	r3, [pc, #148]	; (8101f04 <MX_TIM2_Init+0xc4>)
 8101e6e:	222f      	movs	r2, #47	; 0x2f
 8101e70:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101e72:	4b24      	ldr	r3, [pc, #144]	; (8101f04 <MX_TIM2_Init+0xc4>)
 8101e74:	2200      	movs	r2, #0
 8101e76:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8101e78:	4b22      	ldr	r3, [pc, #136]	; (8101f04 <MX_TIM2_Init+0xc4>)
 8101e7a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8101e7e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101e80:	4b20      	ldr	r3, [pc, #128]	; (8101f04 <MX_TIM2_Init+0xc4>)
 8101e82:	2200      	movs	r2, #0
 8101e84:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101e86:	4b1f      	ldr	r3, [pc, #124]	; (8101f04 <MX_TIM2_Init+0xc4>)
 8101e88:	2200      	movs	r2, #0
 8101e8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8101e8c:	481d      	ldr	r0, [pc, #116]	; (8101f04 <MX_TIM2_Init+0xc4>)
 8101e8e:	f005 f9ae 	bl	81071ee <HAL_TIM_PWM_Init>
 8101e92:	4603      	mov	r3, r0
 8101e94:	2b00      	cmp	r3, #0
 8101e96:	d001      	beq.n	8101e9c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8101e98:	f7ff fc12 	bl	81016c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101e9c:	2300      	movs	r3, #0
 8101e9e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8101ea0:	2300      	movs	r3, #0
 8101ea2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8101ea4:	f107 031c 	add.w	r3, r7, #28
 8101ea8:	4619      	mov	r1, r3
 8101eaa:	4816      	ldr	r0, [pc, #88]	; (8101f04 <MX_TIM2_Init+0xc4>)
 8101eac:	f006 f902 	bl	81080b4 <HAL_TIMEx_MasterConfigSynchronization>
 8101eb0:	4603      	mov	r3, r0
 8101eb2:	2b00      	cmp	r3, #0
 8101eb4:	d001      	beq.n	8101eba <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8101eb6:	f7ff fc03 	bl	81016c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8101eba:	2360      	movs	r3, #96	; 0x60
 8101ebc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8101ebe:	2300      	movs	r3, #0
 8101ec0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8101ec2:	2300      	movs	r3, #0
 8101ec4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8101ec6:	2300      	movs	r3, #0
 8101ec8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8101eca:	463b      	mov	r3, r7
 8101ecc:	2208      	movs	r2, #8
 8101ece:	4619      	mov	r1, r3
 8101ed0:	480c      	ldr	r0, [pc, #48]	; (8101f04 <MX_TIM2_Init+0xc4>)
 8101ed2:	f005 fc45 	bl	8107760 <HAL_TIM_PWM_ConfigChannel>
 8101ed6:	4603      	mov	r3, r0
 8101ed8:	2b00      	cmp	r3, #0
 8101eda:	d001      	beq.n	8101ee0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8101edc:	f7ff fbf0 	bl	81016c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8101ee0:	463b      	mov	r3, r7
 8101ee2:	220c      	movs	r2, #12
 8101ee4:	4619      	mov	r1, r3
 8101ee6:	4807      	ldr	r0, [pc, #28]	; (8101f04 <MX_TIM2_Init+0xc4>)
 8101ee8:	f005 fc3a 	bl	8107760 <HAL_TIM_PWM_ConfigChannel>
 8101eec:	4603      	mov	r3, r0
 8101eee:	2b00      	cmp	r3, #0
 8101ef0:	d001      	beq.n	8101ef6 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8101ef2:	f7ff fbe5 	bl	81016c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8101ef6:	4803      	ldr	r0, [pc, #12]	; (8101f04 <MX_TIM2_Init+0xc4>)
 8101ef8:	f000 fa4c 	bl	8102394 <HAL_TIM_MspPostInit>

}
 8101efc:	bf00      	nop
 8101efe:	3728      	adds	r7, #40	; 0x28
 8101f00:	46bd      	mov	sp, r7
 8101f02:	bd80      	pop	{r7, pc}
 8101f04:	1000012c 	.word	0x1000012c

08101f08 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8101f08:	b580      	push	{r7, lr}
 8101f0a:	b08c      	sub	sp, #48	; 0x30
 8101f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8101f0e:	f107 030c 	add.w	r3, r7, #12
 8101f12:	2224      	movs	r2, #36	; 0x24
 8101f14:	2100      	movs	r1, #0
 8101f16:	4618      	mov	r0, r3
 8101f18:	f007 fa84 	bl	8109424 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8101f1c:	463b      	mov	r3, r7
 8101f1e:	2200      	movs	r2, #0
 8101f20:	601a      	str	r2, [r3, #0]
 8101f22:	605a      	str	r2, [r3, #4]
 8101f24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8101f26:	4b21      	ldr	r3, [pc, #132]	; (8101fac <MX_TIM3_Init+0xa4>)
 8101f28:	4a21      	ldr	r2, [pc, #132]	; (8101fb0 <MX_TIM3_Init+0xa8>)
 8101f2a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8101f2c:	4b1f      	ldr	r3, [pc, #124]	; (8101fac <MX_TIM3_Init+0xa4>)
 8101f2e:	2200      	movs	r2, #0
 8101f30:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101f32:	4b1e      	ldr	r3, [pc, #120]	; (8101fac <MX_TIM3_Init+0xa4>)
 8101f34:	2200      	movs	r2, #0
 8101f36:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8101f38:	4b1c      	ldr	r3, [pc, #112]	; (8101fac <MX_TIM3_Init+0xa4>)
 8101f3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8101f3e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101f40:	4b1a      	ldr	r3, [pc, #104]	; (8101fac <MX_TIM3_Init+0xa4>)
 8101f42:	2200      	movs	r2, #0
 8101f44:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101f46:	4b19      	ldr	r3, [pc, #100]	; (8101fac <MX_TIM3_Init+0xa4>)
 8101f48:	2200      	movs	r2, #0
 8101f4a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8101f4c:	2301      	movs	r3, #1
 8101f4e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8101f50:	2300      	movs	r3, #0
 8101f52:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8101f54:	2301      	movs	r3, #1
 8101f56:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8101f58:	2300      	movs	r3, #0
 8101f5a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8101f5c:	2300      	movs	r3, #0
 8101f5e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8101f60:	2302      	movs	r3, #2
 8101f62:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8101f64:	2301      	movs	r3, #1
 8101f66:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8101f68:	2300      	movs	r3, #0
 8101f6a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8101f6c:	2300      	movs	r3, #0
 8101f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8101f70:	f107 030c 	add.w	r3, r7, #12
 8101f74:	4619      	mov	r1, r3
 8101f76:	480d      	ldr	r0, [pc, #52]	; (8101fac <MX_TIM3_Init+0xa4>)
 8101f78:	f005 fa9e 	bl	81074b8 <HAL_TIM_Encoder_Init>
 8101f7c:	4603      	mov	r3, r0
 8101f7e:	2b00      	cmp	r3, #0
 8101f80:	d001      	beq.n	8101f86 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8101f82:	f7ff fb9d 	bl	81016c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101f86:	2300      	movs	r3, #0
 8101f88:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8101f8a:	2300      	movs	r3, #0
 8101f8c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8101f8e:	463b      	mov	r3, r7
 8101f90:	4619      	mov	r1, r3
 8101f92:	4806      	ldr	r0, [pc, #24]	; (8101fac <MX_TIM3_Init+0xa4>)
 8101f94:	f006 f88e 	bl	81080b4 <HAL_TIMEx_MasterConfigSynchronization>
 8101f98:	4603      	mov	r3, r0
 8101f9a:	2b00      	cmp	r3, #0
 8101f9c:	d001      	beq.n	8101fa2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8101f9e:	f7ff fb8f 	bl	81016c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8101fa2:	bf00      	nop
 8101fa4:	3730      	adds	r7, #48	; 0x30
 8101fa6:	46bd      	mov	sp, r7
 8101fa8:	bd80      	pop	{r7, pc}
 8101faa:	bf00      	nop
 8101fac:	10000178 	.word	0x10000178
 8101fb0:	40000400 	.word	0x40000400

08101fb4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8101fb4:	b580      	push	{r7, lr}
 8101fb6:	b08c      	sub	sp, #48	; 0x30
 8101fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8101fba:	f107 030c 	add.w	r3, r7, #12
 8101fbe:	2224      	movs	r2, #36	; 0x24
 8101fc0:	2100      	movs	r1, #0
 8101fc2:	4618      	mov	r0, r3
 8101fc4:	f007 fa2e 	bl	8109424 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8101fc8:	463b      	mov	r3, r7
 8101fca:	2200      	movs	r2, #0
 8101fcc:	601a      	str	r2, [r3, #0]
 8101fce:	605a      	str	r2, [r3, #4]
 8101fd0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8101fd2:	4b21      	ldr	r3, [pc, #132]	; (8102058 <MX_TIM4_Init+0xa4>)
 8101fd4:	4a21      	ldr	r2, [pc, #132]	; (810205c <MX_TIM4_Init+0xa8>)
 8101fd6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8101fd8:	4b1f      	ldr	r3, [pc, #124]	; (8102058 <MX_TIM4_Init+0xa4>)
 8101fda:	2200      	movs	r2, #0
 8101fdc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101fde:	4b1e      	ldr	r3, [pc, #120]	; (8102058 <MX_TIM4_Init+0xa4>)
 8101fe0:	2200      	movs	r2, #0
 8101fe2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8101fe4:	4b1c      	ldr	r3, [pc, #112]	; (8102058 <MX_TIM4_Init+0xa4>)
 8101fe6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8101fea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101fec:	4b1a      	ldr	r3, [pc, #104]	; (8102058 <MX_TIM4_Init+0xa4>)
 8101fee:	2200      	movs	r2, #0
 8101ff0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101ff2:	4b19      	ldr	r3, [pc, #100]	; (8102058 <MX_TIM4_Init+0xa4>)
 8101ff4:	2200      	movs	r2, #0
 8101ff6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8101ff8:	2301      	movs	r3, #1
 8101ffa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8101ffc:	2300      	movs	r3, #0
 8101ffe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8102000:	2301      	movs	r3, #1
 8102002:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8102004:	2300      	movs	r3, #0
 8102006:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8102008:	2300      	movs	r3, #0
 810200a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 810200c:	2302      	movs	r3, #2
 810200e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8102010:	2301      	movs	r3, #1
 8102012:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8102014:	2300      	movs	r3, #0
 8102016:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8102018:	2300      	movs	r3, #0
 810201a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 810201c:	f107 030c 	add.w	r3, r7, #12
 8102020:	4619      	mov	r1, r3
 8102022:	480d      	ldr	r0, [pc, #52]	; (8102058 <MX_TIM4_Init+0xa4>)
 8102024:	f005 fa48 	bl	81074b8 <HAL_TIM_Encoder_Init>
 8102028:	4603      	mov	r3, r0
 810202a:	2b00      	cmp	r3, #0
 810202c:	d001      	beq.n	8102032 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 810202e:	f7ff fb47 	bl	81016c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8102032:	2300      	movs	r3, #0
 8102034:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8102036:	2300      	movs	r3, #0
 8102038:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 810203a:	463b      	mov	r3, r7
 810203c:	4619      	mov	r1, r3
 810203e:	4806      	ldr	r0, [pc, #24]	; (8102058 <MX_TIM4_Init+0xa4>)
 8102040:	f006 f838 	bl	81080b4 <HAL_TIMEx_MasterConfigSynchronization>
 8102044:	4603      	mov	r3, r0
 8102046:	2b00      	cmp	r3, #0
 8102048:	d001      	beq.n	810204e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 810204a:	f7ff fb39 	bl	81016c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 810204e:	bf00      	nop
 8102050:	3730      	adds	r7, #48	; 0x30
 8102052:	46bd      	mov	sp, r7
 8102054:	bd80      	pop	{r7, pc}
 8102056:	bf00      	nop
 8102058:	100001c4 	.word	0x100001c4
 810205c:	40000800 	.word	0x40000800

08102060 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8102060:	b580      	push	{r7, lr}
 8102062:	b088      	sub	sp, #32
 8102064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8102066:	1d3b      	adds	r3, r7, #4
 8102068:	2200      	movs	r2, #0
 810206a:	601a      	str	r2, [r3, #0]
 810206c:	605a      	str	r2, [r3, #4]
 810206e:	609a      	str	r2, [r3, #8]
 8102070:	60da      	str	r2, [r3, #12]
 8102072:	611a      	str	r2, [r3, #16]
 8102074:	615a      	str	r2, [r3, #20]
 8102076:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8102078:	4b1e      	ldr	r3, [pc, #120]	; (81020f4 <MX_TIM13_Init+0x94>)
 810207a:	4a1f      	ldr	r2, [pc, #124]	; (81020f8 <MX_TIM13_Init+0x98>)
 810207c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 80-1;
 810207e:	4b1d      	ldr	r3, [pc, #116]	; (81020f4 <MX_TIM13_Init+0x94>)
 8102080:	224f      	movs	r2, #79	; 0x4f
 8102082:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8102084:	4b1b      	ldr	r3, [pc, #108]	; (81020f4 <MX_TIM13_Init+0x94>)
 8102086:	2200      	movs	r2, #0
 8102088:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 60000-1;
 810208a:	4b1a      	ldr	r3, [pc, #104]	; (81020f4 <MX_TIM13_Init+0x94>)
 810208c:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8102090:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8102092:	4b18      	ldr	r3, [pc, #96]	; (81020f4 <MX_TIM13_Init+0x94>)
 8102094:	2200      	movs	r2, #0
 8102096:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8102098:	4b16      	ldr	r3, [pc, #88]	; (81020f4 <MX_TIM13_Init+0x94>)
 810209a:	2200      	movs	r2, #0
 810209c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 810209e:	4815      	ldr	r0, [pc, #84]	; (81020f4 <MX_TIM13_Init+0x94>)
 81020a0:	f005 f84e 	bl	8107140 <HAL_TIM_Base_Init>
 81020a4:	4603      	mov	r3, r0
 81020a6:	2b00      	cmp	r3, #0
 81020a8:	d001      	beq.n	81020ae <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 81020aa:	f7ff fb09 	bl	81016c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 81020ae:	4811      	ldr	r0, [pc, #68]	; (81020f4 <MX_TIM13_Init+0x94>)
 81020b0:	f005 f89d 	bl	81071ee <HAL_TIM_PWM_Init>
 81020b4:	4603      	mov	r3, r0
 81020b6:	2b00      	cmp	r3, #0
 81020b8:	d001      	beq.n	81020be <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 81020ba:	f7ff fb01 	bl	81016c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 81020be:	2360      	movs	r3, #96	; 0x60
 81020c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 81020c2:	2300      	movs	r3, #0
 81020c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 81020c6:	2300      	movs	r3, #0
 81020c8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 81020ca:	2300      	movs	r3, #0
 81020cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 81020ce:	1d3b      	adds	r3, r7, #4
 81020d0:	2200      	movs	r2, #0
 81020d2:	4619      	mov	r1, r3
 81020d4:	4807      	ldr	r0, [pc, #28]	; (81020f4 <MX_TIM13_Init+0x94>)
 81020d6:	f005 fb43 	bl	8107760 <HAL_TIM_PWM_ConfigChannel>
 81020da:	4603      	mov	r3, r0
 81020dc:	2b00      	cmp	r3, #0
 81020de:	d001      	beq.n	81020e4 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 81020e0:	f7ff faee 	bl	81016c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 81020e4:	4803      	ldr	r0, [pc, #12]	; (81020f4 <MX_TIM13_Init+0x94>)
 81020e6:	f000 f955 	bl	8102394 <HAL_TIM_MspPostInit>

}
 81020ea:	bf00      	nop
 81020ec:	3720      	adds	r7, #32
 81020ee:	46bd      	mov	sp, r7
 81020f0:	bd80      	pop	{r7, pc}
 81020f2:	bf00      	nop
 81020f4:	10000210 	.word	0x10000210
 81020f8:	40001c00 	.word	0x40001c00

081020fc <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 81020fc:	b580      	push	{r7, lr}
 81020fe:	b088      	sub	sp, #32
 8102100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8102102:	1d3b      	adds	r3, r7, #4
 8102104:	2200      	movs	r2, #0
 8102106:	601a      	str	r2, [r3, #0]
 8102108:	605a      	str	r2, [r3, #4]
 810210a:	609a      	str	r2, [r3, #8]
 810210c:	60da      	str	r2, [r3, #12]
 810210e:	611a      	str	r2, [r3, #16]
 8102110:	615a      	str	r2, [r3, #20]
 8102112:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8102114:	4b1e      	ldr	r3, [pc, #120]	; (8102190 <MX_TIM14_Init+0x94>)
 8102116:	4a1f      	ldr	r2, [pc, #124]	; (8102194 <MX_TIM14_Init+0x98>)
 8102118:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 80-1;
 810211a:	4b1d      	ldr	r3, [pc, #116]	; (8102190 <MX_TIM14_Init+0x94>)
 810211c:	224f      	movs	r2, #79	; 0x4f
 810211e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8102120:	4b1b      	ldr	r3, [pc, #108]	; (8102190 <MX_TIM14_Init+0x94>)
 8102122:	2200      	movs	r2, #0
 8102124:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 60000-1;
 8102126:	4b1a      	ldr	r3, [pc, #104]	; (8102190 <MX_TIM14_Init+0x94>)
 8102128:	f64e 225f 	movw	r2, #59999	; 0xea5f
 810212c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 810212e:	4b18      	ldr	r3, [pc, #96]	; (8102190 <MX_TIM14_Init+0x94>)
 8102130:	2200      	movs	r2, #0
 8102132:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8102134:	4b16      	ldr	r3, [pc, #88]	; (8102190 <MX_TIM14_Init+0x94>)
 8102136:	2200      	movs	r2, #0
 8102138:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 810213a:	4815      	ldr	r0, [pc, #84]	; (8102190 <MX_TIM14_Init+0x94>)
 810213c:	f005 f800 	bl	8107140 <HAL_TIM_Base_Init>
 8102140:	4603      	mov	r3, r0
 8102142:	2b00      	cmp	r3, #0
 8102144:	d001      	beq.n	810214a <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8102146:	f7ff fabb 	bl	81016c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 810214a:	4811      	ldr	r0, [pc, #68]	; (8102190 <MX_TIM14_Init+0x94>)
 810214c:	f005 f84f 	bl	81071ee <HAL_TIM_PWM_Init>
 8102150:	4603      	mov	r3, r0
 8102152:	2b00      	cmp	r3, #0
 8102154:	d001      	beq.n	810215a <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8102156:	f7ff fab3 	bl	81016c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 810215a:	2360      	movs	r3, #96	; 0x60
 810215c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 810215e:	2300      	movs	r3, #0
 8102160:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8102162:	2300      	movs	r3, #0
 8102164:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8102166:	2300      	movs	r3, #0
 8102168:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 810216a:	1d3b      	adds	r3, r7, #4
 810216c:	2200      	movs	r2, #0
 810216e:	4619      	mov	r1, r3
 8102170:	4807      	ldr	r0, [pc, #28]	; (8102190 <MX_TIM14_Init+0x94>)
 8102172:	f005 faf5 	bl	8107760 <HAL_TIM_PWM_ConfigChannel>
 8102176:	4603      	mov	r3, r0
 8102178:	2b00      	cmp	r3, #0
 810217a:	d001      	beq.n	8102180 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 810217c:	f7ff faa0 	bl	81016c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8102180:	4803      	ldr	r0, [pc, #12]	; (8102190 <MX_TIM14_Init+0x94>)
 8102182:	f000 f907 	bl	8102394 <HAL_TIM_MspPostInit>

}
 8102186:	bf00      	nop
 8102188:	3720      	adds	r7, #32
 810218a:	46bd      	mov	sp, r7
 810218c:	bd80      	pop	{r7, pc}
 810218e:	bf00      	nop
 8102190:	1000025c 	.word	0x1000025c
 8102194:	40002000 	.word	0x40002000

08102198 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8102198:	b480      	push	{r7}
 810219a:	b085      	sub	sp, #20
 810219c:	af00      	add	r7, sp, #0
 810219e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 81021a0:	687b      	ldr	r3, [r7, #4]
 81021a2:	681b      	ldr	r3, [r3, #0]
 81021a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81021a8:	d10e      	bne.n	81021c8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 81021aa:	4b0a      	ldr	r3, [pc, #40]	; (81021d4 <HAL_TIM_PWM_MspInit+0x3c>)
 81021ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81021b0:	4a08      	ldr	r2, [pc, #32]	; (81021d4 <HAL_TIM_PWM_MspInit+0x3c>)
 81021b2:	f043 0301 	orr.w	r3, r3, #1
 81021b6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81021ba:	4b06      	ldr	r3, [pc, #24]	; (81021d4 <HAL_TIM_PWM_MspInit+0x3c>)
 81021bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81021c0:	f003 0301 	and.w	r3, r3, #1
 81021c4:	60fb      	str	r3, [r7, #12]
 81021c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 81021c8:	bf00      	nop
 81021ca:	3714      	adds	r7, #20
 81021cc:	46bd      	mov	sp, r7
 81021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81021d2:	4770      	bx	lr
 81021d4:	58024400 	.word	0x58024400

081021d8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 81021d8:	b580      	push	{r7, lr}
 81021da:	b08c      	sub	sp, #48	; 0x30
 81021dc:	af00      	add	r7, sp, #0
 81021de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81021e0:	f107 031c 	add.w	r3, r7, #28
 81021e4:	2200      	movs	r2, #0
 81021e6:	601a      	str	r2, [r3, #0]
 81021e8:	605a      	str	r2, [r3, #4]
 81021ea:	609a      	str	r2, [r3, #8]
 81021ec:	60da      	str	r2, [r3, #12]
 81021ee:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 81021f0:	687b      	ldr	r3, [r7, #4]
 81021f2:	681b      	ldr	r3, [r3, #0]
 81021f4:	4a44      	ldr	r2, [pc, #272]	; (8102308 <HAL_TIM_Encoder_MspInit+0x130>)
 81021f6:	4293      	cmp	r3, r2
 81021f8:	d14d      	bne.n	8102296 <HAL_TIM_Encoder_MspInit+0xbe>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 81021fa:	4b44      	ldr	r3, [pc, #272]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 81021fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102200:	4a42      	ldr	r2, [pc, #264]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 8102202:	f043 0302 	orr.w	r3, r3, #2
 8102206:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 810220a:	4b40      	ldr	r3, [pc, #256]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 810220c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102210:	f003 0302 	and.w	r3, r3, #2
 8102214:	61bb      	str	r3, [r7, #24]
 8102216:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8102218:	4b3c      	ldr	r3, [pc, #240]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 810221a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810221e:	4a3b      	ldr	r2, [pc, #236]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 8102220:	f043 0301 	orr.w	r3, r3, #1
 8102224:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102228:	4b38      	ldr	r3, [pc, #224]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 810222a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810222e:	f003 0301 	and.w	r3, r3, #1
 8102232:	617b      	str	r3, [r7, #20]
 8102234:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8102236:	4b35      	ldr	r3, [pc, #212]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 8102238:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810223c:	4a33      	ldr	r2, [pc, #204]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 810223e:	f043 0302 	orr.w	r3, r3, #2
 8102242:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102246:	4b31      	ldr	r3, [pc, #196]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 8102248:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810224c:	f003 0302 	and.w	r3, r3, #2
 8102250:	613b      	str	r3, [r7, #16]
 8102252:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Encoder_X_A_Pin;
 8102254:	2340      	movs	r3, #64	; 0x40
 8102256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102258:	2302      	movs	r3, #2
 810225a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810225c:	2300      	movs	r3, #0
 810225e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102260:	2300      	movs	r3, #0
 8102262:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8102264:	2302      	movs	r3, #2
 8102266:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Encoder_X_A_GPIO_Port, &GPIO_InitStruct);
 8102268:	f107 031c 	add.w	r3, r7, #28
 810226c:	4619      	mov	r1, r3
 810226e:	4828      	ldr	r0, [pc, #160]	; (8102310 <HAL_TIM_Encoder_MspInit+0x138>)
 8102270:	f002 f962 	bl	8104538 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Encoder_X_B_Pin;
 8102274:	2320      	movs	r3, #32
 8102276:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102278:	2302      	movs	r3, #2
 810227a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810227c:	2300      	movs	r3, #0
 810227e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102280:	2300      	movs	r3, #0
 8102282:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8102284:	2302      	movs	r3, #2
 8102286:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Encoder_X_B_GPIO_Port, &GPIO_InitStruct);
 8102288:	f107 031c 	add.w	r3, r7, #28
 810228c:	4619      	mov	r1, r3
 810228e:	4821      	ldr	r0, [pc, #132]	; (8102314 <HAL_TIM_Encoder_MspInit+0x13c>)
 8102290:	f002 f952 	bl	8104538 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8102294:	e033      	b.n	81022fe <HAL_TIM_Encoder_MspInit+0x126>
  else if(tim_encoderHandle->Instance==TIM4)
 8102296:	687b      	ldr	r3, [r7, #4]
 8102298:	681b      	ldr	r3, [r3, #0]
 810229a:	4a1f      	ldr	r2, [pc, #124]	; (8102318 <HAL_TIM_Encoder_MspInit+0x140>)
 810229c:	4293      	cmp	r3, r2
 810229e:	d12e      	bne.n	81022fe <HAL_TIM_Encoder_MspInit+0x126>
    __HAL_RCC_TIM4_CLK_ENABLE();
 81022a0:	4b1a      	ldr	r3, [pc, #104]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 81022a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81022a6:	4a19      	ldr	r2, [pc, #100]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 81022a8:	f043 0304 	orr.w	r3, r3, #4
 81022ac:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81022b0:	4b16      	ldr	r3, [pc, #88]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 81022b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81022b6:	f003 0304 	and.w	r3, r3, #4
 81022ba:	60fb      	str	r3, [r7, #12]
 81022bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 81022be:	4b13      	ldr	r3, [pc, #76]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 81022c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81022c4:	4a11      	ldr	r2, [pc, #68]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 81022c6:	f043 0308 	orr.w	r3, r3, #8
 81022ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81022ce:	4b0f      	ldr	r3, [pc, #60]	; (810230c <HAL_TIM_Encoder_MspInit+0x134>)
 81022d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81022d4:	f003 0308 	and.w	r3, r3, #8
 81022d8:	60bb      	str	r3, [r7, #8]
 81022da:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Encoder_Z_A_Pin|Encoder_Z_B_Pin;
 81022dc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 81022e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81022e2:	2302      	movs	r3, #2
 81022e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81022e6:	2300      	movs	r3, #0
 81022e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81022ea:	2300      	movs	r3, #0
 81022ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 81022ee:	2302      	movs	r3, #2
 81022f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81022f2:	f107 031c 	add.w	r3, r7, #28
 81022f6:	4619      	mov	r1, r3
 81022f8:	4808      	ldr	r0, [pc, #32]	; (810231c <HAL_TIM_Encoder_MspInit+0x144>)
 81022fa:	f002 f91d 	bl	8104538 <HAL_GPIO_Init>
}
 81022fe:	bf00      	nop
 8102300:	3730      	adds	r7, #48	; 0x30
 8102302:	46bd      	mov	sp, r7
 8102304:	bd80      	pop	{r7, pc}
 8102306:	bf00      	nop
 8102308:	40000400 	.word	0x40000400
 810230c:	58024400 	.word	0x58024400
 8102310:	58020000 	.word	0x58020000
 8102314:	58020400 	.word	0x58020400
 8102318:	40000800 	.word	0x40000800
 810231c:	58020c00 	.word	0x58020c00

08102320 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8102320:	b480      	push	{r7}
 8102322:	b085      	sub	sp, #20
 8102324:	af00      	add	r7, sp, #0
 8102326:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM13)
 8102328:	687b      	ldr	r3, [r7, #4]
 810232a:	681b      	ldr	r3, [r3, #0]
 810232c:	4a16      	ldr	r2, [pc, #88]	; (8102388 <HAL_TIM_Base_MspInit+0x68>)
 810232e:	4293      	cmp	r3, r2
 8102330:	d10f      	bne.n	8102352 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* TIM13 clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8102332:	4b16      	ldr	r3, [pc, #88]	; (810238c <HAL_TIM_Base_MspInit+0x6c>)
 8102334:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102338:	4a14      	ldr	r2, [pc, #80]	; (810238c <HAL_TIM_Base_MspInit+0x6c>)
 810233a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810233e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8102342:	4b12      	ldr	r3, [pc, #72]	; (810238c <HAL_TIM_Base_MspInit+0x6c>)
 8102344:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102348:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810234c:	60fb      	str	r3, [r7, #12]
 810234e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8102350:	e013      	b.n	810237a <HAL_TIM_Base_MspInit+0x5a>
  else if(tim_baseHandle->Instance==TIM14)
 8102352:	687b      	ldr	r3, [r7, #4]
 8102354:	681b      	ldr	r3, [r3, #0]
 8102356:	4a0e      	ldr	r2, [pc, #56]	; (8102390 <HAL_TIM_Base_MspInit+0x70>)
 8102358:	4293      	cmp	r3, r2
 810235a:	d10e      	bne.n	810237a <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 810235c:	4b0b      	ldr	r3, [pc, #44]	; (810238c <HAL_TIM_Base_MspInit+0x6c>)
 810235e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102362:	4a0a      	ldr	r2, [pc, #40]	; (810238c <HAL_TIM_Base_MspInit+0x6c>)
 8102364:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8102368:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 810236c:	4b07      	ldr	r3, [pc, #28]	; (810238c <HAL_TIM_Base_MspInit+0x6c>)
 810236e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8102376:	60bb      	str	r3, [r7, #8]
 8102378:	68bb      	ldr	r3, [r7, #8]
}
 810237a:	bf00      	nop
 810237c:	3714      	adds	r7, #20
 810237e:	46bd      	mov	sp, r7
 8102380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102384:	4770      	bx	lr
 8102386:	bf00      	nop
 8102388:	40001c00 	.word	0x40001c00
 810238c:	58024400 	.word	0x58024400
 8102390:	40002000 	.word	0x40002000

08102394 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8102394:	b580      	push	{r7, lr}
 8102396:	b08a      	sub	sp, #40	; 0x28
 8102398:	af00      	add	r7, sp, #0
 810239a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810239c:	f107 0314 	add.w	r3, r7, #20
 81023a0:	2200      	movs	r2, #0
 81023a2:	601a      	str	r2, [r3, #0]
 81023a4:	605a      	str	r2, [r3, #4]
 81023a6:	609a      	str	r2, [r3, #8]
 81023a8:	60da      	str	r2, [r3, #12]
 81023aa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 81023ac:	687b      	ldr	r3, [r7, #4]
 81023ae:	681b      	ldr	r3, [r3, #0]
 81023b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81023b4:	d120      	bne.n	81023f8 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81023b6:	4b38      	ldr	r3, [pc, #224]	; (8102498 <HAL_TIM_MspPostInit+0x104>)
 81023b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81023bc:	4a36      	ldr	r2, [pc, #216]	; (8102498 <HAL_TIM_MspPostInit+0x104>)
 81023be:	f043 0302 	orr.w	r3, r3, #2
 81023c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81023c6:	4b34      	ldr	r3, [pc, #208]	; (8102498 <HAL_TIM_MspPostInit+0x104>)
 81023c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81023cc:	f003 0302 	and.w	r3, r3, #2
 81023d0:	613b      	str	r3, [r7, #16]
 81023d2:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_X_Pin|PWM_Z_Pin;
 81023d4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 81023d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81023da:	2302      	movs	r3, #2
 81023dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81023de:	2300      	movs	r3, #0
 81023e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81023e2:	2300      	movs	r3, #0
 81023e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 81023e6:	2301      	movs	r3, #1
 81023e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81023ea:	f107 0314 	add.w	r3, r7, #20
 81023ee:	4619      	mov	r1, r3
 81023f0:	482a      	ldr	r0, [pc, #168]	; (810249c <HAL_TIM_MspPostInit+0x108>)
 81023f2:	f002 f8a1 	bl	8104538 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 81023f6:	e04a      	b.n	810248e <HAL_TIM_MspPostInit+0xfa>
  else if(timHandle->Instance==TIM13)
 81023f8:	687b      	ldr	r3, [r7, #4]
 81023fa:	681b      	ldr	r3, [r3, #0]
 81023fc:	4a28      	ldr	r2, [pc, #160]	; (81024a0 <HAL_TIM_MspPostInit+0x10c>)
 81023fe:	4293      	cmp	r3, r2
 8102400:	d120      	bne.n	8102444 <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8102402:	4b25      	ldr	r3, [pc, #148]	; (8102498 <HAL_TIM_MspPostInit+0x104>)
 8102404:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102408:	4a23      	ldr	r2, [pc, #140]	; (8102498 <HAL_TIM_MspPostInit+0x104>)
 810240a:	f043 0320 	orr.w	r3, r3, #32
 810240e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8102412:	4b21      	ldr	r3, [pc, #132]	; (8102498 <HAL_TIM_MspPostInit+0x104>)
 8102414:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102418:	f003 0320 	and.w	r3, r3, #32
 810241c:	60fb      	str	r3, [r7, #12]
 810241e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_Servo_Rotate_Pin;
 8102420:	f44f 7380 	mov.w	r3, #256	; 0x100
 8102424:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102426:	2302      	movs	r3, #2
 8102428:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810242a:	2300      	movs	r3, #0
 810242c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810242e:	2300      	movs	r3, #0
 8102430:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8102432:	2309      	movs	r3, #9
 8102434:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_Servo_Rotate_GPIO_Port, &GPIO_InitStruct);
 8102436:	f107 0314 	add.w	r3, r7, #20
 810243a:	4619      	mov	r1, r3
 810243c:	4819      	ldr	r0, [pc, #100]	; (81024a4 <HAL_TIM_MspPostInit+0x110>)
 810243e:	f002 f87b 	bl	8104538 <HAL_GPIO_Init>
}
 8102442:	e024      	b.n	810248e <HAL_TIM_MspPostInit+0xfa>
  else if(timHandle->Instance==TIM14)
 8102444:	687b      	ldr	r3, [r7, #4]
 8102446:	681b      	ldr	r3, [r3, #0]
 8102448:	4a17      	ldr	r2, [pc, #92]	; (81024a8 <HAL_TIM_MspPostInit+0x114>)
 810244a:	4293      	cmp	r3, r2
 810244c:	d11f      	bne.n	810248e <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 810244e:	4b12      	ldr	r3, [pc, #72]	; (8102498 <HAL_TIM_MspPostInit+0x104>)
 8102450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102454:	4a10      	ldr	r2, [pc, #64]	; (8102498 <HAL_TIM_MspPostInit+0x104>)
 8102456:	f043 0320 	orr.w	r3, r3, #32
 810245a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810245e:	4b0e      	ldr	r3, [pc, #56]	; (8102498 <HAL_TIM_MspPostInit+0x104>)
 8102460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102464:	f003 0320 	and.w	r3, r3, #32
 8102468:	60bb      	str	r3, [r7, #8]
 810246a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_Servo_Slider_Pin;
 810246c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8102470:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102472:	2302      	movs	r3, #2
 8102474:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102476:	2300      	movs	r3, #0
 8102478:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810247a:	2300      	movs	r3, #0
 810247c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 810247e:	2309      	movs	r3, #9
 8102480:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_Servo_Slider_GPIO_Port, &GPIO_InitStruct);
 8102482:	f107 0314 	add.w	r3, r7, #20
 8102486:	4619      	mov	r1, r3
 8102488:	4806      	ldr	r0, [pc, #24]	; (81024a4 <HAL_TIM_MspPostInit+0x110>)
 810248a:	f002 f855 	bl	8104538 <HAL_GPIO_Init>
}
 810248e:	bf00      	nop
 8102490:	3728      	adds	r7, #40	; 0x28
 8102492:	46bd      	mov	sp, r7
 8102494:	bd80      	pop	{r7, pc}
 8102496:	bf00      	nop
 8102498:	58024400 	.word	0x58024400
 810249c:	58020400 	.word	0x58020400
 81024a0:	40001c00 	.word	0x40001c00
 81024a4:	58021400 	.word	0x58021400
 81024a8:	40002000 	.word	0x40002000

081024ac <MX_USART3_UART_Init>:

}
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 81024ac:	b580      	push	{r7, lr}
 81024ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 81024b0:	4b22      	ldr	r3, [pc, #136]	; (810253c <MX_USART3_UART_Init+0x90>)
 81024b2:	4a23      	ldr	r2, [pc, #140]	; (8102540 <MX_USART3_UART_Init+0x94>)
 81024b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 81024b6:	4b21      	ldr	r3, [pc, #132]	; (810253c <MX_USART3_UART_Init+0x90>)
 81024b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 81024bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 81024be:	4b1f      	ldr	r3, [pc, #124]	; (810253c <MX_USART3_UART_Init+0x90>)
 81024c0:	2200      	movs	r2, #0
 81024c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 81024c4:	4b1d      	ldr	r3, [pc, #116]	; (810253c <MX_USART3_UART_Init+0x90>)
 81024c6:	2200      	movs	r2, #0
 81024c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 81024ca:	4b1c      	ldr	r3, [pc, #112]	; (810253c <MX_USART3_UART_Init+0x90>)
 81024cc:	2200      	movs	r2, #0
 81024ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 81024d0:	4b1a      	ldr	r3, [pc, #104]	; (810253c <MX_USART3_UART_Init+0x90>)
 81024d2:	220c      	movs	r2, #12
 81024d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 81024d6:	4b19      	ldr	r3, [pc, #100]	; (810253c <MX_USART3_UART_Init+0x90>)
 81024d8:	2200      	movs	r2, #0
 81024da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 81024dc:	4b17      	ldr	r3, [pc, #92]	; (810253c <MX_USART3_UART_Init+0x90>)
 81024de:	2200      	movs	r2, #0
 81024e0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 81024e2:	4b16      	ldr	r3, [pc, #88]	; (810253c <MX_USART3_UART_Init+0x90>)
 81024e4:	2200      	movs	r2, #0
 81024e6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 81024e8:	4b14      	ldr	r3, [pc, #80]	; (810253c <MX_USART3_UART_Init+0x90>)
 81024ea:	2200      	movs	r2, #0
 81024ec:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 81024ee:	4b13      	ldr	r3, [pc, #76]	; (810253c <MX_USART3_UART_Init+0x90>)
 81024f0:	2200      	movs	r2, #0
 81024f2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 81024f4:	4811      	ldr	r0, [pc, #68]	; (810253c <MX_USART3_UART_Init+0x90>)
 81024f6:	f005 fe6b 	bl	81081d0 <HAL_UART_Init>
 81024fa:	4603      	mov	r3, r0
 81024fc:	2b00      	cmp	r3, #0
 81024fe:	d001      	beq.n	8102504 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8102500:	f7ff f8de 	bl	81016c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8102504:	2100      	movs	r1, #0
 8102506:	480d      	ldr	r0, [pc, #52]	; (810253c <MX_USART3_UART_Init+0x90>)
 8102508:	f006 fe9e 	bl	8109248 <HAL_UARTEx_SetTxFifoThreshold>
 810250c:	4603      	mov	r3, r0
 810250e:	2b00      	cmp	r3, #0
 8102510:	d001      	beq.n	8102516 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8102512:	f7ff f8d5 	bl	81016c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8102516:	2100      	movs	r1, #0
 8102518:	4808      	ldr	r0, [pc, #32]	; (810253c <MX_USART3_UART_Init+0x90>)
 810251a:	f006 fed3 	bl	81092c4 <HAL_UARTEx_SetRxFifoThreshold>
 810251e:	4603      	mov	r3, r0
 8102520:	2b00      	cmp	r3, #0
 8102522:	d001      	beq.n	8102528 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8102524:	f7ff f8cc 	bl	81016c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8102528:	4804      	ldr	r0, [pc, #16]	; (810253c <MX_USART3_UART_Init+0x90>)
 810252a:	f006 fe54 	bl	81091d6 <HAL_UARTEx_DisableFifoMode>
 810252e:	4603      	mov	r3, r0
 8102530:	2b00      	cmp	r3, #0
 8102532:	d001      	beq.n	8102538 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8102534:	f7ff f8c4 	bl	81016c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8102538:	bf00      	nop
 810253a:	bd80      	pop	{r7, pc}
 810253c:	100002a8 	.word	0x100002a8
 8102540:	40004800 	.word	0x40004800

08102544 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8102544:	b580      	push	{r7, lr}
 8102546:	b0bc      	sub	sp, #240	; 0xf0
 8102548:	af00      	add	r7, sp, #0
 810254a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810254c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8102550:	2200      	movs	r2, #0
 8102552:	601a      	str	r2, [r3, #0]
 8102554:	605a      	str	r2, [r3, #4]
 8102556:	609a      	str	r2, [r3, #8]
 8102558:	60da      	str	r2, [r3, #12]
 810255a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 810255c:	f107 0320 	add.w	r3, r7, #32
 8102560:	22bc      	movs	r2, #188	; 0xbc
 8102562:	2100      	movs	r1, #0
 8102564:	4618      	mov	r0, r3
 8102566:	f006 ff5d 	bl	8109424 <memset>
  if(uartHandle->Instance==UART5)
 810256a:	687b      	ldr	r3, [r7, #4]
 810256c:	681b      	ldr	r3, [r3, #0]
 810256e:	4a5c      	ldr	r2, [pc, #368]	; (81026e0 <HAL_UART_MspInit+0x19c>)
 8102570:	4293      	cmp	r3, r2
 8102572:	d168      	bne.n	8102646 <HAL_UART_MspInit+0x102>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8102574:	2302      	movs	r3, #2
 8102576:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8102578:	2300      	movs	r3, #0
 810257a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810257e:	f107 0320 	add.w	r3, r7, #32
 8102582:	4618      	mov	r0, r3
 8102584:	f002 fc50 	bl	8104e28 <HAL_RCCEx_PeriphCLKConfig>
 8102588:	4603      	mov	r3, r0
 810258a:	2b00      	cmp	r3, #0
 810258c:	d001      	beq.n	8102592 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 810258e:	f7ff f897 	bl	81016c0 <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8102592:	4b54      	ldr	r3, [pc, #336]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 8102594:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102598:	4a52      	ldr	r2, [pc, #328]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 810259a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810259e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 81025a2:	4b50      	ldr	r3, [pc, #320]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 81025a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81025a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 81025ac:	61fb      	str	r3, [r7, #28]
 81025ae:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81025b0:	4b4c      	ldr	r3, [pc, #304]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 81025b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81025b6:	4a4b      	ldr	r2, [pc, #300]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 81025b8:	f043 0302 	orr.w	r3, r3, #2
 81025bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81025c0:	4b48      	ldr	r3, [pc, #288]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 81025c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81025c6:	f003 0302 	and.w	r3, r3, #2
 81025ca:	61bb      	str	r3, [r7, #24]
 81025cc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 81025ce:	4b45      	ldr	r3, [pc, #276]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 81025d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81025d4:	4a43      	ldr	r2, [pc, #268]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 81025d6:	f043 0304 	orr.w	r3, r3, #4
 81025da:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81025de:	4b41      	ldr	r3, [pc, #260]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 81025e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81025e4:	f003 0304 	and.w	r3, r3, #4
 81025e8:	617b      	str	r3, [r7, #20]
 81025ea:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PB12     ------> UART5_RX
    PC12     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 81025ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 81025f0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81025f4:	2302      	movs	r3, #2
 81025f6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81025fa:	2300      	movs	r3, #0
 81025fc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102600:	2300      	movs	r3, #0
 8102602:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8102606:	230e      	movs	r3, #14
 8102608:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810260c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8102610:	4619      	mov	r1, r3
 8102612:	4835      	ldr	r0, [pc, #212]	; (81026e8 <HAL_UART_MspInit+0x1a4>)
 8102614:	f001 ff90 	bl	8104538 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8102618:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810261c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102620:	2302      	movs	r3, #2
 8102622:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102626:	2300      	movs	r3, #0
 8102628:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810262c:	2300      	movs	r3, #0
 810262e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8102632:	2308      	movs	r3, #8
 8102634:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8102638:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 810263c:	4619      	mov	r1, r3
 810263e:	482b      	ldr	r0, [pc, #172]	; (81026ec <HAL_UART_MspInit+0x1a8>)
 8102640:	f001 ff7a 	bl	8104538 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8102644:	e047      	b.n	81026d6 <HAL_UART_MspInit+0x192>
  else if(uartHandle->Instance==USART3)
 8102646:	687b      	ldr	r3, [r7, #4]
 8102648:	681b      	ldr	r3, [r3, #0]
 810264a:	4a29      	ldr	r2, [pc, #164]	; (81026f0 <HAL_UART_MspInit+0x1ac>)
 810264c:	4293      	cmp	r3, r2
 810264e:	d142      	bne.n	81026d6 <HAL_UART_MspInit+0x192>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8102650:	2302      	movs	r3, #2
 8102652:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8102654:	2300      	movs	r3, #0
 8102656:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810265a:	f107 0320 	add.w	r3, r7, #32
 810265e:	4618      	mov	r0, r3
 8102660:	f002 fbe2 	bl	8104e28 <HAL_RCCEx_PeriphCLKConfig>
 8102664:	4603      	mov	r3, r0
 8102666:	2b00      	cmp	r3, #0
 8102668:	d001      	beq.n	810266e <HAL_UART_MspInit+0x12a>
      Error_Handler();
 810266a:	f7ff f829 	bl	81016c0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 810266e:	4b1d      	ldr	r3, [pc, #116]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 8102670:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102674:	4a1b      	ldr	r2, [pc, #108]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 8102676:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 810267a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 810267e:	4b19      	ldr	r3, [pc, #100]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 8102680:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8102684:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8102688:	613b      	str	r3, [r7, #16]
 810268a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 810268c:	4b15      	ldr	r3, [pc, #84]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 810268e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8102692:	4a14      	ldr	r2, [pc, #80]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 8102694:	f043 0308 	orr.w	r3, r3, #8
 8102698:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810269c:	4b11      	ldr	r3, [pc, #68]	; (81026e4 <HAL_UART_MspInit+0x1a0>)
 810269e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81026a2:	f003 0308 	and.w	r3, r3, #8
 81026a6:	60fb      	str	r3, [r7, #12]
 81026a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 81026aa:	f44f 7340 	mov.w	r3, #768	; 0x300
 81026ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81026b2:	2302      	movs	r3, #2
 81026b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81026b8:	2300      	movs	r3, #0
 81026ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81026be:	2300      	movs	r3, #0
 81026c0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 81026c4:	2307      	movs	r3, #7
 81026c6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81026ca:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81026ce:	4619      	mov	r1, r3
 81026d0:	4808      	ldr	r0, [pc, #32]	; (81026f4 <HAL_UART_MspInit+0x1b0>)
 81026d2:	f001 ff31 	bl	8104538 <HAL_GPIO_Init>
}
 81026d6:	bf00      	nop
 81026d8:	37f0      	adds	r7, #240	; 0xf0
 81026da:	46bd      	mov	sp, r7
 81026dc:	bd80      	pop	{r7, pc}
 81026de:	bf00      	nop
 81026e0:	40005000 	.word	0x40005000
 81026e4:	58024400 	.word	0x58024400
 81026e8:	58020400 	.word	0x58020400
 81026ec:	58020800 	.word	0x58020800
 81026f0:	40004800 	.word	0x40004800
 81026f4:	58020c00 	.word	0x58020c00

081026f8 <ST_LINK_WRITE>:
  /* USER CODE END USART3_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void ST_LINK_WRITE(uint8_t * msg, uint8_t length){
 81026f8:	b580      	push	{r7, lr}
 81026fa:	b082      	sub	sp, #8
 81026fc:	af00      	add	r7, sp, #0
 81026fe:	6078      	str	r0, [r7, #4]
 8102700:	460b      	mov	r3, r1
 8102702:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3,msg,length,100);// Sending in normal mode
 8102704:	78fb      	ldrb	r3, [r7, #3]
 8102706:	b29a      	uxth	r2, r3
 8102708:	2364      	movs	r3, #100	; 0x64
 810270a:	6879      	ldr	r1, [r7, #4]
 810270c:	4803      	ldr	r0, [pc, #12]	; (810271c <ST_LINK_WRITE+0x24>)
 810270e:	f005 fdaf 	bl	8108270 <HAL_UART_Transmit>
}
 8102712:	bf00      	nop
 8102714:	3708      	adds	r7, #8
 8102716:	46bd      	mov	sp, r7
 8102718:	bd80      	pop	{r7, pc}
 810271a:	bf00      	nop
 810271c:	100002a8 	.word	0x100002a8

08102720 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8102720:	f8df d034 	ldr.w	sp, [pc, #52]	; 8102758 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8102724:	f7fe fa6a 	bl	8100bfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8102728:	480c      	ldr	r0, [pc, #48]	; (810275c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 810272a:	490d      	ldr	r1, [pc, #52]	; (8102760 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 810272c:	4a0d      	ldr	r2, [pc, #52]	; (8102764 <LoopFillZerobss+0x1a>)
  movs r3, #0
 810272e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8102730:	e002      	b.n	8102738 <LoopCopyDataInit>

08102732 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8102732:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8102734:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8102736:	3304      	adds	r3, #4

08102738 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8102738:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 810273a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 810273c:	d3f9      	bcc.n	8102732 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 810273e:	4a0a      	ldr	r2, [pc, #40]	; (8102768 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8102740:	4c0a      	ldr	r4, [pc, #40]	; (810276c <LoopFillZerobss+0x22>)
  movs r3, #0
 8102742:	2300      	movs	r3, #0
  b LoopFillZerobss
 8102744:	e001      	b.n	810274a <LoopFillZerobss>

08102746 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8102746:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8102748:	3204      	adds	r2, #4

0810274a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 810274a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 810274c:	d3fb      	bcc.n	8102746 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 810274e:	f006 fe45 	bl	81093dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8102752:	f7fe fe59 	bl	8101408 <main>
  bx  lr
 8102756:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8102758:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 810275c:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8102760:	10000078 	.word	0x10000078
  ldr r2, =_sidata
 8102764:	08109dfc 	.word	0x08109dfc
  ldr r2, =_sbss
 8102768:	10000078 	.word	0x10000078
  ldr r4, =_ebss
 810276c:	10000350 	.word	0x10000350

08102770 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8102770:	e7fe      	b.n	8102770 <ADC3_IRQHandler>
	...

08102774 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8102774:	b580      	push	{r7, lr}
 8102776:	b082      	sub	sp, #8
 8102778:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 810277a:	4b28      	ldr	r3, [pc, #160]	; (810281c <HAL_Init+0xa8>)
 810277c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102780:	4a26      	ldr	r2, [pc, #152]	; (810281c <HAL_Init+0xa8>)
 8102782:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8102786:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810278a:	4b24      	ldr	r3, [pc, #144]	; (810281c <HAL_Init+0xa8>)
 810278c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8102790:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8102794:	603b      	str	r3, [r7, #0]
 8102796:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8102798:	4b21      	ldr	r3, [pc, #132]	; (8102820 <HAL_Init+0xac>)
 810279a:	681b      	ldr	r3, [r3, #0]
 810279c:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 81027a0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81027a4:	4a1e      	ldr	r2, [pc, #120]	; (8102820 <HAL_Init+0xac>)
 81027a6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 81027aa:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81027ac:	4b1c      	ldr	r3, [pc, #112]	; (8102820 <HAL_Init+0xac>)
 81027ae:	681b      	ldr	r3, [r3, #0]
 81027b0:	4a1b      	ldr	r2, [pc, #108]	; (8102820 <HAL_Init+0xac>)
 81027b2:	f043 0301 	orr.w	r3, r3, #1
 81027b6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81027b8:	2003      	movs	r0, #3
 81027ba:	f001 fe69 	bl	8104490 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81027be:	f002 f95b 	bl	8104a78 <HAL_RCC_GetSysClockFreq>
 81027c2:	4602      	mov	r2, r0
 81027c4:	4b15      	ldr	r3, [pc, #84]	; (810281c <HAL_Init+0xa8>)
 81027c6:	699b      	ldr	r3, [r3, #24]
 81027c8:	0a1b      	lsrs	r3, r3, #8
 81027ca:	f003 030f 	and.w	r3, r3, #15
 81027ce:	4915      	ldr	r1, [pc, #84]	; (8102824 <HAL_Init+0xb0>)
 81027d0:	5ccb      	ldrb	r3, [r1, r3]
 81027d2:	f003 031f 	and.w	r3, r3, #31
 81027d6:	fa22 f303 	lsr.w	r3, r2, r3
 81027da:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81027dc:	4b0f      	ldr	r3, [pc, #60]	; (810281c <HAL_Init+0xa8>)
 81027de:	699b      	ldr	r3, [r3, #24]
 81027e0:	f003 030f 	and.w	r3, r3, #15
 81027e4:	4a0f      	ldr	r2, [pc, #60]	; (8102824 <HAL_Init+0xb0>)
 81027e6:	5cd3      	ldrb	r3, [r2, r3]
 81027e8:	f003 031f 	and.w	r3, r3, #31
 81027ec:	687a      	ldr	r2, [r7, #4]
 81027ee:	fa22 f303 	lsr.w	r3, r2, r3
 81027f2:	4a0d      	ldr	r2, [pc, #52]	; (8102828 <HAL_Init+0xb4>)
 81027f4:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81027f6:	4b0c      	ldr	r3, [pc, #48]	; (8102828 <HAL_Init+0xb4>)
 81027f8:	681b      	ldr	r3, [r3, #0]
 81027fa:	4a0c      	ldr	r2, [pc, #48]	; (810282c <HAL_Init+0xb8>)
 81027fc:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 81027fe:	2000      	movs	r0, #0
 8102800:	f000 f816 	bl	8102830 <HAL_InitTick>
 8102804:	4603      	mov	r3, r0
 8102806:	2b00      	cmp	r3, #0
 8102808:	d001      	beq.n	810280e <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810280a:	2301      	movs	r3, #1
 810280c:	e002      	b.n	8102814 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 810280e:	f7fe ff6d 	bl	81016ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8102812:	2300      	movs	r3, #0
}
 8102814:	4618      	mov	r0, r3
 8102816:	3708      	adds	r7, #8
 8102818:	46bd      	mov	sp, r7
 810281a:	bd80      	pop	{r7, pc}
 810281c:	58024400 	.word	0x58024400
 8102820:	40024400 	.word	0x40024400
 8102824:	08109d80 	.word	0x08109d80
 8102828:	10000004 	.word	0x10000004
 810282c:	10000000 	.word	0x10000000

08102830 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8102830:	b580      	push	{r7, lr}
 8102832:	b082      	sub	sp, #8
 8102834:	af00      	add	r7, sp, #0
 8102836:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8102838:	4b15      	ldr	r3, [pc, #84]	; (8102890 <HAL_InitTick+0x60>)
 810283a:	781b      	ldrb	r3, [r3, #0]
 810283c:	2b00      	cmp	r3, #0
 810283e:	d101      	bne.n	8102844 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8102840:	2301      	movs	r3, #1
 8102842:	e021      	b.n	8102888 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8102844:	4b13      	ldr	r3, [pc, #76]	; (8102894 <HAL_InitTick+0x64>)
 8102846:	681a      	ldr	r2, [r3, #0]
 8102848:	4b11      	ldr	r3, [pc, #68]	; (8102890 <HAL_InitTick+0x60>)
 810284a:	781b      	ldrb	r3, [r3, #0]
 810284c:	4619      	mov	r1, r3
 810284e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8102852:	fbb3 f3f1 	udiv	r3, r3, r1
 8102856:	fbb2 f3f3 	udiv	r3, r2, r3
 810285a:	4618      	mov	r0, r3
 810285c:	f001 fe4b 	bl	81044f6 <HAL_SYSTICK_Config>
 8102860:	4603      	mov	r3, r0
 8102862:	2b00      	cmp	r3, #0
 8102864:	d001      	beq.n	810286a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8102866:	2301      	movs	r3, #1
 8102868:	e00e      	b.n	8102888 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 810286a:	687b      	ldr	r3, [r7, #4]
 810286c:	2b0f      	cmp	r3, #15
 810286e:	d80a      	bhi.n	8102886 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8102870:	2200      	movs	r2, #0
 8102872:	6879      	ldr	r1, [r7, #4]
 8102874:	f04f 30ff 	mov.w	r0, #4294967295
 8102878:	f001 fe15 	bl	81044a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 810287c:	4a06      	ldr	r2, [pc, #24]	; (8102898 <HAL_InitTick+0x68>)
 810287e:	687b      	ldr	r3, [r7, #4]
 8102880:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8102882:	2300      	movs	r3, #0
 8102884:	e000      	b.n	8102888 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8102886:	2301      	movs	r3, #1
}
 8102888:	4618      	mov	r0, r3
 810288a:	3708      	adds	r7, #8
 810288c:	46bd      	mov	sp, r7
 810288e:	bd80      	pop	{r7, pc}
 8102890:	10000010 	.word	0x10000010
 8102894:	10000000 	.word	0x10000000
 8102898:	1000000c 	.word	0x1000000c

0810289c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 810289c:	b480      	push	{r7}
 810289e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 81028a0:	4b06      	ldr	r3, [pc, #24]	; (81028bc <HAL_IncTick+0x20>)
 81028a2:	781b      	ldrb	r3, [r3, #0]
 81028a4:	461a      	mov	r2, r3
 81028a6:	4b06      	ldr	r3, [pc, #24]	; (81028c0 <HAL_IncTick+0x24>)
 81028a8:	681b      	ldr	r3, [r3, #0]
 81028aa:	4413      	add	r3, r2
 81028ac:	4a04      	ldr	r2, [pc, #16]	; (81028c0 <HAL_IncTick+0x24>)
 81028ae:	6013      	str	r3, [r2, #0]
}
 81028b0:	bf00      	nop
 81028b2:	46bd      	mov	sp, r7
 81028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81028b8:	4770      	bx	lr
 81028ba:	bf00      	nop
 81028bc:	10000010 	.word	0x10000010
 81028c0:	10000338 	.word	0x10000338

081028c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 81028c4:	b480      	push	{r7}
 81028c6:	af00      	add	r7, sp, #0
  return uwTick;
 81028c8:	4b03      	ldr	r3, [pc, #12]	; (81028d8 <HAL_GetTick+0x14>)
 81028ca:	681b      	ldr	r3, [r3, #0]
}
 81028cc:	4618      	mov	r0, r3
 81028ce:	46bd      	mov	sp, r7
 81028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81028d4:	4770      	bx	lr
 81028d6:	bf00      	nop
 81028d8:	10000338 	.word	0x10000338

081028dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 81028dc:	b580      	push	{r7, lr}
 81028de:	b084      	sub	sp, #16
 81028e0:	af00      	add	r7, sp, #0
 81028e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 81028e4:	f7ff ffee 	bl	81028c4 <HAL_GetTick>
 81028e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 81028ea:	687b      	ldr	r3, [r7, #4]
 81028ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 81028ee:	68fb      	ldr	r3, [r7, #12]
 81028f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81028f4:	d005      	beq.n	8102902 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 81028f6:	4b0a      	ldr	r3, [pc, #40]	; (8102920 <HAL_Delay+0x44>)
 81028f8:	781b      	ldrb	r3, [r3, #0]
 81028fa:	461a      	mov	r2, r3
 81028fc:	68fb      	ldr	r3, [r7, #12]
 81028fe:	4413      	add	r3, r2
 8102900:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8102902:	bf00      	nop
 8102904:	f7ff ffde 	bl	81028c4 <HAL_GetTick>
 8102908:	4602      	mov	r2, r0
 810290a:	68bb      	ldr	r3, [r7, #8]
 810290c:	1ad3      	subs	r3, r2, r3
 810290e:	68fa      	ldr	r2, [r7, #12]
 8102910:	429a      	cmp	r2, r3
 8102912:	d8f7      	bhi.n	8102904 <HAL_Delay+0x28>
  {
  }
}
 8102914:	bf00      	nop
 8102916:	bf00      	nop
 8102918:	3710      	adds	r7, #16
 810291a:	46bd      	mov	sp, r7
 810291c:	bd80      	pop	{r7, pc}
 810291e:	bf00      	nop
 8102920:	10000010 	.word	0x10000010

08102924 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8102924:	b480      	push	{r7}
 8102926:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8102928:	4b03      	ldr	r3, [pc, #12]	; (8102938 <HAL_GetREVID+0x14>)
 810292a:	681b      	ldr	r3, [r3, #0]
 810292c:	0c1b      	lsrs	r3, r3, #16
}
 810292e:	4618      	mov	r0, r3
 8102930:	46bd      	mov	sp, r7
 8102932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102936:	4770      	bx	lr
 8102938:	5c001000 	.word	0x5c001000

0810293c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 810293c:	b480      	push	{r7}
 810293e:	b083      	sub	sp, #12
 8102940:	af00      	add	r7, sp, #0
 8102942:	6078      	str	r0, [r7, #4]
 8102944:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8102946:	687b      	ldr	r3, [r7, #4]
 8102948:	689b      	ldr	r3, [r3, #8]
 810294a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 810294e:	683b      	ldr	r3, [r7, #0]
 8102950:	431a      	orrs	r2, r3
 8102952:	687b      	ldr	r3, [r7, #4]
 8102954:	609a      	str	r2, [r3, #8]
}
 8102956:	bf00      	nop
 8102958:	370c      	adds	r7, #12
 810295a:	46bd      	mov	sp, r7
 810295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102960:	4770      	bx	lr

08102962 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8102962:	b480      	push	{r7}
 8102964:	b083      	sub	sp, #12
 8102966:	af00      	add	r7, sp, #0
 8102968:	6078      	str	r0, [r7, #4]
 810296a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 810296c:	687b      	ldr	r3, [r7, #4]
 810296e:	689b      	ldr	r3, [r3, #8]
 8102970:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8102974:	683b      	ldr	r3, [r7, #0]
 8102976:	431a      	orrs	r2, r3
 8102978:	687b      	ldr	r3, [r7, #4]
 810297a:	609a      	str	r2, [r3, #8]
}
 810297c:	bf00      	nop
 810297e:	370c      	adds	r7, #12
 8102980:	46bd      	mov	sp, r7
 8102982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102986:	4770      	bx	lr

08102988 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8102988:	b480      	push	{r7}
 810298a:	b083      	sub	sp, #12
 810298c:	af00      	add	r7, sp, #0
 810298e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8102990:	687b      	ldr	r3, [r7, #4]
 8102992:	689b      	ldr	r3, [r3, #8]
 8102994:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8102998:	4618      	mov	r0, r3
 810299a:	370c      	adds	r7, #12
 810299c:	46bd      	mov	sp, r7
 810299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 81029a2:	4770      	bx	lr

081029a4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 81029a4:	b480      	push	{r7}
 81029a6:	b087      	sub	sp, #28
 81029a8:	af00      	add	r7, sp, #0
 81029aa:	60f8      	str	r0, [r7, #12]
 81029ac:	60b9      	str	r1, [r7, #8]
 81029ae:	607a      	str	r2, [r7, #4]
 81029b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 81029b2:	68fb      	ldr	r3, [r7, #12]
 81029b4:	3360      	adds	r3, #96	; 0x60
 81029b6:	461a      	mov	r2, r3
 81029b8:	68bb      	ldr	r3, [r7, #8]
 81029ba:	009b      	lsls	r3, r3, #2
 81029bc:	4413      	add	r3, r2
 81029be:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 81029c0:	697b      	ldr	r3, [r7, #20]
 81029c2:	681b      	ldr	r3, [r3, #0]
 81029c4:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 81029c8:	687b      	ldr	r3, [r7, #4]
 81029ca:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 81029ce:	683b      	ldr	r3, [r7, #0]
 81029d0:	430b      	orrs	r3, r1
 81029d2:	431a      	orrs	r2, r3
 81029d4:	697b      	ldr	r3, [r7, #20]
 81029d6:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 81029d8:	bf00      	nop
 81029da:	371c      	adds	r7, #28
 81029dc:	46bd      	mov	sp, r7
 81029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81029e2:	4770      	bx	lr

081029e4 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 81029e4:	b480      	push	{r7}
 81029e6:	b085      	sub	sp, #20
 81029e8:	af00      	add	r7, sp, #0
 81029ea:	60f8      	str	r0, [r7, #12]
 81029ec:	60b9      	str	r1, [r7, #8]
 81029ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 81029f0:	68fb      	ldr	r3, [r7, #12]
 81029f2:	691b      	ldr	r3, [r3, #16]
 81029f4:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 81029f8:	68bb      	ldr	r3, [r7, #8]
 81029fa:	f003 031f 	and.w	r3, r3, #31
 81029fe:	6879      	ldr	r1, [r7, #4]
 8102a00:	fa01 f303 	lsl.w	r3, r1, r3
 8102a04:	431a      	orrs	r2, r3
 8102a06:	68fb      	ldr	r3, [r7, #12]
 8102a08:	611a      	str	r2, [r3, #16]
}
 8102a0a:	bf00      	nop
 8102a0c:	3714      	adds	r7, #20
 8102a0e:	46bd      	mov	sp, r7
 8102a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a14:	4770      	bx	lr

08102a16 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8102a16:	b480      	push	{r7}
 8102a18:	b087      	sub	sp, #28
 8102a1a:	af00      	add	r7, sp, #0
 8102a1c:	60f8      	str	r0, [r7, #12]
 8102a1e:	60b9      	str	r1, [r7, #8]
 8102a20:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8102a22:	68fb      	ldr	r3, [r7, #12]
 8102a24:	3360      	adds	r3, #96	; 0x60
 8102a26:	461a      	mov	r2, r3
 8102a28:	68bb      	ldr	r3, [r7, #8]
 8102a2a:	009b      	lsls	r3, r3, #2
 8102a2c:	4413      	add	r3, r2
 8102a2e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8102a30:	697b      	ldr	r3, [r7, #20]
 8102a32:	681b      	ldr	r3, [r3, #0]
 8102a34:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8102a38:	687b      	ldr	r3, [r7, #4]
 8102a3a:	431a      	orrs	r2, r3
 8102a3c:	697b      	ldr	r3, [r7, #20]
 8102a3e:	601a      	str	r2, [r3, #0]
  }
}
 8102a40:	bf00      	nop
 8102a42:	371c      	adds	r7, #28
 8102a44:	46bd      	mov	sp, r7
 8102a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a4a:	4770      	bx	lr

08102a4c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8102a4c:	b480      	push	{r7}
 8102a4e:	b083      	sub	sp, #12
 8102a50:	af00      	add	r7, sp, #0
 8102a52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8102a54:	687b      	ldr	r3, [r7, #4]
 8102a56:	68db      	ldr	r3, [r3, #12]
 8102a58:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8102a5c:	2b00      	cmp	r3, #0
 8102a5e:	d101      	bne.n	8102a64 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8102a60:	2301      	movs	r3, #1
 8102a62:	e000      	b.n	8102a66 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8102a64:	2300      	movs	r3, #0
}
 8102a66:	4618      	mov	r0, r3
 8102a68:	370c      	adds	r7, #12
 8102a6a:	46bd      	mov	sp, r7
 8102a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102a70:	4770      	bx	lr

08102a72 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8102a72:	b480      	push	{r7}
 8102a74:	b087      	sub	sp, #28
 8102a76:	af00      	add	r7, sp, #0
 8102a78:	60f8      	str	r0, [r7, #12]
 8102a7a:	60b9      	str	r1, [r7, #8]
 8102a7c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8102a7e:	68fb      	ldr	r3, [r7, #12]
 8102a80:	3330      	adds	r3, #48	; 0x30
 8102a82:	461a      	mov	r2, r3
 8102a84:	68bb      	ldr	r3, [r7, #8]
 8102a86:	0a1b      	lsrs	r3, r3, #8
 8102a88:	009b      	lsls	r3, r3, #2
 8102a8a:	f003 030c 	and.w	r3, r3, #12
 8102a8e:	4413      	add	r3, r2
 8102a90:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8102a92:	697b      	ldr	r3, [r7, #20]
 8102a94:	681a      	ldr	r2, [r3, #0]
 8102a96:	68bb      	ldr	r3, [r7, #8]
 8102a98:	f003 031f 	and.w	r3, r3, #31
 8102a9c:	211f      	movs	r1, #31
 8102a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8102aa2:	43db      	mvns	r3, r3
 8102aa4:	401a      	ands	r2, r3
 8102aa6:	687b      	ldr	r3, [r7, #4]
 8102aa8:	0e9b      	lsrs	r3, r3, #26
 8102aaa:	f003 011f 	and.w	r1, r3, #31
 8102aae:	68bb      	ldr	r3, [r7, #8]
 8102ab0:	f003 031f 	and.w	r3, r3, #31
 8102ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8102ab8:	431a      	orrs	r2, r3
 8102aba:	697b      	ldr	r3, [r7, #20]
 8102abc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8102abe:	bf00      	nop
 8102ac0:	371c      	adds	r7, #28
 8102ac2:	46bd      	mov	sp, r7
 8102ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102ac8:	4770      	bx	lr

08102aca <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8102aca:	b480      	push	{r7}
 8102acc:	b087      	sub	sp, #28
 8102ace:	af00      	add	r7, sp, #0
 8102ad0:	60f8      	str	r0, [r7, #12]
 8102ad2:	60b9      	str	r1, [r7, #8]
 8102ad4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8102ad6:	68fb      	ldr	r3, [r7, #12]
 8102ad8:	3314      	adds	r3, #20
 8102ada:	461a      	mov	r2, r3
 8102adc:	68bb      	ldr	r3, [r7, #8]
 8102ade:	0e5b      	lsrs	r3, r3, #25
 8102ae0:	009b      	lsls	r3, r3, #2
 8102ae2:	f003 0304 	and.w	r3, r3, #4
 8102ae6:	4413      	add	r3, r2
 8102ae8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8102aea:	697b      	ldr	r3, [r7, #20]
 8102aec:	681a      	ldr	r2, [r3, #0]
 8102aee:	68bb      	ldr	r3, [r7, #8]
 8102af0:	0d1b      	lsrs	r3, r3, #20
 8102af2:	f003 031f 	and.w	r3, r3, #31
 8102af6:	2107      	movs	r1, #7
 8102af8:	fa01 f303 	lsl.w	r3, r1, r3
 8102afc:	43db      	mvns	r3, r3
 8102afe:	401a      	ands	r2, r3
 8102b00:	68bb      	ldr	r3, [r7, #8]
 8102b02:	0d1b      	lsrs	r3, r3, #20
 8102b04:	f003 031f 	and.w	r3, r3, #31
 8102b08:	6879      	ldr	r1, [r7, #4]
 8102b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8102b0e:	431a      	orrs	r2, r3
 8102b10:	697b      	ldr	r3, [r7, #20]
 8102b12:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8102b14:	bf00      	nop
 8102b16:	371c      	adds	r7, #28
 8102b18:	46bd      	mov	sp, r7
 8102b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b1e:	4770      	bx	lr

08102b20 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8102b20:	b480      	push	{r7}
 8102b22:	b085      	sub	sp, #20
 8102b24:	af00      	add	r7, sp, #0
 8102b26:	60f8      	str	r0, [r7, #12]
 8102b28:	60b9      	str	r1, [r7, #8]
 8102b2a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8102b2c:	68fb      	ldr	r3, [r7, #12]
 8102b2e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8102b32:	68bb      	ldr	r3, [r7, #8]
 8102b34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102b38:	43db      	mvns	r3, r3
 8102b3a:	401a      	ands	r2, r3
 8102b3c:	687b      	ldr	r3, [r7, #4]
 8102b3e:	f003 0318 	and.w	r3, r3, #24
 8102b42:	4908      	ldr	r1, [pc, #32]	; (8102b64 <LL_ADC_SetChannelSingleDiff+0x44>)
 8102b44:	40d9      	lsrs	r1, r3
 8102b46:	68bb      	ldr	r3, [r7, #8]
 8102b48:	400b      	ands	r3, r1
 8102b4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102b4e:	431a      	orrs	r2, r3
 8102b50:	68fb      	ldr	r3, [r7, #12]
 8102b52:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8102b56:	bf00      	nop
 8102b58:	3714      	adds	r7, #20
 8102b5a:	46bd      	mov	sp, r7
 8102b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b60:	4770      	bx	lr
 8102b62:	bf00      	nop
 8102b64:	000fffff 	.word	0x000fffff

08102b68 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8102b68:	b480      	push	{r7}
 8102b6a:	b083      	sub	sp, #12
 8102b6c:	af00      	add	r7, sp, #0
 8102b6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8102b70:	687b      	ldr	r3, [r7, #4]
 8102b72:	689b      	ldr	r3, [r3, #8]
 8102b74:	f003 031f 	and.w	r3, r3, #31
}
 8102b78:	4618      	mov	r0, r3
 8102b7a:	370c      	adds	r7, #12
 8102b7c:	46bd      	mov	sp, r7
 8102b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b82:	4770      	bx	lr

08102b84 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8102b84:	b480      	push	{r7}
 8102b86:	b083      	sub	sp, #12
 8102b88:	af00      	add	r7, sp, #0
 8102b8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8102b8c:	687b      	ldr	r3, [r7, #4]
 8102b8e:	689b      	ldr	r3, [r3, #8]
 8102b90:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8102b94:	4618      	mov	r0, r3
 8102b96:	370c      	adds	r7, #12
 8102b98:	46bd      	mov	sp, r7
 8102b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102b9e:	4770      	bx	lr

08102ba0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8102ba0:	b480      	push	{r7}
 8102ba2:	b083      	sub	sp, #12
 8102ba4:	af00      	add	r7, sp, #0
 8102ba6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8102ba8:	687b      	ldr	r3, [r7, #4]
 8102baa:	689b      	ldr	r3, [r3, #8]
 8102bac:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8102bb0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102bb4:	687a      	ldr	r2, [r7, #4]
 8102bb6:	6093      	str	r3, [r2, #8]
}
 8102bb8:	bf00      	nop
 8102bba:	370c      	adds	r7, #12
 8102bbc:	46bd      	mov	sp, r7
 8102bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102bc2:	4770      	bx	lr

08102bc4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8102bc4:	b480      	push	{r7}
 8102bc6:	b083      	sub	sp, #12
 8102bc8:	af00      	add	r7, sp, #0
 8102bca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8102bcc:	687b      	ldr	r3, [r7, #4]
 8102bce:	689b      	ldr	r3, [r3, #8]
 8102bd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8102bd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102bd8:	d101      	bne.n	8102bde <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8102bda:	2301      	movs	r3, #1
 8102bdc:	e000      	b.n	8102be0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8102bde:	2300      	movs	r3, #0
}
 8102be0:	4618      	mov	r0, r3
 8102be2:	370c      	adds	r7, #12
 8102be4:	46bd      	mov	sp, r7
 8102be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102bea:	4770      	bx	lr

08102bec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8102bec:	b480      	push	{r7}
 8102bee:	b083      	sub	sp, #12
 8102bf0:	af00      	add	r7, sp, #0
 8102bf2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8102bf4:	687b      	ldr	r3, [r7, #4]
 8102bf6:	689b      	ldr	r3, [r3, #8]
 8102bf8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8102bfc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102c00:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8102c04:	687b      	ldr	r3, [r7, #4]
 8102c06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8102c08:	bf00      	nop
 8102c0a:	370c      	adds	r7, #12
 8102c0c:	46bd      	mov	sp, r7
 8102c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c12:	4770      	bx	lr

08102c14 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8102c14:	b480      	push	{r7}
 8102c16:	b083      	sub	sp, #12
 8102c18:	af00      	add	r7, sp, #0
 8102c1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8102c1c:	687b      	ldr	r3, [r7, #4]
 8102c1e:	689b      	ldr	r3, [r3, #8]
 8102c20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8102c24:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102c28:	d101      	bne.n	8102c2e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8102c2a:	2301      	movs	r3, #1
 8102c2c:	e000      	b.n	8102c30 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8102c2e:	2300      	movs	r3, #0
}
 8102c30:	4618      	mov	r0, r3
 8102c32:	370c      	adds	r7, #12
 8102c34:	46bd      	mov	sp, r7
 8102c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c3a:	4770      	bx	lr

08102c3c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8102c3c:	b480      	push	{r7}
 8102c3e:	b083      	sub	sp, #12
 8102c40:	af00      	add	r7, sp, #0
 8102c42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8102c44:	687b      	ldr	r3, [r7, #4]
 8102c46:	689b      	ldr	r3, [r3, #8]
 8102c48:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8102c4c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102c50:	f043 0201 	orr.w	r2, r3, #1
 8102c54:	687b      	ldr	r3, [r7, #4]
 8102c56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8102c58:	bf00      	nop
 8102c5a:	370c      	adds	r7, #12
 8102c5c:	46bd      	mov	sp, r7
 8102c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c62:	4770      	bx	lr

08102c64 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8102c64:	b480      	push	{r7}
 8102c66:	b083      	sub	sp, #12
 8102c68:	af00      	add	r7, sp, #0
 8102c6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8102c6c:	687b      	ldr	r3, [r7, #4]
 8102c6e:	689b      	ldr	r3, [r3, #8]
 8102c70:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8102c74:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102c78:	f043 0202 	orr.w	r2, r3, #2
 8102c7c:	687b      	ldr	r3, [r7, #4]
 8102c7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8102c80:	bf00      	nop
 8102c82:	370c      	adds	r7, #12
 8102c84:	46bd      	mov	sp, r7
 8102c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c8a:	4770      	bx	lr

08102c8c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8102c8c:	b480      	push	{r7}
 8102c8e:	b083      	sub	sp, #12
 8102c90:	af00      	add	r7, sp, #0
 8102c92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8102c94:	687b      	ldr	r3, [r7, #4]
 8102c96:	689b      	ldr	r3, [r3, #8]
 8102c98:	f003 0301 	and.w	r3, r3, #1
 8102c9c:	2b01      	cmp	r3, #1
 8102c9e:	d101      	bne.n	8102ca4 <LL_ADC_IsEnabled+0x18>
 8102ca0:	2301      	movs	r3, #1
 8102ca2:	e000      	b.n	8102ca6 <LL_ADC_IsEnabled+0x1a>
 8102ca4:	2300      	movs	r3, #0
}
 8102ca6:	4618      	mov	r0, r3
 8102ca8:	370c      	adds	r7, #12
 8102caa:	46bd      	mov	sp, r7
 8102cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102cb0:	4770      	bx	lr

08102cb2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8102cb2:	b480      	push	{r7}
 8102cb4:	b083      	sub	sp, #12
 8102cb6:	af00      	add	r7, sp, #0
 8102cb8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8102cba:	687b      	ldr	r3, [r7, #4]
 8102cbc:	689b      	ldr	r3, [r3, #8]
 8102cbe:	f003 0302 	and.w	r3, r3, #2
 8102cc2:	2b02      	cmp	r3, #2
 8102cc4:	d101      	bne.n	8102cca <LL_ADC_IsDisableOngoing+0x18>
 8102cc6:	2301      	movs	r3, #1
 8102cc8:	e000      	b.n	8102ccc <LL_ADC_IsDisableOngoing+0x1a>
 8102cca:	2300      	movs	r3, #0
}
 8102ccc:	4618      	mov	r0, r3
 8102cce:	370c      	adds	r7, #12
 8102cd0:	46bd      	mov	sp, r7
 8102cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102cd6:	4770      	bx	lr

08102cd8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8102cd8:	b480      	push	{r7}
 8102cda:	b083      	sub	sp, #12
 8102cdc:	af00      	add	r7, sp, #0
 8102cde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8102ce0:	687b      	ldr	r3, [r7, #4]
 8102ce2:	689b      	ldr	r3, [r3, #8]
 8102ce4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8102ce8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102cec:	f043 0204 	orr.w	r2, r3, #4
 8102cf0:	687b      	ldr	r3, [r7, #4]
 8102cf2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8102cf4:	bf00      	nop
 8102cf6:	370c      	adds	r7, #12
 8102cf8:	46bd      	mov	sp, r7
 8102cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102cfe:	4770      	bx	lr

08102d00 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8102d00:	b480      	push	{r7}
 8102d02:	b083      	sub	sp, #12
 8102d04:	af00      	add	r7, sp, #0
 8102d06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8102d08:	687b      	ldr	r3, [r7, #4]
 8102d0a:	689b      	ldr	r3, [r3, #8]
 8102d0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8102d10:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102d14:	f043 0210 	orr.w	r2, r3, #16
 8102d18:	687b      	ldr	r3, [r7, #4]
 8102d1a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8102d1c:	bf00      	nop
 8102d1e:	370c      	adds	r7, #12
 8102d20:	46bd      	mov	sp, r7
 8102d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d26:	4770      	bx	lr

08102d28 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8102d28:	b480      	push	{r7}
 8102d2a:	b083      	sub	sp, #12
 8102d2c:	af00      	add	r7, sp, #0
 8102d2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8102d30:	687b      	ldr	r3, [r7, #4]
 8102d32:	689b      	ldr	r3, [r3, #8]
 8102d34:	f003 0304 	and.w	r3, r3, #4
 8102d38:	2b04      	cmp	r3, #4
 8102d3a:	d101      	bne.n	8102d40 <LL_ADC_REG_IsConversionOngoing+0x18>
 8102d3c:	2301      	movs	r3, #1
 8102d3e:	e000      	b.n	8102d42 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8102d40:	2300      	movs	r3, #0
}
 8102d42:	4618      	mov	r0, r3
 8102d44:	370c      	adds	r7, #12
 8102d46:	46bd      	mov	sp, r7
 8102d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d4c:	4770      	bx	lr

08102d4e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8102d4e:	b480      	push	{r7}
 8102d50:	b083      	sub	sp, #12
 8102d52:	af00      	add	r7, sp, #0
 8102d54:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8102d56:	687b      	ldr	r3, [r7, #4]
 8102d58:	689b      	ldr	r3, [r3, #8]
 8102d5a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8102d5e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102d62:	f043 0220 	orr.w	r2, r3, #32
 8102d66:	687b      	ldr	r3, [r7, #4]
 8102d68:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8102d6a:	bf00      	nop
 8102d6c:	370c      	adds	r7, #12
 8102d6e:	46bd      	mov	sp, r7
 8102d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d74:	4770      	bx	lr

08102d76 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8102d76:	b480      	push	{r7}
 8102d78:	b083      	sub	sp, #12
 8102d7a:	af00      	add	r7, sp, #0
 8102d7c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8102d7e:	687b      	ldr	r3, [r7, #4]
 8102d80:	689b      	ldr	r3, [r3, #8]
 8102d82:	f003 0308 	and.w	r3, r3, #8
 8102d86:	2b08      	cmp	r3, #8
 8102d88:	d101      	bne.n	8102d8e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8102d8a:	2301      	movs	r3, #1
 8102d8c:	e000      	b.n	8102d90 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8102d8e:	2300      	movs	r3, #0
}
 8102d90:	4618      	mov	r0, r3
 8102d92:	370c      	adds	r7, #12
 8102d94:	46bd      	mov	sp, r7
 8102d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102d9a:	4770      	bx	lr

08102d9c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8102d9c:	b590      	push	{r4, r7, lr}
 8102d9e:	b089      	sub	sp, #36	; 0x24
 8102da0:	af00      	add	r7, sp, #0
 8102da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8102da4:	2300      	movs	r3, #0
 8102da6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8102da8:	2300      	movs	r3, #0
 8102daa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8102dac:	687b      	ldr	r3, [r7, #4]
 8102dae:	2b00      	cmp	r3, #0
 8102db0:	d101      	bne.n	8102db6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8102db2:	2301      	movs	r3, #1
 8102db4:	e18f      	b.n	81030d6 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8102db6:	687b      	ldr	r3, [r7, #4]
 8102db8:	68db      	ldr	r3, [r3, #12]
 8102dba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8102dbc:	687b      	ldr	r3, [r7, #4]
 8102dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102dc0:	2b00      	cmp	r3, #0
 8102dc2:	d109      	bne.n	8102dd8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8102dc4:	6878      	ldr	r0, [r7, #4]
 8102dc6:	f7fe fd59 	bl	810187c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8102dca:	687b      	ldr	r3, [r7, #4]
 8102dcc:	2200      	movs	r2, #0
 8102dce:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8102dd0:	687b      	ldr	r3, [r7, #4]
 8102dd2:	2200      	movs	r2, #0
 8102dd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8102dd8:	687b      	ldr	r3, [r7, #4]
 8102dda:	681b      	ldr	r3, [r3, #0]
 8102ddc:	4618      	mov	r0, r3
 8102dde:	f7ff fef1 	bl	8102bc4 <LL_ADC_IsDeepPowerDownEnabled>
 8102de2:	4603      	mov	r3, r0
 8102de4:	2b00      	cmp	r3, #0
 8102de6:	d004      	beq.n	8102df2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8102de8:	687b      	ldr	r3, [r7, #4]
 8102dea:	681b      	ldr	r3, [r3, #0]
 8102dec:	4618      	mov	r0, r3
 8102dee:	f7ff fed7 	bl	8102ba0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8102df2:	687b      	ldr	r3, [r7, #4]
 8102df4:	681b      	ldr	r3, [r3, #0]
 8102df6:	4618      	mov	r0, r3
 8102df8:	f7ff ff0c 	bl	8102c14 <LL_ADC_IsInternalRegulatorEnabled>
 8102dfc:	4603      	mov	r3, r0
 8102dfe:	2b00      	cmp	r3, #0
 8102e00:	d114      	bne.n	8102e2c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8102e02:	687b      	ldr	r3, [r7, #4]
 8102e04:	681b      	ldr	r3, [r3, #0]
 8102e06:	4618      	mov	r0, r3
 8102e08:	f7ff fef0 	bl	8102bec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8102e0c:	4b88      	ldr	r3, [pc, #544]	; (8103030 <HAL_ADC_Init+0x294>)
 8102e0e:	681b      	ldr	r3, [r3, #0]
 8102e10:	099b      	lsrs	r3, r3, #6
 8102e12:	4a88      	ldr	r2, [pc, #544]	; (8103034 <HAL_ADC_Init+0x298>)
 8102e14:	fba2 2303 	umull	r2, r3, r2, r3
 8102e18:	099b      	lsrs	r3, r3, #6
 8102e1a:	3301      	adds	r3, #1
 8102e1c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8102e1e:	e002      	b.n	8102e26 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8102e20:	68bb      	ldr	r3, [r7, #8]
 8102e22:	3b01      	subs	r3, #1
 8102e24:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8102e26:	68bb      	ldr	r3, [r7, #8]
 8102e28:	2b00      	cmp	r3, #0
 8102e2a:	d1f9      	bne.n	8102e20 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8102e2c:	687b      	ldr	r3, [r7, #4]
 8102e2e:	681b      	ldr	r3, [r3, #0]
 8102e30:	4618      	mov	r0, r3
 8102e32:	f7ff feef 	bl	8102c14 <LL_ADC_IsInternalRegulatorEnabled>
 8102e36:	4603      	mov	r3, r0
 8102e38:	2b00      	cmp	r3, #0
 8102e3a:	d10d      	bne.n	8102e58 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102e3c:	687b      	ldr	r3, [r7, #4]
 8102e3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102e40:	f043 0210 	orr.w	r2, r3, #16
 8102e44:	687b      	ldr	r3, [r7, #4]
 8102e46:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102e48:	687b      	ldr	r3, [r7, #4]
 8102e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102e4c:	f043 0201 	orr.w	r2, r3, #1
 8102e50:	687b      	ldr	r3, [r7, #4]
 8102e52:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8102e54:	2301      	movs	r3, #1
 8102e56:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102e58:	687b      	ldr	r3, [r7, #4]
 8102e5a:	681b      	ldr	r3, [r3, #0]
 8102e5c:	4618      	mov	r0, r3
 8102e5e:	f7ff ff63 	bl	8102d28 <LL_ADC_REG_IsConversionOngoing>
 8102e62:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8102e64:	687b      	ldr	r3, [r7, #4]
 8102e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102e68:	f003 0310 	and.w	r3, r3, #16
 8102e6c:	2b00      	cmp	r3, #0
 8102e6e:	f040 8129 	bne.w	81030c4 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8102e72:	697b      	ldr	r3, [r7, #20]
 8102e74:	2b00      	cmp	r3, #0
 8102e76:	f040 8125 	bne.w	81030c4 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8102e7a:	687b      	ldr	r3, [r7, #4]
 8102e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102e7e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8102e82:	f043 0202 	orr.w	r2, r3, #2
 8102e86:	687b      	ldr	r3, [r7, #4]
 8102e88:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102e8a:	687b      	ldr	r3, [r7, #4]
 8102e8c:	681b      	ldr	r3, [r3, #0]
 8102e8e:	4618      	mov	r0, r3
 8102e90:	f7ff fefc 	bl	8102c8c <LL_ADC_IsEnabled>
 8102e94:	4603      	mov	r3, r0
 8102e96:	2b00      	cmp	r3, #0
 8102e98:	d136      	bne.n	8102f08 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102e9a:	687b      	ldr	r3, [r7, #4]
 8102e9c:	681b      	ldr	r3, [r3, #0]
 8102e9e:	4a66      	ldr	r2, [pc, #408]	; (8103038 <HAL_ADC_Init+0x29c>)
 8102ea0:	4293      	cmp	r3, r2
 8102ea2:	d004      	beq.n	8102eae <HAL_ADC_Init+0x112>
 8102ea4:	687b      	ldr	r3, [r7, #4]
 8102ea6:	681b      	ldr	r3, [r3, #0]
 8102ea8:	4a64      	ldr	r2, [pc, #400]	; (810303c <HAL_ADC_Init+0x2a0>)
 8102eaa:	4293      	cmp	r3, r2
 8102eac:	d10e      	bne.n	8102ecc <HAL_ADC_Init+0x130>
 8102eae:	4862      	ldr	r0, [pc, #392]	; (8103038 <HAL_ADC_Init+0x29c>)
 8102eb0:	f7ff feec 	bl	8102c8c <LL_ADC_IsEnabled>
 8102eb4:	4604      	mov	r4, r0
 8102eb6:	4861      	ldr	r0, [pc, #388]	; (810303c <HAL_ADC_Init+0x2a0>)
 8102eb8:	f7ff fee8 	bl	8102c8c <LL_ADC_IsEnabled>
 8102ebc:	4603      	mov	r3, r0
 8102ebe:	4323      	orrs	r3, r4
 8102ec0:	2b00      	cmp	r3, #0
 8102ec2:	bf0c      	ite	eq
 8102ec4:	2301      	moveq	r3, #1
 8102ec6:	2300      	movne	r3, #0
 8102ec8:	b2db      	uxtb	r3, r3
 8102eca:	e008      	b.n	8102ede <HAL_ADC_Init+0x142>
 8102ecc:	485c      	ldr	r0, [pc, #368]	; (8103040 <HAL_ADC_Init+0x2a4>)
 8102ece:	f7ff fedd 	bl	8102c8c <LL_ADC_IsEnabled>
 8102ed2:	4603      	mov	r3, r0
 8102ed4:	2b00      	cmp	r3, #0
 8102ed6:	bf0c      	ite	eq
 8102ed8:	2301      	moveq	r3, #1
 8102eda:	2300      	movne	r3, #0
 8102edc:	b2db      	uxtb	r3, r3
 8102ede:	2b00      	cmp	r3, #0
 8102ee0:	d012      	beq.n	8102f08 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8102ee2:	687b      	ldr	r3, [r7, #4]
 8102ee4:	681b      	ldr	r3, [r3, #0]
 8102ee6:	4a54      	ldr	r2, [pc, #336]	; (8103038 <HAL_ADC_Init+0x29c>)
 8102ee8:	4293      	cmp	r3, r2
 8102eea:	d004      	beq.n	8102ef6 <HAL_ADC_Init+0x15a>
 8102eec:	687b      	ldr	r3, [r7, #4]
 8102eee:	681b      	ldr	r3, [r3, #0]
 8102ef0:	4a52      	ldr	r2, [pc, #328]	; (810303c <HAL_ADC_Init+0x2a0>)
 8102ef2:	4293      	cmp	r3, r2
 8102ef4:	d101      	bne.n	8102efa <HAL_ADC_Init+0x15e>
 8102ef6:	4a53      	ldr	r2, [pc, #332]	; (8103044 <HAL_ADC_Init+0x2a8>)
 8102ef8:	e000      	b.n	8102efc <HAL_ADC_Init+0x160>
 8102efa:	4a53      	ldr	r2, [pc, #332]	; (8103048 <HAL_ADC_Init+0x2ac>)
 8102efc:	687b      	ldr	r3, [r7, #4]
 8102efe:	685b      	ldr	r3, [r3, #4]
 8102f00:	4619      	mov	r1, r3
 8102f02:	4610      	mov	r0, r2
 8102f04:	f7ff fd1a 	bl	810293c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8102f08:	f7ff fd0c 	bl	8102924 <HAL_GetREVID>
 8102f0c:	4603      	mov	r3, r0
 8102f0e:	f241 0203 	movw	r2, #4099	; 0x1003
 8102f12:	4293      	cmp	r3, r2
 8102f14:	d914      	bls.n	8102f40 <HAL_ADC_Init+0x1a4>
 8102f16:	687b      	ldr	r3, [r7, #4]
 8102f18:	689b      	ldr	r3, [r3, #8]
 8102f1a:	2b10      	cmp	r3, #16
 8102f1c:	d110      	bne.n	8102f40 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102f1e:	687b      	ldr	r3, [r7, #4]
 8102f20:	7d5b      	ldrb	r3, [r3, #21]
 8102f22:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8102f24:	687b      	ldr	r3, [r7, #4]
 8102f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102f28:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8102f2a:	687b      	ldr	r3, [r7, #4]
 8102f2c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102f2e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8102f30:	687b      	ldr	r3, [r7, #4]
 8102f32:	7f1b      	ldrb	r3, [r3, #28]
 8102f34:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8102f36:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102f38:	f043 030c 	orr.w	r3, r3, #12
 8102f3c:	61bb      	str	r3, [r7, #24]
 8102f3e:	e00d      	b.n	8102f5c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102f40:	687b      	ldr	r3, [r7, #4]
 8102f42:	7d5b      	ldrb	r3, [r3, #21]
 8102f44:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8102f46:	687b      	ldr	r3, [r7, #4]
 8102f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102f4a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8102f4c:	687b      	ldr	r3, [r7, #4]
 8102f4e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102f50:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8102f52:	687b      	ldr	r3, [r7, #4]
 8102f54:	7f1b      	ldrb	r3, [r3, #28]
 8102f56:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102f58:	4313      	orrs	r3, r2
 8102f5a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8102f5c:	687b      	ldr	r3, [r7, #4]
 8102f5e:	7f1b      	ldrb	r3, [r3, #28]
 8102f60:	2b01      	cmp	r3, #1
 8102f62:	d106      	bne.n	8102f72 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8102f64:	687b      	ldr	r3, [r7, #4]
 8102f66:	6a1b      	ldr	r3, [r3, #32]
 8102f68:	3b01      	subs	r3, #1
 8102f6a:	045b      	lsls	r3, r3, #17
 8102f6c:	69ba      	ldr	r2, [r7, #24]
 8102f6e:	4313      	orrs	r3, r2
 8102f70:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8102f72:	687b      	ldr	r3, [r7, #4]
 8102f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102f76:	2b00      	cmp	r3, #0
 8102f78:	d009      	beq.n	8102f8e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8102f7a:	687b      	ldr	r3, [r7, #4]
 8102f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102f7e:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8102f82:	687b      	ldr	r3, [r7, #4]
 8102f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102f86:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8102f88:	69ba      	ldr	r2, [r7, #24]
 8102f8a:	4313      	orrs	r3, r2
 8102f8c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8102f8e:	687b      	ldr	r3, [r7, #4]
 8102f90:	681b      	ldr	r3, [r3, #0]
 8102f92:	68da      	ldr	r2, [r3, #12]
 8102f94:	4b2d      	ldr	r3, [pc, #180]	; (810304c <HAL_ADC_Init+0x2b0>)
 8102f96:	4013      	ands	r3, r2
 8102f98:	687a      	ldr	r2, [r7, #4]
 8102f9a:	6812      	ldr	r2, [r2, #0]
 8102f9c:	69b9      	ldr	r1, [r7, #24]
 8102f9e:	430b      	orrs	r3, r1
 8102fa0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102fa2:	687b      	ldr	r3, [r7, #4]
 8102fa4:	681b      	ldr	r3, [r3, #0]
 8102fa6:	4618      	mov	r0, r3
 8102fa8:	f7ff febe 	bl	8102d28 <LL_ADC_REG_IsConversionOngoing>
 8102fac:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8102fae:	687b      	ldr	r3, [r7, #4]
 8102fb0:	681b      	ldr	r3, [r3, #0]
 8102fb2:	4618      	mov	r0, r3
 8102fb4:	f7ff fedf 	bl	8102d76 <LL_ADC_INJ_IsConversionOngoing>
 8102fb8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8102fba:	693b      	ldr	r3, [r7, #16]
 8102fbc:	2b00      	cmp	r3, #0
 8102fbe:	d15f      	bne.n	8103080 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102fc0:	68fb      	ldr	r3, [r7, #12]
 8102fc2:	2b00      	cmp	r3, #0
 8102fc4:	d15c      	bne.n	8103080 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8102fc6:	687b      	ldr	r3, [r7, #4]
 8102fc8:	7d1b      	ldrb	r3, [r3, #20]
 8102fca:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8102fcc:	687b      	ldr	r3, [r7, #4]
 8102fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8102fd0:	4313      	orrs	r3, r2
 8102fd2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8102fd4:	687b      	ldr	r3, [r7, #4]
 8102fd6:	681b      	ldr	r3, [r3, #0]
 8102fd8:	68db      	ldr	r3, [r3, #12]
 8102fda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8102fde:	f023 0303 	bic.w	r3, r3, #3
 8102fe2:	687a      	ldr	r2, [r7, #4]
 8102fe4:	6812      	ldr	r2, [r2, #0]
 8102fe6:	69b9      	ldr	r1, [r7, #24]
 8102fe8:	430b      	orrs	r3, r1
 8102fea:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8102fec:	687b      	ldr	r3, [r7, #4]
 8102fee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8102ff2:	2b01      	cmp	r3, #1
 8102ff4:	d12e      	bne.n	8103054 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8102ff6:	687b      	ldr	r3, [r7, #4]
 8102ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102ffa:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8102ffc:	687b      	ldr	r3, [r7, #4]
 8102ffe:	681b      	ldr	r3, [r3, #0]
 8103000:	691a      	ldr	r2, [r3, #16]
 8103002:	4b13      	ldr	r3, [pc, #76]	; (8103050 <HAL_ADC_Init+0x2b4>)
 8103004:	4013      	ands	r3, r2
 8103006:	687a      	ldr	r2, [r7, #4]
 8103008:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 810300a:	3a01      	subs	r2, #1
 810300c:	0411      	lsls	r1, r2, #16
 810300e:	687a      	ldr	r2, [r7, #4]
 8103010:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8103012:	4311      	orrs	r1, r2
 8103014:	687a      	ldr	r2, [r7, #4]
 8103016:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8103018:	4311      	orrs	r1, r2
 810301a:	687a      	ldr	r2, [r7, #4]
 810301c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 810301e:	430a      	orrs	r2, r1
 8103020:	431a      	orrs	r2, r3
 8103022:	687b      	ldr	r3, [r7, #4]
 8103024:	681b      	ldr	r3, [r3, #0]
 8103026:	f042 0201 	orr.w	r2, r2, #1
 810302a:	611a      	str	r2, [r3, #16]
 810302c:	e01a      	b.n	8103064 <HAL_ADC_Init+0x2c8>
 810302e:	bf00      	nop
 8103030:	10000000 	.word	0x10000000
 8103034:	053e2d63 	.word	0x053e2d63
 8103038:	40022000 	.word	0x40022000
 810303c:	40022100 	.word	0x40022100
 8103040:	58026000 	.word	0x58026000
 8103044:	40022300 	.word	0x40022300
 8103048:	58026300 	.word	0x58026300
 810304c:	fff0c003 	.word	0xfff0c003
 8103050:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8103054:	687b      	ldr	r3, [r7, #4]
 8103056:	681b      	ldr	r3, [r3, #0]
 8103058:	691a      	ldr	r2, [r3, #16]
 810305a:	687b      	ldr	r3, [r7, #4]
 810305c:	681b      	ldr	r3, [r3, #0]
 810305e:	f022 0201 	bic.w	r2, r2, #1
 8103062:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8103064:	687b      	ldr	r3, [r7, #4]
 8103066:	681b      	ldr	r3, [r3, #0]
 8103068:	691b      	ldr	r3, [r3, #16]
 810306a:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 810306e:	687b      	ldr	r3, [r7, #4]
 8103070:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8103072:	687b      	ldr	r3, [r7, #4]
 8103074:	681b      	ldr	r3, [r3, #0]
 8103076:	430a      	orrs	r2, r1
 8103078:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 810307a:	6878      	ldr	r0, [r7, #4]
 810307c:	f000 ff26 	bl	8103ecc <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8103080:	687b      	ldr	r3, [r7, #4]
 8103082:	68db      	ldr	r3, [r3, #12]
 8103084:	2b01      	cmp	r3, #1
 8103086:	d10c      	bne.n	81030a2 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8103088:	687b      	ldr	r3, [r7, #4]
 810308a:	681b      	ldr	r3, [r3, #0]
 810308c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810308e:	f023 010f 	bic.w	r1, r3, #15
 8103092:	687b      	ldr	r3, [r7, #4]
 8103094:	699b      	ldr	r3, [r3, #24]
 8103096:	1e5a      	subs	r2, r3, #1
 8103098:	687b      	ldr	r3, [r7, #4]
 810309a:	681b      	ldr	r3, [r3, #0]
 810309c:	430a      	orrs	r2, r1
 810309e:	631a      	str	r2, [r3, #48]	; 0x30
 81030a0:	e007      	b.n	81030b2 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 81030a2:	687b      	ldr	r3, [r7, #4]
 81030a4:	681b      	ldr	r3, [r3, #0]
 81030a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81030a8:	687b      	ldr	r3, [r7, #4]
 81030aa:	681b      	ldr	r3, [r3, #0]
 81030ac:	f022 020f 	bic.w	r2, r2, #15
 81030b0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 81030b2:	687b      	ldr	r3, [r7, #4]
 81030b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81030b6:	f023 0303 	bic.w	r3, r3, #3
 81030ba:	f043 0201 	orr.w	r2, r3, #1
 81030be:	687b      	ldr	r3, [r7, #4]
 81030c0:	655a      	str	r2, [r3, #84]	; 0x54
 81030c2:	e007      	b.n	81030d4 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81030c4:	687b      	ldr	r3, [r7, #4]
 81030c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81030c8:	f043 0210 	orr.w	r2, r3, #16
 81030cc:	687b      	ldr	r3, [r7, #4]
 81030ce:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 81030d0:	2301      	movs	r3, #1
 81030d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 81030d4:	7ffb      	ldrb	r3, [r7, #31]
}
 81030d6:	4618      	mov	r0, r3
 81030d8:	3724      	adds	r7, #36	; 0x24
 81030da:	46bd      	mov	sp, r7
 81030dc:	bd90      	pop	{r4, r7, pc}
 81030de:	bf00      	nop

081030e0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 81030e0:	b580      	push	{r7, lr}
 81030e2:	b086      	sub	sp, #24
 81030e4:	af00      	add	r7, sp, #0
 81030e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 81030e8:	687b      	ldr	r3, [r7, #4]
 81030ea:	681b      	ldr	r3, [r3, #0]
 81030ec:	4a5d      	ldr	r2, [pc, #372]	; (8103264 <HAL_ADC_Start+0x184>)
 81030ee:	4293      	cmp	r3, r2
 81030f0:	d004      	beq.n	81030fc <HAL_ADC_Start+0x1c>
 81030f2:	687b      	ldr	r3, [r7, #4]
 81030f4:	681b      	ldr	r3, [r3, #0]
 81030f6:	4a5c      	ldr	r2, [pc, #368]	; (8103268 <HAL_ADC_Start+0x188>)
 81030f8:	4293      	cmp	r3, r2
 81030fa:	d101      	bne.n	8103100 <HAL_ADC_Start+0x20>
 81030fc:	4b5b      	ldr	r3, [pc, #364]	; (810326c <HAL_ADC_Start+0x18c>)
 81030fe:	e000      	b.n	8103102 <HAL_ADC_Start+0x22>
 8103100:	4b5b      	ldr	r3, [pc, #364]	; (8103270 <HAL_ADC_Start+0x190>)
 8103102:	4618      	mov	r0, r3
 8103104:	f7ff fd30 	bl	8102b68 <LL_ADC_GetMultimode>
 8103108:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 810310a:	687b      	ldr	r3, [r7, #4]
 810310c:	681b      	ldr	r3, [r3, #0]
 810310e:	4618      	mov	r0, r3
 8103110:	f7ff fe0a 	bl	8102d28 <LL_ADC_REG_IsConversionOngoing>
 8103114:	4603      	mov	r3, r0
 8103116:	2b00      	cmp	r3, #0
 8103118:	f040 809c 	bne.w	8103254 <HAL_ADC_Start+0x174>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 810311c:	687b      	ldr	r3, [r7, #4]
 810311e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8103122:	2b01      	cmp	r3, #1
 8103124:	d101      	bne.n	810312a <HAL_ADC_Start+0x4a>
 8103126:	2302      	movs	r3, #2
 8103128:	e097      	b.n	810325a <HAL_ADC_Start+0x17a>
 810312a:	687b      	ldr	r3, [r7, #4]
 810312c:	2201      	movs	r2, #1
 810312e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8103132:	6878      	ldr	r0, [r7, #4]
 8103134:	f000 fde0 	bl	8103cf8 <ADC_Enable>
 8103138:	4603      	mov	r3, r0
 810313a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 810313c:	7dfb      	ldrb	r3, [r7, #23]
 810313e:	2b00      	cmp	r3, #0
 8103140:	f040 8083 	bne.w	810324a <HAL_ADC_Start+0x16a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8103144:	687b      	ldr	r3, [r7, #4]
 8103146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103148:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 810314c:	f023 0301 	bic.w	r3, r3, #1
 8103150:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8103154:	687b      	ldr	r3, [r7, #4]
 8103156:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8103158:	687b      	ldr	r3, [r7, #4]
 810315a:	681b      	ldr	r3, [r3, #0]
 810315c:	4a42      	ldr	r2, [pc, #264]	; (8103268 <HAL_ADC_Start+0x188>)
 810315e:	4293      	cmp	r3, r2
 8103160:	d002      	beq.n	8103168 <HAL_ADC_Start+0x88>
 8103162:	687b      	ldr	r3, [r7, #4]
 8103164:	681b      	ldr	r3, [r3, #0]
 8103166:	e000      	b.n	810316a <HAL_ADC_Start+0x8a>
 8103168:	4b3e      	ldr	r3, [pc, #248]	; (8103264 <HAL_ADC_Start+0x184>)
 810316a:	687a      	ldr	r2, [r7, #4]
 810316c:	6812      	ldr	r2, [r2, #0]
 810316e:	4293      	cmp	r3, r2
 8103170:	d002      	beq.n	8103178 <HAL_ADC_Start+0x98>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8103172:	693b      	ldr	r3, [r7, #16]
 8103174:	2b00      	cmp	r3, #0
 8103176:	d105      	bne.n	8103184 <HAL_ADC_Start+0xa4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8103178:	687b      	ldr	r3, [r7, #4]
 810317a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810317c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8103180:	687b      	ldr	r3, [r7, #4]
 8103182:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8103184:	687b      	ldr	r3, [r7, #4]
 8103186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103188:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 810318c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8103190:	d106      	bne.n	81031a0 <HAL_ADC_Start+0xc0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8103192:	687b      	ldr	r3, [r7, #4]
 8103194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103196:	f023 0206 	bic.w	r2, r3, #6
 810319a:	687b      	ldr	r3, [r7, #4]
 810319c:	659a      	str	r2, [r3, #88]	; 0x58
 810319e:	e002      	b.n	81031a6 <HAL_ADC_Start+0xc6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 81031a0:	687b      	ldr	r3, [r7, #4]
 81031a2:	2200      	movs	r2, #0
 81031a4:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 81031a6:	687b      	ldr	r3, [r7, #4]
 81031a8:	681b      	ldr	r3, [r3, #0]
 81031aa:	221c      	movs	r2, #28
 81031ac:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 81031ae:	687b      	ldr	r3, [r7, #4]
 81031b0:	2200      	movs	r2, #0
 81031b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 81031b6:	687b      	ldr	r3, [r7, #4]
 81031b8:	681b      	ldr	r3, [r3, #0]
 81031ba:	4a2b      	ldr	r2, [pc, #172]	; (8103268 <HAL_ADC_Start+0x188>)
 81031bc:	4293      	cmp	r3, r2
 81031be:	d002      	beq.n	81031c6 <HAL_ADC_Start+0xe6>
 81031c0:	687b      	ldr	r3, [r7, #4]
 81031c2:	681b      	ldr	r3, [r3, #0]
 81031c4:	e000      	b.n	81031c8 <HAL_ADC_Start+0xe8>
 81031c6:	4b27      	ldr	r3, [pc, #156]	; (8103264 <HAL_ADC_Start+0x184>)
 81031c8:	687a      	ldr	r2, [r7, #4]
 81031ca:	6812      	ldr	r2, [r2, #0]
 81031cc:	4293      	cmp	r3, r2
 81031ce:	d008      	beq.n	81031e2 <HAL_ADC_Start+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 81031d0:	693b      	ldr	r3, [r7, #16]
 81031d2:	2b00      	cmp	r3, #0
 81031d4:	d005      	beq.n	81031e2 <HAL_ADC_Start+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 81031d6:	693b      	ldr	r3, [r7, #16]
 81031d8:	2b05      	cmp	r3, #5
 81031da:	d002      	beq.n	81031e2 <HAL_ADC_Start+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 81031dc:	693b      	ldr	r3, [r7, #16]
 81031de:	2b09      	cmp	r3, #9
 81031e0:	d114      	bne.n	810320c <HAL_ADC_Start+0x12c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 81031e2:	687b      	ldr	r3, [r7, #4]
 81031e4:	681b      	ldr	r3, [r3, #0]
 81031e6:	68db      	ldr	r3, [r3, #12]
 81031e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81031ec:	2b00      	cmp	r3, #0
 81031ee:	d007      	beq.n	8103200 <HAL_ADC_Start+0x120>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 81031f0:	687b      	ldr	r3, [r7, #4]
 81031f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81031f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 81031f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 81031fc:	687b      	ldr	r3, [r7, #4]
 81031fe:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8103200:	687b      	ldr	r3, [r7, #4]
 8103202:	681b      	ldr	r3, [r3, #0]
 8103204:	4618      	mov	r0, r3
 8103206:	f7ff fd67 	bl	8102cd8 <LL_ADC_REG_StartConversion>
 810320a:	e025      	b.n	8103258 <HAL_ADC_Start+0x178>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 810320c:	687b      	ldr	r3, [r7, #4]
 810320e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103210:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8103214:	687b      	ldr	r3, [r7, #4]
 8103216:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8103218:	687b      	ldr	r3, [r7, #4]
 810321a:	681b      	ldr	r3, [r3, #0]
 810321c:	4a12      	ldr	r2, [pc, #72]	; (8103268 <HAL_ADC_Start+0x188>)
 810321e:	4293      	cmp	r3, r2
 8103220:	d002      	beq.n	8103228 <HAL_ADC_Start+0x148>
 8103222:	687b      	ldr	r3, [r7, #4]
 8103224:	681b      	ldr	r3, [r3, #0]
 8103226:	e000      	b.n	810322a <HAL_ADC_Start+0x14a>
 8103228:	4b0e      	ldr	r3, [pc, #56]	; (8103264 <HAL_ADC_Start+0x184>)
 810322a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 810322c:	68fb      	ldr	r3, [r7, #12]
 810322e:	68db      	ldr	r3, [r3, #12]
 8103230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8103234:	2b00      	cmp	r3, #0
 8103236:	d00f      	beq.n	8103258 <HAL_ADC_Start+0x178>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8103238:	687b      	ldr	r3, [r7, #4]
 810323a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810323c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8103240:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8103244:	687b      	ldr	r3, [r7, #4]
 8103246:	655a      	str	r2, [r3, #84]	; 0x54
 8103248:	e006      	b.n	8103258 <HAL_ADC_Start+0x178>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 810324a:	687b      	ldr	r3, [r7, #4]
 810324c:	2200      	movs	r2, #0
 810324e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8103252:	e001      	b.n	8103258 <HAL_ADC_Start+0x178>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8103254:	2302      	movs	r3, #2
 8103256:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8103258:	7dfb      	ldrb	r3, [r7, #23]
}
 810325a:	4618      	mov	r0, r3
 810325c:	3718      	adds	r7, #24
 810325e:	46bd      	mov	sp, r7
 8103260:	bd80      	pop	{r7, pc}
 8103262:	bf00      	nop
 8103264:	40022000 	.word	0x40022000
 8103268:	40022100 	.word	0x40022100
 810326c:	40022300 	.word	0x40022300
 8103270:	58026300 	.word	0x58026300

08103274 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8103274:	b580      	push	{r7, lr}
 8103276:	b084      	sub	sp, #16
 8103278:	af00      	add	r7, sp, #0
 810327a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 810327c:	687b      	ldr	r3, [r7, #4]
 810327e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8103282:	2b01      	cmp	r3, #1
 8103284:	d101      	bne.n	810328a <HAL_ADC_Stop+0x16>
 8103286:	2302      	movs	r3, #2
 8103288:	e023      	b.n	81032d2 <HAL_ADC_Stop+0x5e>
 810328a:	687b      	ldr	r3, [r7, #4]
 810328c:	2201      	movs	r2, #1
 810328e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8103292:	2103      	movs	r1, #3
 8103294:	6878      	ldr	r0, [r7, #4]
 8103296:	f000 fc73 	bl	8103b80 <ADC_ConversionStop>
 810329a:	4603      	mov	r3, r0
 810329c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 810329e:	7bfb      	ldrb	r3, [r7, #15]
 81032a0:	2b00      	cmp	r3, #0
 81032a2:	d111      	bne.n	81032c8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 81032a4:	6878      	ldr	r0, [r7, #4]
 81032a6:	f000 fdb1 	bl	8103e0c <ADC_Disable>
 81032aa:	4603      	mov	r3, r0
 81032ac:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 81032ae:	7bfb      	ldrb	r3, [r7, #15]
 81032b0:	2b00      	cmp	r3, #0
 81032b2:	d109      	bne.n	81032c8 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 81032b4:	687b      	ldr	r3, [r7, #4]
 81032b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81032b8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 81032bc:	f023 0301 	bic.w	r3, r3, #1
 81032c0:	f043 0201 	orr.w	r2, r3, #1
 81032c4:	687b      	ldr	r3, [r7, #4]
 81032c6:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 81032c8:	687b      	ldr	r3, [r7, #4]
 81032ca:	2200      	movs	r2, #0
 81032cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 81032d0:	7bfb      	ldrb	r3, [r7, #15]
}
 81032d2:	4618      	mov	r0, r3
 81032d4:	3710      	adds	r7, #16
 81032d6:	46bd      	mov	sp, r7
 81032d8:	bd80      	pop	{r7, pc}
	...

081032dc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 81032dc:	b580      	push	{r7, lr}
 81032de:	b088      	sub	sp, #32
 81032e0:	af00      	add	r7, sp, #0
 81032e2:	6078      	str	r0, [r7, #4]
 81032e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 81032e6:	687b      	ldr	r3, [r7, #4]
 81032e8:	681b      	ldr	r3, [r3, #0]
 81032ea:	4a72      	ldr	r2, [pc, #456]	; (81034b4 <HAL_ADC_PollForConversion+0x1d8>)
 81032ec:	4293      	cmp	r3, r2
 81032ee:	d004      	beq.n	81032fa <HAL_ADC_PollForConversion+0x1e>
 81032f0:	687b      	ldr	r3, [r7, #4]
 81032f2:	681b      	ldr	r3, [r3, #0]
 81032f4:	4a70      	ldr	r2, [pc, #448]	; (81034b8 <HAL_ADC_PollForConversion+0x1dc>)
 81032f6:	4293      	cmp	r3, r2
 81032f8:	d101      	bne.n	81032fe <HAL_ADC_PollForConversion+0x22>
 81032fa:	4b70      	ldr	r3, [pc, #448]	; (81034bc <HAL_ADC_PollForConversion+0x1e0>)
 81032fc:	e000      	b.n	8103300 <HAL_ADC_PollForConversion+0x24>
 81032fe:	4b70      	ldr	r3, [pc, #448]	; (81034c0 <HAL_ADC_PollForConversion+0x1e4>)
 8103300:	4618      	mov	r0, r3
 8103302:	f7ff fc31 	bl	8102b68 <LL_ADC_GetMultimode>
 8103306:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8103308:	687b      	ldr	r3, [r7, #4]
 810330a:	691b      	ldr	r3, [r3, #16]
 810330c:	2b08      	cmp	r3, #8
 810330e:	d102      	bne.n	8103316 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8103310:	2308      	movs	r3, #8
 8103312:	61fb      	str	r3, [r7, #28]
 8103314:	e037      	b.n	8103386 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8103316:	697b      	ldr	r3, [r7, #20]
 8103318:	2b00      	cmp	r3, #0
 810331a:	d005      	beq.n	8103328 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 810331c:	697b      	ldr	r3, [r7, #20]
 810331e:	2b05      	cmp	r3, #5
 8103320:	d002      	beq.n	8103328 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8103322:	697b      	ldr	r3, [r7, #20]
 8103324:	2b09      	cmp	r3, #9
 8103326:	d111      	bne.n	810334c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8103328:	687b      	ldr	r3, [r7, #4]
 810332a:	681b      	ldr	r3, [r3, #0]
 810332c:	68db      	ldr	r3, [r3, #12]
 810332e:	f003 0301 	and.w	r3, r3, #1
 8103332:	2b00      	cmp	r3, #0
 8103334:	d007      	beq.n	8103346 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8103336:	687b      	ldr	r3, [r7, #4]
 8103338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810333a:	f043 0220 	orr.w	r2, r3, #32
 810333e:	687b      	ldr	r3, [r7, #4]
 8103340:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8103342:	2301      	movs	r3, #1
 8103344:	e0b1      	b.n	81034aa <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8103346:	2304      	movs	r3, #4
 8103348:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 810334a:	e01c      	b.n	8103386 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 810334c:	687b      	ldr	r3, [r7, #4]
 810334e:	681b      	ldr	r3, [r3, #0]
 8103350:	4a58      	ldr	r2, [pc, #352]	; (81034b4 <HAL_ADC_PollForConversion+0x1d8>)
 8103352:	4293      	cmp	r3, r2
 8103354:	d004      	beq.n	8103360 <HAL_ADC_PollForConversion+0x84>
 8103356:	687b      	ldr	r3, [r7, #4]
 8103358:	681b      	ldr	r3, [r3, #0]
 810335a:	4a57      	ldr	r2, [pc, #348]	; (81034b8 <HAL_ADC_PollForConversion+0x1dc>)
 810335c:	4293      	cmp	r3, r2
 810335e:	d101      	bne.n	8103364 <HAL_ADC_PollForConversion+0x88>
 8103360:	4b56      	ldr	r3, [pc, #344]	; (81034bc <HAL_ADC_PollForConversion+0x1e0>)
 8103362:	e000      	b.n	8103366 <HAL_ADC_PollForConversion+0x8a>
 8103364:	4b56      	ldr	r3, [pc, #344]	; (81034c0 <HAL_ADC_PollForConversion+0x1e4>)
 8103366:	4618      	mov	r0, r3
 8103368:	f7ff fc0c 	bl	8102b84 <LL_ADC_GetMultiDMATransfer>
 810336c:	4603      	mov	r3, r0
 810336e:	2b00      	cmp	r3, #0
 8103370:	d007      	beq.n	8103382 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8103372:	687b      	ldr	r3, [r7, #4]
 8103374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103376:	f043 0220 	orr.w	r2, r3, #32
 810337a:	687b      	ldr	r3, [r7, #4]
 810337c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 810337e:	2301      	movs	r3, #1
 8103380:	e093      	b.n	81034aa <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8103382:	2304      	movs	r3, #4
 8103384:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8103386:	f7ff fa9d 	bl	81028c4 <HAL_GetTick>
 810338a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 810338c:	e021      	b.n	81033d2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 810338e:	683b      	ldr	r3, [r7, #0]
 8103390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103394:	d01d      	beq.n	81033d2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8103396:	f7ff fa95 	bl	81028c4 <HAL_GetTick>
 810339a:	4602      	mov	r2, r0
 810339c:	693b      	ldr	r3, [r7, #16]
 810339e:	1ad3      	subs	r3, r2, r3
 81033a0:	683a      	ldr	r2, [r7, #0]
 81033a2:	429a      	cmp	r2, r3
 81033a4:	d302      	bcc.n	81033ac <HAL_ADC_PollForConversion+0xd0>
 81033a6:	683b      	ldr	r3, [r7, #0]
 81033a8:	2b00      	cmp	r3, #0
 81033aa:	d112      	bne.n	81033d2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 81033ac:	687b      	ldr	r3, [r7, #4]
 81033ae:	681b      	ldr	r3, [r3, #0]
 81033b0:	681a      	ldr	r2, [r3, #0]
 81033b2:	69fb      	ldr	r3, [r7, #28]
 81033b4:	4013      	ands	r3, r2
 81033b6:	2b00      	cmp	r3, #0
 81033b8:	d10b      	bne.n	81033d2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 81033ba:	687b      	ldr	r3, [r7, #4]
 81033bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81033be:	f043 0204 	orr.w	r2, r3, #4
 81033c2:	687b      	ldr	r3, [r7, #4]
 81033c4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 81033c6:	687b      	ldr	r3, [r7, #4]
 81033c8:	2200      	movs	r2, #0
 81033ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 81033ce:	2303      	movs	r3, #3
 81033d0:	e06b      	b.n	81034aa <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 81033d2:	687b      	ldr	r3, [r7, #4]
 81033d4:	681b      	ldr	r3, [r3, #0]
 81033d6:	681a      	ldr	r2, [r3, #0]
 81033d8:	69fb      	ldr	r3, [r7, #28]
 81033da:	4013      	ands	r3, r2
 81033dc:	2b00      	cmp	r3, #0
 81033de:	d0d6      	beq.n	810338e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 81033e0:	687b      	ldr	r3, [r7, #4]
 81033e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81033e4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 81033e8:	687b      	ldr	r3, [r7, #4]
 81033ea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 81033ec:	687b      	ldr	r3, [r7, #4]
 81033ee:	681b      	ldr	r3, [r3, #0]
 81033f0:	4618      	mov	r0, r3
 81033f2:	f7ff fb2b 	bl	8102a4c <LL_ADC_REG_IsTriggerSourceSWStart>
 81033f6:	4603      	mov	r3, r0
 81033f8:	2b00      	cmp	r3, #0
 81033fa:	d01c      	beq.n	8103436 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 81033fc:	687b      	ldr	r3, [r7, #4]
 81033fe:	7d5b      	ldrb	r3, [r3, #21]
 8103400:	2b00      	cmp	r3, #0
 8103402:	d118      	bne.n	8103436 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8103404:	687b      	ldr	r3, [r7, #4]
 8103406:	681b      	ldr	r3, [r3, #0]
 8103408:	681b      	ldr	r3, [r3, #0]
 810340a:	f003 0308 	and.w	r3, r3, #8
 810340e:	2b08      	cmp	r3, #8
 8103410:	d111      	bne.n	8103436 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8103412:	687b      	ldr	r3, [r7, #4]
 8103414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103416:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 810341a:	687b      	ldr	r3, [r7, #4]
 810341c:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 810341e:	687b      	ldr	r3, [r7, #4]
 8103420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103422:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8103426:	2b00      	cmp	r3, #0
 8103428:	d105      	bne.n	8103436 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 810342a:	687b      	ldr	r3, [r7, #4]
 810342c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810342e:	f043 0201 	orr.w	r2, r3, #1
 8103432:	687b      	ldr	r3, [r7, #4]
 8103434:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8103436:	687b      	ldr	r3, [r7, #4]
 8103438:	681b      	ldr	r3, [r3, #0]
 810343a:	4a1f      	ldr	r2, [pc, #124]	; (81034b8 <HAL_ADC_PollForConversion+0x1dc>)
 810343c:	4293      	cmp	r3, r2
 810343e:	d002      	beq.n	8103446 <HAL_ADC_PollForConversion+0x16a>
 8103440:	687b      	ldr	r3, [r7, #4]
 8103442:	681b      	ldr	r3, [r3, #0]
 8103444:	e000      	b.n	8103448 <HAL_ADC_PollForConversion+0x16c>
 8103446:	4b1b      	ldr	r3, [pc, #108]	; (81034b4 <HAL_ADC_PollForConversion+0x1d8>)
 8103448:	687a      	ldr	r2, [r7, #4]
 810344a:	6812      	ldr	r2, [r2, #0]
 810344c:	4293      	cmp	r3, r2
 810344e:	d008      	beq.n	8103462 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8103450:	697b      	ldr	r3, [r7, #20]
 8103452:	2b00      	cmp	r3, #0
 8103454:	d005      	beq.n	8103462 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8103456:	697b      	ldr	r3, [r7, #20]
 8103458:	2b05      	cmp	r3, #5
 810345a:	d002      	beq.n	8103462 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 810345c:	697b      	ldr	r3, [r7, #20]
 810345e:	2b09      	cmp	r3, #9
 8103460:	d104      	bne.n	810346c <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8103462:	687b      	ldr	r3, [r7, #4]
 8103464:	681b      	ldr	r3, [r3, #0]
 8103466:	68db      	ldr	r3, [r3, #12]
 8103468:	61bb      	str	r3, [r7, #24]
 810346a:	e00c      	b.n	8103486 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 810346c:	687b      	ldr	r3, [r7, #4]
 810346e:	681b      	ldr	r3, [r3, #0]
 8103470:	4a11      	ldr	r2, [pc, #68]	; (81034b8 <HAL_ADC_PollForConversion+0x1dc>)
 8103472:	4293      	cmp	r3, r2
 8103474:	d002      	beq.n	810347c <HAL_ADC_PollForConversion+0x1a0>
 8103476:	687b      	ldr	r3, [r7, #4]
 8103478:	681b      	ldr	r3, [r3, #0]
 810347a:	e000      	b.n	810347e <HAL_ADC_PollForConversion+0x1a2>
 810347c:	4b0d      	ldr	r3, [pc, #52]	; (81034b4 <HAL_ADC_PollForConversion+0x1d8>)
 810347e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8103480:	68fb      	ldr	r3, [r7, #12]
 8103482:	68db      	ldr	r3, [r3, #12]
 8103484:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8103486:	69fb      	ldr	r3, [r7, #28]
 8103488:	2b08      	cmp	r3, #8
 810348a:	d104      	bne.n	8103496 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 810348c:	687b      	ldr	r3, [r7, #4]
 810348e:	681b      	ldr	r3, [r3, #0]
 8103490:	2208      	movs	r2, #8
 8103492:	601a      	str	r2, [r3, #0]
 8103494:	e008      	b.n	81034a8 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8103496:	69bb      	ldr	r3, [r7, #24]
 8103498:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 810349c:	2b00      	cmp	r3, #0
 810349e:	d103      	bne.n	81034a8 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 81034a0:	687b      	ldr	r3, [r7, #4]
 81034a2:	681b      	ldr	r3, [r3, #0]
 81034a4:	220c      	movs	r2, #12
 81034a6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 81034a8:	2300      	movs	r3, #0
}
 81034aa:	4618      	mov	r0, r3
 81034ac:	3720      	adds	r7, #32
 81034ae:	46bd      	mov	sp, r7
 81034b0:	bd80      	pop	{r7, pc}
 81034b2:	bf00      	nop
 81034b4:	40022000 	.word	0x40022000
 81034b8:	40022100 	.word	0x40022100
 81034bc:	40022300 	.word	0x40022300
 81034c0:	58026300 	.word	0x58026300

081034c4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 81034c4:	b480      	push	{r7}
 81034c6:	b083      	sub	sp, #12
 81034c8:	af00      	add	r7, sp, #0
 81034ca:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 81034cc:	687b      	ldr	r3, [r7, #4]
 81034ce:	681b      	ldr	r3, [r3, #0]
 81034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 81034d2:	4618      	mov	r0, r3
 81034d4:	370c      	adds	r7, #12
 81034d6:	46bd      	mov	sp, r7
 81034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034dc:	4770      	bx	lr
	...

081034e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 81034e0:	b590      	push	{r4, r7, lr}
 81034e2:	b0a1      	sub	sp, #132	; 0x84
 81034e4:	af00      	add	r7, sp, #0
 81034e6:	6078      	str	r0, [r7, #4]
 81034e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81034ea:	2300      	movs	r3, #0
 81034ec:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 81034f0:	2300      	movs	r3, #0
 81034f2:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 81034f4:	683b      	ldr	r3, [r7, #0]
 81034f6:	68db      	ldr	r3, [r3, #12]
 81034f8:	4a9d      	ldr	r2, [pc, #628]	; (8103770 <HAL_ADC_ConfigChannel+0x290>)
 81034fa:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 81034fc:	687b      	ldr	r3, [r7, #4]
 81034fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8103502:	2b01      	cmp	r3, #1
 8103504:	d101      	bne.n	810350a <HAL_ADC_ConfigChannel+0x2a>
 8103506:	2302      	movs	r3, #2
 8103508:	e321      	b.n	8103b4e <HAL_ADC_ConfigChannel+0x66e>
 810350a:	687b      	ldr	r3, [r7, #4]
 810350c:	2201      	movs	r2, #1
 810350e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8103512:	687b      	ldr	r3, [r7, #4]
 8103514:	681b      	ldr	r3, [r3, #0]
 8103516:	4618      	mov	r0, r3
 8103518:	f7ff fc06 	bl	8102d28 <LL_ADC_REG_IsConversionOngoing>
 810351c:	4603      	mov	r3, r0
 810351e:	2b00      	cmp	r3, #0
 8103520:	f040 8306 	bne.w	8103b30 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8103524:	683b      	ldr	r3, [r7, #0]
 8103526:	681b      	ldr	r3, [r3, #0]
 8103528:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810352c:	2b00      	cmp	r3, #0
 810352e:	d108      	bne.n	8103542 <HAL_ADC_ConfigChannel+0x62>
 8103530:	683b      	ldr	r3, [r7, #0]
 8103532:	681b      	ldr	r3, [r3, #0]
 8103534:	0e9b      	lsrs	r3, r3, #26
 8103536:	f003 031f 	and.w	r3, r3, #31
 810353a:	2201      	movs	r2, #1
 810353c:	fa02 f303 	lsl.w	r3, r2, r3
 8103540:	e016      	b.n	8103570 <HAL_ADC_ConfigChannel+0x90>
 8103542:	683b      	ldr	r3, [r7, #0]
 8103544:	681b      	ldr	r3, [r3, #0]
 8103546:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8103548:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 810354a:	fa93 f3a3 	rbit	r3, r3
 810354e:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8103550:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8103552:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8103554:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8103556:	2b00      	cmp	r3, #0
 8103558:	d101      	bne.n	810355e <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 810355a:	2320      	movs	r3, #32
 810355c:	e003      	b.n	8103566 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 810355e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8103560:	fab3 f383 	clz	r3, r3
 8103564:	b2db      	uxtb	r3, r3
 8103566:	f003 031f 	and.w	r3, r3, #31
 810356a:	2201      	movs	r2, #1
 810356c:	fa02 f303 	lsl.w	r3, r2, r3
 8103570:	687a      	ldr	r2, [r7, #4]
 8103572:	6812      	ldr	r2, [r2, #0]
 8103574:	69d1      	ldr	r1, [r2, #28]
 8103576:	687a      	ldr	r2, [r7, #4]
 8103578:	6812      	ldr	r2, [r2, #0]
 810357a:	430b      	orrs	r3, r1
 810357c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 810357e:	687b      	ldr	r3, [r7, #4]
 8103580:	6818      	ldr	r0, [r3, #0]
 8103582:	683b      	ldr	r3, [r7, #0]
 8103584:	6859      	ldr	r1, [r3, #4]
 8103586:	683b      	ldr	r3, [r7, #0]
 8103588:	681b      	ldr	r3, [r3, #0]
 810358a:	461a      	mov	r2, r3
 810358c:	f7ff fa71 	bl	8102a72 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8103590:	687b      	ldr	r3, [r7, #4]
 8103592:	681b      	ldr	r3, [r3, #0]
 8103594:	4618      	mov	r0, r3
 8103596:	f7ff fbc7 	bl	8102d28 <LL_ADC_REG_IsConversionOngoing>
 810359a:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 810359c:	687b      	ldr	r3, [r7, #4]
 810359e:	681b      	ldr	r3, [r3, #0]
 81035a0:	4618      	mov	r0, r3
 81035a2:	f7ff fbe8 	bl	8102d76 <LL_ADC_INJ_IsConversionOngoing>
 81035a6:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 81035a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 81035aa:	2b00      	cmp	r3, #0
 81035ac:	f040 80b3 	bne.w	8103716 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 81035b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 81035b2:	2b00      	cmp	r3, #0
 81035b4:	f040 80af 	bne.w	8103716 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 81035b8:	687b      	ldr	r3, [r7, #4]
 81035ba:	6818      	ldr	r0, [r3, #0]
 81035bc:	683b      	ldr	r3, [r7, #0]
 81035be:	6819      	ldr	r1, [r3, #0]
 81035c0:	683b      	ldr	r3, [r7, #0]
 81035c2:	689b      	ldr	r3, [r3, #8]
 81035c4:	461a      	mov	r2, r3
 81035c6:	f7ff fa80 	bl	8102aca <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 81035ca:	4b6a      	ldr	r3, [pc, #424]	; (8103774 <HAL_ADC_ConfigChannel+0x294>)
 81035cc:	681b      	ldr	r3, [r3, #0]
 81035ce:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 81035d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81035d6:	d10b      	bne.n	81035f0 <HAL_ADC_ConfigChannel+0x110>
 81035d8:	683b      	ldr	r3, [r7, #0]
 81035da:	695a      	ldr	r2, [r3, #20]
 81035dc:	687b      	ldr	r3, [r7, #4]
 81035de:	681b      	ldr	r3, [r3, #0]
 81035e0:	68db      	ldr	r3, [r3, #12]
 81035e2:	089b      	lsrs	r3, r3, #2
 81035e4:	f003 0307 	and.w	r3, r3, #7
 81035e8:	005b      	lsls	r3, r3, #1
 81035ea:	fa02 f303 	lsl.w	r3, r2, r3
 81035ee:	e01d      	b.n	810362c <HAL_ADC_ConfigChannel+0x14c>
 81035f0:	687b      	ldr	r3, [r7, #4]
 81035f2:	681b      	ldr	r3, [r3, #0]
 81035f4:	68db      	ldr	r3, [r3, #12]
 81035f6:	f003 0310 	and.w	r3, r3, #16
 81035fa:	2b00      	cmp	r3, #0
 81035fc:	d10b      	bne.n	8103616 <HAL_ADC_ConfigChannel+0x136>
 81035fe:	683b      	ldr	r3, [r7, #0]
 8103600:	695a      	ldr	r2, [r3, #20]
 8103602:	687b      	ldr	r3, [r7, #4]
 8103604:	681b      	ldr	r3, [r3, #0]
 8103606:	68db      	ldr	r3, [r3, #12]
 8103608:	089b      	lsrs	r3, r3, #2
 810360a:	f003 0307 	and.w	r3, r3, #7
 810360e:	005b      	lsls	r3, r3, #1
 8103610:	fa02 f303 	lsl.w	r3, r2, r3
 8103614:	e00a      	b.n	810362c <HAL_ADC_ConfigChannel+0x14c>
 8103616:	683b      	ldr	r3, [r7, #0]
 8103618:	695a      	ldr	r2, [r3, #20]
 810361a:	687b      	ldr	r3, [r7, #4]
 810361c:	681b      	ldr	r3, [r3, #0]
 810361e:	68db      	ldr	r3, [r3, #12]
 8103620:	089b      	lsrs	r3, r3, #2
 8103622:	f003 0304 	and.w	r3, r3, #4
 8103626:	005b      	lsls	r3, r3, #1
 8103628:	fa02 f303 	lsl.w	r3, r2, r3
 810362c:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 810362e:	683b      	ldr	r3, [r7, #0]
 8103630:	691b      	ldr	r3, [r3, #16]
 8103632:	2b04      	cmp	r3, #4
 8103634:	d027      	beq.n	8103686 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8103636:	687b      	ldr	r3, [r7, #4]
 8103638:	6818      	ldr	r0, [r3, #0]
 810363a:	683b      	ldr	r3, [r7, #0]
 810363c:	6919      	ldr	r1, [r3, #16]
 810363e:	683b      	ldr	r3, [r7, #0]
 8103640:	681a      	ldr	r2, [r3, #0]
 8103642:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8103644:	f7ff f9ae 	bl	81029a4 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8103648:	687b      	ldr	r3, [r7, #4]
 810364a:	6818      	ldr	r0, [r3, #0]
 810364c:	683b      	ldr	r3, [r7, #0]
 810364e:	6919      	ldr	r1, [r3, #16]
 8103650:	683b      	ldr	r3, [r7, #0]
 8103652:	7e5b      	ldrb	r3, [r3, #25]
 8103654:	2b01      	cmp	r3, #1
 8103656:	d102      	bne.n	810365e <HAL_ADC_ConfigChannel+0x17e>
 8103658:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 810365c:	e000      	b.n	8103660 <HAL_ADC_ConfigChannel+0x180>
 810365e:	2300      	movs	r3, #0
 8103660:	461a      	mov	r2, r3
 8103662:	f7ff f9d8 	bl	8102a16 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8103666:	687b      	ldr	r3, [r7, #4]
 8103668:	6818      	ldr	r0, [r3, #0]
 810366a:	683b      	ldr	r3, [r7, #0]
 810366c:	6919      	ldr	r1, [r3, #16]
 810366e:	683b      	ldr	r3, [r7, #0]
 8103670:	7e1b      	ldrb	r3, [r3, #24]
 8103672:	2b01      	cmp	r3, #1
 8103674:	d102      	bne.n	810367c <HAL_ADC_ConfigChannel+0x19c>
 8103676:	f44f 6300 	mov.w	r3, #2048	; 0x800
 810367a:	e000      	b.n	810367e <HAL_ADC_ConfigChannel+0x19e>
 810367c:	2300      	movs	r3, #0
 810367e:	461a      	mov	r2, r3
 8103680:	f7ff f9b0 	bl	81029e4 <LL_ADC_SetDataRightShift>
 8103684:	e047      	b.n	8103716 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8103686:	687b      	ldr	r3, [r7, #4]
 8103688:	681b      	ldr	r3, [r3, #0]
 810368a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810368c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8103690:	683b      	ldr	r3, [r7, #0]
 8103692:	681b      	ldr	r3, [r3, #0]
 8103694:	069b      	lsls	r3, r3, #26
 8103696:	429a      	cmp	r2, r3
 8103698:	d107      	bne.n	81036aa <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 810369a:	687b      	ldr	r3, [r7, #4]
 810369c:	681b      	ldr	r3, [r3, #0]
 810369e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 81036a0:	687b      	ldr	r3, [r7, #4]
 81036a2:	681b      	ldr	r3, [r3, #0]
 81036a4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 81036a8:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 81036aa:	687b      	ldr	r3, [r7, #4]
 81036ac:	681b      	ldr	r3, [r3, #0]
 81036ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81036b0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81036b4:	683b      	ldr	r3, [r7, #0]
 81036b6:	681b      	ldr	r3, [r3, #0]
 81036b8:	069b      	lsls	r3, r3, #26
 81036ba:	429a      	cmp	r2, r3
 81036bc:	d107      	bne.n	81036ce <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 81036be:	687b      	ldr	r3, [r7, #4]
 81036c0:	681b      	ldr	r3, [r3, #0]
 81036c2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 81036c4:	687b      	ldr	r3, [r7, #4]
 81036c6:	681b      	ldr	r3, [r3, #0]
 81036c8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 81036cc:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 81036ce:	687b      	ldr	r3, [r7, #4]
 81036d0:	681b      	ldr	r3, [r3, #0]
 81036d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81036d4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81036d8:	683b      	ldr	r3, [r7, #0]
 81036da:	681b      	ldr	r3, [r3, #0]
 81036dc:	069b      	lsls	r3, r3, #26
 81036de:	429a      	cmp	r2, r3
 81036e0:	d107      	bne.n	81036f2 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 81036e2:	687b      	ldr	r3, [r7, #4]
 81036e4:	681b      	ldr	r3, [r3, #0]
 81036e6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 81036e8:	687b      	ldr	r3, [r7, #4]
 81036ea:	681b      	ldr	r3, [r3, #0]
 81036ec:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 81036f0:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 81036f2:	687b      	ldr	r3, [r7, #4]
 81036f4:	681b      	ldr	r3, [r3, #0]
 81036f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81036f8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81036fc:	683b      	ldr	r3, [r7, #0]
 81036fe:	681b      	ldr	r3, [r3, #0]
 8103700:	069b      	lsls	r3, r3, #26
 8103702:	429a      	cmp	r2, r3
 8103704:	d107      	bne.n	8103716 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8103706:	687b      	ldr	r3, [r7, #4]
 8103708:	681b      	ldr	r3, [r3, #0]
 810370a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 810370c:	687b      	ldr	r3, [r7, #4]
 810370e:	681b      	ldr	r3, [r3, #0]
 8103710:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8103714:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8103716:	687b      	ldr	r3, [r7, #4]
 8103718:	681b      	ldr	r3, [r3, #0]
 810371a:	4618      	mov	r0, r3
 810371c:	f7ff fab6 	bl	8102c8c <LL_ADC_IsEnabled>
 8103720:	4603      	mov	r3, r0
 8103722:	2b00      	cmp	r3, #0
 8103724:	f040 820d 	bne.w	8103b42 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8103728:	687b      	ldr	r3, [r7, #4]
 810372a:	6818      	ldr	r0, [r3, #0]
 810372c:	683b      	ldr	r3, [r7, #0]
 810372e:	6819      	ldr	r1, [r3, #0]
 8103730:	683b      	ldr	r3, [r7, #0]
 8103732:	68db      	ldr	r3, [r3, #12]
 8103734:	461a      	mov	r2, r3
 8103736:	f7ff f9f3 	bl	8102b20 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 810373a:	683b      	ldr	r3, [r7, #0]
 810373c:	68db      	ldr	r3, [r3, #12]
 810373e:	4a0c      	ldr	r2, [pc, #48]	; (8103770 <HAL_ADC_ConfigChannel+0x290>)
 8103740:	4293      	cmp	r3, r2
 8103742:	f040 8133 	bne.w	81039ac <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8103746:	687b      	ldr	r3, [r7, #4]
 8103748:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 810374a:	683b      	ldr	r3, [r7, #0]
 810374c:	681b      	ldr	r3, [r3, #0]
 810374e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8103752:	2b00      	cmp	r3, #0
 8103754:	d110      	bne.n	8103778 <HAL_ADC_ConfigChannel+0x298>
 8103756:	683b      	ldr	r3, [r7, #0]
 8103758:	681b      	ldr	r3, [r3, #0]
 810375a:	0e9b      	lsrs	r3, r3, #26
 810375c:	3301      	adds	r3, #1
 810375e:	f003 031f 	and.w	r3, r3, #31
 8103762:	2b09      	cmp	r3, #9
 8103764:	bf94      	ite	ls
 8103766:	2301      	movls	r3, #1
 8103768:	2300      	movhi	r3, #0
 810376a:	b2db      	uxtb	r3, r3
 810376c:	e01e      	b.n	81037ac <HAL_ADC_ConfigChannel+0x2cc>
 810376e:	bf00      	nop
 8103770:	47ff0000 	.word	0x47ff0000
 8103774:	5c001000 	.word	0x5c001000
 8103778:	683b      	ldr	r3, [r7, #0]
 810377a:	681b      	ldr	r3, [r3, #0]
 810377c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 810377e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8103780:	fa93 f3a3 	rbit	r3, r3
 8103784:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8103786:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8103788:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 810378a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 810378c:	2b00      	cmp	r3, #0
 810378e:	d101      	bne.n	8103794 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8103790:	2320      	movs	r3, #32
 8103792:	e003      	b.n	810379c <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8103794:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8103796:	fab3 f383 	clz	r3, r3
 810379a:	b2db      	uxtb	r3, r3
 810379c:	3301      	adds	r3, #1
 810379e:	f003 031f 	and.w	r3, r3, #31
 81037a2:	2b09      	cmp	r3, #9
 81037a4:	bf94      	ite	ls
 81037a6:	2301      	movls	r3, #1
 81037a8:	2300      	movhi	r3, #0
 81037aa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 81037ac:	2b00      	cmp	r3, #0
 81037ae:	d079      	beq.n	81038a4 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 81037b0:	683b      	ldr	r3, [r7, #0]
 81037b2:	681b      	ldr	r3, [r3, #0]
 81037b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81037b8:	2b00      	cmp	r3, #0
 81037ba:	d107      	bne.n	81037cc <HAL_ADC_ConfigChannel+0x2ec>
 81037bc:	683b      	ldr	r3, [r7, #0]
 81037be:	681b      	ldr	r3, [r3, #0]
 81037c0:	0e9b      	lsrs	r3, r3, #26
 81037c2:	3301      	adds	r3, #1
 81037c4:	069b      	lsls	r3, r3, #26
 81037c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81037ca:	e015      	b.n	81037f8 <HAL_ADC_ConfigChannel+0x318>
 81037cc:	683b      	ldr	r3, [r7, #0]
 81037ce:	681b      	ldr	r3, [r3, #0]
 81037d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81037d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81037d4:	fa93 f3a3 	rbit	r3, r3
 81037d8:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 81037da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 81037dc:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 81037de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 81037e0:	2b00      	cmp	r3, #0
 81037e2:	d101      	bne.n	81037e8 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 81037e4:	2320      	movs	r3, #32
 81037e6:	e003      	b.n	81037f0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 81037e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 81037ea:	fab3 f383 	clz	r3, r3
 81037ee:	b2db      	uxtb	r3, r3
 81037f0:	3301      	adds	r3, #1
 81037f2:	069b      	lsls	r3, r3, #26
 81037f4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81037f8:	683b      	ldr	r3, [r7, #0]
 81037fa:	681b      	ldr	r3, [r3, #0]
 81037fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8103800:	2b00      	cmp	r3, #0
 8103802:	d109      	bne.n	8103818 <HAL_ADC_ConfigChannel+0x338>
 8103804:	683b      	ldr	r3, [r7, #0]
 8103806:	681b      	ldr	r3, [r3, #0]
 8103808:	0e9b      	lsrs	r3, r3, #26
 810380a:	3301      	adds	r3, #1
 810380c:	f003 031f 	and.w	r3, r3, #31
 8103810:	2101      	movs	r1, #1
 8103812:	fa01 f303 	lsl.w	r3, r1, r3
 8103816:	e017      	b.n	8103848 <HAL_ADC_ConfigChannel+0x368>
 8103818:	683b      	ldr	r3, [r7, #0]
 810381a:	681b      	ldr	r3, [r3, #0]
 810381c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 810381e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8103820:	fa93 f3a3 	rbit	r3, r3
 8103824:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8103826:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8103828:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 810382a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 810382c:	2b00      	cmp	r3, #0
 810382e:	d101      	bne.n	8103834 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8103830:	2320      	movs	r3, #32
 8103832:	e003      	b.n	810383c <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8103834:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8103836:	fab3 f383 	clz	r3, r3
 810383a:	b2db      	uxtb	r3, r3
 810383c:	3301      	adds	r3, #1
 810383e:	f003 031f 	and.w	r3, r3, #31
 8103842:	2101      	movs	r1, #1
 8103844:	fa01 f303 	lsl.w	r3, r1, r3
 8103848:	ea42 0103 	orr.w	r1, r2, r3
 810384c:	683b      	ldr	r3, [r7, #0]
 810384e:	681b      	ldr	r3, [r3, #0]
 8103850:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8103854:	2b00      	cmp	r3, #0
 8103856:	d10a      	bne.n	810386e <HAL_ADC_ConfigChannel+0x38e>
 8103858:	683b      	ldr	r3, [r7, #0]
 810385a:	681b      	ldr	r3, [r3, #0]
 810385c:	0e9b      	lsrs	r3, r3, #26
 810385e:	3301      	adds	r3, #1
 8103860:	f003 021f 	and.w	r2, r3, #31
 8103864:	4613      	mov	r3, r2
 8103866:	005b      	lsls	r3, r3, #1
 8103868:	4413      	add	r3, r2
 810386a:	051b      	lsls	r3, r3, #20
 810386c:	e018      	b.n	81038a0 <HAL_ADC_ConfigChannel+0x3c0>
 810386e:	683b      	ldr	r3, [r7, #0]
 8103870:	681b      	ldr	r3, [r3, #0]
 8103872:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8103874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8103876:	fa93 f3a3 	rbit	r3, r3
 810387a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 810387c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810387e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8103880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8103882:	2b00      	cmp	r3, #0
 8103884:	d101      	bne.n	810388a <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8103886:	2320      	movs	r3, #32
 8103888:	e003      	b.n	8103892 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 810388a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810388c:	fab3 f383 	clz	r3, r3
 8103890:	b2db      	uxtb	r3, r3
 8103892:	3301      	adds	r3, #1
 8103894:	f003 021f 	and.w	r2, r3, #31
 8103898:	4613      	mov	r3, r2
 810389a:	005b      	lsls	r3, r3, #1
 810389c:	4413      	add	r3, r2
 810389e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 81038a0:	430b      	orrs	r3, r1
 81038a2:	e07e      	b.n	81039a2 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 81038a4:	683b      	ldr	r3, [r7, #0]
 81038a6:	681b      	ldr	r3, [r3, #0]
 81038a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81038ac:	2b00      	cmp	r3, #0
 81038ae:	d107      	bne.n	81038c0 <HAL_ADC_ConfigChannel+0x3e0>
 81038b0:	683b      	ldr	r3, [r7, #0]
 81038b2:	681b      	ldr	r3, [r3, #0]
 81038b4:	0e9b      	lsrs	r3, r3, #26
 81038b6:	3301      	adds	r3, #1
 81038b8:	069b      	lsls	r3, r3, #26
 81038ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81038be:	e015      	b.n	81038ec <HAL_ADC_ConfigChannel+0x40c>
 81038c0:	683b      	ldr	r3, [r7, #0]
 81038c2:	681b      	ldr	r3, [r3, #0]
 81038c4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81038c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81038c8:	fa93 f3a3 	rbit	r3, r3
 81038cc:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 81038ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81038d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 81038d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81038d4:	2b00      	cmp	r3, #0
 81038d6:	d101      	bne.n	81038dc <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 81038d8:	2320      	movs	r3, #32
 81038da:	e003      	b.n	81038e4 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 81038dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81038de:	fab3 f383 	clz	r3, r3
 81038e2:	b2db      	uxtb	r3, r3
 81038e4:	3301      	adds	r3, #1
 81038e6:	069b      	lsls	r3, r3, #26
 81038e8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 81038ec:	683b      	ldr	r3, [r7, #0]
 81038ee:	681b      	ldr	r3, [r3, #0]
 81038f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81038f4:	2b00      	cmp	r3, #0
 81038f6:	d109      	bne.n	810390c <HAL_ADC_ConfigChannel+0x42c>
 81038f8:	683b      	ldr	r3, [r7, #0]
 81038fa:	681b      	ldr	r3, [r3, #0]
 81038fc:	0e9b      	lsrs	r3, r3, #26
 81038fe:	3301      	adds	r3, #1
 8103900:	f003 031f 	and.w	r3, r3, #31
 8103904:	2101      	movs	r1, #1
 8103906:	fa01 f303 	lsl.w	r3, r1, r3
 810390a:	e017      	b.n	810393c <HAL_ADC_ConfigChannel+0x45c>
 810390c:	683b      	ldr	r3, [r7, #0]
 810390e:	681b      	ldr	r3, [r3, #0]
 8103910:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8103912:	69fb      	ldr	r3, [r7, #28]
 8103914:	fa93 f3a3 	rbit	r3, r3
 8103918:	61bb      	str	r3, [r7, #24]
  return result;
 810391a:	69bb      	ldr	r3, [r7, #24]
 810391c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 810391e:	6a3b      	ldr	r3, [r7, #32]
 8103920:	2b00      	cmp	r3, #0
 8103922:	d101      	bne.n	8103928 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8103924:	2320      	movs	r3, #32
 8103926:	e003      	b.n	8103930 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8103928:	6a3b      	ldr	r3, [r7, #32]
 810392a:	fab3 f383 	clz	r3, r3
 810392e:	b2db      	uxtb	r3, r3
 8103930:	3301      	adds	r3, #1
 8103932:	f003 031f 	and.w	r3, r3, #31
 8103936:	2101      	movs	r1, #1
 8103938:	fa01 f303 	lsl.w	r3, r1, r3
 810393c:	ea42 0103 	orr.w	r1, r2, r3
 8103940:	683b      	ldr	r3, [r7, #0]
 8103942:	681b      	ldr	r3, [r3, #0]
 8103944:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8103948:	2b00      	cmp	r3, #0
 810394a:	d10d      	bne.n	8103968 <HAL_ADC_ConfigChannel+0x488>
 810394c:	683b      	ldr	r3, [r7, #0]
 810394e:	681b      	ldr	r3, [r3, #0]
 8103950:	0e9b      	lsrs	r3, r3, #26
 8103952:	3301      	adds	r3, #1
 8103954:	f003 021f 	and.w	r2, r3, #31
 8103958:	4613      	mov	r3, r2
 810395a:	005b      	lsls	r3, r3, #1
 810395c:	4413      	add	r3, r2
 810395e:	3b1e      	subs	r3, #30
 8103960:	051b      	lsls	r3, r3, #20
 8103962:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8103966:	e01b      	b.n	81039a0 <HAL_ADC_ConfigChannel+0x4c0>
 8103968:	683b      	ldr	r3, [r7, #0]
 810396a:	681b      	ldr	r3, [r3, #0]
 810396c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 810396e:	693b      	ldr	r3, [r7, #16]
 8103970:	fa93 f3a3 	rbit	r3, r3
 8103974:	60fb      	str	r3, [r7, #12]
  return result;
 8103976:	68fb      	ldr	r3, [r7, #12]
 8103978:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 810397a:	697b      	ldr	r3, [r7, #20]
 810397c:	2b00      	cmp	r3, #0
 810397e:	d101      	bne.n	8103984 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8103980:	2320      	movs	r3, #32
 8103982:	e003      	b.n	810398c <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8103984:	697b      	ldr	r3, [r7, #20]
 8103986:	fab3 f383 	clz	r3, r3
 810398a:	b2db      	uxtb	r3, r3
 810398c:	3301      	adds	r3, #1
 810398e:	f003 021f 	and.w	r2, r3, #31
 8103992:	4613      	mov	r3, r2
 8103994:	005b      	lsls	r3, r3, #1
 8103996:	4413      	add	r3, r2
 8103998:	3b1e      	subs	r3, #30
 810399a:	051b      	lsls	r3, r3, #20
 810399c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 81039a0:	430b      	orrs	r3, r1
 81039a2:	683a      	ldr	r2, [r7, #0]
 81039a4:	6892      	ldr	r2, [r2, #8]
 81039a6:	4619      	mov	r1, r3
 81039a8:	f7ff f88f 	bl	8102aca <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 81039ac:	683b      	ldr	r3, [r7, #0]
 81039ae:	681b      	ldr	r3, [r3, #0]
 81039b0:	2b00      	cmp	r3, #0
 81039b2:	f280 80c6 	bge.w	8103b42 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 81039b6:	687b      	ldr	r3, [r7, #4]
 81039b8:	681b      	ldr	r3, [r3, #0]
 81039ba:	4a67      	ldr	r2, [pc, #412]	; (8103b58 <HAL_ADC_ConfigChannel+0x678>)
 81039bc:	4293      	cmp	r3, r2
 81039be:	d004      	beq.n	81039ca <HAL_ADC_ConfigChannel+0x4ea>
 81039c0:	687b      	ldr	r3, [r7, #4]
 81039c2:	681b      	ldr	r3, [r3, #0]
 81039c4:	4a65      	ldr	r2, [pc, #404]	; (8103b5c <HAL_ADC_ConfigChannel+0x67c>)
 81039c6:	4293      	cmp	r3, r2
 81039c8:	d101      	bne.n	81039ce <HAL_ADC_ConfigChannel+0x4ee>
 81039ca:	4b65      	ldr	r3, [pc, #404]	; (8103b60 <HAL_ADC_ConfigChannel+0x680>)
 81039cc:	e000      	b.n	81039d0 <HAL_ADC_ConfigChannel+0x4f0>
 81039ce:	4b65      	ldr	r3, [pc, #404]	; (8103b64 <HAL_ADC_ConfigChannel+0x684>)
 81039d0:	4618      	mov	r0, r3
 81039d2:	f7fe ffd9 	bl	8102988 <LL_ADC_GetCommonPathInternalCh>
 81039d6:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81039d8:	687b      	ldr	r3, [r7, #4]
 81039da:	681b      	ldr	r3, [r3, #0]
 81039dc:	4a5e      	ldr	r2, [pc, #376]	; (8103b58 <HAL_ADC_ConfigChannel+0x678>)
 81039de:	4293      	cmp	r3, r2
 81039e0:	d004      	beq.n	81039ec <HAL_ADC_ConfigChannel+0x50c>
 81039e2:	687b      	ldr	r3, [r7, #4]
 81039e4:	681b      	ldr	r3, [r3, #0]
 81039e6:	4a5d      	ldr	r2, [pc, #372]	; (8103b5c <HAL_ADC_ConfigChannel+0x67c>)
 81039e8:	4293      	cmp	r3, r2
 81039ea:	d10e      	bne.n	8103a0a <HAL_ADC_ConfigChannel+0x52a>
 81039ec:	485a      	ldr	r0, [pc, #360]	; (8103b58 <HAL_ADC_ConfigChannel+0x678>)
 81039ee:	f7ff f94d 	bl	8102c8c <LL_ADC_IsEnabled>
 81039f2:	4604      	mov	r4, r0
 81039f4:	4859      	ldr	r0, [pc, #356]	; (8103b5c <HAL_ADC_ConfigChannel+0x67c>)
 81039f6:	f7ff f949 	bl	8102c8c <LL_ADC_IsEnabled>
 81039fa:	4603      	mov	r3, r0
 81039fc:	4323      	orrs	r3, r4
 81039fe:	2b00      	cmp	r3, #0
 8103a00:	bf0c      	ite	eq
 8103a02:	2301      	moveq	r3, #1
 8103a04:	2300      	movne	r3, #0
 8103a06:	b2db      	uxtb	r3, r3
 8103a08:	e008      	b.n	8103a1c <HAL_ADC_ConfigChannel+0x53c>
 8103a0a:	4857      	ldr	r0, [pc, #348]	; (8103b68 <HAL_ADC_ConfigChannel+0x688>)
 8103a0c:	f7ff f93e 	bl	8102c8c <LL_ADC_IsEnabled>
 8103a10:	4603      	mov	r3, r0
 8103a12:	2b00      	cmp	r3, #0
 8103a14:	bf0c      	ite	eq
 8103a16:	2301      	moveq	r3, #1
 8103a18:	2300      	movne	r3, #0
 8103a1a:	b2db      	uxtb	r3, r3
 8103a1c:	2b00      	cmp	r3, #0
 8103a1e:	d07d      	beq.n	8103b1c <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8103a20:	683b      	ldr	r3, [r7, #0]
 8103a22:	681b      	ldr	r3, [r3, #0]
 8103a24:	4a51      	ldr	r2, [pc, #324]	; (8103b6c <HAL_ADC_ConfigChannel+0x68c>)
 8103a26:	4293      	cmp	r3, r2
 8103a28:	d130      	bne.n	8103a8c <HAL_ADC_ConfigChannel+0x5ac>
 8103a2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103a2c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8103a30:	2b00      	cmp	r3, #0
 8103a32:	d12b      	bne.n	8103a8c <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8103a34:	687b      	ldr	r3, [r7, #4]
 8103a36:	681b      	ldr	r3, [r3, #0]
 8103a38:	4a4b      	ldr	r2, [pc, #300]	; (8103b68 <HAL_ADC_ConfigChannel+0x688>)
 8103a3a:	4293      	cmp	r3, r2
 8103a3c:	f040 8081 	bne.w	8103b42 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8103a40:	687b      	ldr	r3, [r7, #4]
 8103a42:	681b      	ldr	r3, [r3, #0]
 8103a44:	4a44      	ldr	r2, [pc, #272]	; (8103b58 <HAL_ADC_ConfigChannel+0x678>)
 8103a46:	4293      	cmp	r3, r2
 8103a48:	d004      	beq.n	8103a54 <HAL_ADC_ConfigChannel+0x574>
 8103a4a:	687b      	ldr	r3, [r7, #4]
 8103a4c:	681b      	ldr	r3, [r3, #0]
 8103a4e:	4a43      	ldr	r2, [pc, #268]	; (8103b5c <HAL_ADC_ConfigChannel+0x67c>)
 8103a50:	4293      	cmp	r3, r2
 8103a52:	d101      	bne.n	8103a58 <HAL_ADC_ConfigChannel+0x578>
 8103a54:	4a42      	ldr	r2, [pc, #264]	; (8103b60 <HAL_ADC_ConfigChannel+0x680>)
 8103a56:	e000      	b.n	8103a5a <HAL_ADC_ConfigChannel+0x57a>
 8103a58:	4a42      	ldr	r2, [pc, #264]	; (8103b64 <HAL_ADC_ConfigChannel+0x684>)
 8103a5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103a5c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8103a60:	4619      	mov	r1, r3
 8103a62:	4610      	mov	r0, r2
 8103a64:	f7fe ff7d 	bl	8102962 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8103a68:	4b41      	ldr	r3, [pc, #260]	; (8103b70 <HAL_ADC_ConfigChannel+0x690>)
 8103a6a:	681b      	ldr	r3, [r3, #0]
 8103a6c:	099b      	lsrs	r3, r3, #6
 8103a6e:	4a41      	ldr	r2, [pc, #260]	; (8103b74 <HAL_ADC_ConfigChannel+0x694>)
 8103a70:	fba2 2303 	umull	r2, r3, r2, r3
 8103a74:	099b      	lsrs	r3, r3, #6
 8103a76:	3301      	adds	r3, #1
 8103a78:	005b      	lsls	r3, r3, #1
 8103a7a:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8103a7c:	e002      	b.n	8103a84 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8103a7e:	68bb      	ldr	r3, [r7, #8]
 8103a80:	3b01      	subs	r3, #1
 8103a82:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8103a84:	68bb      	ldr	r3, [r7, #8]
 8103a86:	2b00      	cmp	r3, #0
 8103a88:	d1f9      	bne.n	8103a7e <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8103a8a:	e05a      	b.n	8103b42 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8103a8c:	683b      	ldr	r3, [r7, #0]
 8103a8e:	681b      	ldr	r3, [r3, #0]
 8103a90:	4a39      	ldr	r2, [pc, #228]	; (8103b78 <HAL_ADC_ConfigChannel+0x698>)
 8103a92:	4293      	cmp	r3, r2
 8103a94:	d11e      	bne.n	8103ad4 <HAL_ADC_ConfigChannel+0x5f4>
 8103a96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103a98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8103a9c:	2b00      	cmp	r3, #0
 8103a9e:	d119      	bne.n	8103ad4 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8103aa0:	687b      	ldr	r3, [r7, #4]
 8103aa2:	681b      	ldr	r3, [r3, #0]
 8103aa4:	4a30      	ldr	r2, [pc, #192]	; (8103b68 <HAL_ADC_ConfigChannel+0x688>)
 8103aa6:	4293      	cmp	r3, r2
 8103aa8:	d14b      	bne.n	8103b42 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8103aaa:	687b      	ldr	r3, [r7, #4]
 8103aac:	681b      	ldr	r3, [r3, #0]
 8103aae:	4a2a      	ldr	r2, [pc, #168]	; (8103b58 <HAL_ADC_ConfigChannel+0x678>)
 8103ab0:	4293      	cmp	r3, r2
 8103ab2:	d004      	beq.n	8103abe <HAL_ADC_ConfigChannel+0x5de>
 8103ab4:	687b      	ldr	r3, [r7, #4]
 8103ab6:	681b      	ldr	r3, [r3, #0]
 8103ab8:	4a28      	ldr	r2, [pc, #160]	; (8103b5c <HAL_ADC_ConfigChannel+0x67c>)
 8103aba:	4293      	cmp	r3, r2
 8103abc:	d101      	bne.n	8103ac2 <HAL_ADC_ConfigChannel+0x5e2>
 8103abe:	4a28      	ldr	r2, [pc, #160]	; (8103b60 <HAL_ADC_ConfigChannel+0x680>)
 8103ac0:	e000      	b.n	8103ac4 <HAL_ADC_ConfigChannel+0x5e4>
 8103ac2:	4a28      	ldr	r2, [pc, #160]	; (8103b64 <HAL_ADC_ConfigChannel+0x684>)
 8103ac4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103ac6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8103aca:	4619      	mov	r1, r3
 8103acc:	4610      	mov	r0, r2
 8103ace:	f7fe ff48 	bl	8102962 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8103ad2:	e036      	b.n	8103b42 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8103ad4:	683b      	ldr	r3, [r7, #0]
 8103ad6:	681b      	ldr	r3, [r3, #0]
 8103ad8:	4a28      	ldr	r2, [pc, #160]	; (8103b7c <HAL_ADC_ConfigChannel+0x69c>)
 8103ada:	4293      	cmp	r3, r2
 8103adc:	d131      	bne.n	8103b42 <HAL_ADC_ConfigChannel+0x662>
 8103ade:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103ae0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8103ae4:	2b00      	cmp	r3, #0
 8103ae6:	d12c      	bne.n	8103b42 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8103ae8:	687b      	ldr	r3, [r7, #4]
 8103aea:	681b      	ldr	r3, [r3, #0]
 8103aec:	4a1e      	ldr	r2, [pc, #120]	; (8103b68 <HAL_ADC_ConfigChannel+0x688>)
 8103aee:	4293      	cmp	r3, r2
 8103af0:	d127      	bne.n	8103b42 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8103af2:	687b      	ldr	r3, [r7, #4]
 8103af4:	681b      	ldr	r3, [r3, #0]
 8103af6:	4a18      	ldr	r2, [pc, #96]	; (8103b58 <HAL_ADC_ConfigChannel+0x678>)
 8103af8:	4293      	cmp	r3, r2
 8103afa:	d004      	beq.n	8103b06 <HAL_ADC_ConfigChannel+0x626>
 8103afc:	687b      	ldr	r3, [r7, #4]
 8103afe:	681b      	ldr	r3, [r3, #0]
 8103b00:	4a16      	ldr	r2, [pc, #88]	; (8103b5c <HAL_ADC_ConfigChannel+0x67c>)
 8103b02:	4293      	cmp	r3, r2
 8103b04:	d101      	bne.n	8103b0a <HAL_ADC_ConfigChannel+0x62a>
 8103b06:	4a16      	ldr	r2, [pc, #88]	; (8103b60 <HAL_ADC_ConfigChannel+0x680>)
 8103b08:	e000      	b.n	8103b0c <HAL_ADC_ConfigChannel+0x62c>
 8103b0a:	4a16      	ldr	r2, [pc, #88]	; (8103b64 <HAL_ADC_ConfigChannel+0x684>)
 8103b0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103b0e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8103b12:	4619      	mov	r1, r3
 8103b14:	4610      	mov	r0, r2
 8103b16:	f7fe ff24 	bl	8102962 <LL_ADC_SetCommonPathInternalCh>
 8103b1a:	e012      	b.n	8103b42 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8103b1c:	687b      	ldr	r3, [r7, #4]
 8103b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103b20:	f043 0220 	orr.w	r2, r3, #32
 8103b24:	687b      	ldr	r3, [r7, #4]
 8103b26:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8103b28:	2301      	movs	r3, #1
 8103b2a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8103b2e:	e008      	b.n	8103b42 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8103b30:	687b      	ldr	r3, [r7, #4]
 8103b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103b34:	f043 0220 	orr.w	r2, r3, #32
 8103b38:	687b      	ldr	r3, [r7, #4]
 8103b3a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8103b3c:	2301      	movs	r3, #1
 8103b3e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8103b42:	687b      	ldr	r3, [r7, #4]
 8103b44:	2200      	movs	r2, #0
 8103b46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8103b4a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8103b4e:	4618      	mov	r0, r3
 8103b50:	3784      	adds	r7, #132	; 0x84
 8103b52:	46bd      	mov	sp, r7
 8103b54:	bd90      	pop	{r4, r7, pc}
 8103b56:	bf00      	nop
 8103b58:	40022000 	.word	0x40022000
 8103b5c:	40022100 	.word	0x40022100
 8103b60:	40022300 	.word	0x40022300
 8103b64:	58026300 	.word	0x58026300
 8103b68:	58026000 	.word	0x58026000
 8103b6c:	cb840000 	.word	0xcb840000
 8103b70:	10000000 	.word	0x10000000
 8103b74:	053e2d63 	.word	0x053e2d63
 8103b78:	c7520000 	.word	0xc7520000
 8103b7c:	cfb80000 	.word	0xcfb80000

08103b80 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8103b80:	b580      	push	{r7, lr}
 8103b82:	b088      	sub	sp, #32
 8103b84:	af00      	add	r7, sp, #0
 8103b86:	6078      	str	r0, [r7, #4]
 8103b88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8103b8a:	2300      	movs	r3, #0
 8103b8c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8103b8e:	683b      	ldr	r3, [r7, #0]
 8103b90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8103b92:	687b      	ldr	r3, [r7, #4]
 8103b94:	681b      	ldr	r3, [r3, #0]
 8103b96:	4618      	mov	r0, r3
 8103b98:	f7ff f8c6 	bl	8102d28 <LL_ADC_REG_IsConversionOngoing>
 8103b9c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8103b9e:	687b      	ldr	r3, [r7, #4]
 8103ba0:	681b      	ldr	r3, [r3, #0]
 8103ba2:	4618      	mov	r0, r3
 8103ba4:	f7ff f8e7 	bl	8102d76 <LL_ADC_INJ_IsConversionOngoing>
 8103ba8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8103baa:	693b      	ldr	r3, [r7, #16]
 8103bac:	2b00      	cmp	r3, #0
 8103bae:	d103      	bne.n	8103bb8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8103bb0:	68fb      	ldr	r3, [r7, #12]
 8103bb2:	2b00      	cmp	r3, #0
 8103bb4:	f000 8098 	beq.w	8103ce8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8103bb8:	687b      	ldr	r3, [r7, #4]
 8103bba:	681b      	ldr	r3, [r3, #0]
 8103bbc:	68db      	ldr	r3, [r3, #12]
 8103bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8103bc2:	2b00      	cmp	r3, #0
 8103bc4:	d02a      	beq.n	8103c1c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8103bc6:	687b      	ldr	r3, [r7, #4]
 8103bc8:	7d5b      	ldrb	r3, [r3, #21]
 8103bca:	2b01      	cmp	r3, #1
 8103bcc:	d126      	bne.n	8103c1c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8103bce:	687b      	ldr	r3, [r7, #4]
 8103bd0:	7d1b      	ldrb	r3, [r3, #20]
 8103bd2:	2b01      	cmp	r3, #1
 8103bd4:	d122      	bne.n	8103c1c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8103bd6:	2301      	movs	r3, #1
 8103bd8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8103bda:	e014      	b.n	8103c06 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8103bdc:	69fb      	ldr	r3, [r7, #28]
 8103bde:	4a45      	ldr	r2, [pc, #276]	; (8103cf4 <ADC_ConversionStop+0x174>)
 8103be0:	4293      	cmp	r3, r2
 8103be2:	d90d      	bls.n	8103c00 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8103be4:	687b      	ldr	r3, [r7, #4]
 8103be6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103be8:	f043 0210 	orr.w	r2, r3, #16
 8103bec:	687b      	ldr	r3, [r7, #4]
 8103bee:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8103bf0:	687b      	ldr	r3, [r7, #4]
 8103bf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103bf4:	f043 0201 	orr.w	r2, r3, #1
 8103bf8:	687b      	ldr	r3, [r7, #4]
 8103bfa:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8103bfc:	2301      	movs	r3, #1
 8103bfe:	e074      	b.n	8103cea <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8103c00:	69fb      	ldr	r3, [r7, #28]
 8103c02:	3301      	adds	r3, #1
 8103c04:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8103c06:	687b      	ldr	r3, [r7, #4]
 8103c08:	681b      	ldr	r3, [r3, #0]
 8103c0a:	681b      	ldr	r3, [r3, #0]
 8103c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8103c10:	2b40      	cmp	r3, #64	; 0x40
 8103c12:	d1e3      	bne.n	8103bdc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8103c14:	687b      	ldr	r3, [r7, #4]
 8103c16:	681b      	ldr	r3, [r3, #0]
 8103c18:	2240      	movs	r2, #64	; 0x40
 8103c1a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8103c1c:	69bb      	ldr	r3, [r7, #24]
 8103c1e:	2b02      	cmp	r3, #2
 8103c20:	d014      	beq.n	8103c4c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8103c22:	687b      	ldr	r3, [r7, #4]
 8103c24:	681b      	ldr	r3, [r3, #0]
 8103c26:	4618      	mov	r0, r3
 8103c28:	f7ff f87e 	bl	8102d28 <LL_ADC_REG_IsConversionOngoing>
 8103c2c:	4603      	mov	r3, r0
 8103c2e:	2b00      	cmp	r3, #0
 8103c30:	d00c      	beq.n	8103c4c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8103c32:	687b      	ldr	r3, [r7, #4]
 8103c34:	681b      	ldr	r3, [r3, #0]
 8103c36:	4618      	mov	r0, r3
 8103c38:	f7ff f83b 	bl	8102cb2 <LL_ADC_IsDisableOngoing>
 8103c3c:	4603      	mov	r3, r0
 8103c3e:	2b00      	cmp	r3, #0
 8103c40:	d104      	bne.n	8103c4c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8103c42:	687b      	ldr	r3, [r7, #4]
 8103c44:	681b      	ldr	r3, [r3, #0]
 8103c46:	4618      	mov	r0, r3
 8103c48:	f7ff f85a 	bl	8102d00 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8103c4c:	69bb      	ldr	r3, [r7, #24]
 8103c4e:	2b01      	cmp	r3, #1
 8103c50:	d014      	beq.n	8103c7c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8103c52:	687b      	ldr	r3, [r7, #4]
 8103c54:	681b      	ldr	r3, [r3, #0]
 8103c56:	4618      	mov	r0, r3
 8103c58:	f7ff f88d 	bl	8102d76 <LL_ADC_INJ_IsConversionOngoing>
 8103c5c:	4603      	mov	r3, r0
 8103c5e:	2b00      	cmp	r3, #0
 8103c60:	d00c      	beq.n	8103c7c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8103c62:	687b      	ldr	r3, [r7, #4]
 8103c64:	681b      	ldr	r3, [r3, #0]
 8103c66:	4618      	mov	r0, r3
 8103c68:	f7ff f823 	bl	8102cb2 <LL_ADC_IsDisableOngoing>
 8103c6c:	4603      	mov	r3, r0
 8103c6e:	2b00      	cmp	r3, #0
 8103c70:	d104      	bne.n	8103c7c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8103c72:	687b      	ldr	r3, [r7, #4]
 8103c74:	681b      	ldr	r3, [r3, #0]
 8103c76:	4618      	mov	r0, r3
 8103c78:	f7ff f869 	bl	8102d4e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8103c7c:	69bb      	ldr	r3, [r7, #24]
 8103c7e:	2b02      	cmp	r3, #2
 8103c80:	d005      	beq.n	8103c8e <ADC_ConversionStop+0x10e>
 8103c82:	69bb      	ldr	r3, [r7, #24]
 8103c84:	2b03      	cmp	r3, #3
 8103c86:	d105      	bne.n	8103c94 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8103c88:	230c      	movs	r3, #12
 8103c8a:	617b      	str	r3, [r7, #20]
        break;
 8103c8c:	e005      	b.n	8103c9a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8103c8e:	2308      	movs	r3, #8
 8103c90:	617b      	str	r3, [r7, #20]
        break;
 8103c92:	e002      	b.n	8103c9a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8103c94:	2304      	movs	r3, #4
 8103c96:	617b      	str	r3, [r7, #20]
        break;
 8103c98:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8103c9a:	f7fe fe13 	bl	81028c4 <HAL_GetTick>
 8103c9e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8103ca0:	e01b      	b.n	8103cda <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8103ca2:	f7fe fe0f 	bl	81028c4 <HAL_GetTick>
 8103ca6:	4602      	mov	r2, r0
 8103ca8:	68bb      	ldr	r3, [r7, #8]
 8103caa:	1ad3      	subs	r3, r2, r3
 8103cac:	2b05      	cmp	r3, #5
 8103cae:	d914      	bls.n	8103cda <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8103cb0:	687b      	ldr	r3, [r7, #4]
 8103cb2:	681b      	ldr	r3, [r3, #0]
 8103cb4:	689a      	ldr	r2, [r3, #8]
 8103cb6:	697b      	ldr	r3, [r7, #20]
 8103cb8:	4013      	ands	r3, r2
 8103cba:	2b00      	cmp	r3, #0
 8103cbc:	d00d      	beq.n	8103cda <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8103cbe:	687b      	ldr	r3, [r7, #4]
 8103cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103cc2:	f043 0210 	orr.w	r2, r3, #16
 8103cc6:	687b      	ldr	r3, [r7, #4]
 8103cc8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8103cca:	687b      	ldr	r3, [r7, #4]
 8103ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103cce:	f043 0201 	orr.w	r2, r3, #1
 8103cd2:	687b      	ldr	r3, [r7, #4]
 8103cd4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8103cd6:	2301      	movs	r3, #1
 8103cd8:	e007      	b.n	8103cea <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8103cda:	687b      	ldr	r3, [r7, #4]
 8103cdc:	681b      	ldr	r3, [r3, #0]
 8103cde:	689a      	ldr	r2, [r3, #8]
 8103ce0:	697b      	ldr	r3, [r7, #20]
 8103ce2:	4013      	ands	r3, r2
 8103ce4:	2b00      	cmp	r3, #0
 8103ce6:	d1dc      	bne.n	8103ca2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8103ce8:	2300      	movs	r3, #0
}
 8103cea:	4618      	mov	r0, r3
 8103cec:	3720      	adds	r7, #32
 8103cee:	46bd      	mov	sp, r7
 8103cf0:	bd80      	pop	{r7, pc}
 8103cf2:	bf00      	nop
 8103cf4:	000cdbff 	.word	0x000cdbff

08103cf8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8103cf8:	b580      	push	{r7, lr}
 8103cfa:	b084      	sub	sp, #16
 8103cfc:	af00      	add	r7, sp, #0
 8103cfe:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8103d00:	687b      	ldr	r3, [r7, #4]
 8103d02:	681b      	ldr	r3, [r3, #0]
 8103d04:	4618      	mov	r0, r3
 8103d06:	f7fe ffc1 	bl	8102c8c <LL_ADC_IsEnabled>
 8103d0a:	4603      	mov	r3, r0
 8103d0c:	2b00      	cmp	r3, #0
 8103d0e:	d16e      	bne.n	8103dee <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8103d10:	687b      	ldr	r3, [r7, #4]
 8103d12:	681b      	ldr	r3, [r3, #0]
 8103d14:	689a      	ldr	r2, [r3, #8]
 8103d16:	4b38      	ldr	r3, [pc, #224]	; (8103df8 <ADC_Enable+0x100>)
 8103d18:	4013      	ands	r3, r2
 8103d1a:	2b00      	cmp	r3, #0
 8103d1c:	d00d      	beq.n	8103d3a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8103d1e:	687b      	ldr	r3, [r7, #4]
 8103d20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103d22:	f043 0210 	orr.w	r2, r3, #16
 8103d26:	687b      	ldr	r3, [r7, #4]
 8103d28:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8103d2a:	687b      	ldr	r3, [r7, #4]
 8103d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103d2e:	f043 0201 	orr.w	r2, r3, #1
 8103d32:	687b      	ldr	r3, [r7, #4]
 8103d34:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8103d36:	2301      	movs	r3, #1
 8103d38:	e05a      	b.n	8103df0 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8103d3a:	687b      	ldr	r3, [r7, #4]
 8103d3c:	681b      	ldr	r3, [r3, #0]
 8103d3e:	4618      	mov	r0, r3
 8103d40:	f7fe ff7c 	bl	8102c3c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8103d44:	f7fe fdbe 	bl	81028c4 <HAL_GetTick>
 8103d48:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8103d4a:	687b      	ldr	r3, [r7, #4]
 8103d4c:	681b      	ldr	r3, [r3, #0]
 8103d4e:	4a2b      	ldr	r2, [pc, #172]	; (8103dfc <ADC_Enable+0x104>)
 8103d50:	4293      	cmp	r3, r2
 8103d52:	d004      	beq.n	8103d5e <ADC_Enable+0x66>
 8103d54:	687b      	ldr	r3, [r7, #4]
 8103d56:	681b      	ldr	r3, [r3, #0]
 8103d58:	4a29      	ldr	r2, [pc, #164]	; (8103e00 <ADC_Enable+0x108>)
 8103d5a:	4293      	cmp	r3, r2
 8103d5c:	d101      	bne.n	8103d62 <ADC_Enable+0x6a>
 8103d5e:	4b29      	ldr	r3, [pc, #164]	; (8103e04 <ADC_Enable+0x10c>)
 8103d60:	e000      	b.n	8103d64 <ADC_Enable+0x6c>
 8103d62:	4b29      	ldr	r3, [pc, #164]	; (8103e08 <ADC_Enable+0x110>)
 8103d64:	4618      	mov	r0, r3
 8103d66:	f7fe feff 	bl	8102b68 <LL_ADC_GetMultimode>
 8103d6a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8103d6c:	687b      	ldr	r3, [r7, #4]
 8103d6e:	681b      	ldr	r3, [r3, #0]
 8103d70:	4a23      	ldr	r2, [pc, #140]	; (8103e00 <ADC_Enable+0x108>)
 8103d72:	4293      	cmp	r3, r2
 8103d74:	d002      	beq.n	8103d7c <ADC_Enable+0x84>
 8103d76:	687b      	ldr	r3, [r7, #4]
 8103d78:	681b      	ldr	r3, [r3, #0]
 8103d7a:	e000      	b.n	8103d7e <ADC_Enable+0x86>
 8103d7c:	4b1f      	ldr	r3, [pc, #124]	; (8103dfc <ADC_Enable+0x104>)
 8103d7e:	687a      	ldr	r2, [r7, #4]
 8103d80:	6812      	ldr	r2, [r2, #0]
 8103d82:	4293      	cmp	r3, r2
 8103d84:	d02c      	beq.n	8103de0 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8103d86:	68bb      	ldr	r3, [r7, #8]
 8103d88:	2b00      	cmp	r3, #0
 8103d8a:	d130      	bne.n	8103dee <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8103d8c:	e028      	b.n	8103de0 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8103d8e:	687b      	ldr	r3, [r7, #4]
 8103d90:	681b      	ldr	r3, [r3, #0]
 8103d92:	4618      	mov	r0, r3
 8103d94:	f7fe ff7a 	bl	8102c8c <LL_ADC_IsEnabled>
 8103d98:	4603      	mov	r3, r0
 8103d9a:	2b00      	cmp	r3, #0
 8103d9c:	d104      	bne.n	8103da8 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8103d9e:	687b      	ldr	r3, [r7, #4]
 8103da0:	681b      	ldr	r3, [r3, #0]
 8103da2:	4618      	mov	r0, r3
 8103da4:	f7fe ff4a 	bl	8102c3c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8103da8:	f7fe fd8c 	bl	81028c4 <HAL_GetTick>
 8103dac:	4602      	mov	r2, r0
 8103dae:	68fb      	ldr	r3, [r7, #12]
 8103db0:	1ad3      	subs	r3, r2, r3
 8103db2:	2b02      	cmp	r3, #2
 8103db4:	d914      	bls.n	8103de0 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8103db6:	687b      	ldr	r3, [r7, #4]
 8103db8:	681b      	ldr	r3, [r3, #0]
 8103dba:	681b      	ldr	r3, [r3, #0]
 8103dbc:	f003 0301 	and.w	r3, r3, #1
 8103dc0:	2b01      	cmp	r3, #1
 8103dc2:	d00d      	beq.n	8103de0 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8103dc4:	687b      	ldr	r3, [r7, #4]
 8103dc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103dc8:	f043 0210 	orr.w	r2, r3, #16
 8103dcc:	687b      	ldr	r3, [r7, #4]
 8103dce:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8103dd0:	687b      	ldr	r3, [r7, #4]
 8103dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103dd4:	f043 0201 	orr.w	r2, r3, #1
 8103dd8:	687b      	ldr	r3, [r7, #4]
 8103dda:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8103ddc:	2301      	movs	r3, #1
 8103dde:	e007      	b.n	8103df0 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8103de0:	687b      	ldr	r3, [r7, #4]
 8103de2:	681b      	ldr	r3, [r3, #0]
 8103de4:	681b      	ldr	r3, [r3, #0]
 8103de6:	f003 0301 	and.w	r3, r3, #1
 8103dea:	2b01      	cmp	r3, #1
 8103dec:	d1cf      	bne.n	8103d8e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8103dee:	2300      	movs	r3, #0
}
 8103df0:	4618      	mov	r0, r3
 8103df2:	3710      	adds	r7, #16
 8103df4:	46bd      	mov	sp, r7
 8103df6:	bd80      	pop	{r7, pc}
 8103df8:	8000003f 	.word	0x8000003f
 8103dfc:	40022000 	.word	0x40022000
 8103e00:	40022100 	.word	0x40022100
 8103e04:	40022300 	.word	0x40022300
 8103e08:	58026300 	.word	0x58026300

08103e0c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8103e0c:	b580      	push	{r7, lr}
 8103e0e:	b084      	sub	sp, #16
 8103e10:	af00      	add	r7, sp, #0
 8103e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8103e14:	687b      	ldr	r3, [r7, #4]
 8103e16:	681b      	ldr	r3, [r3, #0]
 8103e18:	4618      	mov	r0, r3
 8103e1a:	f7fe ff4a 	bl	8102cb2 <LL_ADC_IsDisableOngoing>
 8103e1e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8103e20:	687b      	ldr	r3, [r7, #4]
 8103e22:	681b      	ldr	r3, [r3, #0]
 8103e24:	4618      	mov	r0, r3
 8103e26:	f7fe ff31 	bl	8102c8c <LL_ADC_IsEnabled>
 8103e2a:	4603      	mov	r3, r0
 8103e2c:	2b00      	cmp	r3, #0
 8103e2e:	d047      	beq.n	8103ec0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8103e30:	68fb      	ldr	r3, [r7, #12]
 8103e32:	2b00      	cmp	r3, #0
 8103e34:	d144      	bne.n	8103ec0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8103e36:	687b      	ldr	r3, [r7, #4]
 8103e38:	681b      	ldr	r3, [r3, #0]
 8103e3a:	689b      	ldr	r3, [r3, #8]
 8103e3c:	f003 030d 	and.w	r3, r3, #13
 8103e40:	2b01      	cmp	r3, #1
 8103e42:	d10c      	bne.n	8103e5e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8103e44:	687b      	ldr	r3, [r7, #4]
 8103e46:	681b      	ldr	r3, [r3, #0]
 8103e48:	4618      	mov	r0, r3
 8103e4a:	f7fe ff0b 	bl	8102c64 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8103e4e:	687b      	ldr	r3, [r7, #4]
 8103e50:	681b      	ldr	r3, [r3, #0]
 8103e52:	2203      	movs	r2, #3
 8103e54:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8103e56:	f7fe fd35 	bl	81028c4 <HAL_GetTick>
 8103e5a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8103e5c:	e029      	b.n	8103eb2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8103e5e:	687b      	ldr	r3, [r7, #4]
 8103e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103e62:	f043 0210 	orr.w	r2, r3, #16
 8103e66:	687b      	ldr	r3, [r7, #4]
 8103e68:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8103e6a:	687b      	ldr	r3, [r7, #4]
 8103e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103e6e:	f043 0201 	orr.w	r2, r3, #1
 8103e72:	687b      	ldr	r3, [r7, #4]
 8103e74:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8103e76:	2301      	movs	r3, #1
 8103e78:	e023      	b.n	8103ec2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8103e7a:	f7fe fd23 	bl	81028c4 <HAL_GetTick>
 8103e7e:	4602      	mov	r2, r0
 8103e80:	68bb      	ldr	r3, [r7, #8]
 8103e82:	1ad3      	subs	r3, r2, r3
 8103e84:	2b02      	cmp	r3, #2
 8103e86:	d914      	bls.n	8103eb2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8103e88:	687b      	ldr	r3, [r7, #4]
 8103e8a:	681b      	ldr	r3, [r3, #0]
 8103e8c:	689b      	ldr	r3, [r3, #8]
 8103e8e:	f003 0301 	and.w	r3, r3, #1
 8103e92:	2b00      	cmp	r3, #0
 8103e94:	d00d      	beq.n	8103eb2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8103e96:	687b      	ldr	r3, [r7, #4]
 8103e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103e9a:	f043 0210 	orr.w	r2, r3, #16
 8103e9e:	687b      	ldr	r3, [r7, #4]
 8103ea0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8103ea2:	687b      	ldr	r3, [r7, #4]
 8103ea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103ea6:	f043 0201 	orr.w	r2, r3, #1
 8103eaa:	687b      	ldr	r3, [r7, #4]
 8103eac:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8103eae:	2301      	movs	r3, #1
 8103eb0:	e007      	b.n	8103ec2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8103eb2:	687b      	ldr	r3, [r7, #4]
 8103eb4:	681b      	ldr	r3, [r3, #0]
 8103eb6:	689b      	ldr	r3, [r3, #8]
 8103eb8:	f003 0301 	and.w	r3, r3, #1
 8103ebc:	2b00      	cmp	r3, #0
 8103ebe:	d1dc      	bne.n	8103e7a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8103ec0:	2300      	movs	r3, #0
}
 8103ec2:	4618      	mov	r0, r3
 8103ec4:	3710      	adds	r7, #16
 8103ec6:	46bd      	mov	sp, r7
 8103ec8:	bd80      	pop	{r7, pc}
	...

08103ecc <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8103ecc:	b580      	push	{r7, lr}
 8103ece:	b084      	sub	sp, #16
 8103ed0:	af00      	add	r7, sp, #0
 8103ed2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8103ed4:	687b      	ldr	r3, [r7, #4]
 8103ed6:	681b      	ldr	r3, [r3, #0]
 8103ed8:	4a79      	ldr	r2, [pc, #484]	; (81040c0 <ADC_ConfigureBoostMode+0x1f4>)
 8103eda:	4293      	cmp	r3, r2
 8103edc:	d004      	beq.n	8103ee8 <ADC_ConfigureBoostMode+0x1c>
 8103ede:	687b      	ldr	r3, [r7, #4]
 8103ee0:	681b      	ldr	r3, [r3, #0]
 8103ee2:	4a78      	ldr	r2, [pc, #480]	; (81040c4 <ADC_ConfigureBoostMode+0x1f8>)
 8103ee4:	4293      	cmp	r3, r2
 8103ee6:	d109      	bne.n	8103efc <ADC_ConfigureBoostMode+0x30>
 8103ee8:	4b77      	ldr	r3, [pc, #476]	; (81040c8 <ADC_ConfigureBoostMode+0x1fc>)
 8103eea:	689b      	ldr	r3, [r3, #8]
 8103eec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8103ef0:	2b00      	cmp	r3, #0
 8103ef2:	bf14      	ite	ne
 8103ef4:	2301      	movne	r3, #1
 8103ef6:	2300      	moveq	r3, #0
 8103ef8:	b2db      	uxtb	r3, r3
 8103efa:	e008      	b.n	8103f0e <ADC_ConfigureBoostMode+0x42>
 8103efc:	4b73      	ldr	r3, [pc, #460]	; (81040cc <ADC_ConfigureBoostMode+0x200>)
 8103efe:	689b      	ldr	r3, [r3, #8]
 8103f00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8103f04:	2b00      	cmp	r3, #0
 8103f06:	bf14      	ite	ne
 8103f08:	2301      	movne	r3, #1
 8103f0a:	2300      	moveq	r3, #0
 8103f0c:	b2db      	uxtb	r3, r3
 8103f0e:	2b00      	cmp	r3, #0
 8103f10:	d01c      	beq.n	8103f4c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8103f12:	f000 ff2b 	bl	8104d6c <HAL_RCC_GetHCLKFreq>
 8103f16:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8103f18:	687b      	ldr	r3, [r7, #4]
 8103f1a:	685b      	ldr	r3, [r3, #4]
 8103f1c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103f20:	d010      	beq.n	8103f44 <ADC_ConfigureBoostMode+0x78>
 8103f22:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8103f26:	d871      	bhi.n	810400c <ADC_ConfigureBoostMode+0x140>
 8103f28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8103f2c:	d002      	beq.n	8103f34 <ADC_ConfigureBoostMode+0x68>
 8103f2e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8103f32:	d16b      	bne.n	810400c <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8103f34:	687b      	ldr	r3, [r7, #4]
 8103f36:	685b      	ldr	r3, [r3, #4]
 8103f38:	0c1b      	lsrs	r3, r3, #16
 8103f3a:	68fa      	ldr	r2, [r7, #12]
 8103f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8103f40:	60fb      	str	r3, [r7, #12]
        break;
 8103f42:	e066      	b.n	8104012 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8103f44:	68fb      	ldr	r3, [r7, #12]
 8103f46:	089b      	lsrs	r3, r3, #2
 8103f48:	60fb      	str	r3, [r7, #12]
        break;
 8103f4a:	e062      	b.n	8104012 <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8103f4c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8103f50:	f001 feb0 	bl	8105cb4 <HAL_RCCEx_GetPeriphCLKFreq>
 8103f54:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8103f56:	687b      	ldr	r3, [r7, #4]
 8103f58:	685b      	ldr	r3, [r3, #4]
 8103f5a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8103f5e:	d051      	beq.n	8104004 <ADC_ConfigureBoostMode+0x138>
 8103f60:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8103f64:	d854      	bhi.n	8104010 <ADC_ConfigureBoostMode+0x144>
 8103f66:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8103f6a:	d047      	beq.n	8103ffc <ADC_ConfigureBoostMode+0x130>
 8103f6c:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8103f70:	d84e      	bhi.n	8104010 <ADC_ConfigureBoostMode+0x144>
 8103f72:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8103f76:	d03d      	beq.n	8103ff4 <ADC_ConfigureBoostMode+0x128>
 8103f78:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8103f7c:	d848      	bhi.n	8104010 <ADC_ConfigureBoostMode+0x144>
 8103f7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103f82:	d033      	beq.n	8103fec <ADC_ConfigureBoostMode+0x120>
 8103f84:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103f88:	d842      	bhi.n	8104010 <ADC_ConfigureBoostMode+0x144>
 8103f8a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8103f8e:	d029      	beq.n	8103fe4 <ADC_ConfigureBoostMode+0x118>
 8103f90:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8103f94:	d83c      	bhi.n	8104010 <ADC_ConfigureBoostMode+0x144>
 8103f96:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8103f9a:	d01a      	beq.n	8103fd2 <ADC_ConfigureBoostMode+0x106>
 8103f9c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8103fa0:	d836      	bhi.n	8104010 <ADC_ConfigureBoostMode+0x144>
 8103fa2:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8103fa6:	d014      	beq.n	8103fd2 <ADC_ConfigureBoostMode+0x106>
 8103fa8:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8103fac:	d830      	bhi.n	8104010 <ADC_ConfigureBoostMode+0x144>
 8103fae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103fb2:	d00e      	beq.n	8103fd2 <ADC_ConfigureBoostMode+0x106>
 8103fb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103fb8:	d82a      	bhi.n	8104010 <ADC_ConfigureBoostMode+0x144>
 8103fba:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8103fbe:	d008      	beq.n	8103fd2 <ADC_ConfigureBoostMode+0x106>
 8103fc0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8103fc4:	d824      	bhi.n	8104010 <ADC_ConfigureBoostMode+0x144>
 8103fc6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103fca:	d002      	beq.n	8103fd2 <ADC_ConfigureBoostMode+0x106>
 8103fcc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8103fd0:	d11e      	bne.n	8104010 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8103fd2:	687b      	ldr	r3, [r7, #4]
 8103fd4:	685b      	ldr	r3, [r3, #4]
 8103fd6:	0c9b      	lsrs	r3, r3, #18
 8103fd8:	005b      	lsls	r3, r3, #1
 8103fda:	68fa      	ldr	r2, [r7, #12]
 8103fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8103fe0:	60fb      	str	r3, [r7, #12]
        break;
 8103fe2:	e016      	b.n	8104012 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8103fe4:	68fb      	ldr	r3, [r7, #12]
 8103fe6:	091b      	lsrs	r3, r3, #4
 8103fe8:	60fb      	str	r3, [r7, #12]
        break;
 8103fea:	e012      	b.n	8104012 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8103fec:	68fb      	ldr	r3, [r7, #12]
 8103fee:	095b      	lsrs	r3, r3, #5
 8103ff0:	60fb      	str	r3, [r7, #12]
        break;
 8103ff2:	e00e      	b.n	8104012 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8103ff4:	68fb      	ldr	r3, [r7, #12]
 8103ff6:	099b      	lsrs	r3, r3, #6
 8103ff8:	60fb      	str	r3, [r7, #12]
        break;
 8103ffa:	e00a      	b.n	8104012 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8103ffc:	68fb      	ldr	r3, [r7, #12]
 8103ffe:	09db      	lsrs	r3, r3, #7
 8104000:	60fb      	str	r3, [r7, #12]
        break;
 8104002:	e006      	b.n	8104012 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8104004:	68fb      	ldr	r3, [r7, #12]
 8104006:	0a1b      	lsrs	r3, r3, #8
 8104008:	60fb      	str	r3, [r7, #12]
        break;
 810400a:	e002      	b.n	8104012 <ADC_ConfigureBoostMode+0x146>
        break;
 810400c:	bf00      	nop
 810400e:	e000      	b.n	8104012 <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8104010:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8104012:	f7fe fc87 	bl	8102924 <HAL_GetREVID>
 8104016:	4603      	mov	r3, r0
 8104018:	f241 0203 	movw	r2, #4099	; 0x1003
 810401c:	4293      	cmp	r3, r2
 810401e:	d815      	bhi.n	810404c <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8104020:	68fb      	ldr	r3, [r7, #12]
 8104022:	4a2b      	ldr	r2, [pc, #172]	; (81040d0 <ADC_ConfigureBoostMode+0x204>)
 8104024:	4293      	cmp	r3, r2
 8104026:	d908      	bls.n	810403a <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8104028:	687b      	ldr	r3, [r7, #4]
 810402a:	681b      	ldr	r3, [r3, #0]
 810402c:	689a      	ldr	r2, [r3, #8]
 810402e:	687b      	ldr	r3, [r7, #4]
 8104030:	681b      	ldr	r3, [r3, #0]
 8104032:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8104036:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8104038:	e03e      	b.n	81040b8 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 810403a:	687b      	ldr	r3, [r7, #4]
 810403c:	681b      	ldr	r3, [r3, #0]
 810403e:	689a      	ldr	r2, [r3, #8]
 8104040:	687b      	ldr	r3, [r7, #4]
 8104042:	681b      	ldr	r3, [r3, #0]
 8104044:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8104048:	609a      	str	r2, [r3, #8]
}
 810404a:	e035      	b.n	81040b8 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 810404c:	68fb      	ldr	r3, [r7, #12]
 810404e:	085b      	lsrs	r3, r3, #1
 8104050:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8104052:	68fb      	ldr	r3, [r7, #12]
 8104054:	4a1f      	ldr	r2, [pc, #124]	; (81040d4 <ADC_ConfigureBoostMode+0x208>)
 8104056:	4293      	cmp	r3, r2
 8104058:	d808      	bhi.n	810406c <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 810405a:	687b      	ldr	r3, [r7, #4]
 810405c:	681b      	ldr	r3, [r3, #0]
 810405e:	689a      	ldr	r2, [r3, #8]
 8104060:	687b      	ldr	r3, [r7, #4]
 8104062:	681b      	ldr	r3, [r3, #0]
 8104064:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8104068:	609a      	str	r2, [r3, #8]
}
 810406a:	e025      	b.n	81040b8 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 810406c:	68fb      	ldr	r3, [r7, #12]
 810406e:	4a1a      	ldr	r2, [pc, #104]	; (81040d8 <ADC_ConfigureBoostMode+0x20c>)
 8104070:	4293      	cmp	r3, r2
 8104072:	d80a      	bhi.n	810408a <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8104074:	687b      	ldr	r3, [r7, #4]
 8104076:	681b      	ldr	r3, [r3, #0]
 8104078:	689b      	ldr	r3, [r3, #8]
 810407a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 810407e:	687b      	ldr	r3, [r7, #4]
 8104080:	681b      	ldr	r3, [r3, #0]
 8104082:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8104086:	609a      	str	r2, [r3, #8]
}
 8104088:	e016      	b.n	81040b8 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 810408a:	68fb      	ldr	r3, [r7, #12]
 810408c:	4a13      	ldr	r2, [pc, #76]	; (81040dc <ADC_ConfigureBoostMode+0x210>)
 810408e:	4293      	cmp	r3, r2
 8104090:	d80a      	bhi.n	81040a8 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8104092:	687b      	ldr	r3, [r7, #4]
 8104094:	681b      	ldr	r3, [r3, #0]
 8104096:	689b      	ldr	r3, [r3, #8]
 8104098:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 810409c:	687b      	ldr	r3, [r7, #4]
 810409e:	681b      	ldr	r3, [r3, #0]
 81040a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 81040a4:	609a      	str	r2, [r3, #8]
}
 81040a6:	e007      	b.n	81040b8 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 81040a8:	687b      	ldr	r3, [r7, #4]
 81040aa:	681b      	ldr	r3, [r3, #0]
 81040ac:	689a      	ldr	r2, [r3, #8]
 81040ae:	687b      	ldr	r3, [r7, #4]
 81040b0:	681b      	ldr	r3, [r3, #0]
 81040b2:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 81040b6:	609a      	str	r2, [r3, #8]
}
 81040b8:	bf00      	nop
 81040ba:	3710      	adds	r7, #16
 81040bc:	46bd      	mov	sp, r7
 81040be:	bd80      	pop	{r7, pc}
 81040c0:	40022000 	.word	0x40022000
 81040c4:	40022100 	.word	0x40022100
 81040c8:	40022300 	.word	0x40022300
 81040cc:	58026300 	.word	0x58026300
 81040d0:	01312d00 	.word	0x01312d00
 81040d4:	005f5e10 	.word	0x005f5e10
 81040d8:	00bebc20 	.word	0x00bebc20
 81040dc:	017d7840 	.word	0x017d7840

081040e0 <LL_ADC_IsEnabled>:
{
 81040e0:	b480      	push	{r7}
 81040e2:	b083      	sub	sp, #12
 81040e4:	af00      	add	r7, sp, #0
 81040e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 81040e8:	687b      	ldr	r3, [r7, #4]
 81040ea:	689b      	ldr	r3, [r3, #8]
 81040ec:	f003 0301 	and.w	r3, r3, #1
 81040f0:	2b01      	cmp	r3, #1
 81040f2:	d101      	bne.n	81040f8 <LL_ADC_IsEnabled+0x18>
 81040f4:	2301      	movs	r3, #1
 81040f6:	e000      	b.n	81040fa <LL_ADC_IsEnabled+0x1a>
 81040f8:	2300      	movs	r3, #0
}
 81040fa:	4618      	mov	r0, r3
 81040fc:	370c      	adds	r7, #12
 81040fe:	46bd      	mov	sp, r7
 8104100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104104:	4770      	bx	lr

08104106 <LL_ADC_REG_IsConversionOngoing>:
{
 8104106:	b480      	push	{r7}
 8104108:	b083      	sub	sp, #12
 810410a:	af00      	add	r7, sp, #0
 810410c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 810410e:	687b      	ldr	r3, [r7, #4]
 8104110:	689b      	ldr	r3, [r3, #8]
 8104112:	f003 0304 	and.w	r3, r3, #4
 8104116:	2b04      	cmp	r3, #4
 8104118:	d101      	bne.n	810411e <LL_ADC_REG_IsConversionOngoing+0x18>
 810411a:	2301      	movs	r3, #1
 810411c:	e000      	b.n	8104120 <LL_ADC_REG_IsConversionOngoing+0x1a>
 810411e:	2300      	movs	r3, #0
}
 8104120:	4618      	mov	r0, r3
 8104122:	370c      	adds	r7, #12
 8104124:	46bd      	mov	sp, r7
 8104126:	f85d 7b04 	ldr.w	r7, [sp], #4
 810412a:	4770      	bx	lr

0810412c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 810412c:	b590      	push	{r4, r7, lr}
 810412e:	b09f      	sub	sp, #124	; 0x7c
 8104130:	af00      	add	r7, sp, #0
 8104132:	6078      	str	r0, [r7, #4]
 8104134:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8104136:	2300      	movs	r3, #0
 8104138:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 810413c:	687b      	ldr	r3, [r7, #4]
 810413e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8104142:	2b01      	cmp	r3, #1
 8104144:	d101      	bne.n	810414a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8104146:	2302      	movs	r3, #2
 8104148:	e0c4      	b.n	81042d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
 810414a:	687b      	ldr	r3, [r7, #4]
 810414c:	2201      	movs	r2, #1
 810414e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8104152:	2300      	movs	r3, #0
 8104154:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8104156:	2300      	movs	r3, #0
 8104158:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 810415a:	687b      	ldr	r3, [r7, #4]
 810415c:	681b      	ldr	r3, [r3, #0]
 810415e:	4a5f      	ldr	r2, [pc, #380]	; (81042dc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8104160:	4293      	cmp	r3, r2
 8104162:	d102      	bne.n	810416a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8104164:	4b5e      	ldr	r3, [pc, #376]	; (81042e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8104166:	60bb      	str	r3, [r7, #8]
 8104168:	e001      	b.n	810416e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 810416a:	2300      	movs	r3, #0
 810416c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 810416e:	68bb      	ldr	r3, [r7, #8]
 8104170:	2b00      	cmp	r3, #0
 8104172:	d10b      	bne.n	810418c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8104174:	687b      	ldr	r3, [r7, #4]
 8104176:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104178:	f043 0220 	orr.w	r2, r3, #32
 810417c:	687b      	ldr	r3, [r7, #4]
 810417e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8104180:	687b      	ldr	r3, [r7, #4]
 8104182:	2200      	movs	r2, #0
 8104184:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8104188:	2301      	movs	r3, #1
 810418a:	e0a3      	b.n	81042d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 810418c:	68bb      	ldr	r3, [r7, #8]
 810418e:	4618      	mov	r0, r3
 8104190:	f7ff ffb9 	bl	8104106 <LL_ADC_REG_IsConversionOngoing>
 8104194:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8104196:	687b      	ldr	r3, [r7, #4]
 8104198:	681b      	ldr	r3, [r3, #0]
 810419a:	4618      	mov	r0, r3
 810419c:	f7ff ffb3 	bl	8104106 <LL_ADC_REG_IsConversionOngoing>
 81041a0:	4603      	mov	r3, r0
 81041a2:	2b00      	cmp	r3, #0
 81041a4:	f040 8085 	bne.w	81042b2 <HAL_ADCEx_MultiModeConfigChannel+0x186>
      && (tmphadcSlave_conversion_on_going == 0UL))
 81041a8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 81041aa:	2b00      	cmp	r3, #0
 81041ac:	f040 8081 	bne.w	81042b2 <HAL_ADCEx_MultiModeConfigChannel+0x186>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 81041b0:	687b      	ldr	r3, [r7, #4]
 81041b2:	681b      	ldr	r3, [r3, #0]
 81041b4:	4a49      	ldr	r2, [pc, #292]	; (81042dc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81041b6:	4293      	cmp	r3, r2
 81041b8:	d004      	beq.n	81041c4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 81041ba:	687b      	ldr	r3, [r7, #4]
 81041bc:	681b      	ldr	r3, [r3, #0]
 81041be:	4a48      	ldr	r2, [pc, #288]	; (81042e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81041c0:	4293      	cmp	r3, r2
 81041c2:	d101      	bne.n	81041c8 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 81041c4:	4b47      	ldr	r3, [pc, #284]	; (81042e4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 81041c6:	e000      	b.n	81041ca <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 81041c8:	4b47      	ldr	r3, [pc, #284]	; (81042e8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 81041ca:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81041cc:	683b      	ldr	r3, [r7, #0]
 81041ce:	681b      	ldr	r3, [r3, #0]
 81041d0:	2b00      	cmp	r3, #0
 81041d2:	d03b      	beq.n	810424c <HAL_ADCEx_MultiModeConfigChannel+0x120>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 81041d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81041d6:	689b      	ldr	r3, [r3, #8]
 81041d8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 81041dc:	683b      	ldr	r3, [r7, #0]
 81041de:	685b      	ldr	r3, [r3, #4]
 81041e0:	431a      	orrs	r2, r3
 81041e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81041e4:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81041e6:	687b      	ldr	r3, [r7, #4]
 81041e8:	681b      	ldr	r3, [r3, #0]
 81041ea:	4a3c      	ldr	r2, [pc, #240]	; (81042dc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81041ec:	4293      	cmp	r3, r2
 81041ee:	d004      	beq.n	81041fa <HAL_ADCEx_MultiModeConfigChannel+0xce>
 81041f0:	687b      	ldr	r3, [r7, #4]
 81041f2:	681b      	ldr	r3, [r3, #0]
 81041f4:	4a3a      	ldr	r2, [pc, #232]	; (81042e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81041f6:	4293      	cmp	r3, r2
 81041f8:	d10e      	bne.n	8104218 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 81041fa:	4838      	ldr	r0, [pc, #224]	; (81042dc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81041fc:	f7ff ff70 	bl	81040e0 <LL_ADC_IsEnabled>
 8104200:	4604      	mov	r4, r0
 8104202:	4837      	ldr	r0, [pc, #220]	; (81042e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8104204:	f7ff ff6c 	bl	81040e0 <LL_ADC_IsEnabled>
 8104208:	4603      	mov	r3, r0
 810420a:	4323      	orrs	r3, r4
 810420c:	2b00      	cmp	r3, #0
 810420e:	bf0c      	ite	eq
 8104210:	2301      	moveq	r3, #1
 8104212:	2300      	movne	r3, #0
 8104214:	b2db      	uxtb	r3, r3
 8104216:	e008      	b.n	810422a <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8104218:	4834      	ldr	r0, [pc, #208]	; (81042ec <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 810421a:	f7ff ff61 	bl	81040e0 <LL_ADC_IsEnabled>
 810421e:	4603      	mov	r3, r0
 8104220:	2b00      	cmp	r3, #0
 8104222:	bf0c      	ite	eq
 8104224:	2301      	moveq	r3, #1
 8104226:	2300      	movne	r3, #0
 8104228:	b2db      	uxtb	r3, r3
 810422a:	2b00      	cmp	r3, #0
 810422c:	d04b      	beq.n	81042c6 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 810422e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8104230:	689b      	ldr	r3, [r3, #8]
 8104232:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8104236:	f023 030f 	bic.w	r3, r3, #15
 810423a:	683a      	ldr	r2, [r7, #0]
 810423c:	6811      	ldr	r1, [r2, #0]
 810423e:	683a      	ldr	r2, [r7, #0]
 8104240:	6892      	ldr	r2, [r2, #8]
 8104242:	430a      	orrs	r2, r1
 8104244:	431a      	orrs	r2, r3
 8104246:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8104248:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 810424a:	e03c      	b.n	81042c6 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 810424c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810424e:	689b      	ldr	r3, [r3, #8]
 8104250:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8104254:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8104256:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8104258:	687b      	ldr	r3, [r7, #4]
 810425a:	681b      	ldr	r3, [r3, #0]
 810425c:	4a1f      	ldr	r2, [pc, #124]	; (81042dc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 810425e:	4293      	cmp	r3, r2
 8104260:	d004      	beq.n	810426c <HAL_ADCEx_MultiModeConfigChannel+0x140>
 8104262:	687b      	ldr	r3, [r7, #4]
 8104264:	681b      	ldr	r3, [r3, #0]
 8104266:	4a1e      	ldr	r2, [pc, #120]	; (81042e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8104268:	4293      	cmp	r3, r2
 810426a:	d10e      	bne.n	810428a <HAL_ADCEx_MultiModeConfigChannel+0x15e>
 810426c:	481b      	ldr	r0, [pc, #108]	; (81042dc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 810426e:	f7ff ff37 	bl	81040e0 <LL_ADC_IsEnabled>
 8104272:	4604      	mov	r4, r0
 8104274:	481a      	ldr	r0, [pc, #104]	; (81042e0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8104276:	f7ff ff33 	bl	81040e0 <LL_ADC_IsEnabled>
 810427a:	4603      	mov	r3, r0
 810427c:	4323      	orrs	r3, r4
 810427e:	2b00      	cmp	r3, #0
 8104280:	bf0c      	ite	eq
 8104282:	2301      	moveq	r3, #1
 8104284:	2300      	movne	r3, #0
 8104286:	b2db      	uxtb	r3, r3
 8104288:	e008      	b.n	810429c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 810428a:	4818      	ldr	r0, [pc, #96]	; (81042ec <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 810428c:	f7ff ff28 	bl	81040e0 <LL_ADC_IsEnabled>
 8104290:	4603      	mov	r3, r0
 8104292:	2b00      	cmp	r3, #0
 8104294:	bf0c      	ite	eq
 8104296:	2301      	moveq	r3, #1
 8104298:	2300      	movne	r3, #0
 810429a:	b2db      	uxtb	r3, r3
 810429c:	2b00      	cmp	r3, #0
 810429e:	d012      	beq.n	81042c6 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 81042a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81042a2:	689b      	ldr	r3, [r3, #8]
 81042a4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 81042a8:	f023 030f 	bic.w	r3, r3, #15
 81042ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 81042ae:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81042b0:	e009      	b.n	81042c6 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81042b2:	687b      	ldr	r3, [r7, #4]
 81042b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81042b6:	f043 0220 	orr.w	r2, r3, #32
 81042ba:	687b      	ldr	r3, [r7, #4]
 81042bc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 81042be:	2301      	movs	r3, #1
 81042c0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 81042c4:	e000      	b.n	81042c8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81042c6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 81042c8:	687b      	ldr	r3, [r7, #4]
 81042ca:	2200      	movs	r2, #0
 81042cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 81042d0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 81042d4:	4618      	mov	r0, r3
 81042d6:	377c      	adds	r7, #124	; 0x7c
 81042d8:	46bd      	mov	sp, r7
 81042da:	bd90      	pop	{r4, r7, pc}
 81042dc:	40022000 	.word	0x40022000
 81042e0:	40022100 	.word	0x40022100
 81042e4:	40022300 	.word	0x40022300
 81042e8:	58026300 	.word	0x58026300
 81042ec:	58026000 	.word	0x58026000

081042f0 <__NVIC_SetPriorityGrouping>:
{
 81042f0:	b480      	push	{r7}
 81042f2:	b085      	sub	sp, #20
 81042f4:	af00      	add	r7, sp, #0
 81042f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81042f8:	687b      	ldr	r3, [r7, #4]
 81042fa:	f003 0307 	and.w	r3, r3, #7
 81042fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8104300:	4b0c      	ldr	r3, [pc, #48]	; (8104334 <__NVIC_SetPriorityGrouping+0x44>)
 8104302:	68db      	ldr	r3, [r3, #12]
 8104304:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8104306:	68ba      	ldr	r2, [r7, #8]
 8104308:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 810430c:	4013      	ands	r3, r2
 810430e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8104310:	68fb      	ldr	r3, [r7, #12]
 8104312:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8104314:	68bb      	ldr	r3, [r7, #8]
 8104316:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8104318:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 810431c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104320:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8104322:	4a04      	ldr	r2, [pc, #16]	; (8104334 <__NVIC_SetPriorityGrouping+0x44>)
 8104324:	68bb      	ldr	r3, [r7, #8]
 8104326:	60d3      	str	r3, [r2, #12]
}
 8104328:	bf00      	nop
 810432a:	3714      	adds	r7, #20
 810432c:	46bd      	mov	sp, r7
 810432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104332:	4770      	bx	lr
 8104334:	e000ed00 	.word	0xe000ed00

08104338 <__NVIC_GetPriorityGrouping>:
{
 8104338:	b480      	push	{r7}
 810433a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 810433c:	4b04      	ldr	r3, [pc, #16]	; (8104350 <__NVIC_GetPriorityGrouping+0x18>)
 810433e:	68db      	ldr	r3, [r3, #12]
 8104340:	0a1b      	lsrs	r3, r3, #8
 8104342:	f003 0307 	and.w	r3, r3, #7
}
 8104346:	4618      	mov	r0, r3
 8104348:	46bd      	mov	sp, r7
 810434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810434e:	4770      	bx	lr
 8104350:	e000ed00 	.word	0xe000ed00

08104354 <__NVIC_EnableIRQ>:
{
 8104354:	b480      	push	{r7}
 8104356:	b083      	sub	sp, #12
 8104358:	af00      	add	r7, sp, #0
 810435a:	4603      	mov	r3, r0
 810435c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810435e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8104362:	2b00      	cmp	r3, #0
 8104364:	db0b      	blt.n	810437e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8104366:	88fb      	ldrh	r3, [r7, #6]
 8104368:	f003 021f 	and.w	r2, r3, #31
 810436c:	4907      	ldr	r1, [pc, #28]	; (810438c <__NVIC_EnableIRQ+0x38>)
 810436e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8104372:	095b      	lsrs	r3, r3, #5
 8104374:	2001      	movs	r0, #1
 8104376:	fa00 f202 	lsl.w	r2, r0, r2
 810437a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 810437e:	bf00      	nop
 8104380:	370c      	adds	r7, #12
 8104382:	46bd      	mov	sp, r7
 8104384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104388:	4770      	bx	lr
 810438a:	bf00      	nop
 810438c:	e000e100 	.word	0xe000e100

08104390 <__NVIC_SetPriority>:
{
 8104390:	b480      	push	{r7}
 8104392:	b083      	sub	sp, #12
 8104394:	af00      	add	r7, sp, #0
 8104396:	4603      	mov	r3, r0
 8104398:	6039      	str	r1, [r7, #0]
 810439a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810439c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81043a0:	2b00      	cmp	r3, #0
 81043a2:	db0a      	blt.n	81043ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81043a4:	683b      	ldr	r3, [r7, #0]
 81043a6:	b2da      	uxtb	r2, r3
 81043a8:	490c      	ldr	r1, [pc, #48]	; (81043dc <__NVIC_SetPriority+0x4c>)
 81043aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81043ae:	0112      	lsls	r2, r2, #4
 81043b0:	b2d2      	uxtb	r2, r2
 81043b2:	440b      	add	r3, r1
 81043b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 81043b8:	e00a      	b.n	81043d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81043ba:	683b      	ldr	r3, [r7, #0]
 81043bc:	b2da      	uxtb	r2, r3
 81043be:	4908      	ldr	r1, [pc, #32]	; (81043e0 <__NVIC_SetPriority+0x50>)
 81043c0:	88fb      	ldrh	r3, [r7, #6]
 81043c2:	f003 030f 	and.w	r3, r3, #15
 81043c6:	3b04      	subs	r3, #4
 81043c8:	0112      	lsls	r2, r2, #4
 81043ca:	b2d2      	uxtb	r2, r2
 81043cc:	440b      	add	r3, r1
 81043ce:	761a      	strb	r2, [r3, #24]
}
 81043d0:	bf00      	nop
 81043d2:	370c      	adds	r7, #12
 81043d4:	46bd      	mov	sp, r7
 81043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81043da:	4770      	bx	lr
 81043dc:	e000e100 	.word	0xe000e100
 81043e0:	e000ed00 	.word	0xe000ed00

081043e4 <NVIC_EncodePriority>:
{
 81043e4:	b480      	push	{r7}
 81043e6:	b089      	sub	sp, #36	; 0x24
 81043e8:	af00      	add	r7, sp, #0
 81043ea:	60f8      	str	r0, [r7, #12]
 81043ec:	60b9      	str	r1, [r7, #8]
 81043ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81043f0:	68fb      	ldr	r3, [r7, #12]
 81043f2:	f003 0307 	and.w	r3, r3, #7
 81043f6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81043f8:	69fb      	ldr	r3, [r7, #28]
 81043fa:	f1c3 0307 	rsb	r3, r3, #7
 81043fe:	2b04      	cmp	r3, #4
 8104400:	bf28      	it	cs
 8104402:	2304      	movcs	r3, #4
 8104404:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8104406:	69fb      	ldr	r3, [r7, #28]
 8104408:	3304      	adds	r3, #4
 810440a:	2b06      	cmp	r3, #6
 810440c:	d902      	bls.n	8104414 <NVIC_EncodePriority+0x30>
 810440e:	69fb      	ldr	r3, [r7, #28]
 8104410:	3b03      	subs	r3, #3
 8104412:	e000      	b.n	8104416 <NVIC_EncodePriority+0x32>
 8104414:	2300      	movs	r3, #0
 8104416:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8104418:	f04f 32ff 	mov.w	r2, #4294967295
 810441c:	69bb      	ldr	r3, [r7, #24]
 810441e:	fa02 f303 	lsl.w	r3, r2, r3
 8104422:	43da      	mvns	r2, r3
 8104424:	68bb      	ldr	r3, [r7, #8]
 8104426:	401a      	ands	r2, r3
 8104428:	697b      	ldr	r3, [r7, #20]
 810442a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 810442c:	f04f 31ff 	mov.w	r1, #4294967295
 8104430:	697b      	ldr	r3, [r7, #20]
 8104432:	fa01 f303 	lsl.w	r3, r1, r3
 8104436:	43d9      	mvns	r1, r3
 8104438:	687b      	ldr	r3, [r7, #4]
 810443a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 810443c:	4313      	orrs	r3, r2
}
 810443e:	4618      	mov	r0, r3
 8104440:	3724      	adds	r7, #36	; 0x24
 8104442:	46bd      	mov	sp, r7
 8104444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104448:	4770      	bx	lr
	...

0810444c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 810444c:	b580      	push	{r7, lr}
 810444e:	b082      	sub	sp, #8
 8104450:	af00      	add	r7, sp, #0
 8104452:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8104454:	687b      	ldr	r3, [r7, #4]
 8104456:	3b01      	subs	r3, #1
 8104458:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 810445c:	d301      	bcc.n	8104462 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 810445e:	2301      	movs	r3, #1
 8104460:	e00f      	b.n	8104482 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8104462:	4a0a      	ldr	r2, [pc, #40]	; (810448c <SysTick_Config+0x40>)
 8104464:	687b      	ldr	r3, [r7, #4]
 8104466:	3b01      	subs	r3, #1
 8104468:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 810446a:	210f      	movs	r1, #15
 810446c:	f04f 30ff 	mov.w	r0, #4294967295
 8104470:	f7ff ff8e 	bl	8104390 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8104474:	4b05      	ldr	r3, [pc, #20]	; (810448c <SysTick_Config+0x40>)
 8104476:	2200      	movs	r2, #0
 8104478:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 810447a:	4b04      	ldr	r3, [pc, #16]	; (810448c <SysTick_Config+0x40>)
 810447c:	2207      	movs	r2, #7
 810447e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8104480:	2300      	movs	r3, #0
}
 8104482:	4618      	mov	r0, r3
 8104484:	3708      	adds	r7, #8
 8104486:	46bd      	mov	sp, r7
 8104488:	bd80      	pop	{r7, pc}
 810448a:	bf00      	nop
 810448c:	e000e010 	.word	0xe000e010

08104490 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8104490:	b580      	push	{r7, lr}
 8104492:	b082      	sub	sp, #8
 8104494:	af00      	add	r7, sp, #0
 8104496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8104498:	6878      	ldr	r0, [r7, #4]
 810449a:	f7ff ff29 	bl	81042f0 <__NVIC_SetPriorityGrouping>
}
 810449e:	bf00      	nop
 81044a0:	3708      	adds	r7, #8
 81044a2:	46bd      	mov	sp, r7
 81044a4:	bd80      	pop	{r7, pc}

081044a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81044a6:	b580      	push	{r7, lr}
 81044a8:	b086      	sub	sp, #24
 81044aa:	af00      	add	r7, sp, #0
 81044ac:	4603      	mov	r3, r0
 81044ae:	60b9      	str	r1, [r7, #8]
 81044b0:	607a      	str	r2, [r7, #4]
 81044b2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 81044b4:	f7ff ff40 	bl	8104338 <__NVIC_GetPriorityGrouping>
 81044b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 81044ba:	687a      	ldr	r2, [r7, #4]
 81044bc:	68b9      	ldr	r1, [r7, #8]
 81044be:	6978      	ldr	r0, [r7, #20]
 81044c0:	f7ff ff90 	bl	81043e4 <NVIC_EncodePriority>
 81044c4:	4602      	mov	r2, r0
 81044c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 81044ca:	4611      	mov	r1, r2
 81044cc:	4618      	mov	r0, r3
 81044ce:	f7ff ff5f 	bl	8104390 <__NVIC_SetPriority>
}
 81044d2:	bf00      	nop
 81044d4:	3718      	adds	r7, #24
 81044d6:	46bd      	mov	sp, r7
 81044d8:	bd80      	pop	{r7, pc}

081044da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81044da:	b580      	push	{r7, lr}
 81044dc:	b082      	sub	sp, #8
 81044de:	af00      	add	r7, sp, #0
 81044e0:	4603      	mov	r3, r0
 81044e2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 81044e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81044e8:	4618      	mov	r0, r3
 81044ea:	f7ff ff33 	bl	8104354 <__NVIC_EnableIRQ>
}
 81044ee:	bf00      	nop
 81044f0:	3708      	adds	r7, #8
 81044f2:	46bd      	mov	sp, r7
 81044f4:	bd80      	pop	{r7, pc}

081044f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 81044f6:	b580      	push	{r7, lr}
 81044f8:	b082      	sub	sp, #8
 81044fa:	af00      	add	r7, sp, #0
 81044fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 81044fe:	6878      	ldr	r0, [r7, #4]
 8104500:	f7ff ffa4 	bl	810444c <SysTick_Config>
 8104504:	4603      	mov	r3, r0
}
 8104506:	4618      	mov	r0, r3
 8104508:	3708      	adds	r7, #8
 810450a:	46bd      	mov	sp, r7
 810450c:	bd80      	pop	{r7, pc}
	...

08104510 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8104510:	b480      	push	{r7}
 8104512:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8104514:	4b07      	ldr	r3, [pc, #28]	; (8104534 <HAL_GetCurrentCPUID+0x24>)
 8104516:	681b      	ldr	r3, [r3, #0]
 8104518:	091b      	lsrs	r3, r3, #4
 810451a:	f003 030f 	and.w	r3, r3, #15
 810451e:	2b07      	cmp	r3, #7
 8104520:	d101      	bne.n	8104526 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8104522:	2303      	movs	r3, #3
 8104524:	e000      	b.n	8104528 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8104526:	2301      	movs	r3, #1
  }
}
 8104528:	4618      	mov	r0, r3
 810452a:	46bd      	mov	sp, r7
 810452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104530:	4770      	bx	lr
 8104532:	bf00      	nop
 8104534:	e000ed00 	.word	0xe000ed00

08104538 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8104538:	b480      	push	{r7}
 810453a:	b089      	sub	sp, #36	; 0x24
 810453c:	af00      	add	r7, sp, #0
 810453e:	6078      	str	r0, [r7, #4]
 8104540:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8104542:	2300      	movs	r3, #0
 8104544:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8104546:	4b89      	ldr	r3, [pc, #548]	; (810476c <HAL_GPIO_Init+0x234>)
 8104548:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810454a:	e194      	b.n	8104876 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 810454c:	683b      	ldr	r3, [r7, #0]
 810454e:	681a      	ldr	r2, [r3, #0]
 8104550:	2101      	movs	r1, #1
 8104552:	69fb      	ldr	r3, [r7, #28]
 8104554:	fa01 f303 	lsl.w	r3, r1, r3
 8104558:	4013      	ands	r3, r2
 810455a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 810455c:	693b      	ldr	r3, [r7, #16]
 810455e:	2b00      	cmp	r3, #0
 8104560:	f000 8186 	beq.w	8104870 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8104564:	683b      	ldr	r3, [r7, #0]
 8104566:	685b      	ldr	r3, [r3, #4]
 8104568:	f003 0303 	and.w	r3, r3, #3
 810456c:	2b01      	cmp	r3, #1
 810456e:	d005      	beq.n	810457c <HAL_GPIO_Init+0x44>
 8104570:	683b      	ldr	r3, [r7, #0]
 8104572:	685b      	ldr	r3, [r3, #4]
 8104574:	f003 0303 	and.w	r3, r3, #3
 8104578:	2b02      	cmp	r3, #2
 810457a:	d130      	bne.n	81045de <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 810457c:	687b      	ldr	r3, [r7, #4]
 810457e:	689b      	ldr	r3, [r3, #8]
 8104580:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8104582:	69fb      	ldr	r3, [r7, #28]
 8104584:	005b      	lsls	r3, r3, #1
 8104586:	2203      	movs	r2, #3
 8104588:	fa02 f303 	lsl.w	r3, r2, r3
 810458c:	43db      	mvns	r3, r3
 810458e:	69ba      	ldr	r2, [r7, #24]
 8104590:	4013      	ands	r3, r2
 8104592:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8104594:	683b      	ldr	r3, [r7, #0]
 8104596:	68da      	ldr	r2, [r3, #12]
 8104598:	69fb      	ldr	r3, [r7, #28]
 810459a:	005b      	lsls	r3, r3, #1
 810459c:	fa02 f303 	lsl.w	r3, r2, r3
 81045a0:	69ba      	ldr	r2, [r7, #24]
 81045a2:	4313      	orrs	r3, r2
 81045a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 81045a6:	687b      	ldr	r3, [r7, #4]
 81045a8:	69ba      	ldr	r2, [r7, #24]
 81045aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 81045ac:	687b      	ldr	r3, [r7, #4]
 81045ae:	685b      	ldr	r3, [r3, #4]
 81045b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 81045b2:	2201      	movs	r2, #1
 81045b4:	69fb      	ldr	r3, [r7, #28]
 81045b6:	fa02 f303 	lsl.w	r3, r2, r3
 81045ba:	43db      	mvns	r3, r3
 81045bc:	69ba      	ldr	r2, [r7, #24]
 81045be:	4013      	ands	r3, r2
 81045c0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 81045c2:	683b      	ldr	r3, [r7, #0]
 81045c4:	685b      	ldr	r3, [r3, #4]
 81045c6:	091b      	lsrs	r3, r3, #4
 81045c8:	f003 0201 	and.w	r2, r3, #1
 81045cc:	69fb      	ldr	r3, [r7, #28]
 81045ce:	fa02 f303 	lsl.w	r3, r2, r3
 81045d2:	69ba      	ldr	r2, [r7, #24]
 81045d4:	4313      	orrs	r3, r2
 81045d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 81045d8:	687b      	ldr	r3, [r7, #4]
 81045da:	69ba      	ldr	r2, [r7, #24]
 81045dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 81045de:	683b      	ldr	r3, [r7, #0]
 81045e0:	685b      	ldr	r3, [r3, #4]
 81045e2:	f003 0303 	and.w	r3, r3, #3
 81045e6:	2b03      	cmp	r3, #3
 81045e8:	d017      	beq.n	810461a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 81045ea:	687b      	ldr	r3, [r7, #4]
 81045ec:	68db      	ldr	r3, [r3, #12]
 81045ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 81045f0:	69fb      	ldr	r3, [r7, #28]
 81045f2:	005b      	lsls	r3, r3, #1
 81045f4:	2203      	movs	r2, #3
 81045f6:	fa02 f303 	lsl.w	r3, r2, r3
 81045fa:	43db      	mvns	r3, r3
 81045fc:	69ba      	ldr	r2, [r7, #24]
 81045fe:	4013      	ands	r3, r2
 8104600:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8104602:	683b      	ldr	r3, [r7, #0]
 8104604:	689a      	ldr	r2, [r3, #8]
 8104606:	69fb      	ldr	r3, [r7, #28]
 8104608:	005b      	lsls	r3, r3, #1
 810460a:	fa02 f303 	lsl.w	r3, r2, r3
 810460e:	69ba      	ldr	r2, [r7, #24]
 8104610:	4313      	orrs	r3, r2
 8104612:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8104614:	687b      	ldr	r3, [r7, #4]
 8104616:	69ba      	ldr	r2, [r7, #24]
 8104618:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 810461a:	683b      	ldr	r3, [r7, #0]
 810461c:	685b      	ldr	r3, [r3, #4]
 810461e:	f003 0303 	and.w	r3, r3, #3
 8104622:	2b02      	cmp	r3, #2
 8104624:	d123      	bne.n	810466e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8104626:	69fb      	ldr	r3, [r7, #28]
 8104628:	08da      	lsrs	r2, r3, #3
 810462a:	687b      	ldr	r3, [r7, #4]
 810462c:	3208      	adds	r2, #8
 810462e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8104632:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8104634:	69fb      	ldr	r3, [r7, #28]
 8104636:	f003 0307 	and.w	r3, r3, #7
 810463a:	009b      	lsls	r3, r3, #2
 810463c:	220f      	movs	r2, #15
 810463e:	fa02 f303 	lsl.w	r3, r2, r3
 8104642:	43db      	mvns	r3, r3
 8104644:	69ba      	ldr	r2, [r7, #24]
 8104646:	4013      	ands	r3, r2
 8104648:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 810464a:	683b      	ldr	r3, [r7, #0]
 810464c:	691a      	ldr	r2, [r3, #16]
 810464e:	69fb      	ldr	r3, [r7, #28]
 8104650:	f003 0307 	and.w	r3, r3, #7
 8104654:	009b      	lsls	r3, r3, #2
 8104656:	fa02 f303 	lsl.w	r3, r2, r3
 810465a:	69ba      	ldr	r2, [r7, #24]
 810465c:	4313      	orrs	r3, r2
 810465e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8104660:	69fb      	ldr	r3, [r7, #28]
 8104662:	08da      	lsrs	r2, r3, #3
 8104664:	687b      	ldr	r3, [r7, #4]
 8104666:	3208      	adds	r2, #8
 8104668:	69b9      	ldr	r1, [r7, #24]
 810466a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 810466e:	687b      	ldr	r3, [r7, #4]
 8104670:	681b      	ldr	r3, [r3, #0]
 8104672:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8104674:	69fb      	ldr	r3, [r7, #28]
 8104676:	005b      	lsls	r3, r3, #1
 8104678:	2203      	movs	r2, #3
 810467a:	fa02 f303 	lsl.w	r3, r2, r3
 810467e:	43db      	mvns	r3, r3
 8104680:	69ba      	ldr	r2, [r7, #24]
 8104682:	4013      	ands	r3, r2
 8104684:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8104686:	683b      	ldr	r3, [r7, #0]
 8104688:	685b      	ldr	r3, [r3, #4]
 810468a:	f003 0203 	and.w	r2, r3, #3
 810468e:	69fb      	ldr	r3, [r7, #28]
 8104690:	005b      	lsls	r3, r3, #1
 8104692:	fa02 f303 	lsl.w	r3, r2, r3
 8104696:	69ba      	ldr	r2, [r7, #24]
 8104698:	4313      	orrs	r3, r2
 810469a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 810469c:	687b      	ldr	r3, [r7, #4]
 810469e:	69ba      	ldr	r2, [r7, #24]
 81046a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 81046a2:	683b      	ldr	r3, [r7, #0]
 81046a4:	685b      	ldr	r3, [r3, #4]
 81046a6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 81046aa:	2b00      	cmp	r3, #0
 81046ac:	f000 80e0 	beq.w	8104870 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 81046b0:	4b2f      	ldr	r3, [pc, #188]	; (8104770 <HAL_GPIO_Init+0x238>)
 81046b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81046b6:	4a2e      	ldr	r2, [pc, #184]	; (8104770 <HAL_GPIO_Init+0x238>)
 81046b8:	f043 0302 	orr.w	r3, r3, #2
 81046bc:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81046c0:	4b2b      	ldr	r3, [pc, #172]	; (8104770 <HAL_GPIO_Init+0x238>)
 81046c2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81046c6:	f003 0302 	and.w	r3, r3, #2
 81046ca:	60fb      	str	r3, [r7, #12]
 81046cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 81046ce:	4a29      	ldr	r2, [pc, #164]	; (8104774 <HAL_GPIO_Init+0x23c>)
 81046d0:	69fb      	ldr	r3, [r7, #28]
 81046d2:	089b      	lsrs	r3, r3, #2
 81046d4:	3302      	adds	r3, #2
 81046d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 81046da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 81046dc:	69fb      	ldr	r3, [r7, #28]
 81046de:	f003 0303 	and.w	r3, r3, #3
 81046e2:	009b      	lsls	r3, r3, #2
 81046e4:	220f      	movs	r2, #15
 81046e6:	fa02 f303 	lsl.w	r3, r2, r3
 81046ea:	43db      	mvns	r3, r3
 81046ec:	69ba      	ldr	r2, [r7, #24]
 81046ee:	4013      	ands	r3, r2
 81046f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81046f2:	687b      	ldr	r3, [r7, #4]
 81046f4:	4a20      	ldr	r2, [pc, #128]	; (8104778 <HAL_GPIO_Init+0x240>)
 81046f6:	4293      	cmp	r3, r2
 81046f8:	d052      	beq.n	81047a0 <HAL_GPIO_Init+0x268>
 81046fa:	687b      	ldr	r3, [r7, #4]
 81046fc:	4a1f      	ldr	r2, [pc, #124]	; (810477c <HAL_GPIO_Init+0x244>)
 81046fe:	4293      	cmp	r3, r2
 8104700:	d031      	beq.n	8104766 <HAL_GPIO_Init+0x22e>
 8104702:	687b      	ldr	r3, [r7, #4]
 8104704:	4a1e      	ldr	r2, [pc, #120]	; (8104780 <HAL_GPIO_Init+0x248>)
 8104706:	4293      	cmp	r3, r2
 8104708:	d02b      	beq.n	8104762 <HAL_GPIO_Init+0x22a>
 810470a:	687b      	ldr	r3, [r7, #4]
 810470c:	4a1d      	ldr	r2, [pc, #116]	; (8104784 <HAL_GPIO_Init+0x24c>)
 810470e:	4293      	cmp	r3, r2
 8104710:	d025      	beq.n	810475e <HAL_GPIO_Init+0x226>
 8104712:	687b      	ldr	r3, [r7, #4]
 8104714:	4a1c      	ldr	r2, [pc, #112]	; (8104788 <HAL_GPIO_Init+0x250>)
 8104716:	4293      	cmp	r3, r2
 8104718:	d01f      	beq.n	810475a <HAL_GPIO_Init+0x222>
 810471a:	687b      	ldr	r3, [r7, #4]
 810471c:	4a1b      	ldr	r2, [pc, #108]	; (810478c <HAL_GPIO_Init+0x254>)
 810471e:	4293      	cmp	r3, r2
 8104720:	d019      	beq.n	8104756 <HAL_GPIO_Init+0x21e>
 8104722:	687b      	ldr	r3, [r7, #4]
 8104724:	4a1a      	ldr	r2, [pc, #104]	; (8104790 <HAL_GPIO_Init+0x258>)
 8104726:	4293      	cmp	r3, r2
 8104728:	d013      	beq.n	8104752 <HAL_GPIO_Init+0x21a>
 810472a:	687b      	ldr	r3, [r7, #4]
 810472c:	4a19      	ldr	r2, [pc, #100]	; (8104794 <HAL_GPIO_Init+0x25c>)
 810472e:	4293      	cmp	r3, r2
 8104730:	d00d      	beq.n	810474e <HAL_GPIO_Init+0x216>
 8104732:	687b      	ldr	r3, [r7, #4]
 8104734:	4a18      	ldr	r2, [pc, #96]	; (8104798 <HAL_GPIO_Init+0x260>)
 8104736:	4293      	cmp	r3, r2
 8104738:	d007      	beq.n	810474a <HAL_GPIO_Init+0x212>
 810473a:	687b      	ldr	r3, [r7, #4]
 810473c:	4a17      	ldr	r2, [pc, #92]	; (810479c <HAL_GPIO_Init+0x264>)
 810473e:	4293      	cmp	r3, r2
 8104740:	d101      	bne.n	8104746 <HAL_GPIO_Init+0x20e>
 8104742:	2309      	movs	r3, #9
 8104744:	e02d      	b.n	81047a2 <HAL_GPIO_Init+0x26a>
 8104746:	230a      	movs	r3, #10
 8104748:	e02b      	b.n	81047a2 <HAL_GPIO_Init+0x26a>
 810474a:	2308      	movs	r3, #8
 810474c:	e029      	b.n	81047a2 <HAL_GPIO_Init+0x26a>
 810474e:	2307      	movs	r3, #7
 8104750:	e027      	b.n	81047a2 <HAL_GPIO_Init+0x26a>
 8104752:	2306      	movs	r3, #6
 8104754:	e025      	b.n	81047a2 <HAL_GPIO_Init+0x26a>
 8104756:	2305      	movs	r3, #5
 8104758:	e023      	b.n	81047a2 <HAL_GPIO_Init+0x26a>
 810475a:	2304      	movs	r3, #4
 810475c:	e021      	b.n	81047a2 <HAL_GPIO_Init+0x26a>
 810475e:	2303      	movs	r3, #3
 8104760:	e01f      	b.n	81047a2 <HAL_GPIO_Init+0x26a>
 8104762:	2302      	movs	r3, #2
 8104764:	e01d      	b.n	81047a2 <HAL_GPIO_Init+0x26a>
 8104766:	2301      	movs	r3, #1
 8104768:	e01b      	b.n	81047a2 <HAL_GPIO_Init+0x26a>
 810476a:	bf00      	nop
 810476c:	580000c0 	.word	0x580000c0
 8104770:	58024400 	.word	0x58024400
 8104774:	58000400 	.word	0x58000400
 8104778:	58020000 	.word	0x58020000
 810477c:	58020400 	.word	0x58020400
 8104780:	58020800 	.word	0x58020800
 8104784:	58020c00 	.word	0x58020c00
 8104788:	58021000 	.word	0x58021000
 810478c:	58021400 	.word	0x58021400
 8104790:	58021800 	.word	0x58021800
 8104794:	58021c00 	.word	0x58021c00
 8104798:	58022000 	.word	0x58022000
 810479c:	58022400 	.word	0x58022400
 81047a0:	2300      	movs	r3, #0
 81047a2:	69fa      	ldr	r2, [r7, #28]
 81047a4:	f002 0203 	and.w	r2, r2, #3
 81047a8:	0092      	lsls	r2, r2, #2
 81047aa:	4093      	lsls	r3, r2
 81047ac:	69ba      	ldr	r2, [r7, #24]
 81047ae:	4313      	orrs	r3, r2
 81047b0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 81047b2:	4938      	ldr	r1, [pc, #224]	; (8104894 <HAL_GPIO_Init+0x35c>)
 81047b4:	69fb      	ldr	r3, [r7, #28]
 81047b6:	089b      	lsrs	r3, r3, #2
 81047b8:	3302      	adds	r3, #2
 81047ba:	69ba      	ldr	r2, [r7, #24]
 81047bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81047c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81047c4:	681b      	ldr	r3, [r3, #0]
 81047c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81047c8:	693b      	ldr	r3, [r7, #16]
 81047ca:	43db      	mvns	r3, r3
 81047cc:	69ba      	ldr	r2, [r7, #24]
 81047ce:	4013      	ands	r3, r2
 81047d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 81047d2:	683b      	ldr	r3, [r7, #0]
 81047d4:	685b      	ldr	r3, [r3, #4]
 81047d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 81047da:	2b00      	cmp	r3, #0
 81047dc:	d003      	beq.n	81047e6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 81047de:	69ba      	ldr	r2, [r7, #24]
 81047e0:	693b      	ldr	r3, [r7, #16]
 81047e2:	4313      	orrs	r3, r2
 81047e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 81047e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 81047ea:	69bb      	ldr	r3, [r7, #24]
 81047ec:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 81047ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81047f2:	685b      	ldr	r3, [r3, #4]
 81047f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81047f6:	693b      	ldr	r3, [r7, #16]
 81047f8:	43db      	mvns	r3, r3
 81047fa:	69ba      	ldr	r2, [r7, #24]
 81047fc:	4013      	ands	r3, r2
 81047fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8104800:	683b      	ldr	r3, [r7, #0]
 8104802:	685b      	ldr	r3, [r3, #4]
 8104804:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8104808:	2b00      	cmp	r3, #0
 810480a:	d003      	beq.n	8104814 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 810480c:	69ba      	ldr	r2, [r7, #24]
 810480e:	693b      	ldr	r3, [r7, #16]
 8104810:	4313      	orrs	r3, r2
 8104812:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8104814:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8104818:	69bb      	ldr	r3, [r7, #24]
 810481a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 810481c:	697b      	ldr	r3, [r7, #20]
 810481e:	685b      	ldr	r3, [r3, #4]
 8104820:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104822:	693b      	ldr	r3, [r7, #16]
 8104824:	43db      	mvns	r3, r3
 8104826:	69ba      	ldr	r2, [r7, #24]
 8104828:	4013      	ands	r3, r2
 810482a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 810482c:	683b      	ldr	r3, [r7, #0]
 810482e:	685b      	ldr	r3, [r3, #4]
 8104830:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8104834:	2b00      	cmp	r3, #0
 8104836:	d003      	beq.n	8104840 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8104838:	69ba      	ldr	r2, [r7, #24]
 810483a:	693b      	ldr	r3, [r7, #16]
 810483c:	4313      	orrs	r3, r2
 810483e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8104840:	697b      	ldr	r3, [r7, #20]
 8104842:	69ba      	ldr	r2, [r7, #24]
 8104844:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8104846:	697b      	ldr	r3, [r7, #20]
 8104848:	681b      	ldr	r3, [r3, #0]
 810484a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810484c:	693b      	ldr	r3, [r7, #16]
 810484e:	43db      	mvns	r3, r3
 8104850:	69ba      	ldr	r2, [r7, #24]
 8104852:	4013      	ands	r3, r2
 8104854:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8104856:	683b      	ldr	r3, [r7, #0]
 8104858:	685b      	ldr	r3, [r3, #4]
 810485a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810485e:	2b00      	cmp	r3, #0
 8104860:	d003      	beq.n	810486a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8104862:	69ba      	ldr	r2, [r7, #24]
 8104864:	693b      	ldr	r3, [r7, #16]
 8104866:	4313      	orrs	r3, r2
 8104868:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 810486a:	697b      	ldr	r3, [r7, #20]
 810486c:	69ba      	ldr	r2, [r7, #24]
 810486e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8104870:	69fb      	ldr	r3, [r7, #28]
 8104872:	3301      	adds	r3, #1
 8104874:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8104876:	683b      	ldr	r3, [r7, #0]
 8104878:	681a      	ldr	r2, [r3, #0]
 810487a:	69fb      	ldr	r3, [r7, #28]
 810487c:	fa22 f303 	lsr.w	r3, r2, r3
 8104880:	2b00      	cmp	r3, #0
 8104882:	f47f ae63 	bne.w	810454c <HAL_GPIO_Init+0x14>
  }
}
 8104886:	bf00      	nop
 8104888:	bf00      	nop
 810488a:	3724      	adds	r7, #36	; 0x24
 810488c:	46bd      	mov	sp, r7
 810488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104892:	4770      	bx	lr
 8104894:	58000400 	.word	0x58000400

08104898 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8104898:	b480      	push	{r7}
 810489a:	b085      	sub	sp, #20
 810489c:	af00      	add	r7, sp, #0
 810489e:	6078      	str	r0, [r7, #4]
 81048a0:	460b      	mov	r3, r1
 81048a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 81048a4:	687b      	ldr	r3, [r7, #4]
 81048a6:	691a      	ldr	r2, [r3, #16]
 81048a8:	887b      	ldrh	r3, [r7, #2]
 81048aa:	4013      	ands	r3, r2
 81048ac:	2b00      	cmp	r3, #0
 81048ae:	d002      	beq.n	81048b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 81048b0:	2301      	movs	r3, #1
 81048b2:	73fb      	strb	r3, [r7, #15]
 81048b4:	e001      	b.n	81048ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 81048b6:	2300      	movs	r3, #0
 81048b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 81048ba:	7bfb      	ldrb	r3, [r7, #15]
}
 81048bc:	4618      	mov	r0, r3
 81048be:	3714      	adds	r7, #20
 81048c0:	46bd      	mov	sp, r7
 81048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81048c6:	4770      	bx	lr

081048c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 81048c8:	b480      	push	{r7}
 81048ca:	b083      	sub	sp, #12
 81048cc:	af00      	add	r7, sp, #0
 81048ce:	6078      	str	r0, [r7, #4]
 81048d0:	460b      	mov	r3, r1
 81048d2:	807b      	strh	r3, [r7, #2]
 81048d4:	4613      	mov	r3, r2
 81048d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 81048d8:	787b      	ldrb	r3, [r7, #1]
 81048da:	2b00      	cmp	r3, #0
 81048dc:	d003      	beq.n	81048e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 81048de:	887a      	ldrh	r2, [r7, #2]
 81048e0:	687b      	ldr	r3, [r7, #4]
 81048e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 81048e4:	e003      	b.n	81048ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 81048e6:	887b      	ldrh	r3, [r7, #2]
 81048e8:	041a      	lsls	r2, r3, #16
 81048ea:	687b      	ldr	r3, [r7, #4]
 81048ec:	619a      	str	r2, [r3, #24]
}
 81048ee:	bf00      	nop
 81048f0:	370c      	adds	r7, #12
 81048f2:	46bd      	mov	sp, r7
 81048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81048f8:	4770      	bx	lr
	...

081048fc <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81048fc:	b480      	push	{r7}
 81048fe:	b083      	sub	sp, #12
 8104900:	af00      	add	r7, sp, #0
 8104902:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8104904:	4b05      	ldr	r3, [pc, #20]	; (810491c <HAL_HSEM_ActivateNotification+0x20>)
 8104906:	681a      	ldr	r2, [r3, #0]
 8104908:	4904      	ldr	r1, [pc, #16]	; (810491c <HAL_HSEM_ActivateNotification+0x20>)
 810490a:	687b      	ldr	r3, [r7, #4]
 810490c:	4313      	orrs	r3, r2
 810490e:	600b      	str	r3, [r1, #0]
#endif
}
 8104910:	bf00      	nop
 8104912:	370c      	adds	r7, #12
 8104914:	46bd      	mov	sp, r7
 8104916:	f85d 7b04 	ldr.w	r7, [sp], #4
 810491a:	4770      	bx	lr
 810491c:	58026510 	.word	0x58026510

08104920 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8104920:	b580      	push	{r7, lr}
 8104922:	b082      	sub	sp, #8
 8104924:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8104926:	4b0a      	ldr	r3, [pc, #40]	; (8104950 <HAL_HSEM_IRQHandler+0x30>)
 8104928:	68db      	ldr	r3, [r3, #12]
 810492a:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 810492c:	4b08      	ldr	r3, [pc, #32]	; (8104950 <HAL_HSEM_IRQHandler+0x30>)
 810492e:	681a      	ldr	r2, [r3, #0]
 8104930:	687b      	ldr	r3, [r7, #4]
 8104932:	43db      	mvns	r3, r3
 8104934:	4906      	ldr	r1, [pc, #24]	; (8104950 <HAL_HSEM_IRQHandler+0x30>)
 8104936:	4013      	ands	r3, r2
 8104938:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 810493a:	4a05      	ldr	r2, [pc, #20]	; (8104950 <HAL_HSEM_IRQHandler+0x30>)
 810493c:	687b      	ldr	r3, [r7, #4]
 810493e:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8104940:	6878      	ldr	r0, [r7, #4]
 8104942:	f000 f807 	bl	8104954 <HAL_HSEM_FreeCallback>
}
 8104946:	bf00      	nop
 8104948:	3708      	adds	r7, #8
 810494a:	46bd      	mov	sp, r7
 810494c:	bd80      	pop	{r7, pc}
 810494e:	bf00      	nop
 8104950:	58026510 	.word	0x58026510

08104954 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8104954:	b480      	push	{r7}
 8104956:	b083      	sub	sp, #12
 8104958:	af00      	add	r7, sp, #0
 810495a:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 810495c:	bf00      	nop
 810495e:	370c      	adds	r7, #12
 8104960:	46bd      	mov	sp, r7
 8104962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104966:	4770      	bx	lr

08104968 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8104968:	b580      	push	{r7, lr}
 810496a:	b084      	sub	sp, #16
 810496c:	af00      	add	r7, sp, #0
 810496e:	60f8      	str	r0, [r7, #12]
 8104970:	460b      	mov	r3, r1
 8104972:	607a      	str	r2, [r7, #4]
 8104974:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8104976:	4b37      	ldr	r3, [pc, #220]	; (8104a54 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104978:	681b      	ldr	r3, [r3, #0]
 810497a:	f023 0201 	bic.w	r2, r3, #1
 810497e:	4935      	ldr	r1, [pc, #212]	; (8104a54 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104980:	68fb      	ldr	r3, [r7, #12]
 8104982:	4313      	orrs	r3, r2
 8104984:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8104986:	687b      	ldr	r3, [r7, #4]
 8104988:	2b00      	cmp	r3, #0
 810498a:	d123      	bne.n	81049d4 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 810498c:	f7ff fdc0 	bl	8104510 <HAL_GetCurrentCPUID>
 8104990:	4603      	mov	r3, r0
 8104992:	2b03      	cmp	r3, #3
 8104994:	d158      	bne.n	8104a48 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8104996:	4b2f      	ldr	r3, [pc, #188]	; (8104a54 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104998:	691b      	ldr	r3, [r3, #16]
 810499a:	4a2e      	ldr	r2, [pc, #184]	; (8104a54 <HAL_PWREx_EnterSTOPMode+0xec>)
 810499c:	f023 0301 	bic.w	r3, r3, #1
 81049a0:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81049a2:	4b2d      	ldr	r3, [pc, #180]	; (8104a58 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81049a4:	691b      	ldr	r3, [r3, #16]
 81049a6:	4a2c      	ldr	r2, [pc, #176]	; (8104a58 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81049a8:	f043 0304 	orr.w	r3, r3, #4
 81049ac:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81049ae:	f3bf 8f4f 	dsb	sy
}
 81049b2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81049b4:	f3bf 8f6f 	isb	sy
}
 81049b8:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81049ba:	7afb      	ldrb	r3, [r7, #11]
 81049bc:	2b01      	cmp	r3, #1
 81049be:	d101      	bne.n	81049c4 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81049c0:	bf30      	wfi
 81049c2:	e000      	b.n	81049c6 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81049c4:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81049c6:	4b24      	ldr	r3, [pc, #144]	; (8104a58 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81049c8:	691b      	ldr	r3, [r3, #16]
 81049ca:	4a23      	ldr	r2, [pc, #140]	; (8104a58 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81049cc:	f023 0304 	bic.w	r3, r3, #4
 81049d0:	6113      	str	r3, [r2, #16]
 81049d2:	e03c      	b.n	8104a4e <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 81049d4:	687b      	ldr	r3, [r7, #4]
 81049d6:	2b01      	cmp	r3, #1
 81049d8:	d123      	bne.n	8104a22 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 81049da:	f7ff fd99 	bl	8104510 <HAL_GetCurrentCPUID>
 81049de:	4603      	mov	r3, r0
 81049e0:	2b01      	cmp	r3, #1
 81049e2:	d133      	bne.n	8104a4c <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 81049e4:	4b1b      	ldr	r3, [pc, #108]	; (8104a54 <HAL_PWREx_EnterSTOPMode+0xec>)
 81049e6:	695b      	ldr	r3, [r3, #20]
 81049e8:	4a1a      	ldr	r2, [pc, #104]	; (8104a54 <HAL_PWREx_EnterSTOPMode+0xec>)
 81049ea:	f023 0302 	bic.w	r3, r3, #2
 81049ee:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81049f0:	4b19      	ldr	r3, [pc, #100]	; (8104a58 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81049f2:	691b      	ldr	r3, [r3, #16]
 81049f4:	4a18      	ldr	r2, [pc, #96]	; (8104a58 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81049f6:	f043 0304 	orr.w	r3, r3, #4
 81049fa:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81049fc:	f3bf 8f4f 	dsb	sy
}
 8104a00:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8104a02:	f3bf 8f6f 	isb	sy
}
 8104a06:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8104a08:	7afb      	ldrb	r3, [r7, #11]
 8104a0a:	2b01      	cmp	r3, #1
 8104a0c:	d101      	bne.n	8104a12 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8104a0e:	bf30      	wfi
 8104a10:	e000      	b.n	8104a14 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8104a12:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104a14:	4b10      	ldr	r3, [pc, #64]	; (8104a58 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104a16:	691b      	ldr	r3, [r3, #16]
 8104a18:	4a0f      	ldr	r2, [pc, #60]	; (8104a58 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104a1a:	f023 0304 	bic.w	r3, r3, #4
 8104a1e:	6113      	str	r3, [r2, #16]
 8104a20:	e015      	b.n	8104a4e <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8104a22:	f7ff fd75 	bl	8104510 <HAL_GetCurrentCPUID>
 8104a26:	4603      	mov	r3, r0
 8104a28:	2b03      	cmp	r3, #3
 8104a2a:	d106      	bne.n	8104a3a <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8104a2c:	4b09      	ldr	r3, [pc, #36]	; (8104a54 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104a2e:	691b      	ldr	r3, [r3, #16]
 8104a30:	4a08      	ldr	r2, [pc, #32]	; (8104a54 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104a32:	f023 0304 	bic.w	r3, r3, #4
 8104a36:	6113      	str	r3, [r2, #16]
 8104a38:	e009      	b.n	8104a4e <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8104a3a:	4b06      	ldr	r3, [pc, #24]	; (8104a54 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104a3c:	695b      	ldr	r3, [r3, #20]
 8104a3e:	4a05      	ldr	r2, [pc, #20]	; (8104a54 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104a40:	f023 0304 	bic.w	r3, r3, #4
 8104a44:	6153      	str	r3, [r2, #20]
 8104a46:	e002      	b.n	8104a4e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8104a48:	bf00      	nop
 8104a4a:	e000      	b.n	8104a4e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8104a4c:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8104a4e:	3710      	adds	r7, #16
 8104a50:	46bd      	mov	sp, r7
 8104a52:	bd80      	pop	{r7, pc}
 8104a54:	58024800 	.word	0x58024800
 8104a58:	e000ed00 	.word	0xe000ed00

08104a5c <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8104a5c:	b580      	push	{r7, lr}
 8104a5e:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8104a60:	f7ff fd56 	bl	8104510 <HAL_GetCurrentCPUID>
 8104a64:	4603      	mov	r3, r0
 8104a66:	2b03      	cmp	r3, #3
 8104a68:	d101      	bne.n	8104a6e <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8104a6a:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8104a6c:	e001      	b.n	8104a72 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8104a6e:	bf40      	sev
    __WFE ();
 8104a70:	bf20      	wfe
}
 8104a72:	bf00      	nop
 8104a74:	bd80      	pop	{r7, pc}
	...

08104a78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8104a78:	b480      	push	{r7}
 8104a7a:	b089      	sub	sp, #36	; 0x24
 8104a7c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8104a7e:	4bb3      	ldr	r3, [pc, #716]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a80:	691b      	ldr	r3, [r3, #16]
 8104a82:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8104a86:	2b18      	cmp	r3, #24
 8104a88:	f200 8155 	bhi.w	8104d36 <HAL_RCC_GetSysClockFreq+0x2be>
 8104a8c:	a201      	add	r2, pc, #4	; (adr r2, 8104a94 <HAL_RCC_GetSysClockFreq+0x1c>)
 8104a8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104a92:	bf00      	nop
 8104a94:	08104af9 	.word	0x08104af9
 8104a98:	08104d37 	.word	0x08104d37
 8104a9c:	08104d37 	.word	0x08104d37
 8104aa0:	08104d37 	.word	0x08104d37
 8104aa4:	08104d37 	.word	0x08104d37
 8104aa8:	08104d37 	.word	0x08104d37
 8104aac:	08104d37 	.word	0x08104d37
 8104ab0:	08104d37 	.word	0x08104d37
 8104ab4:	08104b1f 	.word	0x08104b1f
 8104ab8:	08104d37 	.word	0x08104d37
 8104abc:	08104d37 	.word	0x08104d37
 8104ac0:	08104d37 	.word	0x08104d37
 8104ac4:	08104d37 	.word	0x08104d37
 8104ac8:	08104d37 	.word	0x08104d37
 8104acc:	08104d37 	.word	0x08104d37
 8104ad0:	08104d37 	.word	0x08104d37
 8104ad4:	08104b25 	.word	0x08104b25
 8104ad8:	08104d37 	.word	0x08104d37
 8104adc:	08104d37 	.word	0x08104d37
 8104ae0:	08104d37 	.word	0x08104d37
 8104ae4:	08104d37 	.word	0x08104d37
 8104ae8:	08104d37 	.word	0x08104d37
 8104aec:	08104d37 	.word	0x08104d37
 8104af0:	08104d37 	.word	0x08104d37
 8104af4:	08104b2b 	.word	0x08104b2b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104af8:	4b94      	ldr	r3, [pc, #592]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104afa:	681b      	ldr	r3, [r3, #0]
 8104afc:	f003 0320 	and.w	r3, r3, #32
 8104b00:	2b00      	cmp	r3, #0
 8104b02:	d009      	beq.n	8104b18 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8104b04:	4b91      	ldr	r3, [pc, #580]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104b06:	681b      	ldr	r3, [r3, #0]
 8104b08:	08db      	lsrs	r3, r3, #3
 8104b0a:	f003 0303 	and.w	r3, r3, #3
 8104b0e:	4a90      	ldr	r2, [pc, #576]	; (8104d50 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104b10:	fa22 f303 	lsr.w	r3, r2, r3
 8104b14:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8104b16:	e111      	b.n	8104d3c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8104b18:	4b8d      	ldr	r3, [pc, #564]	; (8104d50 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104b1a:	61bb      	str	r3, [r7, #24]
    break;
 8104b1c:	e10e      	b.n	8104d3c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8104b1e:	4b8d      	ldr	r3, [pc, #564]	; (8104d54 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8104b20:	61bb      	str	r3, [r7, #24]
    break;
 8104b22:	e10b      	b.n	8104d3c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8104b24:	4b8c      	ldr	r3, [pc, #560]	; (8104d58 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8104b26:	61bb      	str	r3, [r7, #24]
    break;
 8104b28:	e108      	b.n	8104d3c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104b2a:	4b88      	ldr	r3, [pc, #544]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104b2e:	f003 0303 	and.w	r3, r3, #3
 8104b32:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8104b34:	4b85      	ldr	r3, [pc, #532]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104b38:	091b      	lsrs	r3, r3, #4
 8104b3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8104b3e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8104b40:	4b82      	ldr	r3, [pc, #520]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104b44:	f003 0301 	and.w	r3, r3, #1
 8104b48:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8104b4a:	4b80      	ldr	r3, [pc, #512]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104b4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8104b4e:	08db      	lsrs	r3, r3, #3
 8104b50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104b54:	68fa      	ldr	r2, [r7, #12]
 8104b56:	fb02 f303 	mul.w	r3, r2, r3
 8104b5a:	ee07 3a90 	vmov	s15, r3
 8104b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104b62:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8104b66:	693b      	ldr	r3, [r7, #16]
 8104b68:	2b00      	cmp	r3, #0
 8104b6a:	f000 80e1 	beq.w	8104d30 <HAL_RCC_GetSysClockFreq+0x2b8>
 8104b6e:	697b      	ldr	r3, [r7, #20]
 8104b70:	2b02      	cmp	r3, #2
 8104b72:	f000 8083 	beq.w	8104c7c <HAL_RCC_GetSysClockFreq+0x204>
 8104b76:	697b      	ldr	r3, [r7, #20]
 8104b78:	2b02      	cmp	r3, #2
 8104b7a:	f200 80a1 	bhi.w	8104cc0 <HAL_RCC_GetSysClockFreq+0x248>
 8104b7e:	697b      	ldr	r3, [r7, #20]
 8104b80:	2b00      	cmp	r3, #0
 8104b82:	d003      	beq.n	8104b8c <HAL_RCC_GetSysClockFreq+0x114>
 8104b84:	697b      	ldr	r3, [r7, #20]
 8104b86:	2b01      	cmp	r3, #1
 8104b88:	d056      	beq.n	8104c38 <HAL_RCC_GetSysClockFreq+0x1c0>
 8104b8a:	e099      	b.n	8104cc0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104b8c:	4b6f      	ldr	r3, [pc, #444]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104b8e:	681b      	ldr	r3, [r3, #0]
 8104b90:	f003 0320 	and.w	r3, r3, #32
 8104b94:	2b00      	cmp	r3, #0
 8104b96:	d02d      	beq.n	8104bf4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8104b98:	4b6c      	ldr	r3, [pc, #432]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104b9a:	681b      	ldr	r3, [r3, #0]
 8104b9c:	08db      	lsrs	r3, r3, #3
 8104b9e:	f003 0303 	and.w	r3, r3, #3
 8104ba2:	4a6b      	ldr	r2, [pc, #428]	; (8104d50 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104ba4:	fa22 f303 	lsr.w	r3, r2, r3
 8104ba8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104baa:	687b      	ldr	r3, [r7, #4]
 8104bac:	ee07 3a90 	vmov	s15, r3
 8104bb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104bb4:	693b      	ldr	r3, [r7, #16]
 8104bb6:	ee07 3a90 	vmov	s15, r3
 8104bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104bbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104bc2:	4b62      	ldr	r3, [pc, #392]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104bc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104bca:	ee07 3a90 	vmov	s15, r3
 8104bce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104bd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8104bd6:	eddf 5a61 	vldr	s11, [pc, #388]	; 8104d5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8104bda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104bde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104be2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104be6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104bea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104bee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8104bf2:	e087      	b.n	8104d04 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104bf4:	693b      	ldr	r3, [r7, #16]
 8104bf6:	ee07 3a90 	vmov	s15, r3
 8104bfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104bfe:	eddf 6a58 	vldr	s13, [pc, #352]	; 8104d60 <HAL_RCC_GetSysClockFreq+0x2e8>
 8104c02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104c06:	4b51      	ldr	r3, [pc, #324]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104c0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104c0e:	ee07 3a90 	vmov	s15, r3
 8104c12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104c16:	ed97 6a02 	vldr	s12, [r7, #8]
 8104c1a:	eddf 5a50 	vldr	s11, [pc, #320]	; 8104d5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8104c1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104c22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104c26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104c2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104c2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104c32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104c36:	e065      	b.n	8104d04 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104c38:	693b      	ldr	r3, [r7, #16]
 8104c3a:	ee07 3a90 	vmov	s15, r3
 8104c3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104c42:	eddf 6a48 	vldr	s13, [pc, #288]	; 8104d64 <HAL_RCC_GetSysClockFreq+0x2ec>
 8104c46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104c4a:	4b40      	ldr	r3, [pc, #256]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104c4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104c52:	ee07 3a90 	vmov	s15, r3
 8104c56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104c5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8104c5e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8104d5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8104c62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104c66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104c6a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104c6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104c76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104c7a:	e043      	b.n	8104d04 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104c7c:	693b      	ldr	r3, [r7, #16]
 8104c7e:	ee07 3a90 	vmov	s15, r3
 8104c82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104c86:	eddf 6a38 	vldr	s13, [pc, #224]	; 8104d68 <HAL_RCC_GetSysClockFreq+0x2f0>
 8104c8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104c8e:	4b2f      	ldr	r3, [pc, #188]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104c92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104c96:	ee07 3a90 	vmov	s15, r3
 8104c9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104c9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8104ca2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8104d5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8104ca6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104caa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104cae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104cb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104cb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104cba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104cbe:	e021      	b.n	8104d04 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104cc0:	693b      	ldr	r3, [r7, #16]
 8104cc2:	ee07 3a90 	vmov	s15, r3
 8104cc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104cca:	eddf 6a26 	vldr	s13, [pc, #152]	; 8104d64 <HAL_RCC_GetSysClockFreq+0x2ec>
 8104cce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104cd2:	4b1e      	ldr	r3, [pc, #120]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104cd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104cda:	ee07 3a90 	vmov	s15, r3
 8104cde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104ce2:	ed97 6a02 	vldr	s12, [r7, #8]
 8104ce6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8104d5c <HAL_RCC_GetSysClockFreq+0x2e4>
 8104cea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104cee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104cf2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104cf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104cfe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104d02:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8104d04:	4b11      	ldr	r3, [pc, #68]	; (8104d4c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104d08:	0a5b      	lsrs	r3, r3, #9
 8104d0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8104d0e:	3301      	adds	r3, #1
 8104d10:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8104d12:	683b      	ldr	r3, [r7, #0]
 8104d14:	ee07 3a90 	vmov	s15, r3
 8104d18:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8104d1c:	edd7 6a07 	vldr	s13, [r7, #28]
 8104d20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104d24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104d28:	ee17 3a90 	vmov	r3, s15
 8104d2c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8104d2e:	e005      	b.n	8104d3c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8104d30:	2300      	movs	r3, #0
 8104d32:	61bb      	str	r3, [r7, #24]
    break;
 8104d34:	e002      	b.n	8104d3c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8104d36:	4b07      	ldr	r3, [pc, #28]	; (8104d54 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8104d38:	61bb      	str	r3, [r7, #24]
    break;
 8104d3a:	bf00      	nop
  }

  return sysclockfreq;
 8104d3c:	69bb      	ldr	r3, [r7, #24]
}
 8104d3e:	4618      	mov	r0, r3
 8104d40:	3724      	adds	r7, #36	; 0x24
 8104d42:	46bd      	mov	sp, r7
 8104d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104d48:	4770      	bx	lr
 8104d4a:	bf00      	nop
 8104d4c:	58024400 	.word	0x58024400
 8104d50:	03d09000 	.word	0x03d09000
 8104d54:	003d0900 	.word	0x003d0900
 8104d58:	007a1200 	.word	0x007a1200
 8104d5c:	46000000 	.word	0x46000000
 8104d60:	4c742400 	.word	0x4c742400
 8104d64:	4a742400 	.word	0x4a742400
 8104d68:	4af42400 	.word	0x4af42400

08104d6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8104d6c:	b580      	push	{r7, lr}
 8104d6e:	b082      	sub	sp, #8
 8104d70:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8104d72:	f7ff fe81 	bl	8104a78 <HAL_RCC_GetSysClockFreq>
 8104d76:	4602      	mov	r2, r0
 8104d78:	4b11      	ldr	r3, [pc, #68]	; (8104dc0 <HAL_RCC_GetHCLKFreq+0x54>)
 8104d7a:	699b      	ldr	r3, [r3, #24]
 8104d7c:	0a1b      	lsrs	r3, r3, #8
 8104d7e:	f003 030f 	and.w	r3, r3, #15
 8104d82:	4910      	ldr	r1, [pc, #64]	; (8104dc4 <HAL_RCC_GetHCLKFreq+0x58>)
 8104d84:	5ccb      	ldrb	r3, [r1, r3]
 8104d86:	f003 031f 	and.w	r3, r3, #31
 8104d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8104d8e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8104d90:	4b0b      	ldr	r3, [pc, #44]	; (8104dc0 <HAL_RCC_GetHCLKFreq+0x54>)
 8104d92:	699b      	ldr	r3, [r3, #24]
 8104d94:	f003 030f 	and.w	r3, r3, #15
 8104d98:	4a0a      	ldr	r2, [pc, #40]	; (8104dc4 <HAL_RCC_GetHCLKFreq+0x58>)
 8104d9a:	5cd3      	ldrb	r3, [r2, r3]
 8104d9c:	f003 031f 	and.w	r3, r3, #31
 8104da0:	687a      	ldr	r2, [r7, #4]
 8104da2:	fa22 f303 	lsr.w	r3, r2, r3
 8104da6:	4a08      	ldr	r2, [pc, #32]	; (8104dc8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104da8:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8104daa:	4b07      	ldr	r3, [pc, #28]	; (8104dc8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104dac:	681b      	ldr	r3, [r3, #0]
 8104dae:	4a07      	ldr	r2, [pc, #28]	; (8104dcc <HAL_RCC_GetHCLKFreq+0x60>)
 8104db0:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8104db2:	4b05      	ldr	r3, [pc, #20]	; (8104dc8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104db4:	681b      	ldr	r3, [r3, #0]
}
 8104db6:	4618      	mov	r0, r3
 8104db8:	3708      	adds	r7, #8
 8104dba:	46bd      	mov	sp, r7
 8104dbc:	bd80      	pop	{r7, pc}
 8104dbe:	bf00      	nop
 8104dc0:	58024400 	.word	0x58024400
 8104dc4:	08109d80 	.word	0x08109d80
 8104dc8:	10000004 	.word	0x10000004
 8104dcc:	10000000 	.word	0x10000000

08104dd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8104dd0:	b580      	push	{r7, lr}
 8104dd2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8104dd4:	f7ff ffca 	bl	8104d6c <HAL_RCC_GetHCLKFreq>
 8104dd8:	4602      	mov	r2, r0
 8104dda:	4b06      	ldr	r3, [pc, #24]	; (8104df4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8104ddc:	69db      	ldr	r3, [r3, #28]
 8104dde:	091b      	lsrs	r3, r3, #4
 8104de0:	f003 0307 	and.w	r3, r3, #7
 8104de4:	4904      	ldr	r1, [pc, #16]	; (8104df8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8104de6:	5ccb      	ldrb	r3, [r1, r3]
 8104de8:	f003 031f 	and.w	r3, r3, #31
 8104dec:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8104df0:	4618      	mov	r0, r3
 8104df2:	bd80      	pop	{r7, pc}
 8104df4:	58024400 	.word	0x58024400
 8104df8:	08109d80 	.word	0x08109d80

08104dfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8104dfc:	b580      	push	{r7, lr}
 8104dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8104e00:	f7ff ffb4 	bl	8104d6c <HAL_RCC_GetHCLKFreq>
 8104e04:	4602      	mov	r2, r0
 8104e06:	4b06      	ldr	r3, [pc, #24]	; (8104e20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8104e08:	69db      	ldr	r3, [r3, #28]
 8104e0a:	0a1b      	lsrs	r3, r3, #8
 8104e0c:	f003 0307 	and.w	r3, r3, #7
 8104e10:	4904      	ldr	r1, [pc, #16]	; (8104e24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8104e12:	5ccb      	ldrb	r3, [r1, r3]
 8104e14:	f003 031f 	and.w	r3, r3, #31
 8104e18:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8104e1c:	4618      	mov	r0, r3
 8104e1e:	bd80      	pop	{r7, pc}
 8104e20:	58024400 	.word	0x58024400
 8104e24:	08109d80 	.word	0x08109d80

08104e28 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8104e28:	b580      	push	{r7, lr}
 8104e2a:	b086      	sub	sp, #24
 8104e2c:	af00      	add	r7, sp, #0
 8104e2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8104e30:	2300      	movs	r3, #0
 8104e32:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8104e34:	2300      	movs	r3, #0
 8104e36:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8104e38:	687b      	ldr	r3, [r7, #4]
 8104e3a:	681b      	ldr	r3, [r3, #0]
 8104e3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104e40:	2b00      	cmp	r3, #0
 8104e42:	d03f      	beq.n	8104ec4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8104e44:	687b      	ldr	r3, [r7, #4]
 8104e46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104e48:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104e4c:	d02a      	beq.n	8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8104e4e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104e52:	d824      	bhi.n	8104e9e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8104e54:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104e58:	d018      	beq.n	8104e8c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8104e5a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104e5e:	d81e      	bhi.n	8104e9e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8104e60:	2b00      	cmp	r3, #0
 8104e62:	d003      	beq.n	8104e6c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8104e64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8104e68:	d007      	beq.n	8104e7a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8104e6a:	e018      	b.n	8104e9e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104e6c:	4ba3      	ldr	r3, [pc, #652]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104e70:	4aa2      	ldr	r2, [pc, #648]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104e72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104e76:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8104e78:	e015      	b.n	8104ea6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8104e7a:	687b      	ldr	r3, [r7, #4]
 8104e7c:	3304      	adds	r3, #4
 8104e7e:	2102      	movs	r1, #2
 8104e80:	4618      	mov	r0, r3
 8104e82:	f001 fff9 	bl	8106e78 <RCCEx_PLL2_Config>
 8104e86:	4603      	mov	r3, r0
 8104e88:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8104e8a:	e00c      	b.n	8104ea6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104e8c:	687b      	ldr	r3, [r7, #4]
 8104e8e:	3324      	adds	r3, #36	; 0x24
 8104e90:	2102      	movs	r1, #2
 8104e92:	4618      	mov	r0, r3
 8104e94:	f002 f8a2 	bl	8106fdc <RCCEx_PLL3_Config>
 8104e98:	4603      	mov	r3, r0
 8104e9a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8104e9c:	e003      	b.n	8104ea6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104e9e:	2301      	movs	r3, #1
 8104ea0:	75fb      	strb	r3, [r7, #23]
      break;
 8104ea2:	e000      	b.n	8104ea6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8104ea4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104ea6:	7dfb      	ldrb	r3, [r7, #23]
 8104ea8:	2b00      	cmp	r3, #0
 8104eaa:	d109      	bne.n	8104ec0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8104eac:	4b93      	ldr	r3, [pc, #588]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104eae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104eb0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8104eb4:	687b      	ldr	r3, [r7, #4]
 8104eb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104eb8:	4990      	ldr	r1, [pc, #576]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104eba:	4313      	orrs	r3, r2
 8104ebc:	650b      	str	r3, [r1, #80]	; 0x50
 8104ebe:	e001      	b.n	8104ec4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104ec0:	7dfb      	ldrb	r3, [r7, #23]
 8104ec2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8104ec4:	687b      	ldr	r3, [r7, #4]
 8104ec6:	681b      	ldr	r3, [r3, #0]
 8104ec8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104ecc:	2b00      	cmp	r3, #0
 8104ece:	d03d      	beq.n	8104f4c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8104ed0:	687b      	ldr	r3, [r7, #4]
 8104ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104ed4:	2b04      	cmp	r3, #4
 8104ed6:	d826      	bhi.n	8104f26 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8104ed8:	a201      	add	r2, pc, #4	; (adr r2, 8104ee0 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8104eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104ede:	bf00      	nop
 8104ee0:	08104ef5 	.word	0x08104ef5
 8104ee4:	08104f03 	.word	0x08104f03
 8104ee8:	08104f15 	.word	0x08104f15
 8104eec:	08104f2d 	.word	0x08104f2d
 8104ef0:	08104f2d 	.word	0x08104f2d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104ef4:	4b81      	ldr	r3, [pc, #516]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104ef8:	4a80      	ldr	r2, [pc, #512]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104efa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104efe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104f00:	e015      	b.n	8104f2e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104f02:	687b      	ldr	r3, [r7, #4]
 8104f04:	3304      	adds	r3, #4
 8104f06:	2100      	movs	r1, #0
 8104f08:	4618      	mov	r0, r3
 8104f0a:	f001 ffb5 	bl	8106e78 <RCCEx_PLL2_Config>
 8104f0e:	4603      	mov	r3, r0
 8104f10:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104f12:	e00c      	b.n	8104f2e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104f14:	687b      	ldr	r3, [r7, #4]
 8104f16:	3324      	adds	r3, #36	; 0x24
 8104f18:	2100      	movs	r1, #0
 8104f1a:	4618      	mov	r0, r3
 8104f1c:	f002 f85e 	bl	8106fdc <RCCEx_PLL3_Config>
 8104f20:	4603      	mov	r3, r0
 8104f22:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104f24:	e003      	b.n	8104f2e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104f26:	2301      	movs	r3, #1
 8104f28:	75fb      	strb	r3, [r7, #23]
      break;
 8104f2a:	e000      	b.n	8104f2e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8104f2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104f2e:	7dfb      	ldrb	r3, [r7, #23]
 8104f30:	2b00      	cmp	r3, #0
 8104f32:	d109      	bne.n	8104f48 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8104f34:	4b71      	ldr	r3, [pc, #452]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104f36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104f38:	f023 0207 	bic.w	r2, r3, #7
 8104f3c:	687b      	ldr	r3, [r7, #4]
 8104f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104f40:	496e      	ldr	r1, [pc, #440]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104f42:	4313      	orrs	r3, r2
 8104f44:	650b      	str	r3, [r1, #80]	; 0x50
 8104f46:	e001      	b.n	8104f4c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104f48:	7dfb      	ldrb	r3, [r7, #23]
 8104f4a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8104f4c:	687b      	ldr	r3, [r7, #4]
 8104f4e:	681b      	ldr	r3, [r3, #0]
 8104f50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8104f54:	2b00      	cmp	r3, #0
 8104f56:	d042      	beq.n	8104fde <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8104f58:	687b      	ldr	r3, [r7, #4]
 8104f5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104f5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104f60:	d02b      	beq.n	8104fba <HAL_RCCEx_PeriphCLKConfig+0x192>
 8104f62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104f66:	d825      	bhi.n	8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104f68:	2bc0      	cmp	r3, #192	; 0xc0
 8104f6a:	d028      	beq.n	8104fbe <HAL_RCCEx_PeriphCLKConfig+0x196>
 8104f6c:	2bc0      	cmp	r3, #192	; 0xc0
 8104f6e:	d821      	bhi.n	8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104f70:	2b80      	cmp	r3, #128	; 0x80
 8104f72:	d016      	beq.n	8104fa2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8104f74:	2b80      	cmp	r3, #128	; 0x80
 8104f76:	d81d      	bhi.n	8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104f78:	2b00      	cmp	r3, #0
 8104f7a:	d002      	beq.n	8104f82 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8104f7c:	2b40      	cmp	r3, #64	; 0x40
 8104f7e:	d007      	beq.n	8104f90 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8104f80:	e018      	b.n	8104fb4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104f82:	4b5e      	ldr	r3, [pc, #376]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104f86:	4a5d      	ldr	r2, [pc, #372]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104f88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104f8c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104f8e:	e017      	b.n	8104fc0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104f90:	687b      	ldr	r3, [r7, #4]
 8104f92:	3304      	adds	r3, #4
 8104f94:	2100      	movs	r1, #0
 8104f96:	4618      	mov	r0, r3
 8104f98:	f001 ff6e 	bl	8106e78 <RCCEx_PLL2_Config>
 8104f9c:	4603      	mov	r3, r0
 8104f9e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104fa0:	e00e      	b.n	8104fc0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104fa2:	687b      	ldr	r3, [r7, #4]
 8104fa4:	3324      	adds	r3, #36	; 0x24
 8104fa6:	2100      	movs	r1, #0
 8104fa8:	4618      	mov	r0, r3
 8104faa:	f002 f817 	bl	8106fdc <RCCEx_PLL3_Config>
 8104fae:	4603      	mov	r3, r0
 8104fb0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104fb2:	e005      	b.n	8104fc0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104fb4:	2301      	movs	r3, #1
 8104fb6:	75fb      	strb	r3, [r7, #23]
      break;
 8104fb8:	e002      	b.n	8104fc0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8104fba:	bf00      	nop
 8104fbc:	e000      	b.n	8104fc0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8104fbe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104fc0:	7dfb      	ldrb	r3, [r7, #23]
 8104fc2:	2b00      	cmp	r3, #0
 8104fc4:	d109      	bne.n	8104fda <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8104fc6:	4b4d      	ldr	r3, [pc, #308]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104fc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104fca:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8104fce:	687b      	ldr	r3, [r7, #4]
 8104fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104fd2:	494a      	ldr	r1, [pc, #296]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104fd4:	4313      	orrs	r3, r2
 8104fd6:	650b      	str	r3, [r1, #80]	; 0x50
 8104fd8:	e001      	b.n	8104fde <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104fda:	7dfb      	ldrb	r3, [r7, #23]
 8104fdc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8104fde:	687b      	ldr	r3, [r7, #4]
 8104fe0:	681b      	ldr	r3, [r3, #0]
 8104fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8104fe6:	2b00      	cmp	r3, #0
 8104fe8:	d049      	beq.n	810507e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8104fea:	687b      	ldr	r3, [r7, #4]
 8104fec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8104ff0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8104ff4:	d030      	beq.n	8105058 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8104ff6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8104ffa:	d82a      	bhi.n	8105052 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8104ffc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8105000:	d02c      	beq.n	810505c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8105002:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8105006:	d824      	bhi.n	8105052 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8105008:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 810500c:	d018      	beq.n	8105040 <HAL_RCCEx_PeriphCLKConfig+0x218>
 810500e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105012:	d81e      	bhi.n	8105052 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8105014:	2b00      	cmp	r3, #0
 8105016:	d003      	beq.n	8105020 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8105018:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810501c:	d007      	beq.n	810502e <HAL_RCCEx_PeriphCLKConfig+0x206>
 810501e:	e018      	b.n	8105052 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105020:	4b36      	ldr	r3, [pc, #216]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8105022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105024:	4a35      	ldr	r2, [pc, #212]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8105026:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810502a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 810502c:	e017      	b.n	810505e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810502e:	687b      	ldr	r3, [r7, #4]
 8105030:	3304      	adds	r3, #4
 8105032:	2100      	movs	r1, #0
 8105034:	4618      	mov	r0, r3
 8105036:	f001 ff1f 	bl	8106e78 <RCCEx_PLL2_Config>
 810503a:	4603      	mov	r3, r0
 810503c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 810503e:	e00e      	b.n	810505e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8105040:	687b      	ldr	r3, [r7, #4]
 8105042:	3324      	adds	r3, #36	; 0x24
 8105044:	2100      	movs	r1, #0
 8105046:	4618      	mov	r0, r3
 8105048:	f001 ffc8 	bl	8106fdc <RCCEx_PLL3_Config>
 810504c:	4603      	mov	r3, r0
 810504e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8105050:	e005      	b.n	810505e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8105052:	2301      	movs	r3, #1
 8105054:	75fb      	strb	r3, [r7, #23]
      break;
 8105056:	e002      	b.n	810505e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8105058:	bf00      	nop
 810505a:	e000      	b.n	810505e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 810505c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810505e:	7dfb      	ldrb	r3, [r7, #23]
 8105060:	2b00      	cmp	r3, #0
 8105062:	d10a      	bne.n	810507a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8105064:	4b25      	ldr	r3, [pc, #148]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8105066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105068:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 810506c:	687b      	ldr	r3, [r7, #4]
 810506e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8105072:	4922      	ldr	r1, [pc, #136]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8105074:	4313      	orrs	r3, r2
 8105076:	658b      	str	r3, [r1, #88]	; 0x58
 8105078:	e001      	b.n	810507e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810507a:	7dfb      	ldrb	r3, [r7, #23]
 810507c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 810507e:	687b      	ldr	r3, [r7, #4]
 8105080:	681b      	ldr	r3, [r3, #0]
 8105082:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8105086:	2b00      	cmp	r3, #0
 8105088:	d04b      	beq.n	8105122 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 810508a:	687b      	ldr	r3, [r7, #4]
 810508c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8105090:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8105094:	d030      	beq.n	81050f8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8105096:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810509a:	d82a      	bhi.n	81050f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 810509c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81050a0:	d02e      	beq.n	8105100 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 81050a2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81050a6:	d824      	bhi.n	81050f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81050a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81050ac:	d018      	beq.n	81050e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 81050ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81050b2:	d81e      	bhi.n	81050f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81050b4:	2b00      	cmp	r3, #0
 81050b6:	d003      	beq.n	81050c0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 81050b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81050bc:	d007      	beq.n	81050ce <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 81050be:	e018      	b.n	81050f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81050c0:	4b0e      	ldr	r3, [pc, #56]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81050c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81050c4:	4a0d      	ldr	r2, [pc, #52]	; (81050fc <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81050c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81050ca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81050cc:	e019      	b.n	8105102 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81050ce:	687b      	ldr	r3, [r7, #4]
 81050d0:	3304      	adds	r3, #4
 81050d2:	2100      	movs	r1, #0
 81050d4:	4618      	mov	r0, r3
 81050d6:	f001 fecf 	bl	8106e78 <RCCEx_PLL2_Config>
 81050da:	4603      	mov	r3, r0
 81050dc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 81050de:	e010      	b.n	8105102 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81050e0:	687b      	ldr	r3, [r7, #4]
 81050e2:	3324      	adds	r3, #36	; 0x24
 81050e4:	2100      	movs	r1, #0
 81050e6:	4618      	mov	r0, r3
 81050e8:	f001 ff78 	bl	8106fdc <RCCEx_PLL3_Config>
 81050ec:	4603      	mov	r3, r0
 81050ee:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81050f0:	e007      	b.n	8105102 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 81050f2:	2301      	movs	r3, #1
 81050f4:	75fb      	strb	r3, [r7, #23]
      break;
 81050f6:	e004      	b.n	8105102 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 81050f8:	bf00      	nop
 81050fa:	e002      	b.n	8105102 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 81050fc:	58024400 	.word	0x58024400
      break;
 8105100:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105102:	7dfb      	ldrb	r3, [r7, #23]
 8105104:	2b00      	cmp	r3, #0
 8105106:	d10a      	bne.n	810511e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8105108:	4b99      	ldr	r3, [pc, #612]	; (8105370 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810510a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810510c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8105110:	687b      	ldr	r3, [r7, #4]
 8105112:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8105116:	4996      	ldr	r1, [pc, #600]	; (8105370 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8105118:	4313      	orrs	r3, r2
 810511a:	658b      	str	r3, [r1, #88]	; 0x58
 810511c:	e001      	b.n	8105122 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810511e:	7dfb      	ldrb	r3, [r7, #23]
 8105120:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8105122:	687b      	ldr	r3, [r7, #4]
 8105124:	681b      	ldr	r3, [r3, #0]
 8105126:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810512a:	2b00      	cmp	r3, #0
 810512c:	d032      	beq.n	8105194 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 810512e:	687b      	ldr	r3, [r7, #4]
 8105130:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8105132:	2b30      	cmp	r3, #48	; 0x30
 8105134:	d01c      	beq.n	8105170 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8105136:	2b30      	cmp	r3, #48	; 0x30
 8105138:	d817      	bhi.n	810516a <HAL_RCCEx_PeriphCLKConfig+0x342>
 810513a:	2b20      	cmp	r3, #32
 810513c:	d00c      	beq.n	8105158 <HAL_RCCEx_PeriphCLKConfig+0x330>
 810513e:	2b20      	cmp	r3, #32
 8105140:	d813      	bhi.n	810516a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8105142:	2b00      	cmp	r3, #0
 8105144:	d016      	beq.n	8105174 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8105146:	2b10      	cmp	r3, #16
 8105148:	d10f      	bne.n	810516a <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810514a:	4b89      	ldr	r3, [pc, #548]	; (8105370 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810514c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810514e:	4a88      	ldr	r2, [pc, #544]	; (8105370 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8105150:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105154:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8105156:	e00e      	b.n	8105176 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8105158:	687b      	ldr	r3, [r7, #4]
 810515a:	3304      	adds	r3, #4
 810515c:	2102      	movs	r1, #2
 810515e:	4618      	mov	r0, r3
 8105160:	f001 fe8a 	bl	8106e78 <RCCEx_PLL2_Config>
 8105164:	4603      	mov	r3, r0
 8105166:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8105168:	e005      	b.n	8105176 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 810516a:	2301      	movs	r3, #1
 810516c:	75fb      	strb	r3, [r7, #23]
      break;
 810516e:	e002      	b.n	8105176 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8105170:	bf00      	nop
 8105172:	e000      	b.n	8105176 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8105174:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105176:	7dfb      	ldrb	r3, [r7, #23]
 8105178:	2b00      	cmp	r3, #0
 810517a:	d109      	bne.n	8105190 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 810517c:	4b7c      	ldr	r3, [pc, #496]	; (8105370 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810517e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105180:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8105184:	687b      	ldr	r3, [r7, #4]
 8105186:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8105188:	4979      	ldr	r1, [pc, #484]	; (8105370 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810518a:	4313      	orrs	r3, r2
 810518c:	64cb      	str	r3, [r1, #76]	; 0x4c
 810518e:	e001      	b.n	8105194 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105190:	7dfb      	ldrb	r3, [r7, #23]
 8105192:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8105194:	687b      	ldr	r3, [r7, #4]
 8105196:	681b      	ldr	r3, [r3, #0]
 8105198:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 810519c:	2b00      	cmp	r3, #0
 810519e:	d047      	beq.n	8105230 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 81051a0:	687b      	ldr	r3, [r7, #4]
 81051a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81051a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81051a8:	d030      	beq.n	810520c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 81051aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81051ae:	d82a      	bhi.n	8105206 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 81051b0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81051b4:	d02c      	beq.n	8105210 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 81051b6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81051ba:	d824      	bhi.n	8105206 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 81051bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81051c0:	d018      	beq.n	81051f4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 81051c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81051c6:	d81e      	bhi.n	8105206 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 81051c8:	2b00      	cmp	r3, #0
 81051ca:	d003      	beq.n	81051d4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 81051cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81051d0:	d007      	beq.n	81051e2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 81051d2:	e018      	b.n	8105206 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81051d4:	4b66      	ldr	r3, [pc, #408]	; (8105370 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81051d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81051d8:	4a65      	ldr	r2, [pc, #404]	; (8105370 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81051da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81051de:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81051e0:	e017      	b.n	8105212 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81051e2:	687b      	ldr	r3, [r7, #4]
 81051e4:	3304      	adds	r3, #4
 81051e6:	2100      	movs	r1, #0
 81051e8:	4618      	mov	r0, r3
 81051ea:	f001 fe45 	bl	8106e78 <RCCEx_PLL2_Config>
 81051ee:	4603      	mov	r3, r0
 81051f0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81051f2:	e00e      	b.n	8105212 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81051f4:	687b      	ldr	r3, [r7, #4]
 81051f6:	3324      	adds	r3, #36	; 0x24
 81051f8:	2100      	movs	r1, #0
 81051fa:	4618      	mov	r0, r3
 81051fc:	f001 feee 	bl	8106fdc <RCCEx_PLL3_Config>
 8105200:	4603      	mov	r3, r0
 8105202:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8105204:	e005      	b.n	8105212 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105206:	2301      	movs	r3, #1
 8105208:	75fb      	strb	r3, [r7, #23]
      break;
 810520a:	e002      	b.n	8105212 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 810520c:	bf00      	nop
 810520e:	e000      	b.n	8105212 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8105210:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105212:	7dfb      	ldrb	r3, [r7, #23]
 8105214:	2b00      	cmp	r3, #0
 8105216:	d109      	bne.n	810522c <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8105218:	4b55      	ldr	r3, [pc, #340]	; (8105370 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810521a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810521c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8105220:	687b      	ldr	r3, [r7, #4]
 8105222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105224:	4952      	ldr	r1, [pc, #328]	; (8105370 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8105226:	4313      	orrs	r3, r2
 8105228:	650b      	str	r3, [r1, #80]	; 0x50
 810522a:	e001      	b.n	8105230 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810522c:	7dfb      	ldrb	r3, [r7, #23]
 810522e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8105230:	687b      	ldr	r3, [r7, #4]
 8105232:	681b      	ldr	r3, [r3, #0]
 8105234:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8105238:	2b00      	cmp	r3, #0
 810523a:	d049      	beq.n	81052d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 810523c:	687b      	ldr	r3, [r7, #4]
 810523e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8105240:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8105244:	d02e      	beq.n	81052a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8105246:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810524a:	d828      	bhi.n	810529e <HAL_RCCEx_PeriphCLKConfig+0x476>
 810524c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8105250:	d02a      	beq.n	81052a8 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8105252:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8105256:	d822      	bhi.n	810529e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8105258:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 810525c:	d026      	beq.n	81052ac <HAL_RCCEx_PeriphCLKConfig+0x484>
 810525e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8105262:	d81c      	bhi.n	810529e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8105264:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105268:	d010      	beq.n	810528c <HAL_RCCEx_PeriphCLKConfig+0x464>
 810526a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810526e:	d816      	bhi.n	810529e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8105270:	2b00      	cmp	r3, #0
 8105272:	d01d      	beq.n	81052b0 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8105274:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105278:	d111      	bne.n	810529e <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810527a:	687b      	ldr	r3, [r7, #4]
 810527c:	3304      	adds	r3, #4
 810527e:	2101      	movs	r1, #1
 8105280:	4618      	mov	r0, r3
 8105282:	f001 fdf9 	bl	8106e78 <RCCEx_PLL2_Config>
 8105286:	4603      	mov	r3, r0
 8105288:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 810528a:	e012      	b.n	81052b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810528c:	687b      	ldr	r3, [r7, #4]
 810528e:	3324      	adds	r3, #36	; 0x24
 8105290:	2101      	movs	r1, #1
 8105292:	4618      	mov	r0, r3
 8105294:	f001 fea2 	bl	8106fdc <RCCEx_PLL3_Config>
 8105298:	4603      	mov	r3, r0
 810529a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 810529c:	e009      	b.n	81052b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810529e:	2301      	movs	r3, #1
 81052a0:	75fb      	strb	r3, [r7, #23]
      break;
 81052a2:	e006      	b.n	81052b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 81052a4:	bf00      	nop
 81052a6:	e004      	b.n	81052b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 81052a8:	bf00      	nop
 81052aa:	e002      	b.n	81052b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 81052ac:	bf00      	nop
 81052ae:	e000      	b.n	81052b2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 81052b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 81052b2:	7dfb      	ldrb	r3, [r7, #23]
 81052b4:	2b00      	cmp	r3, #0
 81052b6:	d109      	bne.n	81052cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 81052b8:	4b2d      	ldr	r3, [pc, #180]	; (8105370 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81052ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81052bc:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 81052c0:	687b      	ldr	r3, [r7, #4]
 81052c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81052c4:	492a      	ldr	r1, [pc, #168]	; (8105370 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81052c6:	4313      	orrs	r3, r2
 81052c8:	650b      	str	r3, [r1, #80]	; 0x50
 81052ca:	e001      	b.n	81052d0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81052cc:	7dfb      	ldrb	r3, [r7, #23]
 81052ce:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 81052d0:	687b      	ldr	r3, [r7, #4]
 81052d2:	681b      	ldr	r3, [r3, #0]
 81052d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81052d8:	2b00      	cmp	r3, #0
 81052da:	d04d      	beq.n	8105378 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 81052dc:	687b      	ldr	r3, [r7, #4]
 81052de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81052e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81052e6:	d02e      	beq.n	8105346 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 81052e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81052ec:	d828      	bhi.n	8105340 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81052ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81052f2:	d02a      	beq.n	810534a <HAL_RCCEx_PeriphCLKConfig+0x522>
 81052f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81052f8:	d822      	bhi.n	8105340 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81052fa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81052fe:	d026      	beq.n	810534e <HAL_RCCEx_PeriphCLKConfig+0x526>
 8105300:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8105304:	d81c      	bhi.n	8105340 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8105306:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810530a:	d010      	beq.n	810532e <HAL_RCCEx_PeriphCLKConfig+0x506>
 810530c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105310:	d816      	bhi.n	8105340 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8105312:	2b00      	cmp	r3, #0
 8105314:	d01d      	beq.n	8105352 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8105316:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810531a:	d111      	bne.n	8105340 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810531c:	687b      	ldr	r3, [r7, #4]
 810531e:	3304      	adds	r3, #4
 8105320:	2101      	movs	r1, #1
 8105322:	4618      	mov	r0, r3
 8105324:	f001 fda8 	bl	8106e78 <RCCEx_PLL2_Config>
 8105328:	4603      	mov	r3, r0
 810532a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 810532c:	e012      	b.n	8105354 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810532e:	687b      	ldr	r3, [r7, #4]
 8105330:	3324      	adds	r3, #36	; 0x24
 8105332:	2101      	movs	r1, #1
 8105334:	4618      	mov	r0, r3
 8105336:	f001 fe51 	bl	8106fdc <RCCEx_PLL3_Config>
 810533a:	4603      	mov	r3, r0
 810533c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 810533e:	e009      	b.n	8105354 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8105340:	2301      	movs	r3, #1
 8105342:	75fb      	strb	r3, [r7, #23]
      break;
 8105344:	e006      	b.n	8105354 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8105346:	bf00      	nop
 8105348:	e004      	b.n	8105354 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 810534a:	bf00      	nop
 810534c:	e002      	b.n	8105354 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 810534e:	bf00      	nop
 8105350:	e000      	b.n	8105354 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8105352:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105354:	7dfb      	ldrb	r3, [r7, #23]
 8105356:	2b00      	cmp	r3, #0
 8105358:	d10c      	bne.n	8105374 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 810535a:	4b05      	ldr	r3, [pc, #20]	; (8105370 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810535c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810535e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8105362:	687b      	ldr	r3, [r7, #4]
 8105364:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8105368:	4901      	ldr	r1, [pc, #4]	; (8105370 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810536a:	4313      	orrs	r3, r2
 810536c:	658b      	str	r3, [r1, #88]	; 0x58
 810536e:	e003      	b.n	8105378 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8105370:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105374:	7dfb      	ldrb	r3, [r7, #23]
 8105376:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8105378:	687b      	ldr	r3, [r7, #4]
 810537a:	681b      	ldr	r3, [r3, #0]
 810537c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8105380:	2b00      	cmp	r3, #0
 8105382:	d02f      	beq.n	81053e4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8105384:	687b      	ldr	r3, [r7, #4]
 8105386:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8105388:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810538c:	d00e      	beq.n	81053ac <HAL_RCCEx_PeriphCLKConfig+0x584>
 810538e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105392:	d814      	bhi.n	81053be <HAL_RCCEx_PeriphCLKConfig+0x596>
 8105394:	2b00      	cmp	r3, #0
 8105396:	d015      	beq.n	81053c4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8105398:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810539c:	d10f      	bne.n	81053be <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810539e:	4bb0      	ldr	r3, [pc, #704]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81053a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81053a2:	4aaf      	ldr	r2, [pc, #700]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81053a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81053a8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 81053aa:	e00c      	b.n	81053c6 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81053ac:	687b      	ldr	r3, [r7, #4]
 81053ae:	3304      	adds	r3, #4
 81053b0:	2101      	movs	r1, #1
 81053b2:	4618      	mov	r0, r3
 81053b4:	f001 fd60 	bl	8106e78 <RCCEx_PLL2_Config>
 81053b8:	4603      	mov	r3, r0
 81053ba:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 81053bc:	e003      	b.n	81053c6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81053be:	2301      	movs	r3, #1
 81053c0:	75fb      	strb	r3, [r7, #23]
      break;
 81053c2:	e000      	b.n	81053c6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 81053c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81053c6:	7dfb      	ldrb	r3, [r7, #23]
 81053c8:	2b00      	cmp	r3, #0
 81053ca:	d109      	bne.n	81053e0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81053cc:	4ba4      	ldr	r3, [pc, #656]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81053ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81053d0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 81053d4:	687b      	ldr	r3, [r7, #4]
 81053d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81053d8:	49a1      	ldr	r1, [pc, #644]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81053da:	4313      	orrs	r3, r2
 81053dc:	650b      	str	r3, [r1, #80]	; 0x50
 81053de:	e001      	b.n	81053e4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81053e0:	7dfb      	ldrb	r3, [r7, #23]
 81053e2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81053e4:	687b      	ldr	r3, [r7, #4]
 81053e6:	681b      	ldr	r3, [r3, #0]
 81053e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81053ec:	2b00      	cmp	r3, #0
 81053ee:	d032      	beq.n	8105456 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 81053f0:	687b      	ldr	r3, [r7, #4]
 81053f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81053f4:	2b03      	cmp	r3, #3
 81053f6:	d81b      	bhi.n	8105430 <HAL_RCCEx_PeriphCLKConfig+0x608>
 81053f8:	a201      	add	r2, pc, #4	; (adr r2, 8105400 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 81053fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81053fe:	bf00      	nop
 8105400:	08105437 	.word	0x08105437
 8105404:	08105411 	.word	0x08105411
 8105408:	0810541f 	.word	0x0810541f
 810540c:	08105437 	.word	0x08105437
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105410:	4b93      	ldr	r3, [pc, #588]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105414:	4a92      	ldr	r2, [pc, #584]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105416:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810541a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 810541c:	e00c      	b.n	8105438 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810541e:	687b      	ldr	r3, [r7, #4]
 8105420:	3304      	adds	r3, #4
 8105422:	2102      	movs	r1, #2
 8105424:	4618      	mov	r0, r3
 8105426:	f001 fd27 	bl	8106e78 <RCCEx_PLL2_Config>
 810542a:	4603      	mov	r3, r0
 810542c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 810542e:	e003      	b.n	8105438 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8105430:	2301      	movs	r3, #1
 8105432:	75fb      	strb	r3, [r7, #23]
      break;
 8105434:	e000      	b.n	8105438 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8105436:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105438:	7dfb      	ldrb	r3, [r7, #23]
 810543a:	2b00      	cmp	r3, #0
 810543c:	d109      	bne.n	8105452 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 810543e:	4b88      	ldr	r3, [pc, #544]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105442:	f023 0203 	bic.w	r2, r3, #3
 8105446:	687b      	ldr	r3, [r7, #4]
 8105448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810544a:	4985      	ldr	r1, [pc, #532]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810544c:	4313      	orrs	r3, r2
 810544e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8105450:	e001      	b.n	8105456 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105452:	7dfb      	ldrb	r3, [r7, #23]
 8105454:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8105456:	687b      	ldr	r3, [r7, #4]
 8105458:	681b      	ldr	r3, [r3, #0]
 810545a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 810545e:	2b00      	cmp	r3, #0
 8105460:	f000 8088 	beq.w	8105574 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8105464:	4b7f      	ldr	r3, [pc, #508]	; (8105664 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8105466:	681b      	ldr	r3, [r3, #0]
 8105468:	4a7e      	ldr	r2, [pc, #504]	; (8105664 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 810546a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810546e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8105470:	f7fd fa28 	bl	81028c4 <HAL_GetTick>
 8105474:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8105476:	e009      	b.n	810548c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8105478:	f7fd fa24 	bl	81028c4 <HAL_GetTick>
 810547c:	4602      	mov	r2, r0
 810547e:	693b      	ldr	r3, [r7, #16]
 8105480:	1ad3      	subs	r3, r2, r3
 8105482:	2b64      	cmp	r3, #100	; 0x64
 8105484:	d902      	bls.n	810548c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8105486:	2303      	movs	r3, #3
 8105488:	75fb      	strb	r3, [r7, #23]
        break;
 810548a:	e005      	b.n	8105498 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810548c:	4b75      	ldr	r3, [pc, #468]	; (8105664 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 810548e:	681b      	ldr	r3, [r3, #0]
 8105490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105494:	2b00      	cmp	r3, #0
 8105496:	d0ef      	beq.n	8105478 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8105498:	7dfb      	ldrb	r3, [r7, #23]
 810549a:	2b00      	cmp	r3, #0
 810549c:	d168      	bne.n	8105570 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 810549e:	4b70      	ldr	r3, [pc, #448]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81054a0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 81054a2:	687b      	ldr	r3, [r7, #4]
 81054a4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81054a8:	4053      	eors	r3, r2
 81054aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81054ae:	2b00      	cmp	r3, #0
 81054b0:	d013      	beq.n	81054da <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81054b2:	4b6b      	ldr	r3, [pc, #428]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81054b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81054b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81054ba:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81054bc:	4b68      	ldr	r3, [pc, #416]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81054be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81054c0:	4a67      	ldr	r2, [pc, #412]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81054c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 81054c6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81054c8:	4b65      	ldr	r3, [pc, #404]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81054ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81054cc:	4a64      	ldr	r2, [pc, #400]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81054ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81054d2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 81054d4:	4a62      	ldr	r2, [pc, #392]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81054d6:	68fb      	ldr	r3, [r7, #12]
 81054d8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 81054da:	687b      	ldr	r3, [r7, #4]
 81054dc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81054e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81054e4:	d115      	bne.n	8105512 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 81054e6:	f7fd f9ed 	bl	81028c4 <HAL_GetTick>
 81054ea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81054ec:	e00b      	b.n	8105506 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81054ee:	f7fd f9e9 	bl	81028c4 <HAL_GetTick>
 81054f2:	4602      	mov	r2, r0
 81054f4:	693b      	ldr	r3, [r7, #16]
 81054f6:	1ad3      	subs	r3, r2, r3
 81054f8:	f241 3288 	movw	r2, #5000	; 0x1388
 81054fc:	4293      	cmp	r3, r2
 81054fe:	d902      	bls.n	8105506 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8105500:	2303      	movs	r3, #3
 8105502:	75fb      	strb	r3, [r7, #23]
            break;
 8105504:	e005      	b.n	8105512 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8105506:	4b56      	ldr	r3, [pc, #344]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810550a:	f003 0302 	and.w	r3, r3, #2
 810550e:	2b00      	cmp	r3, #0
 8105510:	d0ed      	beq.n	81054ee <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8105512:	7dfb      	ldrb	r3, [r7, #23]
 8105514:	2b00      	cmp	r3, #0
 8105516:	d128      	bne.n	810556a <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8105518:	687b      	ldr	r3, [r7, #4]
 810551a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810551e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8105522:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8105526:	d10f      	bne.n	8105548 <HAL_RCCEx_PeriphCLKConfig+0x720>
 8105528:	4b4d      	ldr	r3, [pc, #308]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810552a:	691b      	ldr	r3, [r3, #16]
 810552c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8105530:	687b      	ldr	r3, [r7, #4]
 8105532:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8105536:	091b      	lsrs	r3, r3, #4
 8105538:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 810553c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8105540:	4947      	ldr	r1, [pc, #284]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105542:	4313      	orrs	r3, r2
 8105544:	610b      	str	r3, [r1, #16]
 8105546:	e005      	b.n	8105554 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8105548:	4b45      	ldr	r3, [pc, #276]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810554a:	691b      	ldr	r3, [r3, #16]
 810554c:	4a44      	ldr	r2, [pc, #272]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810554e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8105552:	6113      	str	r3, [r2, #16]
 8105554:	4b42      	ldr	r3, [pc, #264]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105556:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8105558:	687b      	ldr	r3, [r7, #4]
 810555a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810555e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8105562:	493f      	ldr	r1, [pc, #252]	; (8105660 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105564:	4313      	orrs	r3, r2
 8105566:	670b      	str	r3, [r1, #112]	; 0x70
 8105568:	e004      	b.n	8105574 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 810556a:	7dfb      	ldrb	r3, [r7, #23]
 810556c:	75bb      	strb	r3, [r7, #22]
 810556e:	e001      	b.n	8105574 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105570:	7dfb      	ldrb	r3, [r7, #23]
 8105572:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8105574:	687b      	ldr	r3, [r7, #4]
 8105576:	681b      	ldr	r3, [r3, #0]
 8105578:	f003 0301 	and.w	r3, r3, #1
 810557c:	2b00      	cmp	r3, #0
 810557e:	f000 8083 	beq.w	8105688 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8105582:	687b      	ldr	r3, [r7, #4]
 8105584:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8105586:	2b28      	cmp	r3, #40	; 0x28
 8105588:	d866      	bhi.n	8105658 <HAL_RCCEx_PeriphCLKConfig+0x830>
 810558a:	a201      	add	r2, pc, #4	; (adr r2, 8105590 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 810558c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105590:	08105669 	.word	0x08105669
 8105594:	08105659 	.word	0x08105659
 8105598:	08105659 	.word	0x08105659
 810559c:	08105659 	.word	0x08105659
 81055a0:	08105659 	.word	0x08105659
 81055a4:	08105659 	.word	0x08105659
 81055a8:	08105659 	.word	0x08105659
 81055ac:	08105659 	.word	0x08105659
 81055b0:	08105635 	.word	0x08105635
 81055b4:	08105659 	.word	0x08105659
 81055b8:	08105659 	.word	0x08105659
 81055bc:	08105659 	.word	0x08105659
 81055c0:	08105659 	.word	0x08105659
 81055c4:	08105659 	.word	0x08105659
 81055c8:	08105659 	.word	0x08105659
 81055cc:	08105659 	.word	0x08105659
 81055d0:	08105647 	.word	0x08105647
 81055d4:	08105659 	.word	0x08105659
 81055d8:	08105659 	.word	0x08105659
 81055dc:	08105659 	.word	0x08105659
 81055e0:	08105659 	.word	0x08105659
 81055e4:	08105659 	.word	0x08105659
 81055e8:	08105659 	.word	0x08105659
 81055ec:	08105659 	.word	0x08105659
 81055f0:	08105669 	.word	0x08105669
 81055f4:	08105659 	.word	0x08105659
 81055f8:	08105659 	.word	0x08105659
 81055fc:	08105659 	.word	0x08105659
 8105600:	08105659 	.word	0x08105659
 8105604:	08105659 	.word	0x08105659
 8105608:	08105659 	.word	0x08105659
 810560c:	08105659 	.word	0x08105659
 8105610:	08105669 	.word	0x08105669
 8105614:	08105659 	.word	0x08105659
 8105618:	08105659 	.word	0x08105659
 810561c:	08105659 	.word	0x08105659
 8105620:	08105659 	.word	0x08105659
 8105624:	08105659 	.word	0x08105659
 8105628:	08105659 	.word	0x08105659
 810562c:	08105659 	.word	0x08105659
 8105630:	08105669 	.word	0x08105669
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8105634:	687b      	ldr	r3, [r7, #4]
 8105636:	3304      	adds	r3, #4
 8105638:	2101      	movs	r1, #1
 810563a:	4618      	mov	r0, r3
 810563c:	f001 fc1c 	bl	8106e78 <RCCEx_PLL2_Config>
 8105640:	4603      	mov	r3, r0
 8105642:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8105644:	e011      	b.n	810566a <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8105646:	687b      	ldr	r3, [r7, #4]
 8105648:	3324      	adds	r3, #36	; 0x24
 810564a:	2101      	movs	r1, #1
 810564c:	4618      	mov	r0, r3
 810564e:	f001 fcc5 	bl	8106fdc <RCCEx_PLL3_Config>
 8105652:	4603      	mov	r3, r0
 8105654:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8105656:	e008      	b.n	810566a <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105658:	2301      	movs	r3, #1
 810565a:	75fb      	strb	r3, [r7, #23]
      break;
 810565c:	e005      	b.n	810566a <HAL_RCCEx_PeriphCLKConfig+0x842>
 810565e:	bf00      	nop
 8105660:	58024400 	.word	0x58024400
 8105664:	58024800 	.word	0x58024800
      break;
 8105668:	bf00      	nop
    }

    if(ret == HAL_OK)
 810566a:	7dfb      	ldrb	r3, [r7, #23]
 810566c:	2b00      	cmp	r3, #0
 810566e:	d109      	bne.n	8105684 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8105670:	4b96      	ldr	r3, [pc, #600]	; (81058cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105672:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105674:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8105678:	687b      	ldr	r3, [r7, #4]
 810567a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810567c:	4993      	ldr	r1, [pc, #588]	; (81058cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810567e:	4313      	orrs	r3, r2
 8105680:	654b      	str	r3, [r1, #84]	; 0x54
 8105682:	e001      	b.n	8105688 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105684:	7dfb      	ldrb	r3, [r7, #23]
 8105686:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8105688:	687b      	ldr	r3, [r7, #4]
 810568a:	681b      	ldr	r3, [r3, #0]
 810568c:	f003 0302 	and.w	r3, r3, #2
 8105690:	2b00      	cmp	r3, #0
 8105692:	d038      	beq.n	8105706 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8105694:	687b      	ldr	r3, [r7, #4]
 8105696:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8105698:	2b05      	cmp	r3, #5
 810569a:	d821      	bhi.n	81056e0 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 810569c:	a201      	add	r2, pc, #4	; (adr r2, 81056a4 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 810569e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81056a2:	bf00      	nop
 81056a4:	081056e7 	.word	0x081056e7
 81056a8:	081056bd 	.word	0x081056bd
 81056ac:	081056cf 	.word	0x081056cf
 81056b0:	081056e7 	.word	0x081056e7
 81056b4:	081056e7 	.word	0x081056e7
 81056b8:	081056e7 	.word	0x081056e7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81056bc:	687b      	ldr	r3, [r7, #4]
 81056be:	3304      	adds	r3, #4
 81056c0:	2101      	movs	r1, #1
 81056c2:	4618      	mov	r0, r3
 81056c4:	f001 fbd8 	bl	8106e78 <RCCEx_PLL2_Config>
 81056c8:	4603      	mov	r3, r0
 81056ca:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 81056cc:	e00c      	b.n	81056e8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81056ce:	687b      	ldr	r3, [r7, #4]
 81056d0:	3324      	adds	r3, #36	; 0x24
 81056d2:	2101      	movs	r1, #1
 81056d4:	4618      	mov	r0, r3
 81056d6:	f001 fc81 	bl	8106fdc <RCCEx_PLL3_Config>
 81056da:	4603      	mov	r3, r0
 81056dc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 81056de:	e003      	b.n	81056e8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81056e0:	2301      	movs	r3, #1
 81056e2:	75fb      	strb	r3, [r7, #23]
      break;
 81056e4:	e000      	b.n	81056e8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 81056e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81056e8:	7dfb      	ldrb	r3, [r7, #23]
 81056ea:	2b00      	cmp	r3, #0
 81056ec:	d109      	bne.n	8105702 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81056ee:	4b77      	ldr	r3, [pc, #476]	; (81058cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81056f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81056f2:	f023 0207 	bic.w	r2, r3, #7
 81056f6:	687b      	ldr	r3, [r7, #4]
 81056f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81056fa:	4974      	ldr	r1, [pc, #464]	; (81058cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81056fc:	4313      	orrs	r3, r2
 81056fe:	654b      	str	r3, [r1, #84]	; 0x54
 8105700:	e001      	b.n	8105706 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105702:	7dfb      	ldrb	r3, [r7, #23]
 8105704:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8105706:	687b      	ldr	r3, [r7, #4]
 8105708:	681b      	ldr	r3, [r3, #0]
 810570a:	f003 0304 	and.w	r3, r3, #4
 810570e:	2b00      	cmp	r3, #0
 8105710:	d03a      	beq.n	8105788 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8105712:	687b      	ldr	r3, [r7, #4]
 8105714:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8105718:	2b05      	cmp	r3, #5
 810571a:	d821      	bhi.n	8105760 <HAL_RCCEx_PeriphCLKConfig+0x938>
 810571c:	a201      	add	r2, pc, #4	; (adr r2, 8105724 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 810571e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105722:	bf00      	nop
 8105724:	08105767 	.word	0x08105767
 8105728:	0810573d 	.word	0x0810573d
 810572c:	0810574f 	.word	0x0810574f
 8105730:	08105767 	.word	0x08105767
 8105734:	08105767 	.word	0x08105767
 8105738:	08105767 	.word	0x08105767
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810573c:	687b      	ldr	r3, [r7, #4]
 810573e:	3304      	adds	r3, #4
 8105740:	2101      	movs	r1, #1
 8105742:	4618      	mov	r0, r3
 8105744:	f001 fb98 	bl	8106e78 <RCCEx_PLL2_Config>
 8105748:	4603      	mov	r3, r0
 810574a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 810574c:	e00c      	b.n	8105768 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810574e:	687b      	ldr	r3, [r7, #4]
 8105750:	3324      	adds	r3, #36	; 0x24
 8105752:	2101      	movs	r1, #1
 8105754:	4618      	mov	r0, r3
 8105756:	f001 fc41 	bl	8106fdc <RCCEx_PLL3_Config>
 810575a:	4603      	mov	r3, r0
 810575c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 810575e:	e003      	b.n	8105768 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105760:	2301      	movs	r3, #1
 8105762:	75fb      	strb	r3, [r7, #23]
      break;
 8105764:	e000      	b.n	8105768 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8105766:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105768:	7dfb      	ldrb	r3, [r7, #23]
 810576a:	2b00      	cmp	r3, #0
 810576c:	d10a      	bne.n	8105784 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 810576e:	4b57      	ldr	r3, [pc, #348]	; (81058cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105772:	f023 0207 	bic.w	r2, r3, #7
 8105776:	687b      	ldr	r3, [r7, #4]
 8105778:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 810577c:	4953      	ldr	r1, [pc, #332]	; (81058cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810577e:	4313      	orrs	r3, r2
 8105780:	658b      	str	r3, [r1, #88]	; 0x58
 8105782:	e001      	b.n	8105788 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105784:	7dfb      	ldrb	r3, [r7, #23]
 8105786:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8105788:	687b      	ldr	r3, [r7, #4]
 810578a:	681b      	ldr	r3, [r3, #0]
 810578c:	f003 0320 	and.w	r3, r3, #32
 8105790:	2b00      	cmp	r3, #0
 8105792:	d04b      	beq.n	810582c <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8105794:	687b      	ldr	r3, [r7, #4]
 8105796:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 810579a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810579e:	d02e      	beq.n	81057fe <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 81057a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81057a4:	d828      	bhi.n	81057f8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 81057a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81057aa:	d02a      	beq.n	8105802 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 81057ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81057b0:	d822      	bhi.n	81057f8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 81057b2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81057b6:	d026      	beq.n	8105806 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 81057b8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81057bc:	d81c      	bhi.n	81057f8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 81057be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81057c2:	d010      	beq.n	81057e6 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 81057c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81057c8:	d816      	bhi.n	81057f8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 81057ca:	2b00      	cmp	r3, #0
 81057cc:	d01d      	beq.n	810580a <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 81057ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81057d2:	d111      	bne.n	81057f8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81057d4:	687b      	ldr	r3, [r7, #4]
 81057d6:	3304      	adds	r3, #4
 81057d8:	2100      	movs	r1, #0
 81057da:	4618      	mov	r0, r3
 81057dc:	f001 fb4c 	bl	8106e78 <RCCEx_PLL2_Config>
 81057e0:	4603      	mov	r3, r0
 81057e2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81057e4:	e012      	b.n	810580c <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81057e6:	687b      	ldr	r3, [r7, #4]
 81057e8:	3324      	adds	r3, #36	; 0x24
 81057ea:	2102      	movs	r1, #2
 81057ec:	4618      	mov	r0, r3
 81057ee:	f001 fbf5 	bl	8106fdc <RCCEx_PLL3_Config>
 81057f2:	4603      	mov	r3, r0
 81057f4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81057f6:	e009      	b.n	810580c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81057f8:	2301      	movs	r3, #1
 81057fa:	75fb      	strb	r3, [r7, #23]
      break;
 81057fc:	e006      	b.n	810580c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81057fe:	bf00      	nop
 8105800:	e004      	b.n	810580c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8105802:	bf00      	nop
 8105804:	e002      	b.n	810580c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8105806:	bf00      	nop
 8105808:	e000      	b.n	810580c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 810580a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810580c:	7dfb      	ldrb	r3, [r7, #23]
 810580e:	2b00      	cmp	r3, #0
 8105810:	d10a      	bne.n	8105828 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8105812:	4b2e      	ldr	r3, [pc, #184]	; (81058cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105816:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 810581a:	687b      	ldr	r3, [r7, #4]
 810581c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8105820:	492a      	ldr	r1, [pc, #168]	; (81058cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105822:	4313      	orrs	r3, r2
 8105824:	654b      	str	r3, [r1, #84]	; 0x54
 8105826:	e001      	b.n	810582c <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105828:	7dfb      	ldrb	r3, [r7, #23]
 810582a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 810582c:	687b      	ldr	r3, [r7, #4]
 810582e:	681b      	ldr	r3, [r3, #0]
 8105830:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8105834:	2b00      	cmp	r3, #0
 8105836:	d04d      	beq.n	81058d4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8105838:	687b      	ldr	r3, [r7, #4]
 810583a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 810583e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8105842:	d02e      	beq.n	81058a2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8105844:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8105848:	d828      	bhi.n	810589c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 810584a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810584e:	d02a      	beq.n	81058a6 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8105850:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105854:	d822      	bhi.n	810589c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8105856:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 810585a:	d026      	beq.n	81058aa <HAL_RCCEx_PeriphCLKConfig+0xa82>
 810585c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8105860:	d81c      	bhi.n	810589c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8105862:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8105866:	d010      	beq.n	810588a <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8105868:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810586c:	d816      	bhi.n	810589c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 810586e:	2b00      	cmp	r3, #0
 8105870:	d01d      	beq.n	81058ae <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8105872:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8105876:	d111      	bne.n	810589c <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8105878:	687b      	ldr	r3, [r7, #4]
 810587a:	3304      	adds	r3, #4
 810587c:	2100      	movs	r1, #0
 810587e:	4618      	mov	r0, r3
 8105880:	f001 fafa 	bl	8106e78 <RCCEx_PLL2_Config>
 8105884:	4603      	mov	r3, r0
 8105886:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8105888:	e012      	b.n	81058b0 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810588a:	687b      	ldr	r3, [r7, #4]
 810588c:	3324      	adds	r3, #36	; 0x24
 810588e:	2102      	movs	r1, #2
 8105890:	4618      	mov	r0, r3
 8105892:	f001 fba3 	bl	8106fdc <RCCEx_PLL3_Config>
 8105896:	4603      	mov	r3, r0
 8105898:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 810589a:	e009      	b.n	81058b0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810589c:	2301      	movs	r3, #1
 810589e:	75fb      	strb	r3, [r7, #23]
      break;
 81058a0:	e006      	b.n	81058b0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 81058a2:	bf00      	nop
 81058a4:	e004      	b.n	81058b0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 81058a6:	bf00      	nop
 81058a8:	e002      	b.n	81058b0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 81058aa:	bf00      	nop
 81058ac:	e000      	b.n	81058b0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 81058ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 81058b0:	7dfb      	ldrb	r3, [r7, #23]
 81058b2:	2b00      	cmp	r3, #0
 81058b4:	d10c      	bne.n	81058d0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 81058b6:	4b05      	ldr	r3, [pc, #20]	; (81058cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81058b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81058ba:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 81058be:	687b      	ldr	r3, [r7, #4]
 81058c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81058c4:	4901      	ldr	r1, [pc, #4]	; (81058cc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81058c6:	4313      	orrs	r3, r2
 81058c8:	658b      	str	r3, [r1, #88]	; 0x58
 81058ca:	e003      	b.n	81058d4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 81058cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81058d0:	7dfb      	ldrb	r3, [r7, #23]
 81058d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 81058d4:	687b      	ldr	r3, [r7, #4]
 81058d6:	681b      	ldr	r3, [r3, #0]
 81058d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81058dc:	2b00      	cmp	r3, #0
 81058de:	d04b      	beq.n	8105978 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 81058e0:	687b      	ldr	r3, [r7, #4]
 81058e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 81058e6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81058ea:	d02e      	beq.n	810594a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 81058ec:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81058f0:	d828      	bhi.n	8105944 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81058f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81058f6:	d02a      	beq.n	810594e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 81058f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81058fc:	d822      	bhi.n	8105944 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81058fe:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8105902:	d026      	beq.n	8105952 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8105904:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8105908:	d81c      	bhi.n	8105944 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 810590a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810590e:	d010      	beq.n	8105932 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8105910:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8105914:	d816      	bhi.n	8105944 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8105916:	2b00      	cmp	r3, #0
 8105918:	d01d      	beq.n	8105956 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 810591a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810591e:	d111      	bne.n	8105944 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8105920:	687b      	ldr	r3, [r7, #4]
 8105922:	3304      	adds	r3, #4
 8105924:	2100      	movs	r1, #0
 8105926:	4618      	mov	r0, r3
 8105928:	f001 faa6 	bl	8106e78 <RCCEx_PLL2_Config>
 810592c:	4603      	mov	r3, r0
 810592e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8105930:	e012      	b.n	8105958 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8105932:	687b      	ldr	r3, [r7, #4]
 8105934:	3324      	adds	r3, #36	; 0x24
 8105936:	2102      	movs	r1, #2
 8105938:	4618      	mov	r0, r3
 810593a:	f001 fb4f 	bl	8106fdc <RCCEx_PLL3_Config>
 810593e:	4603      	mov	r3, r0
 8105940:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8105942:	e009      	b.n	8105958 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105944:	2301      	movs	r3, #1
 8105946:	75fb      	strb	r3, [r7, #23]
      break;
 8105948:	e006      	b.n	8105958 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 810594a:	bf00      	nop
 810594c:	e004      	b.n	8105958 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 810594e:	bf00      	nop
 8105950:	e002      	b.n	8105958 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8105952:	bf00      	nop
 8105954:	e000      	b.n	8105958 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8105956:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105958:	7dfb      	ldrb	r3, [r7, #23]
 810595a:	2b00      	cmp	r3, #0
 810595c:	d10a      	bne.n	8105974 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 810595e:	4b9d      	ldr	r3, [pc, #628]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105962:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8105966:	687b      	ldr	r3, [r7, #4]
 8105968:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 810596c:	4999      	ldr	r1, [pc, #612]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810596e:	4313      	orrs	r3, r2
 8105970:	658b      	str	r3, [r1, #88]	; 0x58
 8105972:	e001      	b.n	8105978 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105974:	7dfb      	ldrb	r3, [r7, #23]
 8105976:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8105978:	687b      	ldr	r3, [r7, #4]
 810597a:	681b      	ldr	r3, [r3, #0]
 810597c:	f003 0308 	and.w	r3, r3, #8
 8105980:	2b00      	cmp	r3, #0
 8105982:	d01a      	beq.n	81059ba <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8105984:	687b      	ldr	r3, [r7, #4]
 8105986:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 810598a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810598e:	d10a      	bne.n	81059a6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8105990:	687b      	ldr	r3, [r7, #4]
 8105992:	3324      	adds	r3, #36	; 0x24
 8105994:	2102      	movs	r1, #2
 8105996:	4618      	mov	r0, r3
 8105998:	f001 fb20 	bl	8106fdc <RCCEx_PLL3_Config>
 810599c:	4603      	mov	r3, r0
 810599e:	2b00      	cmp	r3, #0
 81059a0:	d001      	beq.n	81059a6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 81059a2:	2301      	movs	r3, #1
 81059a4:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 81059a6:	4b8b      	ldr	r3, [pc, #556]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81059a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81059aa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 81059ae:	687b      	ldr	r3, [r7, #4]
 81059b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81059b4:	4987      	ldr	r1, [pc, #540]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81059b6:	4313      	orrs	r3, r2
 81059b8:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 81059ba:	687b      	ldr	r3, [r7, #4]
 81059bc:	681b      	ldr	r3, [r3, #0]
 81059be:	f003 0310 	and.w	r3, r3, #16
 81059c2:	2b00      	cmp	r3, #0
 81059c4:	d01a      	beq.n	81059fc <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 81059c6:	687b      	ldr	r3, [r7, #4]
 81059c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 81059cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81059d0:	d10a      	bne.n	81059e8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 81059d2:	687b      	ldr	r3, [r7, #4]
 81059d4:	3324      	adds	r3, #36	; 0x24
 81059d6:	2102      	movs	r1, #2
 81059d8:	4618      	mov	r0, r3
 81059da:	f001 faff 	bl	8106fdc <RCCEx_PLL3_Config>
 81059de:	4603      	mov	r3, r0
 81059e0:	2b00      	cmp	r3, #0
 81059e2:	d001      	beq.n	81059e8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 81059e4:	2301      	movs	r3, #1
 81059e6:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 81059e8:	4b7a      	ldr	r3, [pc, #488]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81059ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81059ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 81059f0:	687b      	ldr	r3, [r7, #4]
 81059f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 81059f6:	4977      	ldr	r1, [pc, #476]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81059f8:	4313      	orrs	r3, r2
 81059fa:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 81059fc:	687b      	ldr	r3, [r7, #4]
 81059fe:	681b      	ldr	r3, [r3, #0]
 8105a00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8105a04:	2b00      	cmp	r3, #0
 8105a06:	d034      	beq.n	8105a72 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8105a08:	687b      	ldr	r3, [r7, #4]
 8105a0a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8105a0e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105a12:	d01d      	beq.n	8105a50 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8105a14:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105a18:	d817      	bhi.n	8105a4a <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8105a1a:	2b00      	cmp	r3, #0
 8105a1c:	d003      	beq.n	8105a26 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8105a1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105a22:	d009      	beq.n	8105a38 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8105a24:	e011      	b.n	8105a4a <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8105a26:	687b      	ldr	r3, [r7, #4]
 8105a28:	3304      	adds	r3, #4
 8105a2a:	2100      	movs	r1, #0
 8105a2c:	4618      	mov	r0, r3
 8105a2e:	f001 fa23 	bl	8106e78 <RCCEx_PLL2_Config>
 8105a32:	4603      	mov	r3, r0
 8105a34:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8105a36:	e00c      	b.n	8105a52 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8105a38:	687b      	ldr	r3, [r7, #4]
 8105a3a:	3324      	adds	r3, #36	; 0x24
 8105a3c:	2102      	movs	r1, #2
 8105a3e:	4618      	mov	r0, r3
 8105a40:	f001 facc 	bl	8106fdc <RCCEx_PLL3_Config>
 8105a44:	4603      	mov	r3, r0
 8105a46:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8105a48:	e003      	b.n	8105a52 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105a4a:	2301      	movs	r3, #1
 8105a4c:	75fb      	strb	r3, [r7, #23]
      break;
 8105a4e:	e000      	b.n	8105a52 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8105a50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105a52:	7dfb      	ldrb	r3, [r7, #23]
 8105a54:	2b00      	cmp	r3, #0
 8105a56:	d10a      	bne.n	8105a6e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8105a58:	4b5e      	ldr	r3, [pc, #376]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105a5c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8105a60:	687b      	ldr	r3, [r7, #4]
 8105a62:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8105a66:	495b      	ldr	r1, [pc, #364]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105a68:	4313      	orrs	r3, r2
 8105a6a:	658b      	str	r3, [r1, #88]	; 0x58
 8105a6c:	e001      	b.n	8105a72 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105a6e:	7dfb      	ldrb	r3, [r7, #23]
 8105a70:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8105a72:	687b      	ldr	r3, [r7, #4]
 8105a74:	681b      	ldr	r3, [r3, #0]
 8105a76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8105a7a:	2b00      	cmp	r3, #0
 8105a7c:	d033      	beq.n	8105ae6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8105a7e:	687b      	ldr	r3, [r7, #4]
 8105a80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105a84:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8105a88:	d01c      	beq.n	8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8105a8a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8105a8e:	d816      	bhi.n	8105abe <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8105a90:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8105a94:	d003      	beq.n	8105a9e <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8105a96:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8105a9a:	d007      	beq.n	8105aac <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8105a9c:	e00f      	b.n	8105abe <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105a9e:	4b4d      	ldr	r3, [pc, #308]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105aa2:	4a4c      	ldr	r2, [pc, #304]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105aa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105aa8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8105aaa:	e00c      	b.n	8105ac6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8105aac:	687b      	ldr	r3, [r7, #4]
 8105aae:	3324      	adds	r3, #36	; 0x24
 8105ab0:	2101      	movs	r1, #1
 8105ab2:	4618      	mov	r0, r3
 8105ab4:	f001 fa92 	bl	8106fdc <RCCEx_PLL3_Config>
 8105ab8:	4603      	mov	r3, r0
 8105aba:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8105abc:	e003      	b.n	8105ac6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105abe:	2301      	movs	r3, #1
 8105ac0:	75fb      	strb	r3, [r7, #23]
      break;
 8105ac2:	e000      	b.n	8105ac6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8105ac4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105ac6:	7dfb      	ldrb	r3, [r7, #23]
 8105ac8:	2b00      	cmp	r3, #0
 8105aca:	d10a      	bne.n	8105ae2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8105acc:	4b41      	ldr	r3, [pc, #260]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105ad0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8105ad4:	687b      	ldr	r3, [r7, #4]
 8105ad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105ada:	493e      	ldr	r1, [pc, #248]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105adc:	4313      	orrs	r3, r2
 8105ade:	654b      	str	r3, [r1, #84]	; 0x54
 8105ae0:	e001      	b.n	8105ae6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105ae2:	7dfb      	ldrb	r3, [r7, #23]
 8105ae4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8105ae6:	687b      	ldr	r3, [r7, #4]
 8105ae8:	681b      	ldr	r3, [r3, #0]
 8105aea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8105aee:	2b00      	cmp	r3, #0
 8105af0:	d029      	beq.n	8105b46 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8105af2:	687b      	ldr	r3, [r7, #4]
 8105af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105af6:	2b00      	cmp	r3, #0
 8105af8:	d003      	beq.n	8105b02 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8105afa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105afe:	d007      	beq.n	8105b10 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8105b00:	e00f      	b.n	8105b22 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105b02:	4b34      	ldr	r3, [pc, #208]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105b06:	4a33      	ldr	r2, [pc, #204]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105b08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105b0c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8105b0e:	e00b      	b.n	8105b28 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8105b10:	687b      	ldr	r3, [r7, #4]
 8105b12:	3304      	adds	r3, #4
 8105b14:	2102      	movs	r1, #2
 8105b16:	4618      	mov	r0, r3
 8105b18:	f001 f9ae 	bl	8106e78 <RCCEx_PLL2_Config>
 8105b1c:	4603      	mov	r3, r0
 8105b1e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8105b20:	e002      	b.n	8105b28 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8105b22:	2301      	movs	r3, #1
 8105b24:	75fb      	strb	r3, [r7, #23]
      break;
 8105b26:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105b28:	7dfb      	ldrb	r3, [r7, #23]
 8105b2a:	2b00      	cmp	r3, #0
 8105b2c:	d109      	bne.n	8105b42 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8105b2e:	4b29      	ldr	r3, [pc, #164]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105b32:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8105b36:	687b      	ldr	r3, [r7, #4]
 8105b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105b3a:	4926      	ldr	r1, [pc, #152]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105b3c:	4313      	orrs	r3, r2
 8105b3e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8105b40:	e001      	b.n	8105b46 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105b42:	7dfb      	ldrb	r3, [r7, #23]
 8105b44:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8105b46:	687b      	ldr	r3, [r7, #4]
 8105b48:	681b      	ldr	r3, [r3, #0]
 8105b4a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105b4e:	2b00      	cmp	r3, #0
 8105b50:	d00a      	beq.n	8105b68 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8105b52:	687b      	ldr	r3, [r7, #4]
 8105b54:	3324      	adds	r3, #36	; 0x24
 8105b56:	2102      	movs	r1, #2
 8105b58:	4618      	mov	r0, r3
 8105b5a:	f001 fa3f 	bl	8106fdc <RCCEx_PLL3_Config>
 8105b5e:	4603      	mov	r3, r0
 8105b60:	2b00      	cmp	r3, #0
 8105b62:	d001      	beq.n	8105b68 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8105b64:	2301      	movs	r3, #1
 8105b66:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8105b68:	687b      	ldr	r3, [r7, #4]
 8105b6a:	681b      	ldr	r3, [r3, #0]
 8105b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105b70:	2b00      	cmp	r3, #0
 8105b72:	d033      	beq.n	8105bdc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8105b74:	687b      	ldr	r3, [r7, #4]
 8105b76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8105b78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8105b7c:	d017      	beq.n	8105bae <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8105b7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8105b82:	d811      	bhi.n	8105ba8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8105b84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8105b88:	d013      	beq.n	8105bb2 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8105b8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8105b8e:	d80b      	bhi.n	8105ba8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8105b90:	2b00      	cmp	r3, #0
 8105b92:	d010      	beq.n	8105bb6 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8105b94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105b98:	d106      	bne.n	8105ba8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105b9a:	4b0e      	ldr	r3, [pc, #56]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105b9e:	4a0d      	ldr	r2, [pc, #52]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105ba0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105ba4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8105ba6:	e007      	b.n	8105bb8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105ba8:	2301      	movs	r3, #1
 8105baa:	75fb      	strb	r3, [r7, #23]
      break;
 8105bac:	e004      	b.n	8105bb8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8105bae:	bf00      	nop
 8105bb0:	e002      	b.n	8105bb8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8105bb2:	bf00      	nop
 8105bb4:	e000      	b.n	8105bb8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8105bb6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105bb8:	7dfb      	ldrb	r3, [r7, #23]
 8105bba:	2b00      	cmp	r3, #0
 8105bbc:	d10c      	bne.n	8105bd8 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8105bbe:	4b05      	ldr	r3, [pc, #20]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105bc2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8105bc6:	687b      	ldr	r3, [r7, #4]
 8105bc8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8105bca:	4902      	ldr	r1, [pc, #8]	; (8105bd4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105bcc:	4313      	orrs	r3, r2
 8105bce:	654b      	str	r3, [r1, #84]	; 0x54
 8105bd0:	e004      	b.n	8105bdc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8105bd2:	bf00      	nop
 8105bd4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105bd8:	7dfb      	ldrb	r3, [r7, #23]
 8105bda:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8105bdc:	687b      	ldr	r3, [r7, #4]
 8105bde:	681b      	ldr	r3, [r3, #0]
 8105be0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8105be4:	2b00      	cmp	r3, #0
 8105be6:	d008      	beq.n	8105bfa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8105be8:	4b31      	ldr	r3, [pc, #196]	; (8105cb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105bea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105bec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8105bf0:	687b      	ldr	r3, [r7, #4]
 8105bf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105bf4:	492e      	ldr	r1, [pc, #184]	; (8105cb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105bf6:	4313      	orrs	r3, r2
 8105bf8:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8105bfa:	687b      	ldr	r3, [r7, #4]
 8105bfc:	681b      	ldr	r3, [r3, #0]
 8105bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8105c02:	2b00      	cmp	r3, #0
 8105c04:	d009      	beq.n	8105c1a <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8105c06:	4b2a      	ldr	r3, [pc, #168]	; (8105cb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105c08:	691b      	ldr	r3, [r3, #16]
 8105c0a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8105c0e:	687b      	ldr	r3, [r7, #4]
 8105c10:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8105c14:	4926      	ldr	r1, [pc, #152]	; (8105cb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105c16:	4313      	orrs	r3, r2
 8105c18:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8105c1a:	687b      	ldr	r3, [r7, #4]
 8105c1c:	681b      	ldr	r3, [r3, #0]
 8105c1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8105c22:	2b00      	cmp	r3, #0
 8105c24:	d008      	beq.n	8105c38 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8105c26:	4b22      	ldr	r3, [pc, #136]	; (8105cb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105c28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105c2a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8105c2e:	687b      	ldr	r3, [r7, #4]
 8105c30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8105c32:	491f      	ldr	r1, [pc, #124]	; (8105cb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105c34:	4313      	orrs	r3, r2
 8105c36:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8105c38:	687b      	ldr	r3, [r7, #4]
 8105c3a:	681b      	ldr	r3, [r3, #0]
 8105c3c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8105c40:	2b00      	cmp	r3, #0
 8105c42:	d00d      	beq.n	8105c60 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8105c44:	4b1a      	ldr	r3, [pc, #104]	; (8105cb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105c46:	691b      	ldr	r3, [r3, #16]
 8105c48:	4a19      	ldr	r2, [pc, #100]	; (8105cb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105c4a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8105c4e:	6113      	str	r3, [r2, #16]
 8105c50:	4b17      	ldr	r3, [pc, #92]	; (8105cb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105c52:	691a      	ldr	r2, [r3, #16]
 8105c54:	687b      	ldr	r3, [r7, #4]
 8105c56:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8105c5a:	4915      	ldr	r1, [pc, #84]	; (8105cb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105c5c:	4313      	orrs	r3, r2
 8105c5e:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8105c60:	687b      	ldr	r3, [r7, #4]
 8105c62:	681b      	ldr	r3, [r3, #0]
 8105c64:	2b00      	cmp	r3, #0
 8105c66:	da08      	bge.n	8105c7a <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8105c68:	4b11      	ldr	r3, [pc, #68]	; (8105cb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105c6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105c6c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8105c70:	687b      	ldr	r3, [r7, #4]
 8105c72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105c74:	490e      	ldr	r1, [pc, #56]	; (8105cb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105c76:	4313      	orrs	r3, r2
 8105c78:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8105c7a:	687b      	ldr	r3, [r7, #4]
 8105c7c:	681b      	ldr	r3, [r3, #0]
 8105c7e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8105c82:	2b00      	cmp	r3, #0
 8105c84:	d009      	beq.n	8105c9a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8105c86:	4b0a      	ldr	r3, [pc, #40]	; (8105cb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105c8a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8105c8e:	687b      	ldr	r3, [r7, #4]
 8105c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8105c94:	4906      	ldr	r1, [pc, #24]	; (8105cb0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8105c96:	4313      	orrs	r3, r2
 8105c98:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8105c9a:	7dbb      	ldrb	r3, [r7, #22]
 8105c9c:	2b00      	cmp	r3, #0
 8105c9e:	d101      	bne.n	8105ca4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8105ca0:	2300      	movs	r3, #0
 8105ca2:	e000      	b.n	8105ca6 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8105ca4:	2301      	movs	r3, #1
}
 8105ca6:	4618      	mov	r0, r3
 8105ca8:	3718      	adds	r7, #24
 8105caa:	46bd      	mov	sp, r7
 8105cac:	bd80      	pop	{r7, pc}
 8105cae:	bf00      	nop
 8105cb0:	58024400 	.word	0x58024400

08105cb4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8105cb4:	b580      	push	{r7, lr}
 8105cb6:	b090      	sub	sp, #64	; 0x40
 8105cb8:	af00      	add	r7, sp, #0
 8105cba:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8105cbc:	687b      	ldr	r3, [r7, #4]
 8105cbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105cc2:	f040 8095 	bne.w	8105df0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8105cc6:	4b97      	ldr	r3, [pc, #604]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105cc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105cca:	f003 0307 	and.w	r3, r3, #7
 8105cce:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105cd2:	2b04      	cmp	r3, #4
 8105cd4:	f200 8088 	bhi.w	8105de8 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8105cd8:	a201      	add	r2, pc, #4	; (adr r2, 8105ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8105cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105cde:	bf00      	nop
 8105ce0:	08105cf5 	.word	0x08105cf5
 8105ce4:	08105d1d 	.word	0x08105d1d
 8105ce8:	08105d45 	.word	0x08105d45
 8105cec:	08105de1 	.word	0x08105de1
 8105cf0:	08105d6d 	.word	0x08105d6d
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105cf4:	4b8b      	ldr	r3, [pc, #556]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105cf6:	681b      	ldr	r3, [r3, #0]
 8105cf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105cfc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105d00:	d108      	bne.n	8105d14 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105d02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105d06:	4618      	mov	r0, r3
 8105d08:	f000 ff64 	bl	8106bd4 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8105d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105d10:	f000 bc94 	b.w	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105d14:	2300      	movs	r3, #0
 8105d16:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105d18:	f000 bc90 	b.w	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105d1c:	4b81      	ldr	r3, [pc, #516]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105d1e:	681b      	ldr	r3, [r3, #0]
 8105d20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105d24:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105d28:	d108      	bne.n	8105d3c <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105d2a:	f107 0318 	add.w	r3, r7, #24
 8105d2e:	4618      	mov	r0, r3
 8105d30:	f000 fca8 	bl	8106684 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105d34:	69bb      	ldr	r3, [r7, #24]
 8105d36:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105d38:	f000 bc80 	b.w	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105d3c:	2300      	movs	r3, #0
 8105d3e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105d40:	f000 bc7c 	b.w	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105d44:	4b77      	ldr	r3, [pc, #476]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105d46:	681b      	ldr	r3, [r3, #0]
 8105d48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105d4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105d50:	d108      	bne.n	8105d64 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105d52:	f107 030c 	add.w	r3, r7, #12
 8105d56:	4618      	mov	r0, r3
 8105d58:	f000 fde8 	bl	810692c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105d5c:	68fb      	ldr	r3, [r7, #12]
 8105d5e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105d60:	f000 bc6c 	b.w	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105d64:	2300      	movs	r3, #0
 8105d66:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105d68:	f000 bc68 	b.w	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105d6c:	4b6d      	ldr	r3, [pc, #436]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105d6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105d70:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105d74:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105d76:	4b6b      	ldr	r3, [pc, #428]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105d78:	681b      	ldr	r3, [r3, #0]
 8105d7a:	f003 0304 	and.w	r3, r3, #4
 8105d7e:	2b04      	cmp	r3, #4
 8105d80:	d10c      	bne.n	8105d9c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8105d82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105d84:	2b00      	cmp	r3, #0
 8105d86:	d109      	bne.n	8105d9c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105d88:	4b66      	ldr	r3, [pc, #408]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105d8a:	681b      	ldr	r3, [r3, #0]
 8105d8c:	08db      	lsrs	r3, r3, #3
 8105d8e:	f003 0303 	and.w	r3, r3, #3
 8105d92:	4a65      	ldr	r2, [pc, #404]	; (8105f28 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8105d94:	fa22 f303 	lsr.w	r3, r2, r3
 8105d98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105d9a:	e01f      	b.n	8105ddc <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105d9c:	4b61      	ldr	r3, [pc, #388]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105d9e:	681b      	ldr	r3, [r3, #0]
 8105da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105da4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105da8:	d106      	bne.n	8105db8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8105daa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105dac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105db0:	d102      	bne.n	8105db8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105db2:	4b5e      	ldr	r3, [pc, #376]	; (8105f2c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8105db4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105db6:	e011      	b.n	8105ddc <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105db8:	4b5a      	ldr	r3, [pc, #360]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105dba:	681b      	ldr	r3, [r3, #0]
 8105dbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105dc0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105dc4:	d106      	bne.n	8105dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8105dc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105dc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105dcc:	d102      	bne.n	8105dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105dce:	4b58      	ldr	r3, [pc, #352]	; (8105f30 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8105dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105dd2:	e003      	b.n	8105ddc <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105dd4:	2300      	movs	r3, #0
 8105dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105dd8:	f000 bc30 	b.w	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105ddc:	f000 bc2e 	b.w	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105de0:	4b54      	ldr	r3, [pc, #336]	; (8105f34 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8105de2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105de4:	f000 bc2a 	b.w	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8105de8:	2300      	movs	r3, #0
 8105dea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105dec:	f000 bc26 	b.w	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8105df0:	687b      	ldr	r3, [r7, #4]
 8105df2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8105df6:	f040 809f 	bne.w	8105f38 <HAL_RCCEx_GetPeriphCLKFreq+0x284>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8105dfa:	4b4a      	ldr	r3, [pc, #296]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105dfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105dfe:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8105e02:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105e0a:	d04d      	beq.n	8105ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8105e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105e12:	f200 8084 	bhi.w	8105f1e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8105e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e18:	2bc0      	cmp	r3, #192	; 0xc0
 8105e1a:	d07d      	beq.n	8105f18 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8105e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e1e:	2bc0      	cmp	r3, #192	; 0xc0
 8105e20:	d87d      	bhi.n	8105f1e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8105e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e24:	2b80      	cmp	r3, #128	; 0x80
 8105e26:	d02d      	beq.n	8105e84 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8105e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e2a:	2b80      	cmp	r3, #128	; 0x80
 8105e2c:	d877      	bhi.n	8105f1e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8105e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e30:	2b00      	cmp	r3, #0
 8105e32:	d003      	beq.n	8105e3c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8105e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e36:	2b40      	cmp	r3, #64	; 0x40
 8105e38:	d012      	beq.n	8105e60 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8105e3a:	e070      	b.n	8105f1e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105e3c:	4b39      	ldr	r3, [pc, #228]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105e3e:	681b      	ldr	r3, [r3, #0]
 8105e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105e44:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105e48:	d107      	bne.n	8105e5a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105e4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105e4e:	4618      	mov	r0, r3
 8105e50:	f000 fec0 	bl	8106bd4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105e56:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105e58:	e3f0      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105e5a:	2300      	movs	r3, #0
 8105e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105e5e:	e3ed      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105e60:	4b30      	ldr	r3, [pc, #192]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105e62:	681b      	ldr	r3, [r3, #0]
 8105e64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105e68:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105e6c:	d107      	bne.n	8105e7e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105e6e:	f107 0318 	add.w	r3, r7, #24
 8105e72:	4618      	mov	r0, r3
 8105e74:	f000 fc06 	bl	8106684 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105e78:	69bb      	ldr	r3, [r7, #24]
 8105e7a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105e7c:	e3de      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105e7e:	2300      	movs	r3, #0
 8105e80:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105e82:	e3db      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105e84:	4b27      	ldr	r3, [pc, #156]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105e86:	681b      	ldr	r3, [r3, #0]
 8105e88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105e8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105e90:	d107      	bne.n	8105ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105e92:	f107 030c 	add.w	r3, r7, #12
 8105e96:	4618      	mov	r0, r3
 8105e98:	f000 fd48 	bl	810692c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105e9c:	68fb      	ldr	r3, [r7, #12]
 8105e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105ea0:	e3cc      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105ea2:	2300      	movs	r3, #0
 8105ea4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105ea6:	e3c9      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105ea8:	4b1e      	ldr	r3, [pc, #120]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105eaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105eac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105eb0:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105eb2:	4b1c      	ldr	r3, [pc, #112]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105eb4:	681b      	ldr	r3, [r3, #0]
 8105eb6:	f003 0304 	and.w	r3, r3, #4
 8105eba:	2b04      	cmp	r3, #4
 8105ebc:	d10c      	bne.n	8105ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 8105ebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105ec0:	2b00      	cmp	r3, #0
 8105ec2:	d109      	bne.n	8105ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105ec4:	4b17      	ldr	r3, [pc, #92]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105ec6:	681b      	ldr	r3, [r3, #0]
 8105ec8:	08db      	lsrs	r3, r3, #3
 8105eca:	f003 0303 	and.w	r3, r3, #3
 8105ece:	4a16      	ldr	r2, [pc, #88]	; (8105f28 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8105ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8105ed4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105ed6:	e01e      	b.n	8105f16 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105ed8:	4b12      	ldr	r3, [pc, #72]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105eda:	681b      	ldr	r3, [r3, #0]
 8105edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105ee0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105ee4:	d106      	bne.n	8105ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8105ee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105ee8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105eec:	d102      	bne.n	8105ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105eee:	4b0f      	ldr	r3, [pc, #60]	; (8105f2c <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8105ef0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105ef2:	e010      	b.n	8105f16 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105ef4:	4b0b      	ldr	r3, [pc, #44]	; (8105f24 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105ef6:	681b      	ldr	r3, [r3, #0]
 8105ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105efc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105f00:	d106      	bne.n	8105f10 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8105f02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105f04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105f08:	d102      	bne.n	8105f10 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105f0a:	4b09      	ldr	r3, [pc, #36]	; (8105f30 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8105f0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105f0e:	e002      	b.n	8105f16 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105f10:	2300      	movs	r3, #0
 8105f12:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105f14:	e392      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105f16:	e391      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105f18:	4b06      	ldr	r3, [pc, #24]	; (8105f34 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8105f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105f1c:	e38e      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8105f1e:	2300      	movs	r3, #0
 8105f20:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105f22:	e38b      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105f24:	58024400 	.word	0x58024400
 8105f28:	03d09000 	.word	0x03d09000
 8105f2c:	003d0900 	.word	0x003d0900
 8105f30:	007a1200 	.word	0x007a1200
 8105f34:	00bb8000 	.word	0x00bb8000
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8105f38:	687b      	ldr	r3, [r7, #4]
 8105f3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8105f3e:	f040 809c 	bne.w	810607a <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8105f42:	4b9d      	ldr	r3, [pc, #628]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105f44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105f46:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8105f4a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105f4e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8105f52:	d054      	beq.n	8105ffe <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 8105f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105f56:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8105f5a:	f200 808b 	bhi.w	8106074 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8105f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105f60:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8105f64:	f000 8083 	beq.w	810606e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 8105f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105f6a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8105f6e:	f200 8081 	bhi.w	8106074 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8105f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105f74:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105f78:	d02f      	beq.n	8105fda <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 8105f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105f7c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105f80:	d878      	bhi.n	8106074 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8105f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105f84:	2b00      	cmp	r3, #0
 8105f86:	d004      	beq.n	8105f92 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8105f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105f8a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8105f8e:	d012      	beq.n	8105fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8105f90:	e070      	b.n	8106074 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105f92:	4b89      	ldr	r3, [pc, #548]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105f94:	681b      	ldr	r3, [r3, #0]
 8105f96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105f9a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105f9e:	d107      	bne.n	8105fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105fa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105fa4:	4618      	mov	r0, r3
 8105fa6:	f000 fe15 	bl	8106bd4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105fac:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105fae:	e345      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105fb0:	2300      	movs	r3, #0
 8105fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105fb4:	e342      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105fb6:	4b80      	ldr	r3, [pc, #512]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105fb8:	681b      	ldr	r3, [r3, #0]
 8105fba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105fbe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105fc2:	d107      	bne.n	8105fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105fc4:	f107 0318 	add.w	r3, r7, #24
 8105fc8:	4618      	mov	r0, r3
 8105fca:	f000 fb5b 	bl	8106684 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105fce:	69bb      	ldr	r3, [r7, #24]
 8105fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105fd2:	e333      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105fd4:	2300      	movs	r3, #0
 8105fd6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105fd8:	e330      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105fda:	4b77      	ldr	r3, [pc, #476]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105fdc:	681b      	ldr	r3, [r3, #0]
 8105fde:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105fe2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105fe6:	d107      	bne.n	8105ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105fe8:	f107 030c 	add.w	r3, r7, #12
 8105fec:	4618      	mov	r0, r3
 8105fee:	f000 fc9d 	bl	810692c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105ff2:	68fb      	ldr	r3, [r7, #12]
 8105ff4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105ff6:	e321      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105ff8:	2300      	movs	r3, #0
 8105ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105ffc:	e31e      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105ffe:	4b6e      	ldr	r3, [pc, #440]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8106000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106002:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8106006:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106008:	4b6b      	ldr	r3, [pc, #428]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 810600a:	681b      	ldr	r3, [r3, #0]
 810600c:	f003 0304 	and.w	r3, r3, #4
 8106010:	2b04      	cmp	r3, #4
 8106012:	d10c      	bne.n	810602e <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8106014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106016:	2b00      	cmp	r3, #0
 8106018:	d109      	bne.n	810602e <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810601a:	4b67      	ldr	r3, [pc, #412]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 810601c:	681b      	ldr	r3, [r3, #0]
 810601e:	08db      	lsrs	r3, r3, #3
 8106020:	f003 0303 	and.w	r3, r3, #3
 8106024:	4a65      	ldr	r2, [pc, #404]	; (81061bc <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8106026:	fa22 f303 	lsr.w	r3, r2, r3
 810602a:	63fb      	str	r3, [r7, #60]	; 0x3c
 810602c:	e01e      	b.n	810606c <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 810602e:	4b62      	ldr	r3, [pc, #392]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8106030:	681b      	ldr	r3, [r3, #0]
 8106032:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8106036:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810603a:	d106      	bne.n	810604a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 810603c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810603e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106042:	d102      	bne.n	810604a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8106044:	4b5e      	ldr	r3, [pc, #376]	; (81061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8106046:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106048:	e010      	b.n	810606c <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810604a:	4b5b      	ldr	r3, [pc, #364]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 810604c:	681b      	ldr	r3, [r3, #0]
 810604e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106052:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106056:	d106      	bne.n	8106066 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8106058:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810605a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810605e:	d102      	bne.n	8106066 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8106060:	4b58      	ldr	r3, [pc, #352]	; (81061c4 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 8106062:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106064:	e002      	b.n	810606c <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8106066:	2300      	movs	r3, #0
 8106068:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 810606a:	e2e7      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 810606c:	e2e6      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 810606e:	4b56      	ldr	r3, [pc, #344]	; (81061c8 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8106070:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106072:	e2e3      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8106074:	2300      	movs	r3, #0
 8106076:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106078:	e2e0      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 810607a:	687b      	ldr	r3, [r7, #4]
 810607c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8106080:	f040 80a7 	bne.w	81061d2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8106084:	4b4c      	ldr	r3, [pc, #304]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8106086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106088:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 810608c:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 810608e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106090:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8106094:	d055      	beq.n	8106142 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8106096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106098:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810609c:	f200 8096 	bhi.w	81061cc <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 81060a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81060a2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81060a6:	f000 8084 	beq.w	81061b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 81060aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81060ac:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 81060b0:	f200 808c 	bhi.w	81061cc <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 81060b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81060b6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81060ba:	d030      	beq.n	810611e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 81060bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81060be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81060c2:	f200 8083 	bhi.w	81061cc <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 81060c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81060c8:	2b00      	cmp	r3, #0
 81060ca:	d004      	beq.n	81060d6 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 81060cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81060ce:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81060d2:	d012      	beq.n	81060fa <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 81060d4:	e07a      	b.n	81061cc <HAL_RCCEx_GetPeriphCLKFreq+0x518>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81060d6:	4b38      	ldr	r3, [pc, #224]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81060d8:	681b      	ldr	r3, [r3, #0]
 81060da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81060de:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81060e2:	d107      	bne.n	81060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81060e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81060e8:	4618      	mov	r0, r3
 81060ea:	f000 fd73 	bl	8106bd4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81060ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81060f0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81060f2:	e2a3      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81060f4:	2300      	movs	r3, #0
 81060f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81060f8:	e2a0      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81060fa:	4b2f      	ldr	r3, [pc, #188]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81060fc:	681b      	ldr	r3, [r3, #0]
 81060fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106102:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8106106:	d107      	bne.n	8106118 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106108:	f107 0318 	add.w	r3, r7, #24
 810610c:	4618      	mov	r0, r3
 810610e:	f000 fab9 	bl	8106684 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106112:	69bb      	ldr	r3, [r7, #24]
 8106114:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 8106116:	e291      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8106118:	2300      	movs	r3, #0
 810611a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810611c:	e28e      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810611e:	4b26      	ldr	r3, [pc, #152]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8106120:	681b      	ldr	r3, [r3, #0]
 8106122:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106126:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810612a:	d107      	bne.n	810613c <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810612c:	f107 030c 	add.w	r3, r7, #12
 8106130:	4618      	mov	r0, r3
 8106132:	f000 fbfb 	bl	810692c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8106136:	68fb      	ldr	r3, [r7, #12]
 8106138:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810613a:	e27f      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810613c:	2300      	movs	r3, #0
 810613e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106140:	e27c      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8106142:	4b1d      	ldr	r3, [pc, #116]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8106144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106146:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 810614a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810614c:	4b1a      	ldr	r3, [pc, #104]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 810614e:	681b      	ldr	r3, [r3, #0]
 8106150:	f003 0304 	and.w	r3, r3, #4
 8106154:	2b04      	cmp	r3, #4
 8106156:	d10c      	bne.n	8106172 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8106158:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810615a:	2b00      	cmp	r3, #0
 810615c:	d109      	bne.n	8106172 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810615e:	4b16      	ldr	r3, [pc, #88]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8106160:	681b      	ldr	r3, [r3, #0]
 8106162:	08db      	lsrs	r3, r3, #3
 8106164:	f003 0303 	and.w	r3, r3, #3
 8106168:	4a14      	ldr	r2, [pc, #80]	; (81061bc <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 810616a:	fa22 f303 	lsr.w	r3, r2, r3
 810616e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106170:	e01e      	b.n	81061b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106172:	4b11      	ldr	r3, [pc, #68]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8106174:	681b      	ldr	r3, [r3, #0]
 8106176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810617a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810617e:	d106      	bne.n	810618e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 8106180:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106182:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106186:	d102      	bne.n	810618e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8106188:	4b0d      	ldr	r3, [pc, #52]	; (81061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 810618a:	63fb      	str	r3, [r7, #60]	; 0x3c
 810618c:	e010      	b.n	81061b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810618e:	4b0a      	ldr	r3, [pc, #40]	; (81061b8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8106190:	681b      	ldr	r3, [r3, #0]
 8106192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106196:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810619a:	d106      	bne.n	81061aa <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 810619c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810619e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81061a2:	d102      	bne.n	81061aa <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81061a4:	4b07      	ldr	r3, [pc, #28]	; (81061c4 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 81061a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 81061a8:	e002      	b.n	81061b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 81061aa:	2300      	movs	r3, #0
 81061ac:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 81061ae:	e245      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 81061b0:	e244      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 81061b2:	4b05      	ldr	r3, [pc, #20]	; (81061c8 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 81061b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81061b6:	e241      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 81061b8:	58024400 	.word	0x58024400
 81061bc:	03d09000 	.word	0x03d09000
 81061c0:	003d0900 	.word	0x003d0900
 81061c4:	007a1200 	.word	0x007a1200
 81061c8:	00bb8000 	.word	0x00bb8000
        }

      default :
        {
          frequency = 0;
 81061cc:	2300      	movs	r3, #0
 81061ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81061d0:	e234      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 81061d2:	687b      	ldr	r3, [r7, #4]
 81061d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81061d8:	f040 809c 	bne.w	8106314 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 81061dc:	4b9b      	ldr	r3, [pc, #620]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81061de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81061e0:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 81061e4:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 81061e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81061e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81061ec:	d054      	beq.n	8106298 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 81061ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81061f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81061f4:	f200 808b 	bhi.w	810630e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 81061f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81061fa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81061fe:	f000 8083 	beq.w	8106308 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 8106202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106204:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8106208:	f200 8081 	bhi.w	810630e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 810620c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810620e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8106212:	d02f      	beq.n	8106274 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 8106214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106216:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810621a:	d878      	bhi.n	810630e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 810621c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810621e:	2b00      	cmp	r3, #0
 8106220:	d004      	beq.n	810622c <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8106222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106224:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8106228:	d012      	beq.n	8106250 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 810622a:	e070      	b.n	810630e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810622c:	4b87      	ldr	r3, [pc, #540]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810622e:	681b      	ldr	r3, [r3, #0]
 8106230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8106234:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106238:	d107      	bne.n	810624a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810623a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810623e:	4618      	mov	r0, r3
 8106240:	f000 fcc8 	bl	8106bd4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106246:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106248:	e1f8      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810624a:	2300      	movs	r3, #0
 810624c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810624e:	e1f5      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106250:	4b7e      	ldr	r3, [pc, #504]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106252:	681b      	ldr	r3, [r3, #0]
 8106254:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106258:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810625c:	d107      	bne.n	810626e <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810625e:	f107 0318 	add.w	r3, r7, #24
 8106262:	4618      	mov	r0, r3
 8106264:	f000 fa0e 	bl	8106684 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106268:	69bb      	ldr	r3, [r7, #24]
 810626a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810626c:	e1e6      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810626e:	2300      	movs	r3, #0
 8106270:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106272:	e1e3      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106274:	4b75      	ldr	r3, [pc, #468]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106276:	681b      	ldr	r3, [r3, #0]
 8106278:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810627c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106280:	d107      	bne.n	8106292 <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106282:	f107 030c 	add.w	r3, r7, #12
 8106286:	4618      	mov	r0, r3
 8106288:	f000 fb50 	bl	810692c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810628c:	68fb      	ldr	r3, [r7, #12]
 810628e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106290:	e1d4      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8106292:	2300      	movs	r3, #0
 8106294:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106296:	e1d1      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8106298:	4b6c      	ldr	r3, [pc, #432]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810629a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810629c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81062a0:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81062a2:	4b6a      	ldr	r3, [pc, #424]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81062a4:	681b      	ldr	r3, [r3, #0]
 81062a6:	f003 0304 	and.w	r3, r3, #4
 81062aa:	2b04      	cmp	r3, #4
 81062ac:	d10c      	bne.n	81062c8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 81062ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81062b0:	2b00      	cmp	r3, #0
 81062b2:	d109      	bne.n	81062c8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81062b4:	4b65      	ldr	r3, [pc, #404]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81062b6:	681b      	ldr	r3, [r3, #0]
 81062b8:	08db      	lsrs	r3, r3, #3
 81062ba:	f003 0303 	and.w	r3, r3, #3
 81062be:	4a64      	ldr	r2, [pc, #400]	; (8106450 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 81062c0:	fa22 f303 	lsr.w	r3, r2, r3
 81062c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 81062c6:	e01e      	b.n	8106306 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81062c8:	4b60      	ldr	r3, [pc, #384]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81062ca:	681b      	ldr	r3, [r3, #0]
 81062cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81062d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81062d4:	d106      	bne.n	81062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 81062d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81062d8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81062dc:	d102      	bne.n	81062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 81062de:	4b5d      	ldr	r3, [pc, #372]	; (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 81062e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 81062e2:	e010      	b.n	8106306 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81062e4:	4b59      	ldr	r3, [pc, #356]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81062e6:	681b      	ldr	r3, [r3, #0]
 81062e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81062ec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81062f0:	d106      	bne.n	8106300 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 81062f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81062f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81062f8:	d102      	bne.n	8106300 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81062fa:	4b57      	ldr	r3, [pc, #348]	; (8106458 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 81062fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 81062fe:	e002      	b.n	8106306 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8106300:	2300      	movs	r3, #0
 8106302:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8106304:	e19a      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8106306:	e199      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8106308:	4b54      	ldr	r3, [pc, #336]	; (810645c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810630a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810630c:	e196      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 810630e:	2300      	movs	r3, #0
 8106310:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106312:	e193      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8106314:	687b      	ldr	r3, [r7, #4]
 8106316:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 810631a:	d173      	bne.n	8106404 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 810631c:	4b4b      	ldr	r3, [pc, #300]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810631e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106320:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8106324:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8106326:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106328:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810632c:	d02f      	beq.n	810638e <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 810632e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106330:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106334:	d863      	bhi.n	81063fe <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 8106336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106338:	2b00      	cmp	r3, #0
 810633a:	d004      	beq.n	8106346 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 810633c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810633e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106342:	d012      	beq.n	810636a <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 8106344:	e05b      	b.n	81063fe <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106346:	4b41      	ldr	r3, [pc, #260]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106348:	681b      	ldr	r3, [r3, #0]
 810634a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810634e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8106352:	d107      	bne.n	8106364 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106354:	f107 0318 	add.w	r3, r7, #24
 8106358:	4618      	mov	r0, r3
 810635a:	f000 f993 	bl	8106684 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810635e:	69bb      	ldr	r3, [r7, #24]
 8106360:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106362:	e16b      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8106364:	2300      	movs	r3, #0
 8106366:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106368:	e168      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810636a:	4b38      	ldr	r3, [pc, #224]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810636c:	681b      	ldr	r3, [r3, #0]
 810636e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106372:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106376:	d107      	bne.n	8106388 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106378:	f107 030c 	add.w	r3, r7, #12
 810637c:	4618      	mov	r0, r3
 810637e:	f000 fad5 	bl	810692c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8106382:	697b      	ldr	r3, [r7, #20]
 8106384:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106386:	e159      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8106388:	2300      	movs	r3, #0
 810638a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810638c:	e156      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 810638e:	4b2f      	ldr	r3, [pc, #188]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106392:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8106396:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106398:	4b2c      	ldr	r3, [pc, #176]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810639a:	681b      	ldr	r3, [r3, #0]
 810639c:	f003 0304 	and.w	r3, r3, #4
 81063a0:	2b04      	cmp	r3, #4
 81063a2:	d10c      	bne.n	81063be <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 81063a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81063a6:	2b00      	cmp	r3, #0
 81063a8:	d109      	bne.n	81063be <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81063aa:	4b28      	ldr	r3, [pc, #160]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81063ac:	681b      	ldr	r3, [r3, #0]
 81063ae:	08db      	lsrs	r3, r3, #3
 81063b0:	f003 0303 	and.w	r3, r3, #3
 81063b4:	4a26      	ldr	r2, [pc, #152]	; (8106450 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 81063b6:	fa22 f303 	lsr.w	r3, r2, r3
 81063ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 81063bc:	e01e      	b.n	81063fc <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81063be:	4b23      	ldr	r3, [pc, #140]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81063c0:	681b      	ldr	r3, [r3, #0]
 81063c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81063c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81063ca:	d106      	bne.n	81063da <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 81063cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81063ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81063d2:	d102      	bne.n	81063da <HAL_RCCEx_GetPeriphCLKFreq+0x726>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 81063d4:	4b1f      	ldr	r3, [pc, #124]	; (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 81063d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 81063d8:	e010      	b.n	81063fc <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81063da:	4b1c      	ldr	r3, [pc, #112]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81063dc:	681b      	ldr	r3, [r3, #0]
 81063de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81063e2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81063e6:	d106      	bne.n	81063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 81063e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81063ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81063ee:	d102      	bne.n	81063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81063f0:	4b19      	ldr	r3, [pc, #100]	; (8106458 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 81063f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 81063f4:	e002      	b.n	81063fc <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 81063f6:	2300      	movs	r3, #0
 81063f8:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 81063fa:	e11f      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 81063fc:	e11e      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 81063fe:	2300      	movs	r3, #0
 8106400:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106402:	e11b      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8106404:	687b      	ldr	r3, [r7, #4]
 8106406:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810640a:	d13e      	bne.n	810648a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 810640c:	4b0f      	ldr	r3, [pc, #60]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810640e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106410:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8106414:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8106416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106418:	2b00      	cmp	r3, #0
 810641a:	d004      	beq.n	8106426 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 810641c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810641e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106422:	d01d      	beq.n	8106460 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8106424:	e02e      	b.n	8106484 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106426:	4b09      	ldr	r3, [pc, #36]	; (810644c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106428:	681b      	ldr	r3, [r3, #0]
 810642a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810642e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106432:	d107      	bne.n	8106444 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106434:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8106438:	4618      	mov	r0, r3
 810643a:	f000 fbcb 	bl	8106bd4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810643e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106440:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106442:	e0fb      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8106444:	2300      	movs	r3, #0
 8106446:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106448:	e0f8      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 810644a:	bf00      	nop
 810644c:	58024400 	.word	0x58024400
 8106450:	03d09000 	.word	0x03d09000
 8106454:	003d0900 	.word	0x003d0900
 8106458:	007a1200 	.word	0x007a1200
 810645c:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106460:	4b79      	ldr	r3, [pc, #484]	; (8106648 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106462:	681b      	ldr	r3, [r3, #0]
 8106464:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106468:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810646c:	d107      	bne.n	810647e <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810646e:	f107 0318 	add.w	r3, r7, #24
 8106472:	4618      	mov	r0, r3
 8106474:	f000 f906 	bl	8106684 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8106478:	6a3b      	ldr	r3, [r7, #32]
 810647a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 810647c:	e0de      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 810647e:	2300      	movs	r3, #0
 8106480:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106482:	e0db      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8106484:	2300      	movs	r3, #0
 8106486:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106488:	e0d8      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 810648a:	687b      	ldr	r3, [r7, #4]
 810648c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8106490:	f040 8085 	bne.w	810659e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8106494:	4b6c      	ldr	r3, [pc, #432]	; (8106648 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106496:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106498:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 810649c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 810649e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81064a4:	d06b      	beq.n	810657e <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 81064a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81064ac:	d874      	bhi.n	8106598 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 81064ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81064b4:	d056      	beq.n	8106564 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 81064b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81064bc:	d86c      	bhi.n	8106598 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 81064be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064c0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81064c4:	d03b      	beq.n	810653e <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 81064c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064c8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81064cc:	d864      	bhi.n	8106598 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 81064ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81064d4:	d021      	beq.n	810651a <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 81064d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81064dc:	d85c      	bhi.n	8106598 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 81064de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064e0:	2b00      	cmp	r3, #0
 81064e2:	d004      	beq.n	81064ee <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 81064e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81064ea:	d004      	beq.n	81064f6 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 81064ec:	e054      	b.n	8106598 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 81064ee:	f000 f8b3 	bl	8106658 <HAL_RCCEx_GetD3PCLK1Freq>
 81064f2:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 81064f4:	e0a2      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81064f6:	4b54      	ldr	r3, [pc, #336]	; (8106648 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81064f8:	681b      	ldr	r3, [r3, #0]
 81064fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81064fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8106502:	d107      	bne.n	8106514 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106504:	f107 0318 	add.w	r3, r7, #24
 8106508:	4618      	mov	r0, r3
 810650a:	f000 f8bb 	bl	8106684 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 810650e:	69fb      	ldr	r3, [r7, #28]
 8106510:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106512:	e093      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8106514:	2300      	movs	r3, #0
 8106516:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106518:	e090      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810651a:	4b4b      	ldr	r3, [pc, #300]	; (8106648 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810651c:	681b      	ldr	r3, [r3, #0]
 810651e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106522:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106526:	d107      	bne.n	8106538 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106528:	f107 030c 	add.w	r3, r7, #12
 810652c:	4618      	mov	r0, r3
 810652e:	f000 f9fd 	bl	810692c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8106532:	693b      	ldr	r3, [r7, #16]
 8106534:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106536:	e081      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8106538:	2300      	movs	r3, #0
 810653a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810653c:	e07e      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 810653e:	4b42      	ldr	r3, [pc, #264]	; (8106648 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106540:	681b      	ldr	r3, [r3, #0]
 8106542:	f003 0304 	and.w	r3, r3, #4
 8106546:	2b04      	cmp	r3, #4
 8106548:	d109      	bne.n	810655e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810654a:	4b3f      	ldr	r3, [pc, #252]	; (8106648 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810654c:	681b      	ldr	r3, [r3, #0]
 810654e:	08db      	lsrs	r3, r3, #3
 8106550:	f003 0303 	and.w	r3, r3, #3
 8106554:	4a3d      	ldr	r2, [pc, #244]	; (810664c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8106556:	fa22 f303 	lsr.w	r3, r2, r3
 810655a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 810655c:	e06e      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 810655e:	2300      	movs	r3, #0
 8106560:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106562:	e06b      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8106564:	4b38      	ldr	r3, [pc, #224]	; (8106648 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106566:	681b      	ldr	r3, [r3, #0]
 8106568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810656c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106570:	d102      	bne.n	8106578 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
         {
          frequency = CSI_VALUE;
 8106572:	4b37      	ldr	r3, [pc, #220]	; (8106650 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8106574:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8106576:	e061      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8106578:	2300      	movs	r3, #0
 810657a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810657c:	e05e      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 810657e:	4b32      	ldr	r3, [pc, #200]	; (8106648 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106580:	681b      	ldr	r3, [r3, #0]
 8106582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106586:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810658a:	d102      	bne.n	8106592 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
         {
          frequency = HSE_VALUE;
 810658c:	4b31      	ldr	r3, [pc, #196]	; (8106654 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 810658e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106590:	e054      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8106592:	2300      	movs	r3, #0
 8106594:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106596:	e051      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8106598:	2300      	movs	r3, #0
 810659a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810659c:	e04e      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 810659e:	687b      	ldr	r3, [r7, #4]
 81065a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81065a4:	d148      	bne.n	8106638 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 81065a6:	4b28      	ldr	r3, [pc, #160]	; (8106648 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81065a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81065aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81065ae:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 81065b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81065b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81065b6:	d02a      	beq.n	810660e <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 81065b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81065ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81065be:	d838      	bhi.n	8106632 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
 81065c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81065c2:	2b00      	cmp	r3, #0
 81065c4:	d004      	beq.n	81065d0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 81065c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81065c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81065cc:	d00d      	beq.n	81065ea <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 81065ce:	e030      	b.n	8106632 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 81065d0:	4b1d      	ldr	r3, [pc, #116]	; (8106648 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81065d2:	681b      	ldr	r3, [r3, #0]
 81065d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81065d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81065dc:	d102      	bne.n	81065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
         {
          frequency = HSE_VALUE;
 81065de:	4b1d      	ldr	r3, [pc, #116]	; (8106654 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 81065e0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81065e2:	e02b      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81065e4:	2300      	movs	r3, #0
 81065e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81065e8:	e028      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81065ea:	4b17      	ldr	r3, [pc, #92]	; (8106648 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81065ec:	681b      	ldr	r3, [r3, #0]
 81065ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81065f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81065f6:	d107      	bne.n	8106608 <HAL_RCCEx_GetPeriphCLKFreq+0x954>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81065f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81065fc:	4618      	mov	r0, r3
 81065fe:	f000 fae9 	bl	8106bd4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106604:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106606:	e019      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8106608:	2300      	movs	r3, #0
 810660a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810660c:	e016      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810660e:	4b0e      	ldr	r3, [pc, #56]	; (8106648 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106610:	681b      	ldr	r3, [r3, #0]
 8106612:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106616:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810661a:	d107      	bne.n	810662c <HAL_RCCEx_GetPeriphCLKFreq+0x978>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810661c:	f107 0318 	add.w	r3, r7, #24
 8106620:	4618      	mov	r0, r3
 8106622:	f000 f82f 	bl	8106684 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8106626:	69fb      	ldr	r3, [r7, #28]
 8106628:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 810662a:	e007      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 810662c:	2300      	movs	r3, #0
 810662e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106630:	e004      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8106632:	2300      	movs	r3, #0
 8106634:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106636:	e001      	b.n	810663c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else
    {
      frequency = 0;
 8106638:	2300      	movs	r3, #0
 810663a:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 810663c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 810663e:	4618      	mov	r0, r3
 8106640:	3740      	adds	r7, #64	; 0x40
 8106642:	46bd      	mov	sp, r7
 8106644:	bd80      	pop	{r7, pc}
 8106646:	bf00      	nop
 8106648:	58024400 	.word	0x58024400
 810664c:	03d09000 	.word	0x03d09000
 8106650:	003d0900 	.word	0x003d0900
 8106654:	007a1200 	.word	0x007a1200

08106658 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8106658:	b580      	push	{r7, lr}
 810665a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 810665c:	f7fe fb86 	bl	8104d6c <HAL_RCC_GetHCLKFreq>
 8106660:	4602      	mov	r2, r0
 8106662:	4b06      	ldr	r3, [pc, #24]	; (810667c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8106664:	6a1b      	ldr	r3, [r3, #32]
 8106666:	091b      	lsrs	r3, r3, #4
 8106668:	f003 0307 	and.w	r3, r3, #7
 810666c:	4904      	ldr	r1, [pc, #16]	; (8106680 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 810666e:	5ccb      	ldrb	r3, [r1, r3]
 8106670:	f003 031f 	and.w	r3, r3, #31
 8106674:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8106678:	4618      	mov	r0, r3
 810667a:	bd80      	pop	{r7, pc}
 810667c:	58024400 	.word	0x58024400
 8106680:	08109d80 	.word	0x08109d80

08106684 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8106684:	b480      	push	{r7}
 8106686:	b089      	sub	sp, #36	; 0x24
 8106688:	af00      	add	r7, sp, #0
 810668a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810668c:	4ba1      	ldr	r3, [pc, #644]	; (8106914 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810668e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106690:	f003 0303 	and.w	r3, r3, #3
 8106694:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8106696:	4b9f      	ldr	r3, [pc, #636]	; (8106914 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810669a:	0b1b      	lsrs	r3, r3, #12
 810669c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81066a0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 81066a2:	4b9c      	ldr	r3, [pc, #624]	; (8106914 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81066a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81066a6:	091b      	lsrs	r3, r3, #4
 81066a8:	f003 0301 	and.w	r3, r3, #1
 81066ac:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 81066ae:	4b99      	ldr	r3, [pc, #612]	; (8106914 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81066b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81066b2:	08db      	lsrs	r3, r3, #3
 81066b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81066b8:	693a      	ldr	r2, [r7, #16]
 81066ba:	fb02 f303 	mul.w	r3, r2, r3
 81066be:	ee07 3a90 	vmov	s15, r3
 81066c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81066c6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 81066ca:	697b      	ldr	r3, [r7, #20]
 81066cc:	2b00      	cmp	r3, #0
 81066ce:	f000 8111 	beq.w	81068f4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 81066d2:	69bb      	ldr	r3, [r7, #24]
 81066d4:	2b02      	cmp	r3, #2
 81066d6:	f000 8083 	beq.w	81067e0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 81066da:	69bb      	ldr	r3, [r7, #24]
 81066dc:	2b02      	cmp	r3, #2
 81066de:	f200 80a1 	bhi.w	8106824 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 81066e2:	69bb      	ldr	r3, [r7, #24]
 81066e4:	2b00      	cmp	r3, #0
 81066e6:	d003      	beq.n	81066f0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 81066e8:	69bb      	ldr	r3, [r7, #24]
 81066ea:	2b01      	cmp	r3, #1
 81066ec:	d056      	beq.n	810679c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 81066ee:	e099      	b.n	8106824 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81066f0:	4b88      	ldr	r3, [pc, #544]	; (8106914 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81066f2:	681b      	ldr	r3, [r3, #0]
 81066f4:	f003 0320 	and.w	r3, r3, #32
 81066f8:	2b00      	cmp	r3, #0
 81066fa:	d02d      	beq.n	8106758 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81066fc:	4b85      	ldr	r3, [pc, #532]	; (8106914 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81066fe:	681b      	ldr	r3, [r3, #0]
 8106700:	08db      	lsrs	r3, r3, #3
 8106702:	f003 0303 	and.w	r3, r3, #3
 8106706:	4a84      	ldr	r2, [pc, #528]	; (8106918 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8106708:	fa22 f303 	lsr.w	r3, r2, r3
 810670c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 810670e:	68bb      	ldr	r3, [r7, #8]
 8106710:	ee07 3a90 	vmov	s15, r3
 8106714:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106718:	697b      	ldr	r3, [r7, #20]
 810671a:	ee07 3a90 	vmov	s15, r3
 810671e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106722:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106726:	4b7b      	ldr	r3, [pc, #492]	; (8106914 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810672a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810672e:	ee07 3a90 	vmov	s15, r3
 8106732:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106736:	ed97 6a03 	vldr	s12, [r7, #12]
 810673a:	eddf 5a78 	vldr	s11, [pc, #480]	; 810691c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810673e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106742:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106746:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810674a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810674e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106752:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8106756:	e087      	b.n	8106868 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106758:	697b      	ldr	r3, [r7, #20]
 810675a:	ee07 3a90 	vmov	s15, r3
 810675e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106762:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8106920 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8106766:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810676a:	4b6a      	ldr	r3, [pc, #424]	; (8106914 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810676c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810676e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106772:	ee07 3a90 	vmov	s15, r3
 8106776:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810677a:	ed97 6a03 	vldr	s12, [r7, #12]
 810677e:	eddf 5a67 	vldr	s11, [pc, #412]	; 810691c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106782:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106786:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810678a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810678e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106792:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106796:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810679a:	e065      	b.n	8106868 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 810679c:	697b      	ldr	r3, [r7, #20]
 810679e:	ee07 3a90 	vmov	s15, r3
 81067a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81067a6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8106924 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 81067aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81067ae:	4b59      	ldr	r3, [pc, #356]	; (8106914 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81067b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81067b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81067b6:	ee07 3a90 	vmov	s15, r3
 81067ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81067be:	ed97 6a03 	vldr	s12, [r7, #12]
 81067c2:	eddf 5a56 	vldr	s11, [pc, #344]	; 810691c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81067c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81067ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81067ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81067d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81067d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81067da:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81067de:	e043      	b.n	8106868 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81067e0:	697b      	ldr	r3, [r7, #20]
 81067e2:	ee07 3a90 	vmov	s15, r3
 81067e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81067ea:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8106928 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 81067ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81067f2:	4b48      	ldr	r3, [pc, #288]	; (8106914 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81067f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81067f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81067fa:	ee07 3a90 	vmov	s15, r3
 81067fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106802:	ed97 6a03 	vldr	s12, [r7, #12]
 8106806:	eddf 5a45 	vldr	s11, [pc, #276]	; 810691c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810680a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810680e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106812:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106816:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810681a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810681e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106822:	e021      	b.n	8106868 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106824:	697b      	ldr	r3, [r7, #20]
 8106826:	ee07 3a90 	vmov	s15, r3
 810682a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810682e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8106924 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8106832:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106836:	4b37      	ldr	r3, [pc, #220]	; (8106914 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810683a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810683e:	ee07 3a90 	vmov	s15, r3
 8106842:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106846:	ed97 6a03 	vldr	s12, [r7, #12]
 810684a:	eddf 5a34 	vldr	s11, [pc, #208]	; 810691c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810684e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106852:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106856:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810685a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810685e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106862:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106866:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8106868:	4b2a      	ldr	r3, [pc, #168]	; (8106914 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810686a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810686c:	0a5b      	lsrs	r3, r3, #9
 810686e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106872:	ee07 3a90 	vmov	s15, r3
 8106876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810687a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810687e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106882:	edd7 6a07 	vldr	s13, [r7, #28]
 8106886:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810688a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810688e:	ee17 2a90 	vmov	r2, s15
 8106892:	687b      	ldr	r3, [r7, #4]
 8106894:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8106896:	4b1f      	ldr	r3, [pc, #124]	; (8106914 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810689a:	0c1b      	lsrs	r3, r3, #16
 810689c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81068a0:	ee07 3a90 	vmov	s15, r3
 81068a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81068a8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81068ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 81068b0:	edd7 6a07 	vldr	s13, [r7, #28]
 81068b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81068b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81068bc:	ee17 2a90 	vmov	r2, s15
 81068c0:	687b      	ldr	r3, [r7, #4]
 81068c2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 81068c4:	4b13      	ldr	r3, [pc, #76]	; (8106914 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81068c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81068c8:	0e1b      	lsrs	r3, r3, #24
 81068ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81068ce:	ee07 3a90 	vmov	s15, r3
 81068d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81068d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81068da:	ee37 7a87 	vadd.f32	s14, s15, s14
 81068de:	edd7 6a07 	vldr	s13, [r7, #28]
 81068e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81068e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81068ea:	ee17 2a90 	vmov	r2, s15
 81068ee:	687b      	ldr	r3, [r7, #4]
 81068f0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 81068f2:	e008      	b.n	8106906 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 81068f4:	687b      	ldr	r3, [r7, #4]
 81068f6:	2200      	movs	r2, #0
 81068f8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 81068fa:	687b      	ldr	r3, [r7, #4]
 81068fc:	2200      	movs	r2, #0
 81068fe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8106900:	687b      	ldr	r3, [r7, #4]
 8106902:	2200      	movs	r2, #0
 8106904:	609a      	str	r2, [r3, #8]
}
 8106906:	bf00      	nop
 8106908:	3724      	adds	r7, #36	; 0x24
 810690a:	46bd      	mov	sp, r7
 810690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106910:	4770      	bx	lr
 8106912:	bf00      	nop
 8106914:	58024400 	.word	0x58024400
 8106918:	03d09000 	.word	0x03d09000
 810691c:	46000000 	.word	0x46000000
 8106920:	4c742400 	.word	0x4c742400
 8106924:	4a742400 	.word	0x4a742400
 8106928:	4af42400 	.word	0x4af42400

0810692c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 810692c:	b480      	push	{r7}
 810692e:	b089      	sub	sp, #36	; 0x24
 8106930:	af00      	add	r7, sp, #0
 8106932:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106934:	4ba1      	ldr	r3, [pc, #644]	; (8106bbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106938:	f003 0303 	and.w	r3, r3, #3
 810693c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 810693e:	4b9f      	ldr	r3, [pc, #636]	; (8106bbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106942:	0d1b      	lsrs	r3, r3, #20
 8106944:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106948:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 810694a:	4b9c      	ldr	r3, [pc, #624]	; (8106bbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810694c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810694e:	0a1b      	lsrs	r3, r3, #8
 8106950:	f003 0301 	and.w	r3, r3, #1
 8106954:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8106956:	4b99      	ldr	r3, [pc, #612]	; (8106bbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810695a:	08db      	lsrs	r3, r3, #3
 810695c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106960:	693a      	ldr	r2, [r7, #16]
 8106962:	fb02 f303 	mul.w	r3, r2, r3
 8106966:	ee07 3a90 	vmov	s15, r3
 810696a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810696e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8106972:	697b      	ldr	r3, [r7, #20]
 8106974:	2b00      	cmp	r3, #0
 8106976:	f000 8111 	beq.w	8106b9c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 810697a:	69bb      	ldr	r3, [r7, #24]
 810697c:	2b02      	cmp	r3, #2
 810697e:	f000 8083 	beq.w	8106a88 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8106982:	69bb      	ldr	r3, [r7, #24]
 8106984:	2b02      	cmp	r3, #2
 8106986:	f200 80a1 	bhi.w	8106acc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 810698a:	69bb      	ldr	r3, [r7, #24]
 810698c:	2b00      	cmp	r3, #0
 810698e:	d003      	beq.n	8106998 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8106990:	69bb      	ldr	r3, [r7, #24]
 8106992:	2b01      	cmp	r3, #1
 8106994:	d056      	beq.n	8106a44 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8106996:	e099      	b.n	8106acc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106998:	4b88      	ldr	r3, [pc, #544]	; (8106bbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810699a:	681b      	ldr	r3, [r3, #0]
 810699c:	f003 0320 	and.w	r3, r3, #32
 81069a0:	2b00      	cmp	r3, #0
 81069a2:	d02d      	beq.n	8106a00 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81069a4:	4b85      	ldr	r3, [pc, #532]	; (8106bbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81069a6:	681b      	ldr	r3, [r3, #0]
 81069a8:	08db      	lsrs	r3, r3, #3
 81069aa:	f003 0303 	and.w	r3, r3, #3
 81069ae:	4a84      	ldr	r2, [pc, #528]	; (8106bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 81069b0:	fa22 f303 	lsr.w	r3, r2, r3
 81069b4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81069b6:	68bb      	ldr	r3, [r7, #8]
 81069b8:	ee07 3a90 	vmov	s15, r3
 81069bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81069c0:	697b      	ldr	r3, [r7, #20]
 81069c2:	ee07 3a90 	vmov	s15, r3
 81069c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81069ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81069ce:	4b7b      	ldr	r3, [pc, #492]	; (8106bbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81069d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81069d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81069d6:	ee07 3a90 	vmov	s15, r3
 81069da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81069de:	ed97 6a03 	vldr	s12, [r7, #12]
 81069e2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8106bc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81069e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81069ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81069ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81069f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81069f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81069fa:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 81069fe:	e087      	b.n	8106b10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106a00:	697b      	ldr	r3, [r7, #20]
 8106a02:	ee07 3a90 	vmov	s15, r3
 8106a06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106a0a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8106bc8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8106a0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106a12:	4b6a      	ldr	r3, [pc, #424]	; (8106bbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106a16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106a1a:	ee07 3a90 	vmov	s15, r3
 8106a1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106a22:	ed97 6a03 	vldr	s12, [r7, #12]
 8106a26:	eddf 5a67 	vldr	s11, [pc, #412]	; 8106bc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106a2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106a2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106a32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106a36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106a3e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106a42:	e065      	b.n	8106b10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106a44:	697b      	ldr	r3, [r7, #20]
 8106a46:	ee07 3a90 	vmov	s15, r3
 8106a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106a4e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8106bcc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8106a52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106a56:	4b59      	ldr	r3, [pc, #356]	; (8106bbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106a5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106a5e:	ee07 3a90 	vmov	s15, r3
 8106a62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106a66:	ed97 6a03 	vldr	s12, [r7, #12]
 8106a6a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8106bc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106a6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106a72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106a76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106a7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106a82:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106a86:	e043      	b.n	8106b10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106a88:	697b      	ldr	r3, [r7, #20]
 8106a8a:	ee07 3a90 	vmov	s15, r3
 8106a8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106a92:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8106bd0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8106a96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106a9a:	4b48      	ldr	r3, [pc, #288]	; (8106bbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106aa2:	ee07 3a90 	vmov	s15, r3
 8106aa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106aaa:	ed97 6a03 	vldr	s12, [r7, #12]
 8106aae:	eddf 5a45 	vldr	s11, [pc, #276]	; 8106bc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106ab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106ab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106aba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106abe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106ac6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106aca:	e021      	b.n	8106b10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106acc:	697b      	ldr	r3, [r7, #20]
 8106ace:	ee07 3a90 	vmov	s15, r3
 8106ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106ad6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8106bcc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8106ada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106ade:	4b37      	ldr	r3, [pc, #220]	; (8106bbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106ae6:	ee07 3a90 	vmov	s15, r3
 8106aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106aee:	ed97 6a03 	vldr	s12, [r7, #12]
 8106af2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8106bc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106afe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106b0a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106b0e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8106b10:	4b2a      	ldr	r3, [pc, #168]	; (8106bbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106b14:	0a5b      	lsrs	r3, r3, #9
 8106b16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106b1a:	ee07 3a90 	vmov	s15, r3
 8106b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b22:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106b26:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106b2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8106b2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106b32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106b36:	ee17 2a90 	vmov	r2, s15
 8106b3a:	687b      	ldr	r3, [r7, #4]
 8106b3c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8106b3e:	4b1f      	ldr	r3, [pc, #124]	; (8106bbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106b42:	0c1b      	lsrs	r3, r3, #16
 8106b44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106b48:	ee07 3a90 	vmov	s15, r3
 8106b4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b50:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106b54:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106b58:	edd7 6a07 	vldr	s13, [r7, #28]
 8106b5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106b60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106b64:	ee17 2a90 	vmov	r2, s15
 8106b68:	687b      	ldr	r3, [r7, #4]
 8106b6a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8106b6c:	4b13      	ldr	r3, [pc, #76]	; (8106bbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106b70:	0e1b      	lsrs	r3, r3, #24
 8106b72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106b76:	ee07 3a90 	vmov	s15, r3
 8106b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106b82:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106b86:	edd7 6a07 	vldr	s13, [r7, #28]
 8106b8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106b8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106b92:	ee17 2a90 	vmov	r2, s15
 8106b96:	687b      	ldr	r3, [r7, #4]
 8106b98:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8106b9a:	e008      	b.n	8106bae <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8106b9c:	687b      	ldr	r3, [r7, #4]
 8106b9e:	2200      	movs	r2, #0
 8106ba0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8106ba2:	687b      	ldr	r3, [r7, #4]
 8106ba4:	2200      	movs	r2, #0
 8106ba6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8106ba8:	687b      	ldr	r3, [r7, #4]
 8106baa:	2200      	movs	r2, #0
 8106bac:	609a      	str	r2, [r3, #8]
}
 8106bae:	bf00      	nop
 8106bb0:	3724      	adds	r7, #36	; 0x24
 8106bb2:	46bd      	mov	sp, r7
 8106bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106bb8:	4770      	bx	lr
 8106bba:	bf00      	nop
 8106bbc:	58024400 	.word	0x58024400
 8106bc0:	03d09000 	.word	0x03d09000
 8106bc4:	46000000 	.word	0x46000000
 8106bc8:	4c742400 	.word	0x4c742400
 8106bcc:	4a742400 	.word	0x4a742400
 8106bd0:	4af42400 	.word	0x4af42400

08106bd4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8106bd4:	b480      	push	{r7}
 8106bd6:	b089      	sub	sp, #36	; 0x24
 8106bd8:	af00      	add	r7, sp, #0
 8106bda:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106bdc:	4ba0      	ldr	r3, [pc, #640]	; (8106e60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106be0:	f003 0303 	and.w	r3, r3, #3
 8106be4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8106be6:	4b9e      	ldr	r3, [pc, #632]	; (8106e60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106bea:	091b      	lsrs	r3, r3, #4
 8106bec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106bf0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8106bf2:	4b9b      	ldr	r3, [pc, #620]	; (8106e60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106bf6:	f003 0301 	and.w	r3, r3, #1
 8106bfa:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8106bfc:	4b98      	ldr	r3, [pc, #608]	; (8106e60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106bfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8106c00:	08db      	lsrs	r3, r3, #3
 8106c02:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106c06:	693a      	ldr	r2, [r7, #16]
 8106c08:	fb02 f303 	mul.w	r3, r2, r3
 8106c0c:	ee07 3a90 	vmov	s15, r3
 8106c10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106c14:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8106c18:	697b      	ldr	r3, [r7, #20]
 8106c1a:	2b00      	cmp	r3, #0
 8106c1c:	f000 8111 	beq.w	8106e42 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8106c20:	69bb      	ldr	r3, [r7, #24]
 8106c22:	2b02      	cmp	r3, #2
 8106c24:	f000 8083 	beq.w	8106d2e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8106c28:	69bb      	ldr	r3, [r7, #24]
 8106c2a:	2b02      	cmp	r3, #2
 8106c2c:	f200 80a1 	bhi.w	8106d72 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8106c30:	69bb      	ldr	r3, [r7, #24]
 8106c32:	2b00      	cmp	r3, #0
 8106c34:	d003      	beq.n	8106c3e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8106c36:	69bb      	ldr	r3, [r7, #24]
 8106c38:	2b01      	cmp	r3, #1
 8106c3a:	d056      	beq.n	8106cea <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8106c3c:	e099      	b.n	8106d72 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106c3e:	4b88      	ldr	r3, [pc, #544]	; (8106e60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106c40:	681b      	ldr	r3, [r3, #0]
 8106c42:	f003 0320 	and.w	r3, r3, #32
 8106c46:	2b00      	cmp	r3, #0
 8106c48:	d02d      	beq.n	8106ca6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106c4a:	4b85      	ldr	r3, [pc, #532]	; (8106e60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106c4c:	681b      	ldr	r3, [r3, #0]
 8106c4e:	08db      	lsrs	r3, r3, #3
 8106c50:	f003 0303 	and.w	r3, r3, #3
 8106c54:	4a83      	ldr	r2, [pc, #524]	; (8106e64 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8106c56:	fa22 f303 	lsr.w	r3, r2, r3
 8106c5a:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106c5c:	68bb      	ldr	r3, [r7, #8]
 8106c5e:	ee07 3a90 	vmov	s15, r3
 8106c62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106c66:	697b      	ldr	r3, [r7, #20]
 8106c68:	ee07 3a90 	vmov	s15, r3
 8106c6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106c70:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106c74:	4b7a      	ldr	r3, [pc, #488]	; (8106e60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106c78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106c7c:	ee07 3a90 	vmov	s15, r3
 8106c80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106c84:	ed97 6a03 	vldr	s12, [r7, #12]
 8106c88:	eddf 5a77 	vldr	s11, [pc, #476]	; 8106e68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106c8c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106c90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106c94:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106c98:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106c9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106ca0:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8106ca4:	e087      	b.n	8106db6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106ca6:	697b      	ldr	r3, [r7, #20]
 8106ca8:	ee07 3a90 	vmov	s15, r3
 8106cac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106cb0:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8106e6c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8106cb4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106cb8:	4b69      	ldr	r3, [pc, #420]	; (8106e60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106cbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106cc0:	ee07 3a90 	vmov	s15, r3
 8106cc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106cc8:	ed97 6a03 	vldr	s12, [r7, #12]
 8106ccc:	eddf 5a66 	vldr	s11, [pc, #408]	; 8106e68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106cd0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106cd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106cd8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106cdc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106ce0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106ce4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106ce8:	e065      	b.n	8106db6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106cea:	697b      	ldr	r3, [r7, #20]
 8106cec:	ee07 3a90 	vmov	s15, r3
 8106cf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106cf4:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8106e70 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8106cf8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106cfc:	4b58      	ldr	r3, [pc, #352]	; (8106e60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106d00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106d04:	ee07 3a90 	vmov	s15, r3
 8106d08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106d0c:	ed97 6a03 	vldr	s12, [r7, #12]
 8106d10:	eddf 5a55 	vldr	s11, [pc, #340]	; 8106e68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106d14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106d18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106d1c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106d20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106d24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106d28:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106d2c:	e043      	b.n	8106db6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106d2e:	697b      	ldr	r3, [r7, #20]
 8106d30:	ee07 3a90 	vmov	s15, r3
 8106d34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106d38:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8106e74 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8106d3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106d40:	4b47      	ldr	r3, [pc, #284]	; (8106e60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106d48:	ee07 3a90 	vmov	s15, r3
 8106d4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106d50:	ed97 6a03 	vldr	s12, [r7, #12]
 8106d54:	eddf 5a44 	vldr	s11, [pc, #272]	; 8106e68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106d58:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106d5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106d60:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106d64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106d68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106d6c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106d70:	e021      	b.n	8106db6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106d72:	697b      	ldr	r3, [r7, #20]
 8106d74:	ee07 3a90 	vmov	s15, r3
 8106d78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106d7c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8106e6c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8106d80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106d84:	4b36      	ldr	r3, [pc, #216]	; (8106e60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106d88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106d8c:	ee07 3a90 	vmov	s15, r3
 8106d90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106d94:	ed97 6a03 	vldr	s12, [r7, #12]
 8106d98:	eddf 5a33 	vldr	s11, [pc, #204]	; 8106e68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106d9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106da0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106da4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106da8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106dac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106db0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106db4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8106db6:	4b2a      	ldr	r3, [pc, #168]	; (8106e60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106dba:	0a5b      	lsrs	r3, r3, #9
 8106dbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106dc0:	ee07 3a90 	vmov	s15, r3
 8106dc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106dc8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106dcc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106dd0:	edd7 6a07 	vldr	s13, [r7, #28]
 8106dd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106dd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106ddc:	ee17 2a90 	vmov	r2, s15
 8106de0:	687b      	ldr	r3, [r7, #4]
 8106de2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8106de4:	4b1e      	ldr	r3, [pc, #120]	; (8106e60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106de8:	0c1b      	lsrs	r3, r3, #16
 8106dea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106dee:	ee07 3a90 	vmov	s15, r3
 8106df2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106df6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106dfa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106dfe:	edd7 6a07 	vldr	s13, [r7, #28]
 8106e02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106e06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106e0a:	ee17 2a90 	vmov	r2, s15
 8106e0e:	687b      	ldr	r3, [r7, #4]
 8106e10:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8106e12:	4b13      	ldr	r3, [pc, #76]	; (8106e60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106e16:	0e1b      	lsrs	r3, r3, #24
 8106e18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106e1c:	ee07 3a90 	vmov	s15, r3
 8106e20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106e24:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106e28:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106e2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8106e30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106e34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106e38:	ee17 2a90 	vmov	r2, s15
 8106e3c:	687b      	ldr	r3, [r7, #4]
 8106e3e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8106e40:	e008      	b.n	8106e54 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8106e42:	687b      	ldr	r3, [r7, #4]
 8106e44:	2200      	movs	r2, #0
 8106e46:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8106e48:	687b      	ldr	r3, [r7, #4]
 8106e4a:	2200      	movs	r2, #0
 8106e4c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8106e4e:	687b      	ldr	r3, [r7, #4]
 8106e50:	2200      	movs	r2, #0
 8106e52:	609a      	str	r2, [r3, #8]
}
 8106e54:	bf00      	nop
 8106e56:	3724      	adds	r7, #36	; 0x24
 8106e58:	46bd      	mov	sp, r7
 8106e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106e5e:	4770      	bx	lr
 8106e60:	58024400 	.word	0x58024400
 8106e64:	03d09000 	.word	0x03d09000
 8106e68:	46000000 	.word	0x46000000
 8106e6c:	4c742400 	.word	0x4c742400
 8106e70:	4a742400 	.word	0x4a742400
 8106e74:	4af42400 	.word	0x4af42400

08106e78 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8106e78:	b580      	push	{r7, lr}
 8106e7a:	b084      	sub	sp, #16
 8106e7c:	af00      	add	r7, sp, #0
 8106e7e:	6078      	str	r0, [r7, #4]
 8106e80:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8106e82:	2300      	movs	r3, #0
 8106e84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8106e86:	4b54      	ldr	r3, [pc, #336]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106e8a:	f003 0303 	and.w	r3, r3, #3
 8106e8e:	2b03      	cmp	r3, #3
 8106e90:	d101      	bne.n	8106e96 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8106e92:	2301      	movs	r3, #1
 8106e94:	e09b      	b.n	8106fce <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8106e96:	4b50      	ldr	r3, [pc, #320]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106e98:	681b      	ldr	r3, [r3, #0]
 8106e9a:	4a4f      	ldr	r2, [pc, #316]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106e9c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8106ea0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106ea2:	f7fb fd0f 	bl	81028c4 <HAL_GetTick>
 8106ea6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8106ea8:	e008      	b.n	8106ebc <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8106eaa:	f7fb fd0b 	bl	81028c4 <HAL_GetTick>
 8106eae:	4602      	mov	r2, r0
 8106eb0:	68bb      	ldr	r3, [r7, #8]
 8106eb2:	1ad3      	subs	r3, r2, r3
 8106eb4:	2b02      	cmp	r3, #2
 8106eb6:	d901      	bls.n	8106ebc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8106eb8:	2303      	movs	r3, #3
 8106eba:	e088      	b.n	8106fce <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8106ebc:	4b46      	ldr	r3, [pc, #280]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106ebe:	681b      	ldr	r3, [r3, #0]
 8106ec0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106ec4:	2b00      	cmp	r3, #0
 8106ec6:	d1f0      	bne.n	8106eaa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8106ec8:	4b43      	ldr	r3, [pc, #268]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106ecc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8106ed0:	687b      	ldr	r3, [r7, #4]
 8106ed2:	681b      	ldr	r3, [r3, #0]
 8106ed4:	031b      	lsls	r3, r3, #12
 8106ed6:	4940      	ldr	r1, [pc, #256]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106ed8:	4313      	orrs	r3, r2
 8106eda:	628b      	str	r3, [r1, #40]	; 0x28
 8106edc:	687b      	ldr	r3, [r7, #4]
 8106ede:	685b      	ldr	r3, [r3, #4]
 8106ee0:	3b01      	subs	r3, #1
 8106ee2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8106ee6:	687b      	ldr	r3, [r7, #4]
 8106ee8:	689b      	ldr	r3, [r3, #8]
 8106eea:	3b01      	subs	r3, #1
 8106eec:	025b      	lsls	r3, r3, #9
 8106eee:	b29b      	uxth	r3, r3
 8106ef0:	431a      	orrs	r2, r3
 8106ef2:	687b      	ldr	r3, [r7, #4]
 8106ef4:	68db      	ldr	r3, [r3, #12]
 8106ef6:	3b01      	subs	r3, #1
 8106ef8:	041b      	lsls	r3, r3, #16
 8106efa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8106efe:	431a      	orrs	r2, r3
 8106f00:	687b      	ldr	r3, [r7, #4]
 8106f02:	691b      	ldr	r3, [r3, #16]
 8106f04:	3b01      	subs	r3, #1
 8106f06:	061b      	lsls	r3, r3, #24
 8106f08:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8106f0c:	4932      	ldr	r1, [pc, #200]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f0e:	4313      	orrs	r3, r2
 8106f10:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8106f12:	4b31      	ldr	r3, [pc, #196]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106f16:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8106f1a:	687b      	ldr	r3, [r7, #4]
 8106f1c:	695b      	ldr	r3, [r3, #20]
 8106f1e:	492e      	ldr	r1, [pc, #184]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f20:	4313      	orrs	r3, r2
 8106f22:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8106f24:	4b2c      	ldr	r3, [pc, #176]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106f28:	f023 0220 	bic.w	r2, r3, #32
 8106f2c:	687b      	ldr	r3, [r7, #4]
 8106f2e:	699b      	ldr	r3, [r3, #24]
 8106f30:	4929      	ldr	r1, [pc, #164]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f32:	4313      	orrs	r3, r2
 8106f34:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8106f36:	4b28      	ldr	r3, [pc, #160]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106f3a:	4a27      	ldr	r2, [pc, #156]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f3c:	f023 0310 	bic.w	r3, r3, #16
 8106f40:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8106f42:	4b25      	ldr	r3, [pc, #148]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8106f46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8106f4a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8106f4e:	687a      	ldr	r2, [r7, #4]
 8106f50:	69d2      	ldr	r2, [r2, #28]
 8106f52:	00d2      	lsls	r2, r2, #3
 8106f54:	4920      	ldr	r1, [pc, #128]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f56:	4313      	orrs	r3, r2
 8106f58:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8106f5a:	4b1f      	ldr	r3, [pc, #124]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106f5e:	4a1e      	ldr	r2, [pc, #120]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f60:	f043 0310 	orr.w	r3, r3, #16
 8106f64:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8106f66:	683b      	ldr	r3, [r7, #0]
 8106f68:	2b00      	cmp	r3, #0
 8106f6a:	d106      	bne.n	8106f7a <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8106f6c:	4b1a      	ldr	r3, [pc, #104]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106f70:	4a19      	ldr	r2, [pc, #100]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f72:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8106f76:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106f78:	e00f      	b.n	8106f9a <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8106f7a:	683b      	ldr	r3, [r7, #0]
 8106f7c:	2b01      	cmp	r3, #1
 8106f7e:	d106      	bne.n	8106f8e <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8106f80:	4b15      	ldr	r3, [pc, #84]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106f84:	4a14      	ldr	r2, [pc, #80]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8106f8a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106f8c:	e005      	b.n	8106f9a <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8106f8e:	4b12      	ldr	r3, [pc, #72]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106f92:	4a11      	ldr	r2, [pc, #68]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f94:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8106f98:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8106f9a:	4b0f      	ldr	r3, [pc, #60]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106f9c:	681b      	ldr	r3, [r3, #0]
 8106f9e:	4a0e      	ldr	r2, [pc, #56]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106fa0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8106fa4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106fa6:	f7fb fc8d 	bl	81028c4 <HAL_GetTick>
 8106faa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8106fac:	e008      	b.n	8106fc0 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8106fae:	f7fb fc89 	bl	81028c4 <HAL_GetTick>
 8106fb2:	4602      	mov	r2, r0
 8106fb4:	68bb      	ldr	r3, [r7, #8]
 8106fb6:	1ad3      	subs	r3, r2, r3
 8106fb8:	2b02      	cmp	r3, #2
 8106fba:	d901      	bls.n	8106fc0 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8106fbc:	2303      	movs	r3, #3
 8106fbe:	e006      	b.n	8106fce <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8106fc0:	4b05      	ldr	r3, [pc, #20]	; (8106fd8 <RCCEx_PLL2_Config+0x160>)
 8106fc2:	681b      	ldr	r3, [r3, #0]
 8106fc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106fc8:	2b00      	cmp	r3, #0
 8106fca:	d0f0      	beq.n	8106fae <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8106fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8106fce:	4618      	mov	r0, r3
 8106fd0:	3710      	adds	r7, #16
 8106fd2:	46bd      	mov	sp, r7
 8106fd4:	bd80      	pop	{r7, pc}
 8106fd6:	bf00      	nop
 8106fd8:	58024400 	.word	0x58024400

08106fdc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8106fdc:	b580      	push	{r7, lr}
 8106fde:	b084      	sub	sp, #16
 8106fe0:	af00      	add	r7, sp, #0
 8106fe2:	6078      	str	r0, [r7, #4]
 8106fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8106fe6:	2300      	movs	r3, #0
 8106fe8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8106fea:	4b54      	ldr	r3, [pc, #336]	; (810713c <RCCEx_PLL3_Config+0x160>)
 8106fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106fee:	f003 0303 	and.w	r3, r3, #3
 8106ff2:	2b03      	cmp	r3, #3
 8106ff4:	d101      	bne.n	8106ffa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8106ff6:	2301      	movs	r3, #1
 8106ff8:	e09b      	b.n	8107132 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8106ffa:	4b50      	ldr	r3, [pc, #320]	; (810713c <RCCEx_PLL3_Config+0x160>)
 8106ffc:	681b      	ldr	r3, [r3, #0]
 8106ffe:	4a4f      	ldr	r2, [pc, #316]	; (810713c <RCCEx_PLL3_Config+0x160>)
 8107000:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8107004:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8107006:	f7fb fc5d 	bl	81028c4 <HAL_GetTick>
 810700a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 810700c:	e008      	b.n	8107020 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 810700e:	f7fb fc59 	bl	81028c4 <HAL_GetTick>
 8107012:	4602      	mov	r2, r0
 8107014:	68bb      	ldr	r3, [r7, #8]
 8107016:	1ad3      	subs	r3, r2, r3
 8107018:	2b02      	cmp	r3, #2
 810701a:	d901      	bls.n	8107020 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 810701c:	2303      	movs	r3, #3
 810701e:	e088      	b.n	8107132 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8107020:	4b46      	ldr	r3, [pc, #280]	; (810713c <RCCEx_PLL3_Config+0x160>)
 8107022:	681b      	ldr	r3, [r3, #0]
 8107024:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8107028:	2b00      	cmp	r3, #0
 810702a:	d1f0      	bne.n	810700e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 810702c:	4b43      	ldr	r3, [pc, #268]	; (810713c <RCCEx_PLL3_Config+0x160>)
 810702e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107030:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8107034:	687b      	ldr	r3, [r7, #4]
 8107036:	681b      	ldr	r3, [r3, #0]
 8107038:	051b      	lsls	r3, r3, #20
 810703a:	4940      	ldr	r1, [pc, #256]	; (810713c <RCCEx_PLL3_Config+0x160>)
 810703c:	4313      	orrs	r3, r2
 810703e:	628b      	str	r3, [r1, #40]	; 0x28
 8107040:	687b      	ldr	r3, [r7, #4]
 8107042:	685b      	ldr	r3, [r3, #4]
 8107044:	3b01      	subs	r3, #1
 8107046:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810704a:	687b      	ldr	r3, [r7, #4]
 810704c:	689b      	ldr	r3, [r3, #8]
 810704e:	3b01      	subs	r3, #1
 8107050:	025b      	lsls	r3, r3, #9
 8107052:	b29b      	uxth	r3, r3
 8107054:	431a      	orrs	r2, r3
 8107056:	687b      	ldr	r3, [r7, #4]
 8107058:	68db      	ldr	r3, [r3, #12]
 810705a:	3b01      	subs	r3, #1
 810705c:	041b      	lsls	r3, r3, #16
 810705e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8107062:	431a      	orrs	r2, r3
 8107064:	687b      	ldr	r3, [r7, #4]
 8107066:	691b      	ldr	r3, [r3, #16]
 8107068:	3b01      	subs	r3, #1
 810706a:	061b      	lsls	r3, r3, #24
 810706c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8107070:	4932      	ldr	r1, [pc, #200]	; (810713c <RCCEx_PLL3_Config+0x160>)
 8107072:	4313      	orrs	r3, r2
 8107074:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8107076:	4b31      	ldr	r3, [pc, #196]	; (810713c <RCCEx_PLL3_Config+0x160>)
 8107078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810707a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 810707e:	687b      	ldr	r3, [r7, #4]
 8107080:	695b      	ldr	r3, [r3, #20]
 8107082:	492e      	ldr	r1, [pc, #184]	; (810713c <RCCEx_PLL3_Config+0x160>)
 8107084:	4313      	orrs	r3, r2
 8107086:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8107088:	4b2c      	ldr	r3, [pc, #176]	; (810713c <RCCEx_PLL3_Config+0x160>)
 810708a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810708c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8107090:	687b      	ldr	r3, [r7, #4]
 8107092:	699b      	ldr	r3, [r3, #24]
 8107094:	4929      	ldr	r1, [pc, #164]	; (810713c <RCCEx_PLL3_Config+0x160>)
 8107096:	4313      	orrs	r3, r2
 8107098:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810709a:	4b28      	ldr	r3, [pc, #160]	; (810713c <RCCEx_PLL3_Config+0x160>)
 810709c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810709e:	4a27      	ldr	r2, [pc, #156]	; (810713c <RCCEx_PLL3_Config+0x160>)
 81070a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81070a4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 81070a6:	4b25      	ldr	r3, [pc, #148]	; (810713c <RCCEx_PLL3_Config+0x160>)
 81070a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81070aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81070ae:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 81070b2:	687a      	ldr	r2, [r7, #4]
 81070b4:	69d2      	ldr	r2, [r2, #28]
 81070b6:	00d2      	lsls	r2, r2, #3
 81070b8:	4920      	ldr	r1, [pc, #128]	; (810713c <RCCEx_PLL3_Config+0x160>)
 81070ba:	4313      	orrs	r3, r2
 81070bc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 81070be:	4b1f      	ldr	r3, [pc, #124]	; (810713c <RCCEx_PLL3_Config+0x160>)
 81070c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81070c2:	4a1e      	ldr	r2, [pc, #120]	; (810713c <RCCEx_PLL3_Config+0x160>)
 81070c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81070c8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 81070ca:	683b      	ldr	r3, [r7, #0]
 81070cc:	2b00      	cmp	r3, #0
 81070ce:	d106      	bne.n	81070de <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 81070d0:	4b1a      	ldr	r3, [pc, #104]	; (810713c <RCCEx_PLL3_Config+0x160>)
 81070d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81070d4:	4a19      	ldr	r2, [pc, #100]	; (810713c <RCCEx_PLL3_Config+0x160>)
 81070d6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 81070da:	62d3      	str	r3, [r2, #44]	; 0x2c
 81070dc:	e00f      	b.n	81070fe <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 81070de:	683b      	ldr	r3, [r7, #0]
 81070e0:	2b01      	cmp	r3, #1
 81070e2:	d106      	bne.n	81070f2 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 81070e4:	4b15      	ldr	r3, [pc, #84]	; (810713c <RCCEx_PLL3_Config+0x160>)
 81070e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81070e8:	4a14      	ldr	r2, [pc, #80]	; (810713c <RCCEx_PLL3_Config+0x160>)
 81070ea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 81070ee:	62d3      	str	r3, [r2, #44]	; 0x2c
 81070f0:	e005      	b.n	81070fe <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 81070f2:	4b12      	ldr	r3, [pc, #72]	; (810713c <RCCEx_PLL3_Config+0x160>)
 81070f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81070f6:	4a11      	ldr	r2, [pc, #68]	; (810713c <RCCEx_PLL3_Config+0x160>)
 81070f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 81070fc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 81070fe:	4b0f      	ldr	r3, [pc, #60]	; (810713c <RCCEx_PLL3_Config+0x160>)
 8107100:	681b      	ldr	r3, [r3, #0]
 8107102:	4a0e      	ldr	r2, [pc, #56]	; (810713c <RCCEx_PLL3_Config+0x160>)
 8107104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8107108:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810710a:	f7fb fbdb 	bl	81028c4 <HAL_GetTick>
 810710e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8107110:	e008      	b.n	8107124 <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8107112:	f7fb fbd7 	bl	81028c4 <HAL_GetTick>
 8107116:	4602      	mov	r2, r0
 8107118:	68bb      	ldr	r3, [r7, #8]
 810711a:	1ad3      	subs	r3, r2, r3
 810711c:	2b02      	cmp	r3, #2
 810711e:	d901      	bls.n	8107124 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8107120:	2303      	movs	r3, #3
 8107122:	e006      	b.n	8107132 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8107124:	4b05      	ldr	r3, [pc, #20]	; (810713c <RCCEx_PLL3_Config+0x160>)
 8107126:	681b      	ldr	r3, [r3, #0]
 8107128:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810712c:	2b00      	cmp	r3, #0
 810712e:	d0f0      	beq.n	8107112 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8107130:	7bfb      	ldrb	r3, [r7, #15]
}
 8107132:	4618      	mov	r0, r3
 8107134:	3710      	adds	r7, #16
 8107136:	46bd      	mov	sp, r7
 8107138:	bd80      	pop	{r7, pc}
 810713a:	bf00      	nop
 810713c:	58024400 	.word	0x58024400

08107140 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8107140:	b580      	push	{r7, lr}
 8107142:	b082      	sub	sp, #8
 8107144:	af00      	add	r7, sp, #0
 8107146:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8107148:	687b      	ldr	r3, [r7, #4]
 810714a:	2b00      	cmp	r3, #0
 810714c:	d101      	bne.n	8107152 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 810714e:	2301      	movs	r3, #1
 8107150:	e049      	b.n	81071e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8107152:	687b      	ldr	r3, [r7, #4]
 8107154:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8107158:	b2db      	uxtb	r3, r3
 810715a:	2b00      	cmp	r3, #0
 810715c:	d106      	bne.n	810716c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810715e:	687b      	ldr	r3, [r7, #4]
 8107160:	2200      	movs	r2, #0
 8107162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8107166:	6878      	ldr	r0, [r7, #4]
 8107168:	f7fb f8da 	bl	8102320 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810716c:	687b      	ldr	r3, [r7, #4]
 810716e:	2202      	movs	r2, #2
 8107170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8107174:	687b      	ldr	r3, [r7, #4]
 8107176:	681a      	ldr	r2, [r3, #0]
 8107178:	687b      	ldr	r3, [r7, #4]
 810717a:	3304      	adds	r3, #4
 810717c:	4619      	mov	r1, r3
 810717e:	4610      	mov	r0, r2
 8107180:	f000 fc02 	bl	8107988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8107184:	687b      	ldr	r3, [r7, #4]
 8107186:	2201      	movs	r2, #1
 8107188:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810718c:	687b      	ldr	r3, [r7, #4]
 810718e:	2201      	movs	r2, #1
 8107190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8107194:	687b      	ldr	r3, [r7, #4]
 8107196:	2201      	movs	r2, #1
 8107198:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 810719c:	687b      	ldr	r3, [r7, #4]
 810719e:	2201      	movs	r2, #1
 81071a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 81071a4:	687b      	ldr	r3, [r7, #4]
 81071a6:	2201      	movs	r2, #1
 81071a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 81071ac:	687b      	ldr	r3, [r7, #4]
 81071ae:	2201      	movs	r2, #1
 81071b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 81071b4:	687b      	ldr	r3, [r7, #4]
 81071b6:	2201      	movs	r2, #1
 81071b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81071bc:	687b      	ldr	r3, [r7, #4]
 81071be:	2201      	movs	r2, #1
 81071c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 81071c4:	687b      	ldr	r3, [r7, #4]
 81071c6:	2201      	movs	r2, #1
 81071c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 81071cc:	687b      	ldr	r3, [r7, #4]
 81071ce:	2201      	movs	r2, #1
 81071d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 81071d4:	687b      	ldr	r3, [r7, #4]
 81071d6:	2201      	movs	r2, #1
 81071d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 81071dc:	687b      	ldr	r3, [r7, #4]
 81071de:	2201      	movs	r2, #1
 81071e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 81071e4:	2300      	movs	r3, #0
}
 81071e6:	4618      	mov	r0, r3
 81071e8:	3708      	adds	r7, #8
 81071ea:	46bd      	mov	sp, r7
 81071ec:	bd80      	pop	{r7, pc}

081071ee <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 81071ee:	b580      	push	{r7, lr}
 81071f0:	b082      	sub	sp, #8
 81071f2:	af00      	add	r7, sp, #0
 81071f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81071f6:	687b      	ldr	r3, [r7, #4]
 81071f8:	2b00      	cmp	r3, #0
 81071fa:	d101      	bne.n	8107200 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 81071fc:	2301      	movs	r3, #1
 81071fe:	e049      	b.n	8107294 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8107200:	687b      	ldr	r3, [r7, #4]
 8107202:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8107206:	b2db      	uxtb	r3, r3
 8107208:	2b00      	cmp	r3, #0
 810720a:	d106      	bne.n	810721a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810720c:	687b      	ldr	r3, [r7, #4]
 810720e:	2200      	movs	r2, #0
 8107210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8107214:	6878      	ldr	r0, [r7, #4]
 8107216:	f7fa ffbf 	bl	8102198 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810721a:	687b      	ldr	r3, [r7, #4]
 810721c:	2202      	movs	r2, #2
 810721e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8107222:	687b      	ldr	r3, [r7, #4]
 8107224:	681a      	ldr	r2, [r3, #0]
 8107226:	687b      	ldr	r3, [r7, #4]
 8107228:	3304      	adds	r3, #4
 810722a:	4619      	mov	r1, r3
 810722c:	4610      	mov	r0, r2
 810722e:	f000 fbab 	bl	8107988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8107232:	687b      	ldr	r3, [r7, #4]
 8107234:	2201      	movs	r2, #1
 8107236:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810723a:	687b      	ldr	r3, [r7, #4]
 810723c:	2201      	movs	r2, #1
 810723e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8107242:	687b      	ldr	r3, [r7, #4]
 8107244:	2201      	movs	r2, #1
 8107246:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 810724a:	687b      	ldr	r3, [r7, #4]
 810724c:	2201      	movs	r2, #1
 810724e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8107252:	687b      	ldr	r3, [r7, #4]
 8107254:	2201      	movs	r2, #1
 8107256:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 810725a:	687b      	ldr	r3, [r7, #4]
 810725c:	2201      	movs	r2, #1
 810725e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8107262:	687b      	ldr	r3, [r7, #4]
 8107264:	2201      	movs	r2, #1
 8107266:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810726a:	687b      	ldr	r3, [r7, #4]
 810726c:	2201      	movs	r2, #1
 810726e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8107272:	687b      	ldr	r3, [r7, #4]
 8107274:	2201      	movs	r2, #1
 8107276:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810727a:	687b      	ldr	r3, [r7, #4]
 810727c:	2201      	movs	r2, #1
 810727e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8107282:	687b      	ldr	r3, [r7, #4]
 8107284:	2201      	movs	r2, #1
 8107286:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 810728a:	687b      	ldr	r3, [r7, #4]
 810728c:	2201      	movs	r2, #1
 810728e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8107292:	2300      	movs	r3, #0
}
 8107294:	4618      	mov	r0, r3
 8107296:	3708      	adds	r7, #8
 8107298:	46bd      	mov	sp, r7
 810729a:	bd80      	pop	{r7, pc}

0810729c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 810729c:	b580      	push	{r7, lr}
 810729e:	b084      	sub	sp, #16
 81072a0:	af00      	add	r7, sp, #0
 81072a2:	6078      	str	r0, [r7, #4]
 81072a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 81072a6:	683b      	ldr	r3, [r7, #0]
 81072a8:	2b00      	cmp	r3, #0
 81072aa:	d109      	bne.n	81072c0 <HAL_TIM_PWM_Start+0x24>
 81072ac:	687b      	ldr	r3, [r7, #4]
 81072ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 81072b2:	b2db      	uxtb	r3, r3
 81072b4:	2b01      	cmp	r3, #1
 81072b6:	bf14      	ite	ne
 81072b8:	2301      	movne	r3, #1
 81072ba:	2300      	moveq	r3, #0
 81072bc:	b2db      	uxtb	r3, r3
 81072be:	e03c      	b.n	810733a <HAL_TIM_PWM_Start+0x9e>
 81072c0:	683b      	ldr	r3, [r7, #0]
 81072c2:	2b04      	cmp	r3, #4
 81072c4:	d109      	bne.n	81072da <HAL_TIM_PWM_Start+0x3e>
 81072c6:	687b      	ldr	r3, [r7, #4]
 81072c8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 81072cc:	b2db      	uxtb	r3, r3
 81072ce:	2b01      	cmp	r3, #1
 81072d0:	bf14      	ite	ne
 81072d2:	2301      	movne	r3, #1
 81072d4:	2300      	moveq	r3, #0
 81072d6:	b2db      	uxtb	r3, r3
 81072d8:	e02f      	b.n	810733a <HAL_TIM_PWM_Start+0x9e>
 81072da:	683b      	ldr	r3, [r7, #0]
 81072dc:	2b08      	cmp	r3, #8
 81072de:	d109      	bne.n	81072f4 <HAL_TIM_PWM_Start+0x58>
 81072e0:	687b      	ldr	r3, [r7, #4]
 81072e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81072e6:	b2db      	uxtb	r3, r3
 81072e8:	2b01      	cmp	r3, #1
 81072ea:	bf14      	ite	ne
 81072ec:	2301      	movne	r3, #1
 81072ee:	2300      	moveq	r3, #0
 81072f0:	b2db      	uxtb	r3, r3
 81072f2:	e022      	b.n	810733a <HAL_TIM_PWM_Start+0x9e>
 81072f4:	683b      	ldr	r3, [r7, #0]
 81072f6:	2b0c      	cmp	r3, #12
 81072f8:	d109      	bne.n	810730e <HAL_TIM_PWM_Start+0x72>
 81072fa:	687b      	ldr	r3, [r7, #4]
 81072fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8107300:	b2db      	uxtb	r3, r3
 8107302:	2b01      	cmp	r3, #1
 8107304:	bf14      	ite	ne
 8107306:	2301      	movne	r3, #1
 8107308:	2300      	moveq	r3, #0
 810730a:	b2db      	uxtb	r3, r3
 810730c:	e015      	b.n	810733a <HAL_TIM_PWM_Start+0x9e>
 810730e:	683b      	ldr	r3, [r7, #0]
 8107310:	2b10      	cmp	r3, #16
 8107312:	d109      	bne.n	8107328 <HAL_TIM_PWM_Start+0x8c>
 8107314:	687b      	ldr	r3, [r7, #4]
 8107316:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 810731a:	b2db      	uxtb	r3, r3
 810731c:	2b01      	cmp	r3, #1
 810731e:	bf14      	ite	ne
 8107320:	2301      	movne	r3, #1
 8107322:	2300      	moveq	r3, #0
 8107324:	b2db      	uxtb	r3, r3
 8107326:	e008      	b.n	810733a <HAL_TIM_PWM_Start+0x9e>
 8107328:	687b      	ldr	r3, [r7, #4]
 810732a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 810732e:	b2db      	uxtb	r3, r3
 8107330:	2b01      	cmp	r3, #1
 8107332:	bf14      	ite	ne
 8107334:	2301      	movne	r3, #1
 8107336:	2300      	moveq	r3, #0
 8107338:	b2db      	uxtb	r3, r3
 810733a:	2b00      	cmp	r3, #0
 810733c:	d001      	beq.n	8107342 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 810733e:	2301      	movs	r3, #1
 8107340:	e0a1      	b.n	8107486 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8107342:	683b      	ldr	r3, [r7, #0]
 8107344:	2b00      	cmp	r3, #0
 8107346:	d104      	bne.n	8107352 <HAL_TIM_PWM_Start+0xb6>
 8107348:	687b      	ldr	r3, [r7, #4]
 810734a:	2202      	movs	r2, #2
 810734c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8107350:	e023      	b.n	810739a <HAL_TIM_PWM_Start+0xfe>
 8107352:	683b      	ldr	r3, [r7, #0]
 8107354:	2b04      	cmp	r3, #4
 8107356:	d104      	bne.n	8107362 <HAL_TIM_PWM_Start+0xc6>
 8107358:	687b      	ldr	r3, [r7, #4]
 810735a:	2202      	movs	r2, #2
 810735c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8107360:	e01b      	b.n	810739a <HAL_TIM_PWM_Start+0xfe>
 8107362:	683b      	ldr	r3, [r7, #0]
 8107364:	2b08      	cmp	r3, #8
 8107366:	d104      	bne.n	8107372 <HAL_TIM_PWM_Start+0xd6>
 8107368:	687b      	ldr	r3, [r7, #4]
 810736a:	2202      	movs	r2, #2
 810736c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8107370:	e013      	b.n	810739a <HAL_TIM_PWM_Start+0xfe>
 8107372:	683b      	ldr	r3, [r7, #0]
 8107374:	2b0c      	cmp	r3, #12
 8107376:	d104      	bne.n	8107382 <HAL_TIM_PWM_Start+0xe6>
 8107378:	687b      	ldr	r3, [r7, #4]
 810737a:	2202      	movs	r2, #2
 810737c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8107380:	e00b      	b.n	810739a <HAL_TIM_PWM_Start+0xfe>
 8107382:	683b      	ldr	r3, [r7, #0]
 8107384:	2b10      	cmp	r3, #16
 8107386:	d104      	bne.n	8107392 <HAL_TIM_PWM_Start+0xf6>
 8107388:	687b      	ldr	r3, [r7, #4]
 810738a:	2202      	movs	r2, #2
 810738c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8107390:	e003      	b.n	810739a <HAL_TIM_PWM_Start+0xfe>
 8107392:	687b      	ldr	r3, [r7, #4]
 8107394:	2202      	movs	r2, #2
 8107396:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 810739a:	687b      	ldr	r3, [r7, #4]
 810739c:	681b      	ldr	r3, [r3, #0]
 810739e:	2201      	movs	r2, #1
 81073a0:	6839      	ldr	r1, [r7, #0]
 81073a2:	4618      	mov	r0, r3
 81073a4:	f000 fe60 	bl	8108068 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 81073a8:	687b      	ldr	r3, [r7, #4]
 81073aa:	681b      	ldr	r3, [r3, #0]
 81073ac:	4a38      	ldr	r2, [pc, #224]	; (8107490 <HAL_TIM_PWM_Start+0x1f4>)
 81073ae:	4293      	cmp	r3, r2
 81073b0:	d013      	beq.n	81073da <HAL_TIM_PWM_Start+0x13e>
 81073b2:	687b      	ldr	r3, [r7, #4]
 81073b4:	681b      	ldr	r3, [r3, #0]
 81073b6:	4a37      	ldr	r2, [pc, #220]	; (8107494 <HAL_TIM_PWM_Start+0x1f8>)
 81073b8:	4293      	cmp	r3, r2
 81073ba:	d00e      	beq.n	81073da <HAL_TIM_PWM_Start+0x13e>
 81073bc:	687b      	ldr	r3, [r7, #4]
 81073be:	681b      	ldr	r3, [r3, #0]
 81073c0:	4a35      	ldr	r2, [pc, #212]	; (8107498 <HAL_TIM_PWM_Start+0x1fc>)
 81073c2:	4293      	cmp	r3, r2
 81073c4:	d009      	beq.n	81073da <HAL_TIM_PWM_Start+0x13e>
 81073c6:	687b      	ldr	r3, [r7, #4]
 81073c8:	681b      	ldr	r3, [r3, #0]
 81073ca:	4a34      	ldr	r2, [pc, #208]	; (810749c <HAL_TIM_PWM_Start+0x200>)
 81073cc:	4293      	cmp	r3, r2
 81073ce:	d004      	beq.n	81073da <HAL_TIM_PWM_Start+0x13e>
 81073d0:	687b      	ldr	r3, [r7, #4]
 81073d2:	681b      	ldr	r3, [r3, #0]
 81073d4:	4a32      	ldr	r2, [pc, #200]	; (81074a0 <HAL_TIM_PWM_Start+0x204>)
 81073d6:	4293      	cmp	r3, r2
 81073d8:	d101      	bne.n	81073de <HAL_TIM_PWM_Start+0x142>
 81073da:	2301      	movs	r3, #1
 81073dc:	e000      	b.n	81073e0 <HAL_TIM_PWM_Start+0x144>
 81073de:	2300      	movs	r3, #0
 81073e0:	2b00      	cmp	r3, #0
 81073e2:	d007      	beq.n	81073f4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 81073e4:	687b      	ldr	r3, [r7, #4]
 81073e6:	681b      	ldr	r3, [r3, #0]
 81073e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 81073ea:	687b      	ldr	r3, [r7, #4]
 81073ec:	681b      	ldr	r3, [r3, #0]
 81073ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 81073f2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81073f4:	687b      	ldr	r3, [r7, #4]
 81073f6:	681b      	ldr	r3, [r3, #0]
 81073f8:	4a25      	ldr	r2, [pc, #148]	; (8107490 <HAL_TIM_PWM_Start+0x1f4>)
 81073fa:	4293      	cmp	r3, r2
 81073fc:	d022      	beq.n	8107444 <HAL_TIM_PWM_Start+0x1a8>
 81073fe:	687b      	ldr	r3, [r7, #4]
 8107400:	681b      	ldr	r3, [r3, #0]
 8107402:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8107406:	d01d      	beq.n	8107444 <HAL_TIM_PWM_Start+0x1a8>
 8107408:	687b      	ldr	r3, [r7, #4]
 810740a:	681b      	ldr	r3, [r3, #0]
 810740c:	4a25      	ldr	r2, [pc, #148]	; (81074a4 <HAL_TIM_PWM_Start+0x208>)
 810740e:	4293      	cmp	r3, r2
 8107410:	d018      	beq.n	8107444 <HAL_TIM_PWM_Start+0x1a8>
 8107412:	687b      	ldr	r3, [r7, #4]
 8107414:	681b      	ldr	r3, [r3, #0]
 8107416:	4a24      	ldr	r2, [pc, #144]	; (81074a8 <HAL_TIM_PWM_Start+0x20c>)
 8107418:	4293      	cmp	r3, r2
 810741a:	d013      	beq.n	8107444 <HAL_TIM_PWM_Start+0x1a8>
 810741c:	687b      	ldr	r3, [r7, #4]
 810741e:	681b      	ldr	r3, [r3, #0]
 8107420:	4a22      	ldr	r2, [pc, #136]	; (81074ac <HAL_TIM_PWM_Start+0x210>)
 8107422:	4293      	cmp	r3, r2
 8107424:	d00e      	beq.n	8107444 <HAL_TIM_PWM_Start+0x1a8>
 8107426:	687b      	ldr	r3, [r7, #4]
 8107428:	681b      	ldr	r3, [r3, #0]
 810742a:	4a1a      	ldr	r2, [pc, #104]	; (8107494 <HAL_TIM_PWM_Start+0x1f8>)
 810742c:	4293      	cmp	r3, r2
 810742e:	d009      	beq.n	8107444 <HAL_TIM_PWM_Start+0x1a8>
 8107430:	687b      	ldr	r3, [r7, #4]
 8107432:	681b      	ldr	r3, [r3, #0]
 8107434:	4a1e      	ldr	r2, [pc, #120]	; (81074b0 <HAL_TIM_PWM_Start+0x214>)
 8107436:	4293      	cmp	r3, r2
 8107438:	d004      	beq.n	8107444 <HAL_TIM_PWM_Start+0x1a8>
 810743a:	687b      	ldr	r3, [r7, #4]
 810743c:	681b      	ldr	r3, [r3, #0]
 810743e:	4a16      	ldr	r2, [pc, #88]	; (8107498 <HAL_TIM_PWM_Start+0x1fc>)
 8107440:	4293      	cmp	r3, r2
 8107442:	d115      	bne.n	8107470 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8107444:	687b      	ldr	r3, [r7, #4]
 8107446:	681b      	ldr	r3, [r3, #0]
 8107448:	689a      	ldr	r2, [r3, #8]
 810744a:	4b1a      	ldr	r3, [pc, #104]	; (81074b4 <HAL_TIM_PWM_Start+0x218>)
 810744c:	4013      	ands	r3, r2
 810744e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8107450:	68fb      	ldr	r3, [r7, #12]
 8107452:	2b06      	cmp	r3, #6
 8107454:	d015      	beq.n	8107482 <HAL_TIM_PWM_Start+0x1e6>
 8107456:	68fb      	ldr	r3, [r7, #12]
 8107458:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810745c:	d011      	beq.n	8107482 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 810745e:	687b      	ldr	r3, [r7, #4]
 8107460:	681b      	ldr	r3, [r3, #0]
 8107462:	681a      	ldr	r2, [r3, #0]
 8107464:	687b      	ldr	r3, [r7, #4]
 8107466:	681b      	ldr	r3, [r3, #0]
 8107468:	f042 0201 	orr.w	r2, r2, #1
 810746c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810746e:	e008      	b.n	8107482 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8107470:	687b      	ldr	r3, [r7, #4]
 8107472:	681b      	ldr	r3, [r3, #0]
 8107474:	681a      	ldr	r2, [r3, #0]
 8107476:	687b      	ldr	r3, [r7, #4]
 8107478:	681b      	ldr	r3, [r3, #0]
 810747a:	f042 0201 	orr.w	r2, r2, #1
 810747e:	601a      	str	r2, [r3, #0]
 8107480:	e000      	b.n	8107484 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8107482:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8107484:	2300      	movs	r3, #0
}
 8107486:	4618      	mov	r0, r3
 8107488:	3710      	adds	r7, #16
 810748a:	46bd      	mov	sp, r7
 810748c:	bd80      	pop	{r7, pc}
 810748e:	bf00      	nop
 8107490:	40010000 	.word	0x40010000
 8107494:	40010400 	.word	0x40010400
 8107498:	40014000 	.word	0x40014000
 810749c:	40014400 	.word	0x40014400
 81074a0:	40014800 	.word	0x40014800
 81074a4:	40000400 	.word	0x40000400
 81074a8:	40000800 	.word	0x40000800
 81074ac:	40000c00 	.word	0x40000c00
 81074b0:	40001800 	.word	0x40001800
 81074b4:	00010007 	.word	0x00010007

081074b8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 81074b8:	b580      	push	{r7, lr}
 81074ba:	b086      	sub	sp, #24
 81074bc:	af00      	add	r7, sp, #0
 81074be:	6078      	str	r0, [r7, #4]
 81074c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 81074c2:	687b      	ldr	r3, [r7, #4]
 81074c4:	2b00      	cmp	r3, #0
 81074c6:	d101      	bne.n	81074cc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 81074c8:	2301      	movs	r3, #1
 81074ca:	e097      	b.n	81075fc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 81074cc:	687b      	ldr	r3, [r7, #4]
 81074ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 81074d2:	b2db      	uxtb	r3, r3
 81074d4:	2b00      	cmp	r3, #0
 81074d6:	d106      	bne.n	81074e6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81074d8:	687b      	ldr	r3, [r7, #4]
 81074da:	2200      	movs	r2, #0
 81074dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 81074e0:	6878      	ldr	r0, [r7, #4]
 81074e2:	f7fa fe79 	bl	81021d8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81074e6:	687b      	ldr	r3, [r7, #4]
 81074e8:	2202      	movs	r2, #2
 81074ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 81074ee:	687b      	ldr	r3, [r7, #4]
 81074f0:	681b      	ldr	r3, [r3, #0]
 81074f2:	689b      	ldr	r3, [r3, #8]
 81074f4:	687a      	ldr	r2, [r7, #4]
 81074f6:	6812      	ldr	r2, [r2, #0]
 81074f8:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 81074fc:	f023 0307 	bic.w	r3, r3, #7
 8107500:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8107502:	687b      	ldr	r3, [r7, #4]
 8107504:	681a      	ldr	r2, [r3, #0]
 8107506:	687b      	ldr	r3, [r7, #4]
 8107508:	3304      	adds	r3, #4
 810750a:	4619      	mov	r1, r3
 810750c:	4610      	mov	r0, r2
 810750e:	f000 fa3b 	bl	8107988 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8107512:	687b      	ldr	r3, [r7, #4]
 8107514:	681b      	ldr	r3, [r3, #0]
 8107516:	689b      	ldr	r3, [r3, #8]
 8107518:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 810751a:	687b      	ldr	r3, [r7, #4]
 810751c:	681b      	ldr	r3, [r3, #0]
 810751e:	699b      	ldr	r3, [r3, #24]
 8107520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8107522:	687b      	ldr	r3, [r7, #4]
 8107524:	681b      	ldr	r3, [r3, #0]
 8107526:	6a1b      	ldr	r3, [r3, #32]
 8107528:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 810752a:	683b      	ldr	r3, [r7, #0]
 810752c:	681b      	ldr	r3, [r3, #0]
 810752e:	697a      	ldr	r2, [r7, #20]
 8107530:	4313      	orrs	r3, r2
 8107532:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8107534:	693b      	ldr	r3, [r7, #16]
 8107536:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810753a:	f023 0303 	bic.w	r3, r3, #3
 810753e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8107540:	683b      	ldr	r3, [r7, #0]
 8107542:	689a      	ldr	r2, [r3, #8]
 8107544:	683b      	ldr	r3, [r7, #0]
 8107546:	699b      	ldr	r3, [r3, #24]
 8107548:	021b      	lsls	r3, r3, #8
 810754a:	4313      	orrs	r3, r2
 810754c:	693a      	ldr	r2, [r7, #16]
 810754e:	4313      	orrs	r3, r2
 8107550:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8107552:	693b      	ldr	r3, [r7, #16]
 8107554:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8107558:	f023 030c 	bic.w	r3, r3, #12
 810755c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 810755e:	693b      	ldr	r3, [r7, #16]
 8107560:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8107564:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8107568:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 810756a:	683b      	ldr	r3, [r7, #0]
 810756c:	68da      	ldr	r2, [r3, #12]
 810756e:	683b      	ldr	r3, [r7, #0]
 8107570:	69db      	ldr	r3, [r3, #28]
 8107572:	021b      	lsls	r3, r3, #8
 8107574:	4313      	orrs	r3, r2
 8107576:	693a      	ldr	r2, [r7, #16]
 8107578:	4313      	orrs	r3, r2
 810757a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 810757c:	683b      	ldr	r3, [r7, #0]
 810757e:	691b      	ldr	r3, [r3, #16]
 8107580:	011a      	lsls	r2, r3, #4
 8107582:	683b      	ldr	r3, [r7, #0]
 8107584:	6a1b      	ldr	r3, [r3, #32]
 8107586:	031b      	lsls	r3, r3, #12
 8107588:	4313      	orrs	r3, r2
 810758a:	693a      	ldr	r2, [r7, #16]
 810758c:	4313      	orrs	r3, r2
 810758e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8107590:	68fb      	ldr	r3, [r7, #12]
 8107592:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8107596:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8107598:	68fb      	ldr	r3, [r7, #12]
 810759a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 810759e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 81075a0:	683b      	ldr	r3, [r7, #0]
 81075a2:	685a      	ldr	r2, [r3, #4]
 81075a4:	683b      	ldr	r3, [r7, #0]
 81075a6:	695b      	ldr	r3, [r3, #20]
 81075a8:	011b      	lsls	r3, r3, #4
 81075aa:	4313      	orrs	r3, r2
 81075ac:	68fa      	ldr	r2, [r7, #12]
 81075ae:	4313      	orrs	r3, r2
 81075b0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 81075b2:	687b      	ldr	r3, [r7, #4]
 81075b4:	681b      	ldr	r3, [r3, #0]
 81075b6:	697a      	ldr	r2, [r7, #20]
 81075b8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 81075ba:	687b      	ldr	r3, [r7, #4]
 81075bc:	681b      	ldr	r3, [r3, #0]
 81075be:	693a      	ldr	r2, [r7, #16]
 81075c0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 81075c2:	687b      	ldr	r3, [r7, #4]
 81075c4:	681b      	ldr	r3, [r3, #0]
 81075c6:	68fa      	ldr	r2, [r7, #12]
 81075c8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81075ca:	687b      	ldr	r3, [r7, #4]
 81075cc:	2201      	movs	r2, #1
 81075ce:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 81075d2:	687b      	ldr	r3, [r7, #4]
 81075d4:	2201      	movs	r2, #1
 81075d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 81075da:	687b      	ldr	r3, [r7, #4]
 81075dc:	2201      	movs	r2, #1
 81075de:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 81075e2:	687b      	ldr	r3, [r7, #4]
 81075e4:	2201      	movs	r2, #1
 81075e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 81075ea:	687b      	ldr	r3, [r7, #4]
 81075ec:	2201      	movs	r2, #1
 81075ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 81075f2:	687b      	ldr	r3, [r7, #4]
 81075f4:	2201      	movs	r2, #1
 81075f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 81075fa:	2300      	movs	r3, #0
}
 81075fc:	4618      	mov	r0, r3
 81075fe:	3718      	adds	r7, #24
 8107600:	46bd      	mov	sp, r7
 8107602:	bd80      	pop	{r7, pc}

08107604 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8107604:	b580      	push	{r7, lr}
 8107606:	b084      	sub	sp, #16
 8107608:	af00      	add	r7, sp, #0
 810760a:	6078      	str	r0, [r7, #4]
 810760c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 810760e:	687b      	ldr	r3, [r7, #4]
 8107610:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8107614:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8107616:	687b      	ldr	r3, [r7, #4]
 8107618:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 810761c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 810761e:	687b      	ldr	r3, [r7, #4]
 8107620:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8107624:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8107626:	687b      	ldr	r3, [r7, #4]
 8107628:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810762c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 810762e:	683b      	ldr	r3, [r7, #0]
 8107630:	2b00      	cmp	r3, #0
 8107632:	d110      	bne.n	8107656 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8107634:	7bfb      	ldrb	r3, [r7, #15]
 8107636:	2b01      	cmp	r3, #1
 8107638:	d102      	bne.n	8107640 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 810763a:	7b7b      	ldrb	r3, [r7, #13]
 810763c:	2b01      	cmp	r3, #1
 810763e:	d001      	beq.n	8107644 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8107640:	2301      	movs	r3, #1
 8107642:	e089      	b.n	8107758 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8107644:	687b      	ldr	r3, [r7, #4]
 8107646:	2202      	movs	r2, #2
 8107648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 810764c:	687b      	ldr	r3, [r7, #4]
 810764e:	2202      	movs	r2, #2
 8107650:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8107654:	e031      	b.n	81076ba <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8107656:	683b      	ldr	r3, [r7, #0]
 8107658:	2b04      	cmp	r3, #4
 810765a:	d110      	bne.n	810767e <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 810765c:	7bbb      	ldrb	r3, [r7, #14]
 810765e:	2b01      	cmp	r3, #1
 8107660:	d102      	bne.n	8107668 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8107662:	7b3b      	ldrb	r3, [r7, #12]
 8107664:	2b01      	cmp	r3, #1
 8107666:	d001      	beq.n	810766c <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8107668:	2301      	movs	r3, #1
 810766a:	e075      	b.n	8107758 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 810766c:	687b      	ldr	r3, [r7, #4]
 810766e:	2202      	movs	r2, #2
 8107670:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8107674:	687b      	ldr	r3, [r7, #4]
 8107676:	2202      	movs	r2, #2
 8107678:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 810767c:	e01d      	b.n	81076ba <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 810767e:	7bfb      	ldrb	r3, [r7, #15]
 8107680:	2b01      	cmp	r3, #1
 8107682:	d108      	bne.n	8107696 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8107684:	7bbb      	ldrb	r3, [r7, #14]
 8107686:	2b01      	cmp	r3, #1
 8107688:	d105      	bne.n	8107696 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 810768a:	7b7b      	ldrb	r3, [r7, #13]
 810768c:	2b01      	cmp	r3, #1
 810768e:	d102      	bne.n	8107696 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8107690:	7b3b      	ldrb	r3, [r7, #12]
 8107692:	2b01      	cmp	r3, #1
 8107694:	d001      	beq.n	810769a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8107696:	2301      	movs	r3, #1
 8107698:	e05e      	b.n	8107758 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 810769a:	687b      	ldr	r3, [r7, #4]
 810769c:	2202      	movs	r2, #2
 810769e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 81076a2:	687b      	ldr	r3, [r7, #4]
 81076a4:	2202      	movs	r2, #2
 81076a6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 81076aa:	687b      	ldr	r3, [r7, #4]
 81076ac:	2202      	movs	r2, #2
 81076ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 81076b2:	687b      	ldr	r3, [r7, #4]
 81076b4:	2202      	movs	r2, #2
 81076b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 81076ba:	683b      	ldr	r3, [r7, #0]
 81076bc:	2b00      	cmp	r3, #0
 81076be:	d003      	beq.n	81076c8 <HAL_TIM_Encoder_Start_IT+0xc4>
 81076c0:	683b      	ldr	r3, [r7, #0]
 81076c2:	2b04      	cmp	r3, #4
 81076c4:	d010      	beq.n	81076e8 <HAL_TIM_Encoder_Start_IT+0xe4>
 81076c6:	e01f      	b.n	8107708 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 81076c8:	687b      	ldr	r3, [r7, #4]
 81076ca:	681b      	ldr	r3, [r3, #0]
 81076cc:	2201      	movs	r2, #1
 81076ce:	2100      	movs	r1, #0
 81076d0:	4618      	mov	r0, r3
 81076d2:	f000 fcc9 	bl	8108068 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 81076d6:	687b      	ldr	r3, [r7, #4]
 81076d8:	681b      	ldr	r3, [r3, #0]
 81076da:	68da      	ldr	r2, [r3, #12]
 81076dc:	687b      	ldr	r3, [r7, #4]
 81076de:	681b      	ldr	r3, [r3, #0]
 81076e0:	f042 0202 	orr.w	r2, r2, #2
 81076e4:	60da      	str	r2, [r3, #12]
      break;
 81076e6:	e02e      	b.n	8107746 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 81076e8:	687b      	ldr	r3, [r7, #4]
 81076ea:	681b      	ldr	r3, [r3, #0]
 81076ec:	2201      	movs	r2, #1
 81076ee:	2104      	movs	r1, #4
 81076f0:	4618      	mov	r0, r3
 81076f2:	f000 fcb9 	bl	8108068 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 81076f6:	687b      	ldr	r3, [r7, #4]
 81076f8:	681b      	ldr	r3, [r3, #0]
 81076fa:	68da      	ldr	r2, [r3, #12]
 81076fc:	687b      	ldr	r3, [r7, #4]
 81076fe:	681b      	ldr	r3, [r3, #0]
 8107700:	f042 0204 	orr.w	r2, r2, #4
 8107704:	60da      	str	r2, [r3, #12]
      break;
 8107706:	e01e      	b.n	8107746 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8107708:	687b      	ldr	r3, [r7, #4]
 810770a:	681b      	ldr	r3, [r3, #0]
 810770c:	2201      	movs	r2, #1
 810770e:	2100      	movs	r1, #0
 8107710:	4618      	mov	r0, r3
 8107712:	f000 fca9 	bl	8108068 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8107716:	687b      	ldr	r3, [r7, #4]
 8107718:	681b      	ldr	r3, [r3, #0]
 810771a:	2201      	movs	r2, #1
 810771c:	2104      	movs	r1, #4
 810771e:	4618      	mov	r0, r3
 8107720:	f000 fca2 	bl	8108068 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8107724:	687b      	ldr	r3, [r7, #4]
 8107726:	681b      	ldr	r3, [r3, #0]
 8107728:	68da      	ldr	r2, [r3, #12]
 810772a:	687b      	ldr	r3, [r7, #4]
 810772c:	681b      	ldr	r3, [r3, #0]
 810772e:	f042 0202 	orr.w	r2, r2, #2
 8107732:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8107734:	687b      	ldr	r3, [r7, #4]
 8107736:	681b      	ldr	r3, [r3, #0]
 8107738:	68da      	ldr	r2, [r3, #12]
 810773a:	687b      	ldr	r3, [r7, #4]
 810773c:	681b      	ldr	r3, [r3, #0]
 810773e:	f042 0204 	orr.w	r2, r2, #4
 8107742:	60da      	str	r2, [r3, #12]
      break;
 8107744:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8107746:	687b      	ldr	r3, [r7, #4]
 8107748:	681b      	ldr	r3, [r3, #0]
 810774a:	681a      	ldr	r2, [r3, #0]
 810774c:	687b      	ldr	r3, [r7, #4]
 810774e:	681b      	ldr	r3, [r3, #0]
 8107750:	f042 0201 	orr.w	r2, r2, #1
 8107754:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8107756:	2300      	movs	r3, #0
}
 8107758:	4618      	mov	r0, r3
 810775a:	3710      	adds	r7, #16
 810775c:	46bd      	mov	sp, r7
 810775e:	bd80      	pop	{r7, pc}

08107760 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8107760:	b580      	push	{r7, lr}
 8107762:	b086      	sub	sp, #24
 8107764:	af00      	add	r7, sp, #0
 8107766:	60f8      	str	r0, [r7, #12]
 8107768:	60b9      	str	r1, [r7, #8]
 810776a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 810776c:	2300      	movs	r3, #0
 810776e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8107770:	68fb      	ldr	r3, [r7, #12]
 8107772:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8107776:	2b01      	cmp	r3, #1
 8107778:	d101      	bne.n	810777e <HAL_TIM_PWM_ConfigChannel+0x1e>
 810777a:	2302      	movs	r3, #2
 810777c:	e0ff      	b.n	810797e <HAL_TIM_PWM_ConfigChannel+0x21e>
 810777e:	68fb      	ldr	r3, [r7, #12]
 8107780:	2201      	movs	r2, #1
 8107782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8107786:	687b      	ldr	r3, [r7, #4]
 8107788:	2b14      	cmp	r3, #20
 810778a:	f200 80f0 	bhi.w	810796e <HAL_TIM_PWM_ConfigChannel+0x20e>
 810778e:	a201      	add	r2, pc, #4	; (adr r2, 8107794 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8107790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107794:	081077e9 	.word	0x081077e9
 8107798:	0810796f 	.word	0x0810796f
 810779c:	0810796f 	.word	0x0810796f
 81077a0:	0810796f 	.word	0x0810796f
 81077a4:	08107829 	.word	0x08107829
 81077a8:	0810796f 	.word	0x0810796f
 81077ac:	0810796f 	.word	0x0810796f
 81077b0:	0810796f 	.word	0x0810796f
 81077b4:	0810786b 	.word	0x0810786b
 81077b8:	0810796f 	.word	0x0810796f
 81077bc:	0810796f 	.word	0x0810796f
 81077c0:	0810796f 	.word	0x0810796f
 81077c4:	081078ab 	.word	0x081078ab
 81077c8:	0810796f 	.word	0x0810796f
 81077cc:	0810796f 	.word	0x0810796f
 81077d0:	0810796f 	.word	0x0810796f
 81077d4:	081078ed 	.word	0x081078ed
 81077d8:	0810796f 	.word	0x0810796f
 81077dc:	0810796f 	.word	0x0810796f
 81077e0:	0810796f 	.word	0x0810796f
 81077e4:	0810792d 	.word	0x0810792d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 81077e8:	68fb      	ldr	r3, [r7, #12]
 81077ea:	681b      	ldr	r3, [r3, #0]
 81077ec:	68b9      	ldr	r1, [r7, #8]
 81077ee:	4618      	mov	r0, r3
 81077f0:	f000 f964 	bl	8107abc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 81077f4:	68fb      	ldr	r3, [r7, #12]
 81077f6:	681b      	ldr	r3, [r3, #0]
 81077f8:	699a      	ldr	r2, [r3, #24]
 81077fa:	68fb      	ldr	r3, [r7, #12]
 81077fc:	681b      	ldr	r3, [r3, #0]
 81077fe:	f042 0208 	orr.w	r2, r2, #8
 8107802:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8107804:	68fb      	ldr	r3, [r7, #12]
 8107806:	681b      	ldr	r3, [r3, #0]
 8107808:	699a      	ldr	r2, [r3, #24]
 810780a:	68fb      	ldr	r3, [r7, #12]
 810780c:	681b      	ldr	r3, [r3, #0]
 810780e:	f022 0204 	bic.w	r2, r2, #4
 8107812:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8107814:	68fb      	ldr	r3, [r7, #12]
 8107816:	681b      	ldr	r3, [r3, #0]
 8107818:	6999      	ldr	r1, [r3, #24]
 810781a:	68bb      	ldr	r3, [r7, #8]
 810781c:	691a      	ldr	r2, [r3, #16]
 810781e:	68fb      	ldr	r3, [r7, #12]
 8107820:	681b      	ldr	r3, [r3, #0]
 8107822:	430a      	orrs	r2, r1
 8107824:	619a      	str	r2, [r3, #24]
      break;
 8107826:	e0a5      	b.n	8107974 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8107828:	68fb      	ldr	r3, [r7, #12]
 810782a:	681b      	ldr	r3, [r3, #0]
 810782c:	68b9      	ldr	r1, [r7, #8]
 810782e:	4618      	mov	r0, r3
 8107830:	f000 f9d4 	bl	8107bdc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8107834:	68fb      	ldr	r3, [r7, #12]
 8107836:	681b      	ldr	r3, [r3, #0]
 8107838:	699a      	ldr	r2, [r3, #24]
 810783a:	68fb      	ldr	r3, [r7, #12]
 810783c:	681b      	ldr	r3, [r3, #0]
 810783e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8107842:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8107844:	68fb      	ldr	r3, [r7, #12]
 8107846:	681b      	ldr	r3, [r3, #0]
 8107848:	699a      	ldr	r2, [r3, #24]
 810784a:	68fb      	ldr	r3, [r7, #12]
 810784c:	681b      	ldr	r3, [r3, #0]
 810784e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8107852:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8107854:	68fb      	ldr	r3, [r7, #12]
 8107856:	681b      	ldr	r3, [r3, #0]
 8107858:	6999      	ldr	r1, [r3, #24]
 810785a:	68bb      	ldr	r3, [r7, #8]
 810785c:	691b      	ldr	r3, [r3, #16]
 810785e:	021a      	lsls	r2, r3, #8
 8107860:	68fb      	ldr	r3, [r7, #12]
 8107862:	681b      	ldr	r3, [r3, #0]
 8107864:	430a      	orrs	r2, r1
 8107866:	619a      	str	r2, [r3, #24]
      break;
 8107868:	e084      	b.n	8107974 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 810786a:	68fb      	ldr	r3, [r7, #12]
 810786c:	681b      	ldr	r3, [r3, #0]
 810786e:	68b9      	ldr	r1, [r7, #8]
 8107870:	4618      	mov	r0, r3
 8107872:	f000 fa3d 	bl	8107cf0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8107876:	68fb      	ldr	r3, [r7, #12]
 8107878:	681b      	ldr	r3, [r3, #0]
 810787a:	69da      	ldr	r2, [r3, #28]
 810787c:	68fb      	ldr	r3, [r7, #12]
 810787e:	681b      	ldr	r3, [r3, #0]
 8107880:	f042 0208 	orr.w	r2, r2, #8
 8107884:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8107886:	68fb      	ldr	r3, [r7, #12]
 8107888:	681b      	ldr	r3, [r3, #0]
 810788a:	69da      	ldr	r2, [r3, #28]
 810788c:	68fb      	ldr	r3, [r7, #12]
 810788e:	681b      	ldr	r3, [r3, #0]
 8107890:	f022 0204 	bic.w	r2, r2, #4
 8107894:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8107896:	68fb      	ldr	r3, [r7, #12]
 8107898:	681b      	ldr	r3, [r3, #0]
 810789a:	69d9      	ldr	r1, [r3, #28]
 810789c:	68bb      	ldr	r3, [r7, #8]
 810789e:	691a      	ldr	r2, [r3, #16]
 81078a0:	68fb      	ldr	r3, [r7, #12]
 81078a2:	681b      	ldr	r3, [r3, #0]
 81078a4:	430a      	orrs	r2, r1
 81078a6:	61da      	str	r2, [r3, #28]
      break;
 81078a8:	e064      	b.n	8107974 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 81078aa:	68fb      	ldr	r3, [r7, #12]
 81078ac:	681b      	ldr	r3, [r3, #0]
 81078ae:	68b9      	ldr	r1, [r7, #8]
 81078b0:	4618      	mov	r0, r3
 81078b2:	f000 faa5 	bl	8107e00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 81078b6:	68fb      	ldr	r3, [r7, #12]
 81078b8:	681b      	ldr	r3, [r3, #0]
 81078ba:	69da      	ldr	r2, [r3, #28]
 81078bc:	68fb      	ldr	r3, [r7, #12]
 81078be:	681b      	ldr	r3, [r3, #0]
 81078c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81078c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 81078c6:	68fb      	ldr	r3, [r7, #12]
 81078c8:	681b      	ldr	r3, [r3, #0]
 81078ca:	69da      	ldr	r2, [r3, #28]
 81078cc:	68fb      	ldr	r3, [r7, #12]
 81078ce:	681b      	ldr	r3, [r3, #0]
 81078d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 81078d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 81078d6:	68fb      	ldr	r3, [r7, #12]
 81078d8:	681b      	ldr	r3, [r3, #0]
 81078da:	69d9      	ldr	r1, [r3, #28]
 81078dc:	68bb      	ldr	r3, [r7, #8]
 81078de:	691b      	ldr	r3, [r3, #16]
 81078e0:	021a      	lsls	r2, r3, #8
 81078e2:	68fb      	ldr	r3, [r7, #12]
 81078e4:	681b      	ldr	r3, [r3, #0]
 81078e6:	430a      	orrs	r2, r1
 81078e8:	61da      	str	r2, [r3, #28]
      break;
 81078ea:	e043      	b.n	8107974 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 81078ec:	68fb      	ldr	r3, [r7, #12]
 81078ee:	681b      	ldr	r3, [r3, #0]
 81078f0:	68b9      	ldr	r1, [r7, #8]
 81078f2:	4618      	mov	r0, r3
 81078f4:	f000 faee 	bl	8107ed4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 81078f8:	68fb      	ldr	r3, [r7, #12]
 81078fa:	681b      	ldr	r3, [r3, #0]
 81078fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 81078fe:	68fb      	ldr	r3, [r7, #12]
 8107900:	681b      	ldr	r3, [r3, #0]
 8107902:	f042 0208 	orr.w	r2, r2, #8
 8107906:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8107908:	68fb      	ldr	r3, [r7, #12]
 810790a:	681b      	ldr	r3, [r3, #0]
 810790c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 810790e:	68fb      	ldr	r3, [r7, #12]
 8107910:	681b      	ldr	r3, [r3, #0]
 8107912:	f022 0204 	bic.w	r2, r2, #4
 8107916:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8107918:	68fb      	ldr	r3, [r7, #12]
 810791a:	681b      	ldr	r3, [r3, #0]
 810791c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 810791e:	68bb      	ldr	r3, [r7, #8]
 8107920:	691a      	ldr	r2, [r3, #16]
 8107922:	68fb      	ldr	r3, [r7, #12]
 8107924:	681b      	ldr	r3, [r3, #0]
 8107926:	430a      	orrs	r2, r1
 8107928:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 810792a:	e023      	b.n	8107974 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 810792c:	68fb      	ldr	r3, [r7, #12]
 810792e:	681b      	ldr	r3, [r3, #0]
 8107930:	68b9      	ldr	r1, [r7, #8]
 8107932:	4618      	mov	r0, r3
 8107934:	f000 fb32 	bl	8107f9c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8107938:	68fb      	ldr	r3, [r7, #12]
 810793a:	681b      	ldr	r3, [r3, #0]
 810793c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 810793e:	68fb      	ldr	r3, [r7, #12]
 8107940:	681b      	ldr	r3, [r3, #0]
 8107942:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8107946:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8107948:	68fb      	ldr	r3, [r7, #12]
 810794a:	681b      	ldr	r3, [r3, #0]
 810794c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 810794e:	68fb      	ldr	r3, [r7, #12]
 8107950:	681b      	ldr	r3, [r3, #0]
 8107952:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8107956:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8107958:	68fb      	ldr	r3, [r7, #12]
 810795a:	681b      	ldr	r3, [r3, #0]
 810795c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 810795e:	68bb      	ldr	r3, [r7, #8]
 8107960:	691b      	ldr	r3, [r3, #16]
 8107962:	021a      	lsls	r2, r3, #8
 8107964:	68fb      	ldr	r3, [r7, #12]
 8107966:	681b      	ldr	r3, [r3, #0]
 8107968:	430a      	orrs	r2, r1
 810796a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 810796c:	e002      	b.n	8107974 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 810796e:	2301      	movs	r3, #1
 8107970:	75fb      	strb	r3, [r7, #23]
      break;
 8107972:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8107974:	68fb      	ldr	r3, [r7, #12]
 8107976:	2200      	movs	r2, #0
 8107978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 810797c:	7dfb      	ldrb	r3, [r7, #23]
}
 810797e:	4618      	mov	r0, r3
 8107980:	3718      	adds	r7, #24
 8107982:	46bd      	mov	sp, r7
 8107984:	bd80      	pop	{r7, pc}
 8107986:	bf00      	nop

08107988 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8107988:	b480      	push	{r7}
 810798a:	b085      	sub	sp, #20
 810798c:	af00      	add	r7, sp, #0
 810798e:	6078      	str	r0, [r7, #4]
 8107990:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8107992:	687b      	ldr	r3, [r7, #4]
 8107994:	681b      	ldr	r3, [r3, #0]
 8107996:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8107998:	687b      	ldr	r3, [r7, #4]
 810799a:	4a40      	ldr	r2, [pc, #256]	; (8107a9c <TIM_Base_SetConfig+0x114>)
 810799c:	4293      	cmp	r3, r2
 810799e:	d013      	beq.n	81079c8 <TIM_Base_SetConfig+0x40>
 81079a0:	687b      	ldr	r3, [r7, #4]
 81079a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81079a6:	d00f      	beq.n	81079c8 <TIM_Base_SetConfig+0x40>
 81079a8:	687b      	ldr	r3, [r7, #4]
 81079aa:	4a3d      	ldr	r2, [pc, #244]	; (8107aa0 <TIM_Base_SetConfig+0x118>)
 81079ac:	4293      	cmp	r3, r2
 81079ae:	d00b      	beq.n	81079c8 <TIM_Base_SetConfig+0x40>
 81079b0:	687b      	ldr	r3, [r7, #4]
 81079b2:	4a3c      	ldr	r2, [pc, #240]	; (8107aa4 <TIM_Base_SetConfig+0x11c>)
 81079b4:	4293      	cmp	r3, r2
 81079b6:	d007      	beq.n	81079c8 <TIM_Base_SetConfig+0x40>
 81079b8:	687b      	ldr	r3, [r7, #4]
 81079ba:	4a3b      	ldr	r2, [pc, #236]	; (8107aa8 <TIM_Base_SetConfig+0x120>)
 81079bc:	4293      	cmp	r3, r2
 81079be:	d003      	beq.n	81079c8 <TIM_Base_SetConfig+0x40>
 81079c0:	687b      	ldr	r3, [r7, #4]
 81079c2:	4a3a      	ldr	r2, [pc, #232]	; (8107aac <TIM_Base_SetConfig+0x124>)
 81079c4:	4293      	cmp	r3, r2
 81079c6:	d108      	bne.n	81079da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 81079c8:	68fb      	ldr	r3, [r7, #12]
 81079ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81079ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 81079d0:	683b      	ldr	r3, [r7, #0]
 81079d2:	685b      	ldr	r3, [r3, #4]
 81079d4:	68fa      	ldr	r2, [r7, #12]
 81079d6:	4313      	orrs	r3, r2
 81079d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 81079da:	687b      	ldr	r3, [r7, #4]
 81079dc:	4a2f      	ldr	r2, [pc, #188]	; (8107a9c <TIM_Base_SetConfig+0x114>)
 81079de:	4293      	cmp	r3, r2
 81079e0:	d01f      	beq.n	8107a22 <TIM_Base_SetConfig+0x9a>
 81079e2:	687b      	ldr	r3, [r7, #4]
 81079e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81079e8:	d01b      	beq.n	8107a22 <TIM_Base_SetConfig+0x9a>
 81079ea:	687b      	ldr	r3, [r7, #4]
 81079ec:	4a2c      	ldr	r2, [pc, #176]	; (8107aa0 <TIM_Base_SetConfig+0x118>)
 81079ee:	4293      	cmp	r3, r2
 81079f0:	d017      	beq.n	8107a22 <TIM_Base_SetConfig+0x9a>
 81079f2:	687b      	ldr	r3, [r7, #4]
 81079f4:	4a2b      	ldr	r2, [pc, #172]	; (8107aa4 <TIM_Base_SetConfig+0x11c>)
 81079f6:	4293      	cmp	r3, r2
 81079f8:	d013      	beq.n	8107a22 <TIM_Base_SetConfig+0x9a>
 81079fa:	687b      	ldr	r3, [r7, #4]
 81079fc:	4a2a      	ldr	r2, [pc, #168]	; (8107aa8 <TIM_Base_SetConfig+0x120>)
 81079fe:	4293      	cmp	r3, r2
 8107a00:	d00f      	beq.n	8107a22 <TIM_Base_SetConfig+0x9a>
 8107a02:	687b      	ldr	r3, [r7, #4]
 8107a04:	4a29      	ldr	r2, [pc, #164]	; (8107aac <TIM_Base_SetConfig+0x124>)
 8107a06:	4293      	cmp	r3, r2
 8107a08:	d00b      	beq.n	8107a22 <TIM_Base_SetConfig+0x9a>
 8107a0a:	687b      	ldr	r3, [r7, #4]
 8107a0c:	4a28      	ldr	r2, [pc, #160]	; (8107ab0 <TIM_Base_SetConfig+0x128>)
 8107a0e:	4293      	cmp	r3, r2
 8107a10:	d007      	beq.n	8107a22 <TIM_Base_SetConfig+0x9a>
 8107a12:	687b      	ldr	r3, [r7, #4]
 8107a14:	4a27      	ldr	r2, [pc, #156]	; (8107ab4 <TIM_Base_SetConfig+0x12c>)
 8107a16:	4293      	cmp	r3, r2
 8107a18:	d003      	beq.n	8107a22 <TIM_Base_SetConfig+0x9a>
 8107a1a:	687b      	ldr	r3, [r7, #4]
 8107a1c:	4a26      	ldr	r2, [pc, #152]	; (8107ab8 <TIM_Base_SetConfig+0x130>)
 8107a1e:	4293      	cmp	r3, r2
 8107a20:	d108      	bne.n	8107a34 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8107a22:	68fb      	ldr	r3, [r7, #12]
 8107a24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8107a28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8107a2a:	683b      	ldr	r3, [r7, #0]
 8107a2c:	68db      	ldr	r3, [r3, #12]
 8107a2e:	68fa      	ldr	r2, [r7, #12]
 8107a30:	4313      	orrs	r3, r2
 8107a32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8107a34:	68fb      	ldr	r3, [r7, #12]
 8107a36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8107a3a:	683b      	ldr	r3, [r7, #0]
 8107a3c:	695b      	ldr	r3, [r3, #20]
 8107a3e:	4313      	orrs	r3, r2
 8107a40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8107a42:	687b      	ldr	r3, [r7, #4]
 8107a44:	68fa      	ldr	r2, [r7, #12]
 8107a46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8107a48:	683b      	ldr	r3, [r7, #0]
 8107a4a:	689a      	ldr	r2, [r3, #8]
 8107a4c:	687b      	ldr	r3, [r7, #4]
 8107a4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8107a50:	683b      	ldr	r3, [r7, #0]
 8107a52:	681a      	ldr	r2, [r3, #0]
 8107a54:	687b      	ldr	r3, [r7, #4]
 8107a56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8107a58:	687b      	ldr	r3, [r7, #4]
 8107a5a:	4a10      	ldr	r2, [pc, #64]	; (8107a9c <TIM_Base_SetConfig+0x114>)
 8107a5c:	4293      	cmp	r3, r2
 8107a5e:	d00f      	beq.n	8107a80 <TIM_Base_SetConfig+0xf8>
 8107a60:	687b      	ldr	r3, [r7, #4]
 8107a62:	4a12      	ldr	r2, [pc, #72]	; (8107aac <TIM_Base_SetConfig+0x124>)
 8107a64:	4293      	cmp	r3, r2
 8107a66:	d00b      	beq.n	8107a80 <TIM_Base_SetConfig+0xf8>
 8107a68:	687b      	ldr	r3, [r7, #4]
 8107a6a:	4a11      	ldr	r2, [pc, #68]	; (8107ab0 <TIM_Base_SetConfig+0x128>)
 8107a6c:	4293      	cmp	r3, r2
 8107a6e:	d007      	beq.n	8107a80 <TIM_Base_SetConfig+0xf8>
 8107a70:	687b      	ldr	r3, [r7, #4]
 8107a72:	4a10      	ldr	r2, [pc, #64]	; (8107ab4 <TIM_Base_SetConfig+0x12c>)
 8107a74:	4293      	cmp	r3, r2
 8107a76:	d003      	beq.n	8107a80 <TIM_Base_SetConfig+0xf8>
 8107a78:	687b      	ldr	r3, [r7, #4]
 8107a7a:	4a0f      	ldr	r2, [pc, #60]	; (8107ab8 <TIM_Base_SetConfig+0x130>)
 8107a7c:	4293      	cmp	r3, r2
 8107a7e:	d103      	bne.n	8107a88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8107a80:	683b      	ldr	r3, [r7, #0]
 8107a82:	691a      	ldr	r2, [r3, #16]
 8107a84:	687b      	ldr	r3, [r7, #4]
 8107a86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8107a88:	687b      	ldr	r3, [r7, #4]
 8107a8a:	2201      	movs	r2, #1
 8107a8c:	615a      	str	r2, [r3, #20]
}
 8107a8e:	bf00      	nop
 8107a90:	3714      	adds	r7, #20
 8107a92:	46bd      	mov	sp, r7
 8107a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107a98:	4770      	bx	lr
 8107a9a:	bf00      	nop
 8107a9c:	40010000 	.word	0x40010000
 8107aa0:	40000400 	.word	0x40000400
 8107aa4:	40000800 	.word	0x40000800
 8107aa8:	40000c00 	.word	0x40000c00
 8107aac:	40010400 	.word	0x40010400
 8107ab0:	40014000 	.word	0x40014000
 8107ab4:	40014400 	.word	0x40014400
 8107ab8:	40014800 	.word	0x40014800

08107abc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107abc:	b480      	push	{r7}
 8107abe:	b087      	sub	sp, #28
 8107ac0:	af00      	add	r7, sp, #0
 8107ac2:	6078      	str	r0, [r7, #4]
 8107ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8107ac6:	687b      	ldr	r3, [r7, #4]
 8107ac8:	6a1b      	ldr	r3, [r3, #32]
 8107aca:	f023 0201 	bic.w	r2, r3, #1
 8107ace:	687b      	ldr	r3, [r7, #4]
 8107ad0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107ad2:	687b      	ldr	r3, [r7, #4]
 8107ad4:	6a1b      	ldr	r3, [r3, #32]
 8107ad6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107ad8:	687b      	ldr	r3, [r7, #4]
 8107ada:	685b      	ldr	r3, [r3, #4]
 8107adc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8107ade:	687b      	ldr	r3, [r7, #4]
 8107ae0:	699b      	ldr	r3, [r3, #24]
 8107ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8107ae4:	68fb      	ldr	r3, [r7, #12]
 8107ae6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8107aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107aee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8107af0:	68fb      	ldr	r3, [r7, #12]
 8107af2:	f023 0303 	bic.w	r3, r3, #3
 8107af6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8107af8:	683b      	ldr	r3, [r7, #0]
 8107afa:	681b      	ldr	r3, [r3, #0]
 8107afc:	68fa      	ldr	r2, [r7, #12]
 8107afe:	4313      	orrs	r3, r2
 8107b00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8107b02:	697b      	ldr	r3, [r7, #20]
 8107b04:	f023 0302 	bic.w	r3, r3, #2
 8107b08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8107b0a:	683b      	ldr	r3, [r7, #0]
 8107b0c:	689b      	ldr	r3, [r3, #8]
 8107b0e:	697a      	ldr	r2, [r7, #20]
 8107b10:	4313      	orrs	r3, r2
 8107b12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8107b14:	687b      	ldr	r3, [r7, #4]
 8107b16:	4a2c      	ldr	r2, [pc, #176]	; (8107bc8 <TIM_OC1_SetConfig+0x10c>)
 8107b18:	4293      	cmp	r3, r2
 8107b1a:	d00f      	beq.n	8107b3c <TIM_OC1_SetConfig+0x80>
 8107b1c:	687b      	ldr	r3, [r7, #4]
 8107b1e:	4a2b      	ldr	r2, [pc, #172]	; (8107bcc <TIM_OC1_SetConfig+0x110>)
 8107b20:	4293      	cmp	r3, r2
 8107b22:	d00b      	beq.n	8107b3c <TIM_OC1_SetConfig+0x80>
 8107b24:	687b      	ldr	r3, [r7, #4]
 8107b26:	4a2a      	ldr	r2, [pc, #168]	; (8107bd0 <TIM_OC1_SetConfig+0x114>)
 8107b28:	4293      	cmp	r3, r2
 8107b2a:	d007      	beq.n	8107b3c <TIM_OC1_SetConfig+0x80>
 8107b2c:	687b      	ldr	r3, [r7, #4]
 8107b2e:	4a29      	ldr	r2, [pc, #164]	; (8107bd4 <TIM_OC1_SetConfig+0x118>)
 8107b30:	4293      	cmp	r3, r2
 8107b32:	d003      	beq.n	8107b3c <TIM_OC1_SetConfig+0x80>
 8107b34:	687b      	ldr	r3, [r7, #4]
 8107b36:	4a28      	ldr	r2, [pc, #160]	; (8107bd8 <TIM_OC1_SetConfig+0x11c>)
 8107b38:	4293      	cmp	r3, r2
 8107b3a:	d10c      	bne.n	8107b56 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8107b3c:	697b      	ldr	r3, [r7, #20]
 8107b3e:	f023 0308 	bic.w	r3, r3, #8
 8107b42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8107b44:	683b      	ldr	r3, [r7, #0]
 8107b46:	68db      	ldr	r3, [r3, #12]
 8107b48:	697a      	ldr	r2, [r7, #20]
 8107b4a:	4313      	orrs	r3, r2
 8107b4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8107b4e:	697b      	ldr	r3, [r7, #20]
 8107b50:	f023 0304 	bic.w	r3, r3, #4
 8107b54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107b56:	687b      	ldr	r3, [r7, #4]
 8107b58:	4a1b      	ldr	r2, [pc, #108]	; (8107bc8 <TIM_OC1_SetConfig+0x10c>)
 8107b5a:	4293      	cmp	r3, r2
 8107b5c:	d00f      	beq.n	8107b7e <TIM_OC1_SetConfig+0xc2>
 8107b5e:	687b      	ldr	r3, [r7, #4]
 8107b60:	4a1a      	ldr	r2, [pc, #104]	; (8107bcc <TIM_OC1_SetConfig+0x110>)
 8107b62:	4293      	cmp	r3, r2
 8107b64:	d00b      	beq.n	8107b7e <TIM_OC1_SetConfig+0xc2>
 8107b66:	687b      	ldr	r3, [r7, #4]
 8107b68:	4a19      	ldr	r2, [pc, #100]	; (8107bd0 <TIM_OC1_SetConfig+0x114>)
 8107b6a:	4293      	cmp	r3, r2
 8107b6c:	d007      	beq.n	8107b7e <TIM_OC1_SetConfig+0xc2>
 8107b6e:	687b      	ldr	r3, [r7, #4]
 8107b70:	4a18      	ldr	r2, [pc, #96]	; (8107bd4 <TIM_OC1_SetConfig+0x118>)
 8107b72:	4293      	cmp	r3, r2
 8107b74:	d003      	beq.n	8107b7e <TIM_OC1_SetConfig+0xc2>
 8107b76:	687b      	ldr	r3, [r7, #4]
 8107b78:	4a17      	ldr	r2, [pc, #92]	; (8107bd8 <TIM_OC1_SetConfig+0x11c>)
 8107b7a:	4293      	cmp	r3, r2
 8107b7c:	d111      	bne.n	8107ba2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8107b7e:	693b      	ldr	r3, [r7, #16]
 8107b80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8107b84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8107b86:	693b      	ldr	r3, [r7, #16]
 8107b88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8107b8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8107b8e:	683b      	ldr	r3, [r7, #0]
 8107b90:	695b      	ldr	r3, [r3, #20]
 8107b92:	693a      	ldr	r2, [r7, #16]
 8107b94:	4313      	orrs	r3, r2
 8107b96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8107b98:	683b      	ldr	r3, [r7, #0]
 8107b9a:	699b      	ldr	r3, [r3, #24]
 8107b9c:	693a      	ldr	r2, [r7, #16]
 8107b9e:	4313      	orrs	r3, r2
 8107ba0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107ba2:	687b      	ldr	r3, [r7, #4]
 8107ba4:	693a      	ldr	r2, [r7, #16]
 8107ba6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8107ba8:	687b      	ldr	r3, [r7, #4]
 8107baa:	68fa      	ldr	r2, [r7, #12]
 8107bac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8107bae:	683b      	ldr	r3, [r7, #0]
 8107bb0:	685a      	ldr	r2, [r3, #4]
 8107bb2:	687b      	ldr	r3, [r7, #4]
 8107bb4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107bb6:	687b      	ldr	r3, [r7, #4]
 8107bb8:	697a      	ldr	r2, [r7, #20]
 8107bba:	621a      	str	r2, [r3, #32]
}
 8107bbc:	bf00      	nop
 8107bbe:	371c      	adds	r7, #28
 8107bc0:	46bd      	mov	sp, r7
 8107bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107bc6:	4770      	bx	lr
 8107bc8:	40010000 	.word	0x40010000
 8107bcc:	40010400 	.word	0x40010400
 8107bd0:	40014000 	.word	0x40014000
 8107bd4:	40014400 	.word	0x40014400
 8107bd8:	40014800 	.word	0x40014800

08107bdc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107bdc:	b480      	push	{r7}
 8107bde:	b087      	sub	sp, #28
 8107be0:	af00      	add	r7, sp, #0
 8107be2:	6078      	str	r0, [r7, #4]
 8107be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8107be6:	687b      	ldr	r3, [r7, #4]
 8107be8:	6a1b      	ldr	r3, [r3, #32]
 8107bea:	f023 0210 	bic.w	r2, r3, #16
 8107bee:	687b      	ldr	r3, [r7, #4]
 8107bf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107bf2:	687b      	ldr	r3, [r7, #4]
 8107bf4:	6a1b      	ldr	r3, [r3, #32]
 8107bf6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107bf8:	687b      	ldr	r3, [r7, #4]
 8107bfa:	685b      	ldr	r3, [r3, #4]
 8107bfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8107bfe:	687b      	ldr	r3, [r7, #4]
 8107c00:	699b      	ldr	r3, [r3, #24]
 8107c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8107c04:	68fb      	ldr	r3, [r7, #12]
 8107c06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8107c0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8107c0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8107c10:	68fb      	ldr	r3, [r7, #12]
 8107c12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8107c16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8107c18:	683b      	ldr	r3, [r7, #0]
 8107c1a:	681b      	ldr	r3, [r3, #0]
 8107c1c:	021b      	lsls	r3, r3, #8
 8107c1e:	68fa      	ldr	r2, [r7, #12]
 8107c20:	4313      	orrs	r3, r2
 8107c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8107c24:	697b      	ldr	r3, [r7, #20]
 8107c26:	f023 0320 	bic.w	r3, r3, #32
 8107c2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8107c2c:	683b      	ldr	r3, [r7, #0]
 8107c2e:	689b      	ldr	r3, [r3, #8]
 8107c30:	011b      	lsls	r3, r3, #4
 8107c32:	697a      	ldr	r2, [r7, #20]
 8107c34:	4313      	orrs	r3, r2
 8107c36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8107c38:	687b      	ldr	r3, [r7, #4]
 8107c3a:	4a28      	ldr	r2, [pc, #160]	; (8107cdc <TIM_OC2_SetConfig+0x100>)
 8107c3c:	4293      	cmp	r3, r2
 8107c3e:	d003      	beq.n	8107c48 <TIM_OC2_SetConfig+0x6c>
 8107c40:	687b      	ldr	r3, [r7, #4]
 8107c42:	4a27      	ldr	r2, [pc, #156]	; (8107ce0 <TIM_OC2_SetConfig+0x104>)
 8107c44:	4293      	cmp	r3, r2
 8107c46:	d10d      	bne.n	8107c64 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8107c48:	697b      	ldr	r3, [r7, #20]
 8107c4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8107c4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8107c50:	683b      	ldr	r3, [r7, #0]
 8107c52:	68db      	ldr	r3, [r3, #12]
 8107c54:	011b      	lsls	r3, r3, #4
 8107c56:	697a      	ldr	r2, [r7, #20]
 8107c58:	4313      	orrs	r3, r2
 8107c5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8107c5c:	697b      	ldr	r3, [r7, #20]
 8107c5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8107c62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107c64:	687b      	ldr	r3, [r7, #4]
 8107c66:	4a1d      	ldr	r2, [pc, #116]	; (8107cdc <TIM_OC2_SetConfig+0x100>)
 8107c68:	4293      	cmp	r3, r2
 8107c6a:	d00f      	beq.n	8107c8c <TIM_OC2_SetConfig+0xb0>
 8107c6c:	687b      	ldr	r3, [r7, #4]
 8107c6e:	4a1c      	ldr	r2, [pc, #112]	; (8107ce0 <TIM_OC2_SetConfig+0x104>)
 8107c70:	4293      	cmp	r3, r2
 8107c72:	d00b      	beq.n	8107c8c <TIM_OC2_SetConfig+0xb0>
 8107c74:	687b      	ldr	r3, [r7, #4]
 8107c76:	4a1b      	ldr	r2, [pc, #108]	; (8107ce4 <TIM_OC2_SetConfig+0x108>)
 8107c78:	4293      	cmp	r3, r2
 8107c7a:	d007      	beq.n	8107c8c <TIM_OC2_SetConfig+0xb0>
 8107c7c:	687b      	ldr	r3, [r7, #4]
 8107c7e:	4a1a      	ldr	r2, [pc, #104]	; (8107ce8 <TIM_OC2_SetConfig+0x10c>)
 8107c80:	4293      	cmp	r3, r2
 8107c82:	d003      	beq.n	8107c8c <TIM_OC2_SetConfig+0xb0>
 8107c84:	687b      	ldr	r3, [r7, #4]
 8107c86:	4a19      	ldr	r2, [pc, #100]	; (8107cec <TIM_OC2_SetConfig+0x110>)
 8107c88:	4293      	cmp	r3, r2
 8107c8a:	d113      	bne.n	8107cb4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8107c8c:	693b      	ldr	r3, [r7, #16]
 8107c8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8107c92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8107c94:	693b      	ldr	r3, [r7, #16]
 8107c96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8107c9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8107c9c:	683b      	ldr	r3, [r7, #0]
 8107c9e:	695b      	ldr	r3, [r3, #20]
 8107ca0:	009b      	lsls	r3, r3, #2
 8107ca2:	693a      	ldr	r2, [r7, #16]
 8107ca4:	4313      	orrs	r3, r2
 8107ca6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8107ca8:	683b      	ldr	r3, [r7, #0]
 8107caa:	699b      	ldr	r3, [r3, #24]
 8107cac:	009b      	lsls	r3, r3, #2
 8107cae:	693a      	ldr	r2, [r7, #16]
 8107cb0:	4313      	orrs	r3, r2
 8107cb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107cb4:	687b      	ldr	r3, [r7, #4]
 8107cb6:	693a      	ldr	r2, [r7, #16]
 8107cb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8107cba:	687b      	ldr	r3, [r7, #4]
 8107cbc:	68fa      	ldr	r2, [r7, #12]
 8107cbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8107cc0:	683b      	ldr	r3, [r7, #0]
 8107cc2:	685a      	ldr	r2, [r3, #4]
 8107cc4:	687b      	ldr	r3, [r7, #4]
 8107cc6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107cc8:	687b      	ldr	r3, [r7, #4]
 8107cca:	697a      	ldr	r2, [r7, #20]
 8107ccc:	621a      	str	r2, [r3, #32]
}
 8107cce:	bf00      	nop
 8107cd0:	371c      	adds	r7, #28
 8107cd2:	46bd      	mov	sp, r7
 8107cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107cd8:	4770      	bx	lr
 8107cda:	bf00      	nop
 8107cdc:	40010000 	.word	0x40010000
 8107ce0:	40010400 	.word	0x40010400
 8107ce4:	40014000 	.word	0x40014000
 8107ce8:	40014400 	.word	0x40014400
 8107cec:	40014800 	.word	0x40014800

08107cf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107cf0:	b480      	push	{r7}
 8107cf2:	b087      	sub	sp, #28
 8107cf4:	af00      	add	r7, sp, #0
 8107cf6:	6078      	str	r0, [r7, #4]
 8107cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8107cfa:	687b      	ldr	r3, [r7, #4]
 8107cfc:	6a1b      	ldr	r3, [r3, #32]
 8107cfe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8107d02:	687b      	ldr	r3, [r7, #4]
 8107d04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107d06:	687b      	ldr	r3, [r7, #4]
 8107d08:	6a1b      	ldr	r3, [r3, #32]
 8107d0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107d0c:	687b      	ldr	r3, [r7, #4]
 8107d0e:	685b      	ldr	r3, [r3, #4]
 8107d10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8107d12:	687b      	ldr	r3, [r7, #4]
 8107d14:	69db      	ldr	r3, [r3, #28]
 8107d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8107d18:	68fb      	ldr	r3, [r7, #12]
 8107d1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8107d1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107d22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8107d24:	68fb      	ldr	r3, [r7, #12]
 8107d26:	f023 0303 	bic.w	r3, r3, #3
 8107d2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8107d2c:	683b      	ldr	r3, [r7, #0]
 8107d2e:	681b      	ldr	r3, [r3, #0]
 8107d30:	68fa      	ldr	r2, [r7, #12]
 8107d32:	4313      	orrs	r3, r2
 8107d34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8107d36:	697b      	ldr	r3, [r7, #20]
 8107d38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8107d3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8107d3e:	683b      	ldr	r3, [r7, #0]
 8107d40:	689b      	ldr	r3, [r3, #8]
 8107d42:	021b      	lsls	r3, r3, #8
 8107d44:	697a      	ldr	r2, [r7, #20]
 8107d46:	4313      	orrs	r3, r2
 8107d48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8107d4a:	687b      	ldr	r3, [r7, #4]
 8107d4c:	4a27      	ldr	r2, [pc, #156]	; (8107dec <TIM_OC3_SetConfig+0xfc>)
 8107d4e:	4293      	cmp	r3, r2
 8107d50:	d003      	beq.n	8107d5a <TIM_OC3_SetConfig+0x6a>
 8107d52:	687b      	ldr	r3, [r7, #4]
 8107d54:	4a26      	ldr	r2, [pc, #152]	; (8107df0 <TIM_OC3_SetConfig+0x100>)
 8107d56:	4293      	cmp	r3, r2
 8107d58:	d10d      	bne.n	8107d76 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8107d5a:	697b      	ldr	r3, [r7, #20]
 8107d5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8107d60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8107d62:	683b      	ldr	r3, [r7, #0]
 8107d64:	68db      	ldr	r3, [r3, #12]
 8107d66:	021b      	lsls	r3, r3, #8
 8107d68:	697a      	ldr	r2, [r7, #20]
 8107d6a:	4313      	orrs	r3, r2
 8107d6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8107d6e:	697b      	ldr	r3, [r7, #20]
 8107d70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8107d74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107d76:	687b      	ldr	r3, [r7, #4]
 8107d78:	4a1c      	ldr	r2, [pc, #112]	; (8107dec <TIM_OC3_SetConfig+0xfc>)
 8107d7a:	4293      	cmp	r3, r2
 8107d7c:	d00f      	beq.n	8107d9e <TIM_OC3_SetConfig+0xae>
 8107d7e:	687b      	ldr	r3, [r7, #4]
 8107d80:	4a1b      	ldr	r2, [pc, #108]	; (8107df0 <TIM_OC3_SetConfig+0x100>)
 8107d82:	4293      	cmp	r3, r2
 8107d84:	d00b      	beq.n	8107d9e <TIM_OC3_SetConfig+0xae>
 8107d86:	687b      	ldr	r3, [r7, #4]
 8107d88:	4a1a      	ldr	r2, [pc, #104]	; (8107df4 <TIM_OC3_SetConfig+0x104>)
 8107d8a:	4293      	cmp	r3, r2
 8107d8c:	d007      	beq.n	8107d9e <TIM_OC3_SetConfig+0xae>
 8107d8e:	687b      	ldr	r3, [r7, #4]
 8107d90:	4a19      	ldr	r2, [pc, #100]	; (8107df8 <TIM_OC3_SetConfig+0x108>)
 8107d92:	4293      	cmp	r3, r2
 8107d94:	d003      	beq.n	8107d9e <TIM_OC3_SetConfig+0xae>
 8107d96:	687b      	ldr	r3, [r7, #4]
 8107d98:	4a18      	ldr	r2, [pc, #96]	; (8107dfc <TIM_OC3_SetConfig+0x10c>)
 8107d9a:	4293      	cmp	r3, r2
 8107d9c:	d113      	bne.n	8107dc6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8107d9e:	693b      	ldr	r3, [r7, #16]
 8107da0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8107da4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8107da6:	693b      	ldr	r3, [r7, #16]
 8107da8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8107dac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8107dae:	683b      	ldr	r3, [r7, #0]
 8107db0:	695b      	ldr	r3, [r3, #20]
 8107db2:	011b      	lsls	r3, r3, #4
 8107db4:	693a      	ldr	r2, [r7, #16]
 8107db6:	4313      	orrs	r3, r2
 8107db8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8107dba:	683b      	ldr	r3, [r7, #0]
 8107dbc:	699b      	ldr	r3, [r3, #24]
 8107dbe:	011b      	lsls	r3, r3, #4
 8107dc0:	693a      	ldr	r2, [r7, #16]
 8107dc2:	4313      	orrs	r3, r2
 8107dc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107dc6:	687b      	ldr	r3, [r7, #4]
 8107dc8:	693a      	ldr	r2, [r7, #16]
 8107dca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8107dcc:	687b      	ldr	r3, [r7, #4]
 8107dce:	68fa      	ldr	r2, [r7, #12]
 8107dd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8107dd2:	683b      	ldr	r3, [r7, #0]
 8107dd4:	685a      	ldr	r2, [r3, #4]
 8107dd6:	687b      	ldr	r3, [r7, #4]
 8107dd8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107dda:	687b      	ldr	r3, [r7, #4]
 8107ddc:	697a      	ldr	r2, [r7, #20]
 8107dde:	621a      	str	r2, [r3, #32]
}
 8107de0:	bf00      	nop
 8107de2:	371c      	adds	r7, #28
 8107de4:	46bd      	mov	sp, r7
 8107de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107dea:	4770      	bx	lr
 8107dec:	40010000 	.word	0x40010000
 8107df0:	40010400 	.word	0x40010400
 8107df4:	40014000 	.word	0x40014000
 8107df8:	40014400 	.word	0x40014400
 8107dfc:	40014800 	.word	0x40014800

08107e00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107e00:	b480      	push	{r7}
 8107e02:	b087      	sub	sp, #28
 8107e04:	af00      	add	r7, sp, #0
 8107e06:	6078      	str	r0, [r7, #4]
 8107e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8107e0a:	687b      	ldr	r3, [r7, #4]
 8107e0c:	6a1b      	ldr	r3, [r3, #32]
 8107e0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8107e12:	687b      	ldr	r3, [r7, #4]
 8107e14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107e16:	687b      	ldr	r3, [r7, #4]
 8107e18:	6a1b      	ldr	r3, [r3, #32]
 8107e1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107e1c:	687b      	ldr	r3, [r7, #4]
 8107e1e:	685b      	ldr	r3, [r3, #4]
 8107e20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8107e22:	687b      	ldr	r3, [r7, #4]
 8107e24:	69db      	ldr	r3, [r3, #28]
 8107e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8107e28:	68fb      	ldr	r3, [r7, #12]
 8107e2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8107e2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8107e32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8107e34:	68fb      	ldr	r3, [r7, #12]
 8107e36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8107e3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8107e3c:	683b      	ldr	r3, [r7, #0]
 8107e3e:	681b      	ldr	r3, [r3, #0]
 8107e40:	021b      	lsls	r3, r3, #8
 8107e42:	68fa      	ldr	r2, [r7, #12]
 8107e44:	4313      	orrs	r3, r2
 8107e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8107e48:	693b      	ldr	r3, [r7, #16]
 8107e4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8107e4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8107e50:	683b      	ldr	r3, [r7, #0]
 8107e52:	689b      	ldr	r3, [r3, #8]
 8107e54:	031b      	lsls	r3, r3, #12
 8107e56:	693a      	ldr	r2, [r7, #16]
 8107e58:	4313      	orrs	r3, r2
 8107e5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107e5c:	687b      	ldr	r3, [r7, #4]
 8107e5e:	4a18      	ldr	r2, [pc, #96]	; (8107ec0 <TIM_OC4_SetConfig+0xc0>)
 8107e60:	4293      	cmp	r3, r2
 8107e62:	d00f      	beq.n	8107e84 <TIM_OC4_SetConfig+0x84>
 8107e64:	687b      	ldr	r3, [r7, #4]
 8107e66:	4a17      	ldr	r2, [pc, #92]	; (8107ec4 <TIM_OC4_SetConfig+0xc4>)
 8107e68:	4293      	cmp	r3, r2
 8107e6a:	d00b      	beq.n	8107e84 <TIM_OC4_SetConfig+0x84>
 8107e6c:	687b      	ldr	r3, [r7, #4]
 8107e6e:	4a16      	ldr	r2, [pc, #88]	; (8107ec8 <TIM_OC4_SetConfig+0xc8>)
 8107e70:	4293      	cmp	r3, r2
 8107e72:	d007      	beq.n	8107e84 <TIM_OC4_SetConfig+0x84>
 8107e74:	687b      	ldr	r3, [r7, #4]
 8107e76:	4a15      	ldr	r2, [pc, #84]	; (8107ecc <TIM_OC4_SetConfig+0xcc>)
 8107e78:	4293      	cmp	r3, r2
 8107e7a:	d003      	beq.n	8107e84 <TIM_OC4_SetConfig+0x84>
 8107e7c:	687b      	ldr	r3, [r7, #4]
 8107e7e:	4a14      	ldr	r2, [pc, #80]	; (8107ed0 <TIM_OC4_SetConfig+0xd0>)
 8107e80:	4293      	cmp	r3, r2
 8107e82:	d109      	bne.n	8107e98 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8107e84:	697b      	ldr	r3, [r7, #20]
 8107e86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8107e8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8107e8c:	683b      	ldr	r3, [r7, #0]
 8107e8e:	695b      	ldr	r3, [r3, #20]
 8107e90:	019b      	lsls	r3, r3, #6
 8107e92:	697a      	ldr	r2, [r7, #20]
 8107e94:	4313      	orrs	r3, r2
 8107e96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107e98:	687b      	ldr	r3, [r7, #4]
 8107e9a:	697a      	ldr	r2, [r7, #20]
 8107e9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8107e9e:	687b      	ldr	r3, [r7, #4]
 8107ea0:	68fa      	ldr	r2, [r7, #12]
 8107ea2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8107ea4:	683b      	ldr	r3, [r7, #0]
 8107ea6:	685a      	ldr	r2, [r3, #4]
 8107ea8:	687b      	ldr	r3, [r7, #4]
 8107eaa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107eac:	687b      	ldr	r3, [r7, #4]
 8107eae:	693a      	ldr	r2, [r7, #16]
 8107eb0:	621a      	str	r2, [r3, #32]
}
 8107eb2:	bf00      	nop
 8107eb4:	371c      	adds	r7, #28
 8107eb6:	46bd      	mov	sp, r7
 8107eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107ebc:	4770      	bx	lr
 8107ebe:	bf00      	nop
 8107ec0:	40010000 	.word	0x40010000
 8107ec4:	40010400 	.word	0x40010400
 8107ec8:	40014000 	.word	0x40014000
 8107ecc:	40014400 	.word	0x40014400
 8107ed0:	40014800 	.word	0x40014800

08107ed4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8107ed4:	b480      	push	{r7}
 8107ed6:	b087      	sub	sp, #28
 8107ed8:	af00      	add	r7, sp, #0
 8107eda:	6078      	str	r0, [r7, #4]
 8107edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8107ede:	687b      	ldr	r3, [r7, #4]
 8107ee0:	6a1b      	ldr	r3, [r3, #32]
 8107ee2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8107ee6:	687b      	ldr	r3, [r7, #4]
 8107ee8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107eea:	687b      	ldr	r3, [r7, #4]
 8107eec:	6a1b      	ldr	r3, [r3, #32]
 8107eee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107ef0:	687b      	ldr	r3, [r7, #4]
 8107ef2:	685b      	ldr	r3, [r3, #4]
 8107ef4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8107ef6:	687b      	ldr	r3, [r7, #4]
 8107ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8107efc:	68fb      	ldr	r3, [r7, #12]
 8107efe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8107f02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107f06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8107f08:	683b      	ldr	r3, [r7, #0]
 8107f0a:	681b      	ldr	r3, [r3, #0]
 8107f0c:	68fa      	ldr	r2, [r7, #12]
 8107f0e:	4313      	orrs	r3, r2
 8107f10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8107f12:	693b      	ldr	r3, [r7, #16]
 8107f14:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8107f18:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8107f1a:	683b      	ldr	r3, [r7, #0]
 8107f1c:	689b      	ldr	r3, [r3, #8]
 8107f1e:	041b      	lsls	r3, r3, #16
 8107f20:	693a      	ldr	r2, [r7, #16]
 8107f22:	4313      	orrs	r3, r2
 8107f24:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107f26:	687b      	ldr	r3, [r7, #4]
 8107f28:	4a17      	ldr	r2, [pc, #92]	; (8107f88 <TIM_OC5_SetConfig+0xb4>)
 8107f2a:	4293      	cmp	r3, r2
 8107f2c:	d00f      	beq.n	8107f4e <TIM_OC5_SetConfig+0x7a>
 8107f2e:	687b      	ldr	r3, [r7, #4]
 8107f30:	4a16      	ldr	r2, [pc, #88]	; (8107f8c <TIM_OC5_SetConfig+0xb8>)
 8107f32:	4293      	cmp	r3, r2
 8107f34:	d00b      	beq.n	8107f4e <TIM_OC5_SetConfig+0x7a>
 8107f36:	687b      	ldr	r3, [r7, #4]
 8107f38:	4a15      	ldr	r2, [pc, #84]	; (8107f90 <TIM_OC5_SetConfig+0xbc>)
 8107f3a:	4293      	cmp	r3, r2
 8107f3c:	d007      	beq.n	8107f4e <TIM_OC5_SetConfig+0x7a>
 8107f3e:	687b      	ldr	r3, [r7, #4]
 8107f40:	4a14      	ldr	r2, [pc, #80]	; (8107f94 <TIM_OC5_SetConfig+0xc0>)
 8107f42:	4293      	cmp	r3, r2
 8107f44:	d003      	beq.n	8107f4e <TIM_OC5_SetConfig+0x7a>
 8107f46:	687b      	ldr	r3, [r7, #4]
 8107f48:	4a13      	ldr	r2, [pc, #76]	; (8107f98 <TIM_OC5_SetConfig+0xc4>)
 8107f4a:	4293      	cmp	r3, r2
 8107f4c:	d109      	bne.n	8107f62 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8107f4e:	697b      	ldr	r3, [r7, #20]
 8107f50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8107f54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8107f56:	683b      	ldr	r3, [r7, #0]
 8107f58:	695b      	ldr	r3, [r3, #20]
 8107f5a:	021b      	lsls	r3, r3, #8
 8107f5c:	697a      	ldr	r2, [r7, #20]
 8107f5e:	4313      	orrs	r3, r2
 8107f60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107f62:	687b      	ldr	r3, [r7, #4]
 8107f64:	697a      	ldr	r2, [r7, #20]
 8107f66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8107f68:	687b      	ldr	r3, [r7, #4]
 8107f6a:	68fa      	ldr	r2, [r7, #12]
 8107f6c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8107f6e:	683b      	ldr	r3, [r7, #0]
 8107f70:	685a      	ldr	r2, [r3, #4]
 8107f72:	687b      	ldr	r3, [r7, #4]
 8107f74:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107f76:	687b      	ldr	r3, [r7, #4]
 8107f78:	693a      	ldr	r2, [r7, #16]
 8107f7a:	621a      	str	r2, [r3, #32]
}
 8107f7c:	bf00      	nop
 8107f7e:	371c      	adds	r7, #28
 8107f80:	46bd      	mov	sp, r7
 8107f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107f86:	4770      	bx	lr
 8107f88:	40010000 	.word	0x40010000
 8107f8c:	40010400 	.word	0x40010400
 8107f90:	40014000 	.word	0x40014000
 8107f94:	40014400 	.word	0x40014400
 8107f98:	40014800 	.word	0x40014800

08107f9c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8107f9c:	b480      	push	{r7}
 8107f9e:	b087      	sub	sp, #28
 8107fa0:	af00      	add	r7, sp, #0
 8107fa2:	6078      	str	r0, [r7, #4]
 8107fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8107fa6:	687b      	ldr	r3, [r7, #4]
 8107fa8:	6a1b      	ldr	r3, [r3, #32]
 8107faa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8107fae:	687b      	ldr	r3, [r7, #4]
 8107fb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107fb2:	687b      	ldr	r3, [r7, #4]
 8107fb4:	6a1b      	ldr	r3, [r3, #32]
 8107fb6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107fb8:	687b      	ldr	r3, [r7, #4]
 8107fba:	685b      	ldr	r3, [r3, #4]
 8107fbc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8107fbe:	687b      	ldr	r3, [r7, #4]
 8107fc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8107fc4:	68fb      	ldr	r3, [r7, #12]
 8107fc6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8107fca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8107fce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8107fd0:	683b      	ldr	r3, [r7, #0]
 8107fd2:	681b      	ldr	r3, [r3, #0]
 8107fd4:	021b      	lsls	r3, r3, #8
 8107fd6:	68fa      	ldr	r2, [r7, #12]
 8107fd8:	4313      	orrs	r3, r2
 8107fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8107fdc:	693b      	ldr	r3, [r7, #16]
 8107fde:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8107fe2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8107fe4:	683b      	ldr	r3, [r7, #0]
 8107fe6:	689b      	ldr	r3, [r3, #8]
 8107fe8:	051b      	lsls	r3, r3, #20
 8107fea:	693a      	ldr	r2, [r7, #16]
 8107fec:	4313      	orrs	r3, r2
 8107fee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107ff0:	687b      	ldr	r3, [r7, #4]
 8107ff2:	4a18      	ldr	r2, [pc, #96]	; (8108054 <TIM_OC6_SetConfig+0xb8>)
 8107ff4:	4293      	cmp	r3, r2
 8107ff6:	d00f      	beq.n	8108018 <TIM_OC6_SetConfig+0x7c>
 8107ff8:	687b      	ldr	r3, [r7, #4]
 8107ffa:	4a17      	ldr	r2, [pc, #92]	; (8108058 <TIM_OC6_SetConfig+0xbc>)
 8107ffc:	4293      	cmp	r3, r2
 8107ffe:	d00b      	beq.n	8108018 <TIM_OC6_SetConfig+0x7c>
 8108000:	687b      	ldr	r3, [r7, #4]
 8108002:	4a16      	ldr	r2, [pc, #88]	; (810805c <TIM_OC6_SetConfig+0xc0>)
 8108004:	4293      	cmp	r3, r2
 8108006:	d007      	beq.n	8108018 <TIM_OC6_SetConfig+0x7c>
 8108008:	687b      	ldr	r3, [r7, #4]
 810800a:	4a15      	ldr	r2, [pc, #84]	; (8108060 <TIM_OC6_SetConfig+0xc4>)
 810800c:	4293      	cmp	r3, r2
 810800e:	d003      	beq.n	8108018 <TIM_OC6_SetConfig+0x7c>
 8108010:	687b      	ldr	r3, [r7, #4]
 8108012:	4a14      	ldr	r2, [pc, #80]	; (8108064 <TIM_OC6_SetConfig+0xc8>)
 8108014:	4293      	cmp	r3, r2
 8108016:	d109      	bne.n	810802c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8108018:	697b      	ldr	r3, [r7, #20]
 810801a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 810801e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8108020:	683b      	ldr	r3, [r7, #0]
 8108022:	695b      	ldr	r3, [r3, #20]
 8108024:	029b      	lsls	r3, r3, #10
 8108026:	697a      	ldr	r2, [r7, #20]
 8108028:	4313      	orrs	r3, r2
 810802a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810802c:	687b      	ldr	r3, [r7, #4]
 810802e:	697a      	ldr	r2, [r7, #20]
 8108030:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8108032:	687b      	ldr	r3, [r7, #4]
 8108034:	68fa      	ldr	r2, [r7, #12]
 8108036:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8108038:	683b      	ldr	r3, [r7, #0]
 810803a:	685a      	ldr	r2, [r3, #4]
 810803c:	687b      	ldr	r3, [r7, #4]
 810803e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8108040:	687b      	ldr	r3, [r7, #4]
 8108042:	693a      	ldr	r2, [r7, #16]
 8108044:	621a      	str	r2, [r3, #32]
}
 8108046:	bf00      	nop
 8108048:	371c      	adds	r7, #28
 810804a:	46bd      	mov	sp, r7
 810804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108050:	4770      	bx	lr
 8108052:	bf00      	nop
 8108054:	40010000 	.word	0x40010000
 8108058:	40010400 	.word	0x40010400
 810805c:	40014000 	.word	0x40014000
 8108060:	40014400 	.word	0x40014400
 8108064:	40014800 	.word	0x40014800

08108068 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8108068:	b480      	push	{r7}
 810806a:	b087      	sub	sp, #28
 810806c:	af00      	add	r7, sp, #0
 810806e:	60f8      	str	r0, [r7, #12]
 8108070:	60b9      	str	r1, [r7, #8]
 8108072:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8108074:	68bb      	ldr	r3, [r7, #8]
 8108076:	f003 031f 	and.w	r3, r3, #31
 810807a:	2201      	movs	r2, #1
 810807c:	fa02 f303 	lsl.w	r3, r2, r3
 8108080:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8108082:	68fb      	ldr	r3, [r7, #12]
 8108084:	6a1a      	ldr	r2, [r3, #32]
 8108086:	697b      	ldr	r3, [r7, #20]
 8108088:	43db      	mvns	r3, r3
 810808a:	401a      	ands	r2, r3
 810808c:	68fb      	ldr	r3, [r7, #12]
 810808e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8108090:	68fb      	ldr	r3, [r7, #12]
 8108092:	6a1a      	ldr	r2, [r3, #32]
 8108094:	68bb      	ldr	r3, [r7, #8]
 8108096:	f003 031f 	and.w	r3, r3, #31
 810809a:	6879      	ldr	r1, [r7, #4]
 810809c:	fa01 f303 	lsl.w	r3, r1, r3
 81080a0:	431a      	orrs	r2, r3
 81080a2:	68fb      	ldr	r3, [r7, #12]
 81080a4:	621a      	str	r2, [r3, #32]
}
 81080a6:	bf00      	nop
 81080a8:	371c      	adds	r7, #28
 81080aa:	46bd      	mov	sp, r7
 81080ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81080b0:	4770      	bx	lr
	...

081080b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 81080b4:	b480      	push	{r7}
 81080b6:	b085      	sub	sp, #20
 81080b8:	af00      	add	r7, sp, #0
 81080ba:	6078      	str	r0, [r7, #4]
 81080bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 81080be:	687b      	ldr	r3, [r7, #4]
 81080c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 81080c4:	2b01      	cmp	r3, #1
 81080c6:	d101      	bne.n	81080cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 81080c8:	2302      	movs	r3, #2
 81080ca:	e06d      	b.n	81081a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 81080cc:	687b      	ldr	r3, [r7, #4]
 81080ce:	2201      	movs	r2, #1
 81080d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 81080d4:	687b      	ldr	r3, [r7, #4]
 81080d6:	2202      	movs	r2, #2
 81080d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 81080dc:	687b      	ldr	r3, [r7, #4]
 81080de:	681b      	ldr	r3, [r3, #0]
 81080e0:	685b      	ldr	r3, [r3, #4]
 81080e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 81080e4:	687b      	ldr	r3, [r7, #4]
 81080e6:	681b      	ldr	r3, [r3, #0]
 81080e8:	689b      	ldr	r3, [r3, #8]
 81080ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 81080ec:	687b      	ldr	r3, [r7, #4]
 81080ee:	681b      	ldr	r3, [r3, #0]
 81080f0:	4a30      	ldr	r2, [pc, #192]	; (81081b4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 81080f2:	4293      	cmp	r3, r2
 81080f4:	d004      	beq.n	8108100 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 81080f6:	687b      	ldr	r3, [r7, #4]
 81080f8:	681b      	ldr	r3, [r3, #0]
 81080fa:	4a2f      	ldr	r2, [pc, #188]	; (81081b8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 81080fc:	4293      	cmp	r3, r2
 81080fe:	d108      	bne.n	8108112 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8108100:	68fb      	ldr	r3, [r7, #12]
 8108102:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8108106:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8108108:	683b      	ldr	r3, [r7, #0]
 810810a:	685b      	ldr	r3, [r3, #4]
 810810c:	68fa      	ldr	r2, [r7, #12]
 810810e:	4313      	orrs	r3, r2
 8108110:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8108112:	68fb      	ldr	r3, [r7, #12]
 8108114:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8108118:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 810811a:	683b      	ldr	r3, [r7, #0]
 810811c:	681b      	ldr	r3, [r3, #0]
 810811e:	68fa      	ldr	r2, [r7, #12]
 8108120:	4313      	orrs	r3, r2
 8108122:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8108124:	687b      	ldr	r3, [r7, #4]
 8108126:	681b      	ldr	r3, [r3, #0]
 8108128:	68fa      	ldr	r2, [r7, #12]
 810812a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810812c:	687b      	ldr	r3, [r7, #4]
 810812e:	681b      	ldr	r3, [r3, #0]
 8108130:	4a20      	ldr	r2, [pc, #128]	; (81081b4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8108132:	4293      	cmp	r3, r2
 8108134:	d022      	beq.n	810817c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108136:	687b      	ldr	r3, [r7, #4]
 8108138:	681b      	ldr	r3, [r3, #0]
 810813a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810813e:	d01d      	beq.n	810817c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108140:	687b      	ldr	r3, [r7, #4]
 8108142:	681b      	ldr	r3, [r3, #0]
 8108144:	4a1d      	ldr	r2, [pc, #116]	; (81081bc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8108146:	4293      	cmp	r3, r2
 8108148:	d018      	beq.n	810817c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810814a:	687b      	ldr	r3, [r7, #4]
 810814c:	681b      	ldr	r3, [r3, #0]
 810814e:	4a1c      	ldr	r2, [pc, #112]	; (81081c0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8108150:	4293      	cmp	r3, r2
 8108152:	d013      	beq.n	810817c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108154:	687b      	ldr	r3, [r7, #4]
 8108156:	681b      	ldr	r3, [r3, #0]
 8108158:	4a1a      	ldr	r2, [pc, #104]	; (81081c4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 810815a:	4293      	cmp	r3, r2
 810815c:	d00e      	beq.n	810817c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810815e:	687b      	ldr	r3, [r7, #4]
 8108160:	681b      	ldr	r3, [r3, #0]
 8108162:	4a15      	ldr	r2, [pc, #84]	; (81081b8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8108164:	4293      	cmp	r3, r2
 8108166:	d009      	beq.n	810817c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108168:	687b      	ldr	r3, [r7, #4]
 810816a:	681b      	ldr	r3, [r3, #0]
 810816c:	4a16      	ldr	r2, [pc, #88]	; (81081c8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 810816e:	4293      	cmp	r3, r2
 8108170:	d004      	beq.n	810817c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8108172:	687b      	ldr	r3, [r7, #4]
 8108174:	681b      	ldr	r3, [r3, #0]
 8108176:	4a15      	ldr	r2, [pc, #84]	; (81081cc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8108178:	4293      	cmp	r3, r2
 810817a:	d10c      	bne.n	8108196 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 810817c:	68bb      	ldr	r3, [r7, #8]
 810817e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8108182:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8108184:	683b      	ldr	r3, [r7, #0]
 8108186:	689b      	ldr	r3, [r3, #8]
 8108188:	68ba      	ldr	r2, [r7, #8]
 810818a:	4313      	orrs	r3, r2
 810818c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 810818e:	687b      	ldr	r3, [r7, #4]
 8108190:	681b      	ldr	r3, [r3, #0]
 8108192:	68ba      	ldr	r2, [r7, #8]
 8108194:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8108196:	687b      	ldr	r3, [r7, #4]
 8108198:	2201      	movs	r2, #1
 810819a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 810819e:	687b      	ldr	r3, [r7, #4]
 81081a0:	2200      	movs	r2, #0
 81081a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 81081a6:	2300      	movs	r3, #0
}
 81081a8:	4618      	mov	r0, r3
 81081aa:	3714      	adds	r7, #20
 81081ac:	46bd      	mov	sp, r7
 81081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81081b2:	4770      	bx	lr
 81081b4:	40010000 	.word	0x40010000
 81081b8:	40010400 	.word	0x40010400
 81081bc:	40000400 	.word	0x40000400
 81081c0:	40000800 	.word	0x40000800
 81081c4:	40000c00 	.word	0x40000c00
 81081c8:	40001800 	.word	0x40001800
 81081cc:	40014000 	.word	0x40014000

081081d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 81081d0:	b580      	push	{r7, lr}
 81081d2:	b082      	sub	sp, #8
 81081d4:	af00      	add	r7, sp, #0
 81081d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 81081d8:	687b      	ldr	r3, [r7, #4]
 81081da:	2b00      	cmp	r3, #0
 81081dc:	d101      	bne.n	81081e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 81081de:	2301      	movs	r3, #1
 81081e0:	e042      	b.n	8108268 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 81081e2:	687b      	ldr	r3, [r7, #4]
 81081e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81081e8:	2b00      	cmp	r3, #0
 81081ea:	d106      	bne.n	81081fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 81081ec:	687b      	ldr	r3, [r7, #4]
 81081ee:	2200      	movs	r2, #0
 81081f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 81081f4:	6878      	ldr	r0, [r7, #4]
 81081f6:	f7fa f9a5 	bl	8102544 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 81081fa:	687b      	ldr	r3, [r7, #4]
 81081fc:	2224      	movs	r2, #36	; 0x24
 81081fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8108202:	687b      	ldr	r3, [r7, #4]
 8108204:	681b      	ldr	r3, [r3, #0]
 8108206:	681a      	ldr	r2, [r3, #0]
 8108208:	687b      	ldr	r3, [r7, #4]
 810820a:	681b      	ldr	r3, [r3, #0]
 810820c:	f022 0201 	bic.w	r2, r2, #1
 8108210:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8108212:	6878      	ldr	r0, [r7, #4]
 8108214:	f000 f8c2 	bl	810839c <UART_SetConfig>
 8108218:	4603      	mov	r3, r0
 810821a:	2b01      	cmp	r3, #1
 810821c:	d101      	bne.n	8108222 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 810821e:	2301      	movs	r3, #1
 8108220:	e022      	b.n	8108268 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8108222:	687b      	ldr	r3, [r7, #4]
 8108224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108226:	2b00      	cmp	r3, #0
 8108228:	d002      	beq.n	8108230 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 810822a:	6878      	ldr	r0, [r7, #4]
 810822c:	f000 fe1e 	bl	8108e6c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8108230:	687b      	ldr	r3, [r7, #4]
 8108232:	681b      	ldr	r3, [r3, #0]
 8108234:	685a      	ldr	r2, [r3, #4]
 8108236:	687b      	ldr	r3, [r7, #4]
 8108238:	681b      	ldr	r3, [r3, #0]
 810823a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 810823e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8108240:	687b      	ldr	r3, [r7, #4]
 8108242:	681b      	ldr	r3, [r3, #0]
 8108244:	689a      	ldr	r2, [r3, #8]
 8108246:	687b      	ldr	r3, [r7, #4]
 8108248:	681b      	ldr	r3, [r3, #0]
 810824a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 810824e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8108250:	687b      	ldr	r3, [r7, #4]
 8108252:	681b      	ldr	r3, [r3, #0]
 8108254:	681a      	ldr	r2, [r3, #0]
 8108256:	687b      	ldr	r3, [r7, #4]
 8108258:	681b      	ldr	r3, [r3, #0]
 810825a:	f042 0201 	orr.w	r2, r2, #1
 810825e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8108260:	6878      	ldr	r0, [r7, #4]
 8108262:	f000 fea5 	bl	8108fb0 <UART_CheckIdleState>
 8108266:	4603      	mov	r3, r0
}
 8108268:	4618      	mov	r0, r3
 810826a:	3708      	adds	r7, #8
 810826c:	46bd      	mov	sp, r7
 810826e:	bd80      	pop	{r7, pc}

08108270 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8108270:	b580      	push	{r7, lr}
 8108272:	b08a      	sub	sp, #40	; 0x28
 8108274:	af02      	add	r7, sp, #8
 8108276:	60f8      	str	r0, [r7, #12]
 8108278:	60b9      	str	r1, [r7, #8]
 810827a:	603b      	str	r3, [r7, #0]
 810827c:	4613      	mov	r3, r2
 810827e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8108280:	68fb      	ldr	r3, [r7, #12]
 8108282:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8108286:	2b20      	cmp	r3, #32
 8108288:	f040 8083 	bne.w	8108392 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 810828c:	68bb      	ldr	r3, [r7, #8]
 810828e:	2b00      	cmp	r3, #0
 8108290:	d002      	beq.n	8108298 <HAL_UART_Transmit+0x28>
 8108292:	88fb      	ldrh	r3, [r7, #6]
 8108294:	2b00      	cmp	r3, #0
 8108296:	d101      	bne.n	810829c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8108298:	2301      	movs	r3, #1
 810829a:	e07b      	b.n	8108394 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 810829c:	68fb      	ldr	r3, [r7, #12]
 810829e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81082a2:	2b01      	cmp	r3, #1
 81082a4:	d101      	bne.n	81082aa <HAL_UART_Transmit+0x3a>
 81082a6:	2302      	movs	r3, #2
 81082a8:	e074      	b.n	8108394 <HAL_UART_Transmit+0x124>
 81082aa:	68fb      	ldr	r3, [r7, #12]
 81082ac:	2201      	movs	r2, #1
 81082ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 81082b2:	68fb      	ldr	r3, [r7, #12]
 81082b4:	2200      	movs	r2, #0
 81082b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 81082ba:	68fb      	ldr	r3, [r7, #12]
 81082bc:	2221      	movs	r2, #33	; 0x21
 81082be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 81082c2:	f7fa faff 	bl	81028c4 <HAL_GetTick>
 81082c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 81082c8:	68fb      	ldr	r3, [r7, #12]
 81082ca:	88fa      	ldrh	r2, [r7, #6]
 81082cc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 81082d0:	68fb      	ldr	r3, [r7, #12]
 81082d2:	88fa      	ldrh	r2, [r7, #6]
 81082d4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 81082d8:	68fb      	ldr	r3, [r7, #12]
 81082da:	689b      	ldr	r3, [r3, #8]
 81082dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81082e0:	d108      	bne.n	81082f4 <HAL_UART_Transmit+0x84>
 81082e2:	68fb      	ldr	r3, [r7, #12]
 81082e4:	691b      	ldr	r3, [r3, #16]
 81082e6:	2b00      	cmp	r3, #0
 81082e8:	d104      	bne.n	81082f4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 81082ea:	2300      	movs	r3, #0
 81082ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 81082ee:	68bb      	ldr	r3, [r7, #8]
 81082f0:	61bb      	str	r3, [r7, #24]
 81082f2:	e003      	b.n	81082fc <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 81082f4:	68bb      	ldr	r3, [r7, #8]
 81082f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 81082f8:	2300      	movs	r3, #0
 81082fa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 81082fc:	68fb      	ldr	r3, [r7, #12]
 81082fe:	2200      	movs	r2, #0
 8108300:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8108304:	e02c      	b.n	8108360 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8108306:	683b      	ldr	r3, [r7, #0]
 8108308:	9300      	str	r3, [sp, #0]
 810830a:	697b      	ldr	r3, [r7, #20]
 810830c:	2200      	movs	r2, #0
 810830e:	2180      	movs	r1, #128	; 0x80
 8108310:	68f8      	ldr	r0, [r7, #12]
 8108312:	f000 fe98 	bl	8109046 <UART_WaitOnFlagUntilTimeout>
 8108316:	4603      	mov	r3, r0
 8108318:	2b00      	cmp	r3, #0
 810831a:	d001      	beq.n	8108320 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 810831c:	2303      	movs	r3, #3
 810831e:	e039      	b.n	8108394 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8108320:	69fb      	ldr	r3, [r7, #28]
 8108322:	2b00      	cmp	r3, #0
 8108324:	d10b      	bne.n	810833e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8108326:	69bb      	ldr	r3, [r7, #24]
 8108328:	881b      	ldrh	r3, [r3, #0]
 810832a:	461a      	mov	r2, r3
 810832c:	68fb      	ldr	r3, [r7, #12]
 810832e:	681b      	ldr	r3, [r3, #0]
 8108330:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8108334:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8108336:	69bb      	ldr	r3, [r7, #24]
 8108338:	3302      	adds	r3, #2
 810833a:	61bb      	str	r3, [r7, #24]
 810833c:	e007      	b.n	810834e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 810833e:	69fb      	ldr	r3, [r7, #28]
 8108340:	781a      	ldrb	r2, [r3, #0]
 8108342:	68fb      	ldr	r3, [r7, #12]
 8108344:	681b      	ldr	r3, [r3, #0]
 8108346:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8108348:	69fb      	ldr	r3, [r7, #28]
 810834a:	3301      	adds	r3, #1
 810834c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 810834e:	68fb      	ldr	r3, [r7, #12]
 8108350:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8108354:	b29b      	uxth	r3, r3
 8108356:	3b01      	subs	r3, #1
 8108358:	b29a      	uxth	r2, r3
 810835a:	68fb      	ldr	r3, [r7, #12]
 810835c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8108360:	68fb      	ldr	r3, [r7, #12]
 8108362:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8108366:	b29b      	uxth	r3, r3
 8108368:	2b00      	cmp	r3, #0
 810836a:	d1cc      	bne.n	8108306 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 810836c:	683b      	ldr	r3, [r7, #0]
 810836e:	9300      	str	r3, [sp, #0]
 8108370:	697b      	ldr	r3, [r7, #20]
 8108372:	2200      	movs	r2, #0
 8108374:	2140      	movs	r1, #64	; 0x40
 8108376:	68f8      	ldr	r0, [r7, #12]
 8108378:	f000 fe65 	bl	8109046 <UART_WaitOnFlagUntilTimeout>
 810837c:	4603      	mov	r3, r0
 810837e:	2b00      	cmp	r3, #0
 8108380:	d001      	beq.n	8108386 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8108382:	2303      	movs	r3, #3
 8108384:	e006      	b.n	8108394 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8108386:	68fb      	ldr	r3, [r7, #12]
 8108388:	2220      	movs	r2, #32
 810838a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 810838e:	2300      	movs	r3, #0
 8108390:	e000      	b.n	8108394 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8108392:	2302      	movs	r3, #2
  }
}
 8108394:	4618      	mov	r0, r3
 8108396:	3720      	adds	r7, #32
 8108398:	46bd      	mov	sp, r7
 810839a:	bd80      	pop	{r7, pc}

0810839c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 810839c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 81083a0:	b092      	sub	sp, #72	; 0x48
 81083a2:	af00      	add	r7, sp, #0
 81083a4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 81083a6:	2300      	movs	r3, #0
 81083a8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 81083ac:	697b      	ldr	r3, [r7, #20]
 81083ae:	689a      	ldr	r2, [r3, #8]
 81083b0:	697b      	ldr	r3, [r7, #20]
 81083b2:	691b      	ldr	r3, [r3, #16]
 81083b4:	431a      	orrs	r2, r3
 81083b6:	697b      	ldr	r3, [r7, #20]
 81083b8:	695b      	ldr	r3, [r3, #20]
 81083ba:	431a      	orrs	r2, r3
 81083bc:	697b      	ldr	r3, [r7, #20]
 81083be:	69db      	ldr	r3, [r3, #28]
 81083c0:	4313      	orrs	r3, r2
 81083c2:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 81083c4:	697b      	ldr	r3, [r7, #20]
 81083c6:	681b      	ldr	r3, [r3, #0]
 81083c8:	681a      	ldr	r2, [r3, #0]
 81083ca:	4bbd      	ldr	r3, [pc, #756]	; (81086c0 <UART_SetConfig+0x324>)
 81083cc:	4013      	ands	r3, r2
 81083ce:	697a      	ldr	r2, [r7, #20]
 81083d0:	6812      	ldr	r2, [r2, #0]
 81083d2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 81083d4:	430b      	orrs	r3, r1
 81083d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 81083d8:	697b      	ldr	r3, [r7, #20]
 81083da:	681b      	ldr	r3, [r3, #0]
 81083dc:	685b      	ldr	r3, [r3, #4]
 81083de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 81083e2:	697b      	ldr	r3, [r7, #20]
 81083e4:	68da      	ldr	r2, [r3, #12]
 81083e6:	697b      	ldr	r3, [r7, #20]
 81083e8:	681b      	ldr	r3, [r3, #0]
 81083ea:	430a      	orrs	r2, r1
 81083ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 81083ee:	697b      	ldr	r3, [r7, #20]
 81083f0:	699b      	ldr	r3, [r3, #24]
 81083f2:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 81083f4:	697b      	ldr	r3, [r7, #20]
 81083f6:	681b      	ldr	r3, [r3, #0]
 81083f8:	4ab2      	ldr	r2, [pc, #712]	; (81086c4 <UART_SetConfig+0x328>)
 81083fa:	4293      	cmp	r3, r2
 81083fc:	d004      	beq.n	8108408 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 81083fe:	697b      	ldr	r3, [r7, #20]
 8108400:	6a1b      	ldr	r3, [r3, #32]
 8108402:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8108404:	4313      	orrs	r3, r2
 8108406:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8108408:	697b      	ldr	r3, [r7, #20]
 810840a:	681b      	ldr	r3, [r3, #0]
 810840c:	689b      	ldr	r3, [r3, #8]
 810840e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8108412:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8108416:	697a      	ldr	r2, [r7, #20]
 8108418:	6812      	ldr	r2, [r2, #0]
 810841a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 810841c:	430b      	orrs	r3, r1
 810841e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8108420:	697b      	ldr	r3, [r7, #20]
 8108422:	681b      	ldr	r3, [r3, #0]
 8108424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108426:	f023 010f 	bic.w	r1, r3, #15
 810842a:	697b      	ldr	r3, [r7, #20]
 810842c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 810842e:	697b      	ldr	r3, [r7, #20]
 8108430:	681b      	ldr	r3, [r3, #0]
 8108432:	430a      	orrs	r2, r1
 8108434:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8108436:	697b      	ldr	r3, [r7, #20]
 8108438:	681b      	ldr	r3, [r3, #0]
 810843a:	4aa3      	ldr	r2, [pc, #652]	; (81086c8 <UART_SetConfig+0x32c>)
 810843c:	4293      	cmp	r3, r2
 810843e:	d177      	bne.n	8108530 <UART_SetConfig+0x194>
 8108440:	4ba2      	ldr	r3, [pc, #648]	; (81086cc <UART_SetConfig+0x330>)
 8108442:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108444:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8108448:	2b28      	cmp	r3, #40	; 0x28
 810844a:	d86d      	bhi.n	8108528 <UART_SetConfig+0x18c>
 810844c:	a201      	add	r2, pc, #4	; (adr r2, 8108454 <UART_SetConfig+0xb8>)
 810844e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108452:	bf00      	nop
 8108454:	081084f9 	.word	0x081084f9
 8108458:	08108529 	.word	0x08108529
 810845c:	08108529 	.word	0x08108529
 8108460:	08108529 	.word	0x08108529
 8108464:	08108529 	.word	0x08108529
 8108468:	08108529 	.word	0x08108529
 810846c:	08108529 	.word	0x08108529
 8108470:	08108529 	.word	0x08108529
 8108474:	08108501 	.word	0x08108501
 8108478:	08108529 	.word	0x08108529
 810847c:	08108529 	.word	0x08108529
 8108480:	08108529 	.word	0x08108529
 8108484:	08108529 	.word	0x08108529
 8108488:	08108529 	.word	0x08108529
 810848c:	08108529 	.word	0x08108529
 8108490:	08108529 	.word	0x08108529
 8108494:	08108509 	.word	0x08108509
 8108498:	08108529 	.word	0x08108529
 810849c:	08108529 	.word	0x08108529
 81084a0:	08108529 	.word	0x08108529
 81084a4:	08108529 	.word	0x08108529
 81084a8:	08108529 	.word	0x08108529
 81084ac:	08108529 	.word	0x08108529
 81084b0:	08108529 	.word	0x08108529
 81084b4:	08108511 	.word	0x08108511
 81084b8:	08108529 	.word	0x08108529
 81084bc:	08108529 	.word	0x08108529
 81084c0:	08108529 	.word	0x08108529
 81084c4:	08108529 	.word	0x08108529
 81084c8:	08108529 	.word	0x08108529
 81084cc:	08108529 	.word	0x08108529
 81084d0:	08108529 	.word	0x08108529
 81084d4:	08108519 	.word	0x08108519
 81084d8:	08108529 	.word	0x08108529
 81084dc:	08108529 	.word	0x08108529
 81084e0:	08108529 	.word	0x08108529
 81084e4:	08108529 	.word	0x08108529
 81084e8:	08108529 	.word	0x08108529
 81084ec:	08108529 	.word	0x08108529
 81084f0:	08108529 	.word	0x08108529
 81084f4:	08108521 	.word	0x08108521
 81084f8:	2301      	movs	r3, #1
 81084fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084fe:	e220      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108500:	2304      	movs	r3, #4
 8108502:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108506:	e21c      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108508:	2308      	movs	r3, #8
 810850a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810850e:	e218      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108510:	2310      	movs	r3, #16
 8108512:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108516:	e214      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108518:	2320      	movs	r3, #32
 810851a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810851e:	e210      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108520:	2340      	movs	r3, #64	; 0x40
 8108522:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108526:	e20c      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108528:	2380      	movs	r3, #128	; 0x80
 810852a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810852e:	e208      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108530:	697b      	ldr	r3, [r7, #20]
 8108532:	681b      	ldr	r3, [r3, #0]
 8108534:	4a66      	ldr	r2, [pc, #408]	; (81086d0 <UART_SetConfig+0x334>)
 8108536:	4293      	cmp	r3, r2
 8108538:	d130      	bne.n	810859c <UART_SetConfig+0x200>
 810853a:	4b64      	ldr	r3, [pc, #400]	; (81086cc <UART_SetConfig+0x330>)
 810853c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810853e:	f003 0307 	and.w	r3, r3, #7
 8108542:	2b05      	cmp	r3, #5
 8108544:	d826      	bhi.n	8108594 <UART_SetConfig+0x1f8>
 8108546:	a201      	add	r2, pc, #4	; (adr r2, 810854c <UART_SetConfig+0x1b0>)
 8108548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810854c:	08108565 	.word	0x08108565
 8108550:	0810856d 	.word	0x0810856d
 8108554:	08108575 	.word	0x08108575
 8108558:	0810857d 	.word	0x0810857d
 810855c:	08108585 	.word	0x08108585
 8108560:	0810858d 	.word	0x0810858d
 8108564:	2300      	movs	r3, #0
 8108566:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810856a:	e1ea      	b.n	8108942 <UART_SetConfig+0x5a6>
 810856c:	2304      	movs	r3, #4
 810856e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108572:	e1e6      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108574:	2308      	movs	r3, #8
 8108576:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810857a:	e1e2      	b.n	8108942 <UART_SetConfig+0x5a6>
 810857c:	2310      	movs	r3, #16
 810857e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108582:	e1de      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108584:	2320      	movs	r3, #32
 8108586:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810858a:	e1da      	b.n	8108942 <UART_SetConfig+0x5a6>
 810858c:	2340      	movs	r3, #64	; 0x40
 810858e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108592:	e1d6      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108594:	2380      	movs	r3, #128	; 0x80
 8108596:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810859a:	e1d2      	b.n	8108942 <UART_SetConfig+0x5a6>
 810859c:	697b      	ldr	r3, [r7, #20]
 810859e:	681b      	ldr	r3, [r3, #0]
 81085a0:	4a4c      	ldr	r2, [pc, #304]	; (81086d4 <UART_SetConfig+0x338>)
 81085a2:	4293      	cmp	r3, r2
 81085a4:	d130      	bne.n	8108608 <UART_SetConfig+0x26c>
 81085a6:	4b49      	ldr	r3, [pc, #292]	; (81086cc <UART_SetConfig+0x330>)
 81085a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81085aa:	f003 0307 	and.w	r3, r3, #7
 81085ae:	2b05      	cmp	r3, #5
 81085b0:	d826      	bhi.n	8108600 <UART_SetConfig+0x264>
 81085b2:	a201      	add	r2, pc, #4	; (adr r2, 81085b8 <UART_SetConfig+0x21c>)
 81085b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81085b8:	081085d1 	.word	0x081085d1
 81085bc:	081085d9 	.word	0x081085d9
 81085c0:	081085e1 	.word	0x081085e1
 81085c4:	081085e9 	.word	0x081085e9
 81085c8:	081085f1 	.word	0x081085f1
 81085cc:	081085f9 	.word	0x081085f9
 81085d0:	2300      	movs	r3, #0
 81085d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085d6:	e1b4      	b.n	8108942 <UART_SetConfig+0x5a6>
 81085d8:	2304      	movs	r3, #4
 81085da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085de:	e1b0      	b.n	8108942 <UART_SetConfig+0x5a6>
 81085e0:	2308      	movs	r3, #8
 81085e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085e6:	e1ac      	b.n	8108942 <UART_SetConfig+0x5a6>
 81085e8:	2310      	movs	r3, #16
 81085ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085ee:	e1a8      	b.n	8108942 <UART_SetConfig+0x5a6>
 81085f0:	2320      	movs	r3, #32
 81085f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085f6:	e1a4      	b.n	8108942 <UART_SetConfig+0x5a6>
 81085f8:	2340      	movs	r3, #64	; 0x40
 81085fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085fe:	e1a0      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108600:	2380      	movs	r3, #128	; 0x80
 8108602:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108606:	e19c      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108608:	697b      	ldr	r3, [r7, #20]
 810860a:	681b      	ldr	r3, [r3, #0]
 810860c:	4a32      	ldr	r2, [pc, #200]	; (81086d8 <UART_SetConfig+0x33c>)
 810860e:	4293      	cmp	r3, r2
 8108610:	d130      	bne.n	8108674 <UART_SetConfig+0x2d8>
 8108612:	4b2e      	ldr	r3, [pc, #184]	; (81086cc <UART_SetConfig+0x330>)
 8108614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108616:	f003 0307 	and.w	r3, r3, #7
 810861a:	2b05      	cmp	r3, #5
 810861c:	d826      	bhi.n	810866c <UART_SetConfig+0x2d0>
 810861e:	a201      	add	r2, pc, #4	; (adr r2, 8108624 <UART_SetConfig+0x288>)
 8108620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108624:	0810863d 	.word	0x0810863d
 8108628:	08108645 	.word	0x08108645
 810862c:	0810864d 	.word	0x0810864d
 8108630:	08108655 	.word	0x08108655
 8108634:	0810865d 	.word	0x0810865d
 8108638:	08108665 	.word	0x08108665
 810863c:	2300      	movs	r3, #0
 810863e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108642:	e17e      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108644:	2304      	movs	r3, #4
 8108646:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810864a:	e17a      	b.n	8108942 <UART_SetConfig+0x5a6>
 810864c:	2308      	movs	r3, #8
 810864e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108652:	e176      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108654:	2310      	movs	r3, #16
 8108656:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810865a:	e172      	b.n	8108942 <UART_SetConfig+0x5a6>
 810865c:	2320      	movs	r3, #32
 810865e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108662:	e16e      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108664:	2340      	movs	r3, #64	; 0x40
 8108666:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810866a:	e16a      	b.n	8108942 <UART_SetConfig+0x5a6>
 810866c:	2380      	movs	r3, #128	; 0x80
 810866e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108672:	e166      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108674:	697b      	ldr	r3, [r7, #20]
 8108676:	681b      	ldr	r3, [r3, #0]
 8108678:	4a18      	ldr	r2, [pc, #96]	; (81086dc <UART_SetConfig+0x340>)
 810867a:	4293      	cmp	r3, r2
 810867c:	d140      	bne.n	8108700 <UART_SetConfig+0x364>
 810867e:	4b13      	ldr	r3, [pc, #76]	; (81086cc <UART_SetConfig+0x330>)
 8108680:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108682:	f003 0307 	and.w	r3, r3, #7
 8108686:	2b05      	cmp	r3, #5
 8108688:	d836      	bhi.n	81086f8 <UART_SetConfig+0x35c>
 810868a:	a201      	add	r2, pc, #4	; (adr r2, 8108690 <UART_SetConfig+0x2f4>)
 810868c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108690:	081086a9 	.word	0x081086a9
 8108694:	081086b1 	.word	0x081086b1
 8108698:	081086b9 	.word	0x081086b9
 810869c:	081086e1 	.word	0x081086e1
 81086a0:	081086e9 	.word	0x081086e9
 81086a4:	081086f1 	.word	0x081086f1
 81086a8:	2300      	movs	r3, #0
 81086aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81086ae:	e148      	b.n	8108942 <UART_SetConfig+0x5a6>
 81086b0:	2304      	movs	r3, #4
 81086b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81086b6:	e144      	b.n	8108942 <UART_SetConfig+0x5a6>
 81086b8:	2308      	movs	r3, #8
 81086ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81086be:	e140      	b.n	8108942 <UART_SetConfig+0x5a6>
 81086c0:	cfff69f3 	.word	0xcfff69f3
 81086c4:	58000c00 	.word	0x58000c00
 81086c8:	40011000 	.word	0x40011000
 81086cc:	58024400 	.word	0x58024400
 81086d0:	40004400 	.word	0x40004400
 81086d4:	40004800 	.word	0x40004800
 81086d8:	40004c00 	.word	0x40004c00
 81086dc:	40005000 	.word	0x40005000
 81086e0:	2310      	movs	r3, #16
 81086e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81086e6:	e12c      	b.n	8108942 <UART_SetConfig+0x5a6>
 81086e8:	2320      	movs	r3, #32
 81086ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81086ee:	e128      	b.n	8108942 <UART_SetConfig+0x5a6>
 81086f0:	2340      	movs	r3, #64	; 0x40
 81086f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81086f6:	e124      	b.n	8108942 <UART_SetConfig+0x5a6>
 81086f8:	2380      	movs	r3, #128	; 0x80
 81086fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81086fe:	e120      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108700:	697b      	ldr	r3, [r7, #20]
 8108702:	681b      	ldr	r3, [r3, #0]
 8108704:	4acb      	ldr	r2, [pc, #812]	; (8108a34 <UART_SetConfig+0x698>)
 8108706:	4293      	cmp	r3, r2
 8108708:	d176      	bne.n	81087f8 <UART_SetConfig+0x45c>
 810870a:	4bcb      	ldr	r3, [pc, #812]	; (8108a38 <UART_SetConfig+0x69c>)
 810870c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810870e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8108712:	2b28      	cmp	r3, #40	; 0x28
 8108714:	d86c      	bhi.n	81087f0 <UART_SetConfig+0x454>
 8108716:	a201      	add	r2, pc, #4	; (adr r2, 810871c <UART_SetConfig+0x380>)
 8108718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810871c:	081087c1 	.word	0x081087c1
 8108720:	081087f1 	.word	0x081087f1
 8108724:	081087f1 	.word	0x081087f1
 8108728:	081087f1 	.word	0x081087f1
 810872c:	081087f1 	.word	0x081087f1
 8108730:	081087f1 	.word	0x081087f1
 8108734:	081087f1 	.word	0x081087f1
 8108738:	081087f1 	.word	0x081087f1
 810873c:	081087c9 	.word	0x081087c9
 8108740:	081087f1 	.word	0x081087f1
 8108744:	081087f1 	.word	0x081087f1
 8108748:	081087f1 	.word	0x081087f1
 810874c:	081087f1 	.word	0x081087f1
 8108750:	081087f1 	.word	0x081087f1
 8108754:	081087f1 	.word	0x081087f1
 8108758:	081087f1 	.word	0x081087f1
 810875c:	081087d1 	.word	0x081087d1
 8108760:	081087f1 	.word	0x081087f1
 8108764:	081087f1 	.word	0x081087f1
 8108768:	081087f1 	.word	0x081087f1
 810876c:	081087f1 	.word	0x081087f1
 8108770:	081087f1 	.word	0x081087f1
 8108774:	081087f1 	.word	0x081087f1
 8108778:	081087f1 	.word	0x081087f1
 810877c:	081087d9 	.word	0x081087d9
 8108780:	081087f1 	.word	0x081087f1
 8108784:	081087f1 	.word	0x081087f1
 8108788:	081087f1 	.word	0x081087f1
 810878c:	081087f1 	.word	0x081087f1
 8108790:	081087f1 	.word	0x081087f1
 8108794:	081087f1 	.word	0x081087f1
 8108798:	081087f1 	.word	0x081087f1
 810879c:	081087e1 	.word	0x081087e1
 81087a0:	081087f1 	.word	0x081087f1
 81087a4:	081087f1 	.word	0x081087f1
 81087a8:	081087f1 	.word	0x081087f1
 81087ac:	081087f1 	.word	0x081087f1
 81087b0:	081087f1 	.word	0x081087f1
 81087b4:	081087f1 	.word	0x081087f1
 81087b8:	081087f1 	.word	0x081087f1
 81087bc:	081087e9 	.word	0x081087e9
 81087c0:	2301      	movs	r3, #1
 81087c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81087c6:	e0bc      	b.n	8108942 <UART_SetConfig+0x5a6>
 81087c8:	2304      	movs	r3, #4
 81087ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81087ce:	e0b8      	b.n	8108942 <UART_SetConfig+0x5a6>
 81087d0:	2308      	movs	r3, #8
 81087d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81087d6:	e0b4      	b.n	8108942 <UART_SetConfig+0x5a6>
 81087d8:	2310      	movs	r3, #16
 81087da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81087de:	e0b0      	b.n	8108942 <UART_SetConfig+0x5a6>
 81087e0:	2320      	movs	r3, #32
 81087e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81087e6:	e0ac      	b.n	8108942 <UART_SetConfig+0x5a6>
 81087e8:	2340      	movs	r3, #64	; 0x40
 81087ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81087ee:	e0a8      	b.n	8108942 <UART_SetConfig+0x5a6>
 81087f0:	2380      	movs	r3, #128	; 0x80
 81087f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81087f6:	e0a4      	b.n	8108942 <UART_SetConfig+0x5a6>
 81087f8:	697b      	ldr	r3, [r7, #20]
 81087fa:	681b      	ldr	r3, [r3, #0]
 81087fc:	4a8f      	ldr	r2, [pc, #572]	; (8108a3c <UART_SetConfig+0x6a0>)
 81087fe:	4293      	cmp	r3, r2
 8108800:	d130      	bne.n	8108864 <UART_SetConfig+0x4c8>
 8108802:	4b8d      	ldr	r3, [pc, #564]	; (8108a38 <UART_SetConfig+0x69c>)
 8108804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108806:	f003 0307 	and.w	r3, r3, #7
 810880a:	2b05      	cmp	r3, #5
 810880c:	d826      	bhi.n	810885c <UART_SetConfig+0x4c0>
 810880e:	a201      	add	r2, pc, #4	; (adr r2, 8108814 <UART_SetConfig+0x478>)
 8108810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108814:	0810882d 	.word	0x0810882d
 8108818:	08108835 	.word	0x08108835
 810881c:	0810883d 	.word	0x0810883d
 8108820:	08108845 	.word	0x08108845
 8108824:	0810884d 	.word	0x0810884d
 8108828:	08108855 	.word	0x08108855
 810882c:	2300      	movs	r3, #0
 810882e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108832:	e086      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108834:	2304      	movs	r3, #4
 8108836:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810883a:	e082      	b.n	8108942 <UART_SetConfig+0x5a6>
 810883c:	2308      	movs	r3, #8
 810883e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108842:	e07e      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108844:	2310      	movs	r3, #16
 8108846:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810884a:	e07a      	b.n	8108942 <UART_SetConfig+0x5a6>
 810884c:	2320      	movs	r3, #32
 810884e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108852:	e076      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108854:	2340      	movs	r3, #64	; 0x40
 8108856:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810885a:	e072      	b.n	8108942 <UART_SetConfig+0x5a6>
 810885c:	2380      	movs	r3, #128	; 0x80
 810885e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108862:	e06e      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108864:	697b      	ldr	r3, [r7, #20]
 8108866:	681b      	ldr	r3, [r3, #0]
 8108868:	4a75      	ldr	r2, [pc, #468]	; (8108a40 <UART_SetConfig+0x6a4>)
 810886a:	4293      	cmp	r3, r2
 810886c:	d130      	bne.n	81088d0 <UART_SetConfig+0x534>
 810886e:	4b72      	ldr	r3, [pc, #456]	; (8108a38 <UART_SetConfig+0x69c>)
 8108870:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108872:	f003 0307 	and.w	r3, r3, #7
 8108876:	2b05      	cmp	r3, #5
 8108878:	d826      	bhi.n	81088c8 <UART_SetConfig+0x52c>
 810887a:	a201      	add	r2, pc, #4	; (adr r2, 8108880 <UART_SetConfig+0x4e4>)
 810887c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108880:	08108899 	.word	0x08108899
 8108884:	081088a1 	.word	0x081088a1
 8108888:	081088a9 	.word	0x081088a9
 810888c:	081088b1 	.word	0x081088b1
 8108890:	081088b9 	.word	0x081088b9
 8108894:	081088c1 	.word	0x081088c1
 8108898:	2300      	movs	r3, #0
 810889a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810889e:	e050      	b.n	8108942 <UART_SetConfig+0x5a6>
 81088a0:	2304      	movs	r3, #4
 81088a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81088a6:	e04c      	b.n	8108942 <UART_SetConfig+0x5a6>
 81088a8:	2308      	movs	r3, #8
 81088aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81088ae:	e048      	b.n	8108942 <UART_SetConfig+0x5a6>
 81088b0:	2310      	movs	r3, #16
 81088b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81088b6:	e044      	b.n	8108942 <UART_SetConfig+0x5a6>
 81088b8:	2320      	movs	r3, #32
 81088ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81088be:	e040      	b.n	8108942 <UART_SetConfig+0x5a6>
 81088c0:	2340      	movs	r3, #64	; 0x40
 81088c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81088c6:	e03c      	b.n	8108942 <UART_SetConfig+0x5a6>
 81088c8:	2380      	movs	r3, #128	; 0x80
 81088ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81088ce:	e038      	b.n	8108942 <UART_SetConfig+0x5a6>
 81088d0:	697b      	ldr	r3, [r7, #20]
 81088d2:	681b      	ldr	r3, [r3, #0]
 81088d4:	4a5b      	ldr	r2, [pc, #364]	; (8108a44 <UART_SetConfig+0x6a8>)
 81088d6:	4293      	cmp	r3, r2
 81088d8:	d130      	bne.n	810893c <UART_SetConfig+0x5a0>
 81088da:	4b57      	ldr	r3, [pc, #348]	; (8108a38 <UART_SetConfig+0x69c>)
 81088dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81088de:	f003 0307 	and.w	r3, r3, #7
 81088e2:	2b05      	cmp	r3, #5
 81088e4:	d826      	bhi.n	8108934 <UART_SetConfig+0x598>
 81088e6:	a201      	add	r2, pc, #4	; (adr r2, 81088ec <UART_SetConfig+0x550>)
 81088e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81088ec:	08108905 	.word	0x08108905
 81088f0:	0810890d 	.word	0x0810890d
 81088f4:	08108915 	.word	0x08108915
 81088f8:	0810891d 	.word	0x0810891d
 81088fc:	08108925 	.word	0x08108925
 8108900:	0810892d 	.word	0x0810892d
 8108904:	2302      	movs	r3, #2
 8108906:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810890a:	e01a      	b.n	8108942 <UART_SetConfig+0x5a6>
 810890c:	2304      	movs	r3, #4
 810890e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108912:	e016      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108914:	2308      	movs	r3, #8
 8108916:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810891a:	e012      	b.n	8108942 <UART_SetConfig+0x5a6>
 810891c:	2310      	movs	r3, #16
 810891e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108922:	e00e      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108924:	2320      	movs	r3, #32
 8108926:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810892a:	e00a      	b.n	8108942 <UART_SetConfig+0x5a6>
 810892c:	2340      	movs	r3, #64	; 0x40
 810892e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108932:	e006      	b.n	8108942 <UART_SetConfig+0x5a6>
 8108934:	2380      	movs	r3, #128	; 0x80
 8108936:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810893a:	e002      	b.n	8108942 <UART_SetConfig+0x5a6>
 810893c:	2380      	movs	r3, #128	; 0x80
 810893e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8108942:	697b      	ldr	r3, [r7, #20]
 8108944:	681b      	ldr	r3, [r3, #0]
 8108946:	4a3f      	ldr	r2, [pc, #252]	; (8108a44 <UART_SetConfig+0x6a8>)
 8108948:	4293      	cmp	r3, r2
 810894a:	f040 80f8 	bne.w	8108b3e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 810894e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8108952:	2b20      	cmp	r3, #32
 8108954:	dc46      	bgt.n	81089e4 <UART_SetConfig+0x648>
 8108956:	2b02      	cmp	r3, #2
 8108958:	f2c0 8082 	blt.w	8108a60 <UART_SetConfig+0x6c4>
 810895c:	3b02      	subs	r3, #2
 810895e:	2b1e      	cmp	r3, #30
 8108960:	d87e      	bhi.n	8108a60 <UART_SetConfig+0x6c4>
 8108962:	a201      	add	r2, pc, #4	; (adr r2, 8108968 <UART_SetConfig+0x5cc>)
 8108964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108968:	081089eb 	.word	0x081089eb
 810896c:	08108a61 	.word	0x08108a61
 8108970:	081089f3 	.word	0x081089f3
 8108974:	08108a61 	.word	0x08108a61
 8108978:	08108a61 	.word	0x08108a61
 810897c:	08108a61 	.word	0x08108a61
 8108980:	08108a03 	.word	0x08108a03
 8108984:	08108a61 	.word	0x08108a61
 8108988:	08108a61 	.word	0x08108a61
 810898c:	08108a61 	.word	0x08108a61
 8108990:	08108a61 	.word	0x08108a61
 8108994:	08108a61 	.word	0x08108a61
 8108998:	08108a61 	.word	0x08108a61
 810899c:	08108a61 	.word	0x08108a61
 81089a0:	08108a13 	.word	0x08108a13
 81089a4:	08108a61 	.word	0x08108a61
 81089a8:	08108a61 	.word	0x08108a61
 81089ac:	08108a61 	.word	0x08108a61
 81089b0:	08108a61 	.word	0x08108a61
 81089b4:	08108a61 	.word	0x08108a61
 81089b8:	08108a61 	.word	0x08108a61
 81089bc:	08108a61 	.word	0x08108a61
 81089c0:	08108a61 	.word	0x08108a61
 81089c4:	08108a61 	.word	0x08108a61
 81089c8:	08108a61 	.word	0x08108a61
 81089cc:	08108a61 	.word	0x08108a61
 81089d0:	08108a61 	.word	0x08108a61
 81089d4:	08108a61 	.word	0x08108a61
 81089d8:	08108a61 	.word	0x08108a61
 81089dc:	08108a61 	.word	0x08108a61
 81089e0:	08108a53 	.word	0x08108a53
 81089e4:	2b40      	cmp	r3, #64	; 0x40
 81089e6:	d037      	beq.n	8108a58 <UART_SetConfig+0x6bc>
 81089e8:	e03a      	b.n	8108a60 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 81089ea:	f7fd fe35 	bl	8106658 <HAL_RCCEx_GetD3PCLK1Freq>
 81089ee:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 81089f0:	e03c      	b.n	8108a6c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81089f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81089f6:	4618      	mov	r0, r3
 81089f8:	f7fd fe44 	bl	8106684 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81089fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81089fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108a00:	e034      	b.n	8108a6c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108a02:	f107 0318 	add.w	r3, r7, #24
 8108a06:	4618      	mov	r0, r3
 8108a08:	f7fd ff90 	bl	810692c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8108a0c:	69fb      	ldr	r3, [r7, #28]
 8108a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108a10:	e02c      	b.n	8108a6c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108a12:	4b09      	ldr	r3, [pc, #36]	; (8108a38 <UART_SetConfig+0x69c>)
 8108a14:	681b      	ldr	r3, [r3, #0]
 8108a16:	f003 0320 	and.w	r3, r3, #32
 8108a1a:	2b00      	cmp	r3, #0
 8108a1c:	d016      	beq.n	8108a4c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108a1e:	4b06      	ldr	r3, [pc, #24]	; (8108a38 <UART_SetConfig+0x69c>)
 8108a20:	681b      	ldr	r3, [r3, #0]
 8108a22:	08db      	lsrs	r3, r3, #3
 8108a24:	f003 0303 	and.w	r3, r3, #3
 8108a28:	4a07      	ldr	r2, [pc, #28]	; (8108a48 <UART_SetConfig+0x6ac>)
 8108a2a:	fa22 f303 	lsr.w	r3, r2, r3
 8108a2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108a30:	e01c      	b.n	8108a6c <UART_SetConfig+0x6d0>
 8108a32:	bf00      	nop
 8108a34:	40011400 	.word	0x40011400
 8108a38:	58024400 	.word	0x58024400
 8108a3c:	40007800 	.word	0x40007800
 8108a40:	40007c00 	.word	0x40007c00
 8108a44:	58000c00 	.word	0x58000c00
 8108a48:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8108a4c:	4b9d      	ldr	r3, [pc, #628]	; (8108cc4 <UART_SetConfig+0x928>)
 8108a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108a50:	e00c      	b.n	8108a6c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108a52:	4b9d      	ldr	r3, [pc, #628]	; (8108cc8 <UART_SetConfig+0x92c>)
 8108a54:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108a56:	e009      	b.n	8108a6c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108a58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8108a5c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108a5e:	e005      	b.n	8108a6c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8108a60:	2300      	movs	r3, #0
 8108a62:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8108a64:	2301      	movs	r3, #1
 8108a66:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8108a6a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8108a6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108a6e:	2b00      	cmp	r3, #0
 8108a70:	f000 81de 	beq.w	8108e30 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8108a74:	697b      	ldr	r3, [r7, #20]
 8108a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108a78:	4a94      	ldr	r2, [pc, #592]	; (8108ccc <UART_SetConfig+0x930>)
 8108a7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108a7e:	461a      	mov	r2, r3
 8108a80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108a82:	fbb3 f3f2 	udiv	r3, r3, r2
 8108a86:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8108a88:	697b      	ldr	r3, [r7, #20]
 8108a8a:	685a      	ldr	r2, [r3, #4]
 8108a8c:	4613      	mov	r3, r2
 8108a8e:	005b      	lsls	r3, r3, #1
 8108a90:	4413      	add	r3, r2
 8108a92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8108a94:	429a      	cmp	r2, r3
 8108a96:	d305      	bcc.n	8108aa4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8108a98:	697b      	ldr	r3, [r7, #20]
 8108a9a:	685b      	ldr	r3, [r3, #4]
 8108a9c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8108a9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8108aa0:	429a      	cmp	r2, r3
 8108aa2:	d903      	bls.n	8108aac <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8108aa4:	2301      	movs	r3, #1
 8108aa6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8108aaa:	e1c1      	b.n	8108e30 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108aac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108aae:	2200      	movs	r2, #0
 8108ab0:	60bb      	str	r3, [r7, #8]
 8108ab2:	60fa      	str	r2, [r7, #12]
 8108ab4:	697b      	ldr	r3, [r7, #20]
 8108ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108ab8:	4a84      	ldr	r2, [pc, #528]	; (8108ccc <UART_SetConfig+0x930>)
 8108aba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108abe:	b29b      	uxth	r3, r3
 8108ac0:	2200      	movs	r2, #0
 8108ac2:	603b      	str	r3, [r7, #0]
 8108ac4:	607a      	str	r2, [r7, #4]
 8108ac6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108aca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8108ace:	f7f7 ff13 	bl	81008f8 <__aeabi_uldivmod>
 8108ad2:	4602      	mov	r2, r0
 8108ad4:	460b      	mov	r3, r1
 8108ad6:	4610      	mov	r0, r2
 8108ad8:	4619      	mov	r1, r3
 8108ada:	f04f 0200 	mov.w	r2, #0
 8108ade:	f04f 0300 	mov.w	r3, #0
 8108ae2:	020b      	lsls	r3, r1, #8
 8108ae4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8108ae8:	0202      	lsls	r2, r0, #8
 8108aea:	6979      	ldr	r1, [r7, #20]
 8108aec:	6849      	ldr	r1, [r1, #4]
 8108aee:	0849      	lsrs	r1, r1, #1
 8108af0:	2000      	movs	r0, #0
 8108af2:	460c      	mov	r4, r1
 8108af4:	4605      	mov	r5, r0
 8108af6:	eb12 0804 	adds.w	r8, r2, r4
 8108afa:	eb43 0905 	adc.w	r9, r3, r5
 8108afe:	697b      	ldr	r3, [r7, #20]
 8108b00:	685b      	ldr	r3, [r3, #4]
 8108b02:	2200      	movs	r2, #0
 8108b04:	469a      	mov	sl, r3
 8108b06:	4693      	mov	fp, r2
 8108b08:	4652      	mov	r2, sl
 8108b0a:	465b      	mov	r3, fp
 8108b0c:	4640      	mov	r0, r8
 8108b0e:	4649      	mov	r1, r9
 8108b10:	f7f7 fef2 	bl	81008f8 <__aeabi_uldivmod>
 8108b14:	4602      	mov	r2, r0
 8108b16:	460b      	mov	r3, r1
 8108b18:	4613      	mov	r3, r2
 8108b1a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8108b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108b1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8108b22:	d308      	bcc.n	8108b36 <UART_SetConfig+0x79a>
 8108b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108b26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108b2a:	d204      	bcs.n	8108b36 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8108b2c:	697b      	ldr	r3, [r7, #20]
 8108b2e:	681b      	ldr	r3, [r3, #0]
 8108b30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8108b32:	60da      	str	r2, [r3, #12]
 8108b34:	e17c      	b.n	8108e30 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8108b36:	2301      	movs	r3, #1
 8108b38:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8108b3c:	e178      	b.n	8108e30 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8108b3e:	697b      	ldr	r3, [r7, #20]
 8108b40:	69db      	ldr	r3, [r3, #28]
 8108b42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8108b46:	f040 80c5 	bne.w	8108cd4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8108b4a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8108b4e:	2b20      	cmp	r3, #32
 8108b50:	dc48      	bgt.n	8108be4 <UART_SetConfig+0x848>
 8108b52:	2b00      	cmp	r3, #0
 8108b54:	db7b      	blt.n	8108c4e <UART_SetConfig+0x8b2>
 8108b56:	2b20      	cmp	r3, #32
 8108b58:	d879      	bhi.n	8108c4e <UART_SetConfig+0x8b2>
 8108b5a:	a201      	add	r2, pc, #4	; (adr r2, 8108b60 <UART_SetConfig+0x7c4>)
 8108b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108b60:	08108beb 	.word	0x08108beb
 8108b64:	08108bf3 	.word	0x08108bf3
 8108b68:	08108c4f 	.word	0x08108c4f
 8108b6c:	08108c4f 	.word	0x08108c4f
 8108b70:	08108bfb 	.word	0x08108bfb
 8108b74:	08108c4f 	.word	0x08108c4f
 8108b78:	08108c4f 	.word	0x08108c4f
 8108b7c:	08108c4f 	.word	0x08108c4f
 8108b80:	08108c0b 	.word	0x08108c0b
 8108b84:	08108c4f 	.word	0x08108c4f
 8108b88:	08108c4f 	.word	0x08108c4f
 8108b8c:	08108c4f 	.word	0x08108c4f
 8108b90:	08108c4f 	.word	0x08108c4f
 8108b94:	08108c4f 	.word	0x08108c4f
 8108b98:	08108c4f 	.word	0x08108c4f
 8108b9c:	08108c4f 	.word	0x08108c4f
 8108ba0:	08108c1b 	.word	0x08108c1b
 8108ba4:	08108c4f 	.word	0x08108c4f
 8108ba8:	08108c4f 	.word	0x08108c4f
 8108bac:	08108c4f 	.word	0x08108c4f
 8108bb0:	08108c4f 	.word	0x08108c4f
 8108bb4:	08108c4f 	.word	0x08108c4f
 8108bb8:	08108c4f 	.word	0x08108c4f
 8108bbc:	08108c4f 	.word	0x08108c4f
 8108bc0:	08108c4f 	.word	0x08108c4f
 8108bc4:	08108c4f 	.word	0x08108c4f
 8108bc8:	08108c4f 	.word	0x08108c4f
 8108bcc:	08108c4f 	.word	0x08108c4f
 8108bd0:	08108c4f 	.word	0x08108c4f
 8108bd4:	08108c4f 	.word	0x08108c4f
 8108bd8:	08108c4f 	.word	0x08108c4f
 8108bdc:	08108c4f 	.word	0x08108c4f
 8108be0:	08108c41 	.word	0x08108c41
 8108be4:	2b40      	cmp	r3, #64	; 0x40
 8108be6:	d02e      	beq.n	8108c46 <UART_SetConfig+0x8aa>
 8108be8:	e031      	b.n	8108c4e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8108bea:	f7fc f8f1 	bl	8104dd0 <HAL_RCC_GetPCLK1Freq>
 8108bee:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108bf0:	e033      	b.n	8108c5a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8108bf2:	f7fc f903 	bl	8104dfc <HAL_RCC_GetPCLK2Freq>
 8108bf6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108bf8:	e02f      	b.n	8108c5a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108bfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8108bfe:	4618      	mov	r0, r3
 8108c00:	f7fd fd40 	bl	8106684 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8108c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108c06:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108c08:	e027      	b.n	8108c5a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108c0a:	f107 0318 	add.w	r3, r7, #24
 8108c0e:	4618      	mov	r0, r3
 8108c10:	f7fd fe8c 	bl	810692c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8108c14:	69fb      	ldr	r3, [r7, #28]
 8108c16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108c18:	e01f      	b.n	8108c5a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108c1a:	4b2d      	ldr	r3, [pc, #180]	; (8108cd0 <UART_SetConfig+0x934>)
 8108c1c:	681b      	ldr	r3, [r3, #0]
 8108c1e:	f003 0320 	and.w	r3, r3, #32
 8108c22:	2b00      	cmp	r3, #0
 8108c24:	d009      	beq.n	8108c3a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108c26:	4b2a      	ldr	r3, [pc, #168]	; (8108cd0 <UART_SetConfig+0x934>)
 8108c28:	681b      	ldr	r3, [r3, #0]
 8108c2a:	08db      	lsrs	r3, r3, #3
 8108c2c:	f003 0303 	and.w	r3, r3, #3
 8108c30:	4a24      	ldr	r2, [pc, #144]	; (8108cc4 <UART_SetConfig+0x928>)
 8108c32:	fa22 f303 	lsr.w	r3, r2, r3
 8108c36:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108c38:	e00f      	b.n	8108c5a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8108c3a:	4b22      	ldr	r3, [pc, #136]	; (8108cc4 <UART_SetConfig+0x928>)
 8108c3c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108c3e:	e00c      	b.n	8108c5a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108c40:	4b21      	ldr	r3, [pc, #132]	; (8108cc8 <UART_SetConfig+0x92c>)
 8108c42:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108c44:	e009      	b.n	8108c5a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108c46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8108c4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108c4c:	e005      	b.n	8108c5a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8108c4e:	2300      	movs	r3, #0
 8108c50:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8108c52:	2301      	movs	r3, #1
 8108c54:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8108c58:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8108c5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108c5c:	2b00      	cmp	r3, #0
 8108c5e:	f000 80e7 	beq.w	8108e30 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108c62:	697b      	ldr	r3, [r7, #20]
 8108c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108c66:	4a19      	ldr	r2, [pc, #100]	; (8108ccc <UART_SetConfig+0x930>)
 8108c68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108c6c:	461a      	mov	r2, r3
 8108c6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108c70:	fbb3 f3f2 	udiv	r3, r3, r2
 8108c74:	005a      	lsls	r2, r3, #1
 8108c76:	697b      	ldr	r3, [r7, #20]
 8108c78:	685b      	ldr	r3, [r3, #4]
 8108c7a:	085b      	lsrs	r3, r3, #1
 8108c7c:	441a      	add	r2, r3
 8108c7e:	697b      	ldr	r3, [r7, #20]
 8108c80:	685b      	ldr	r3, [r3, #4]
 8108c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8108c86:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8108c88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108c8a:	2b0f      	cmp	r3, #15
 8108c8c:	d916      	bls.n	8108cbc <UART_SetConfig+0x920>
 8108c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108c90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108c94:	d212      	bcs.n	8108cbc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8108c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108c98:	b29b      	uxth	r3, r3
 8108c9a:	f023 030f 	bic.w	r3, r3, #15
 8108c9e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8108ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108ca2:	085b      	lsrs	r3, r3, #1
 8108ca4:	b29b      	uxth	r3, r3
 8108ca6:	f003 0307 	and.w	r3, r3, #7
 8108caa:	b29a      	uxth	r2, r3
 8108cac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8108cae:	4313      	orrs	r3, r2
 8108cb0:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8108cb2:	697b      	ldr	r3, [r7, #20]
 8108cb4:	681b      	ldr	r3, [r3, #0]
 8108cb6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8108cb8:	60da      	str	r2, [r3, #12]
 8108cba:	e0b9      	b.n	8108e30 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8108cbc:	2301      	movs	r3, #1
 8108cbe:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8108cc2:	e0b5      	b.n	8108e30 <UART_SetConfig+0xa94>
 8108cc4:	03d09000 	.word	0x03d09000
 8108cc8:	003d0900 	.word	0x003d0900
 8108ccc:	08109d90 	.word	0x08109d90
 8108cd0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8108cd4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8108cd8:	2b20      	cmp	r3, #32
 8108cda:	dc49      	bgt.n	8108d70 <UART_SetConfig+0x9d4>
 8108cdc:	2b00      	cmp	r3, #0
 8108cde:	db7c      	blt.n	8108dda <UART_SetConfig+0xa3e>
 8108ce0:	2b20      	cmp	r3, #32
 8108ce2:	d87a      	bhi.n	8108dda <UART_SetConfig+0xa3e>
 8108ce4:	a201      	add	r2, pc, #4	; (adr r2, 8108cec <UART_SetConfig+0x950>)
 8108ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108cea:	bf00      	nop
 8108cec:	08108d77 	.word	0x08108d77
 8108cf0:	08108d7f 	.word	0x08108d7f
 8108cf4:	08108ddb 	.word	0x08108ddb
 8108cf8:	08108ddb 	.word	0x08108ddb
 8108cfc:	08108d87 	.word	0x08108d87
 8108d00:	08108ddb 	.word	0x08108ddb
 8108d04:	08108ddb 	.word	0x08108ddb
 8108d08:	08108ddb 	.word	0x08108ddb
 8108d0c:	08108d97 	.word	0x08108d97
 8108d10:	08108ddb 	.word	0x08108ddb
 8108d14:	08108ddb 	.word	0x08108ddb
 8108d18:	08108ddb 	.word	0x08108ddb
 8108d1c:	08108ddb 	.word	0x08108ddb
 8108d20:	08108ddb 	.word	0x08108ddb
 8108d24:	08108ddb 	.word	0x08108ddb
 8108d28:	08108ddb 	.word	0x08108ddb
 8108d2c:	08108da7 	.word	0x08108da7
 8108d30:	08108ddb 	.word	0x08108ddb
 8108d34:	08108ddb 	.word	0x08108ddb
 8108d38:	08108ddb 	.word	0x08108ddb
 8108d3c:	08108ddb 	.word	0x08108ddb
 8108d40:	08108ddb 	.word	0x08108ddb
 8108d44:	08108ddb 	.word	0x08108ddb
 8108d48:	08108ddb 	.word	0x08108ddb
 8108d4c:	08108ddb 	.word	0x08108ddb
 8108d50:	08108ddb 	.word	0x08108ddb
 8108d54:	08108ddb 	.word	0x08108ddb
 8108d58:	08108ddb 	.word	0x08108ddb
 8108d5c:	08108ddb 	.word	0x08108ddb
 8108d60:	08108ddb 	.word	0x08108ddb
 8108d64:	08108ddb 	.word	0x08108ddb
 8108d68:	08108ddb 	.word	0x08108ddb
 8108d6c:	08108dcd 	.word	0x08108dcd
 8108d70:	2b40      	cmp	r3, #64	; 0x40
 8108d72:	d02e      	beq.n	8108dd2 <UART_SetConfig+0xa36>
 8108d74:	e031      	b.n	8108dda <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8108d76:	f7fc f82b 	bl	8104dd0 <HAL_RCC_GetPCLK1Freq>
 8108d7a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108d7c:	e033      	b.n	8108de6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8108d7e:	f7fc f83d 	bl	8104dfc <HAL_RCC_GetPCLK2Freq>
 8108d82:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108d84:	e02f      	b.n	8108de6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108d86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8108d8a:	4618      	mov	r0, r3
 8108d8c:	f7fd fc7a 	bl	8106684 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8108d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108d92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108d94:	e027      	b.n	8108de6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108d96:	f107 0318 	add.w	r3, r7, #24
 8108d9a:	4618      	mov	r0, r3
 8108d9c:	f7fd fdc6 	bl	810692c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8108da0:	69fb      	ldr	r3, [r7, #28]
 8108da2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108da4:	e01f      	b.n	8108de6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108da6:	4b2d      	ldr	r3, [pc, #180]	; (8108e5c <UART_SetConfig+0xac0>)
 8108da8:	681b      	ldr	r3, [r3, #0]
 8108daa:	f003 0320 	and.w	r3, r3, #32
 8108dae:	2b00      	cmp	r3, #0
 8108db0:	d009      	beq.n	8108dc6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108db2:	4b2a      	ldr	r3, [pc, #168]	; (8108e5c <UART_SetConfig+0xac0>)
 8108db4:	681b      	ldr	r3, [r3, #0]
 8108db6:	08db      	lsrs	r3, r3, #3
 8108db8:	f003 0303 	and.w	r3, r3, #3
 8108dbc:	4a28      	ldr	r2, [pc, #160]	; (8108e60 <UART_SetConfig+0xac4>)
 8108dbe:	fa22 f303 	lsr.w	r3, r2, r3
 8108dc2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108dc4:	e00f      	b.n	8108de6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8108dc6:	4b26      	ldr	r3, [pc, #152]	; (8108e60 <UART_SetConfig+0xac4>)
 8108dc8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108dca:	e00c      	b.n	8108de6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108dcc:	4b25      	ldr	r3, [pc, #148]	; (8108e64 <UART_SetConfig+0xac8>)
 8108dce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108dd0:	e009      	b.n	8108de6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108dd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8108dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108dd8:	e005      	b.n	8108de6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8108dda:	2300      	movs	r3, #0
 8108ddc:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8108dde:	2301      	movs	r3, #1
 8108de0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8108de4:	bf00      	nop
    }

    if (pclk != 0U)
 8108de6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108de8:	2b00      	cmp	r3, #0
 8108dea:	d021      	beq.n	8108e30 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108dec:	697b      	ldr	r3, [r7, #20]
 8108dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108df0:	4a1d      	ldr	r2, [pc, #116]	; (8108e68 <UART_SetConfig+0xacc>)
 8108df2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108df6:	461a      	mov	r2, r3
 8108df8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108dfa:	fbb3 f2f2 	udiv	r2, r3, r2
 8108dfe:	697b      	ldr	r3, [r7, #20]
 8108e00:	685b      	ldr	r3, [r3, #4]
 8108e02:	085b      	lsrs	r3, r3, #1
 8108e04:	441a      	add	r2, r3
 8108e06:	697b      	ldr	r3, [r7, #20]
 8108e08:	685b      	ldr	r3, [r3, #4]
 8108e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8108e0e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8108e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108e12:	2b0f      	cmp	r3, #15
 8108e14:	d909      	bls.n	8108e2a <UART_SetConfig+0xa8e>
 8108e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108e1c:	d205      	bcs.n	8108e2a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8108e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108e20:	b29a      	uxth	r2, r3
 8108e22:	697b      	ldr	r3, [r7, #20]
 8108e24:	681b      	ldr	r3, [r3, #0]
 8108e26:	60da      	str	r2, [r3, #12]
 8108e28:	e002      	b.n	8108e30 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8108e2a:	2301      	movs	r3, #1
 8108e2c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8108e30:	697b      	ldr	r3, [r7, #20]
 8108e32:	2201      	movs	r2, #1
 8108e34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8108e38:	697b      	ldr	r3, [r7, #20]
 8108e3a:	2201      	movs	r2, #1
 8108e3c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8108e40:	697b      	ldr	r3, [r7, #20]
 8108e42:	2200      	movs	r2, #0
 8108e44:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8108e46:	697b      	ldr	r3, [r7, #20]
 8108e48:	2200      	movs	r2, #0
 8108e4a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8108e4c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8108e50:	4618      	mov	r0, r3
 8108e52:	3748      	adds	r7, #72	; 0x48
 8108e54:	46bd      	mov	sp, r7
 8108e56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8108e5a:	bf00      	nop
 8108e5c:	58024400 	.word	0x58024400
 8108e60:	03d09000 	.word	0x03d09000
 8108e64:	003d0900 	.word	0x003d0900
 8108e68:	08109d90 	.word	0x08109d90

08108e6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8108e6c:	b480      	push	{r7}
 8108e6e:	b083      	sub	sp, #12
 8108e70:	af00      	add	r7, sp, #0
 8108e72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8108e74:	687b      	ldr	r3, [r7, #4]
 8108e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108e78:	f003 0301 	and.w	r3, r3, #1
 8108e7c:	2b00      	cmp	r3, #0
 8108e7e:	d00a      	beq.n	8108e96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8108e80:	687b      	ldr	r3, [r7, #4]
 8108e82:	681b      	ldr	r3, [r3, #0]
 8108e84:	685b      	ldr	r3, [r3, #4]
 8108e86:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8108e8a:	687b      	ldr	r3, [r7, #4]
 8108e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8108e8e:	687b      	ldr	r3, [r7, #4]
 8108e90:	681b      	ldr	r3, [r3, #0]
 8108e92:	430a      	orrs	r2, r1
 8108e94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8108e96:	687b      	ldr	r3, [r7, #4]
 8108e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108e9a:	f003 0302 	and.w	r3, r3, #2
 8108e9e:	2b00      	cmp	r3, #0
 8108ea0:	d00a      	beq.n	8108eb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8108ea2:	687b      	ldr	r3, [r7, #4]
 8108ea4:	681b      	ldr	r3, [r3, #0]
 8108ea6:	685b      	ldr	r3, [r3, #4]
 8108ea8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8108eac:	687b      	ldr	r3, [r7, #4]
 8108eae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8108eb0:	687b      	ldr	r3, [r7, #4]
 8108eb2:	681b      	ldr	r3, [r3, #0]
 8108eb4:	430a      	orrs	r2, r1
 8108eb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8108eb8:	687b      	ldr	r3, [r7, #4]
 8108eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108ebc:	f003 0304 	and.w	r3, r3, #4
 8108ec0:	2b00      	cmp	r3, #0
 8108ec2:	d00a      	beq.n	8108eda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8108ec4:	687b      	ldr	r3, [r7, #4]
 8108ec6:	681b      	ldr	r3, [r3, #0]
 8108ec8:	685b      	ldr	r3, [r3, #4]
 8108eca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8108ece:	687b      	ldr	r3, [r7, #4]
 8108ed0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8108ed2:	687b      	ldr	r3, [r7, #4]
 8108ed4:	681b      	ldr	r3, [r3, #0]
 8108ed6:	430a      	orrs	r2, r1
 8108ed8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8108eda:	687b      	ldr	r3, [r7, #4]
 8108edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108ede:	f003 0308 	and.w	r3, r3, #8
 8108ee2:	2b00      	cmp	r3, #0
 8108ee4:	d00a      	beq.n	8108efc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8108ee6:	687b      	ldr	r3, [r7, #4]
 8108ee8:	681b      	ldr	r3, [r3, #0]
 8108eea:	685b      	ldr	r3, [r3, #4]
 8108eec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8108ef0:	687b      	ldr	r3, [r7, #4]
 8108ef2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8108ef4:	687b      	ldr	r3, [r7, #4]
 8108ef6:	681b      	ldr	r3, [r3, #0]
 8108ef8:	430a      	orrs	r2, r1
 8108efa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8108efc:	687b      	ldr	r3, [r7, #4]
 8108efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108f00:	f003 0310 	and.w	r3, r3, #16
 8108f04:	2b00      	cmp	r3, #0
 8108f06:	d00a      	beq.n	8108f1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8108f08:	687b      	ldr	r3, [r7, #4]
 8108f0a:	681b      	ldr	r3, [r3, #0]
 8108f0c:	689b      	ldr	r3, [r3, #8]
 8108f0e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8108f12:	687b      	ldr	r3, [r7, #4]
 8108f14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8108f16:	687b      	ldr	r3, [r7, #4]
 8108f18:	681b      	ldr	r3, [r3, #0]
 8108f1a:	430a      	orrs	r2, r1
 8108f1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8108f1e:	687b      	ldr	r3, [r7, #4]
 8108f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108f22:	f003 0320 	and.w	r3, r3, #32
 8108f26:	2b00      	cmp	r3, #0
 8108f28:	d00a      	beq.n	8108f40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8108f2a:	687b      	ldr	r3, [r7, #4]
 8108f2c:	681b      	ldr	r3, [r3, #0]
 8108f2e:	689b      	ldr	r3, [r3, #8]
 8108f30:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8108f34:	687b      	ldr	r3, [r7, #4]
 8108f36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8108f38:	687b      	ldr	r3, [r7, #4]
 8108f3a:	681b      	ldr	r3, [r3, #0]
 8108f3c:	430a      	orrs	r2, r1
 8108f3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8108f40:	687b      	ldr	r3, [r7, #4]
 8108f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108f44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8108f48:	2b00      	cmp	r3, #0
 8108f4a:	d01a      	beq.n	8108f82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8108f4c:	687b      	ldr	r3, [r7, #4]
 8108f4e:	681b      	ldr	r3, [r3, #0]
 8108f50:	685b      	ldr	r3, [r3, #4]
 8108f52:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8108f56:	687b      	ldr	r3, [r7, #4]
 8108f58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8108f5a:	687b      	ldr	r3, [r7, #4]
 8108f5c:	681b      	ldr	r3, [r3, #0]
 8108f5e:	430a      	orrs	r2, r1
 8108f60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8108f62:	687b      	ldr	r3, [r7, #4]
 8108f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8108f66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108f6a:	d10a      	bne.n	8108f82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8108f6c:	687b      	ldr	r3, [r7, #4]
 8108f6e:	681b      	ldr	r3, [r3, #0]
 8108f70:	685b      	ldr	r3, [r3, #4]
 8108f72:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8108f76:	687b      	ldr	r3, [r7, #4]
 8108f78:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8108f7a:	687b      	ldr	r3, [r7, #4]
 8108f7c:	681b      	ldr	r3, [r3, #0]
 8108f7e:	430a      	orrs	r2, r1
 8108f80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8108f82:	687b      	ldr	r3, [r7, #4]
 8108f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8108f8a:	2b00      	cmp	r3, #0
 8108f8c:	d00a      	beq.n	8108fa4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8108f8e:	687b      	ldr	r3, [r7, #4]
 8108f90:	681b      	ldr	r3, [r3, #0]
 8108f92:	685b      	ldr	r3, [r3, #4]
 8108f94:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8108f98:	687b      	ldr	r3, [r7, #4]
 8108f9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8108f9c:	687b      	ldr	r3, [r7, #4]
 8108f9e:	681b      	ldr	r3, [r3, #0]
 8108fa0:	430a      	orrs	r2, r1
 8108fa2:	605a      	str	r2, [r3, #4]
  }
}
 8108fa4:	bf00      	nop
 8108fa6:	370c      	adds	r7, #12
 8108fa8:	46bd      	mov	sp, r7
 8108faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108fae:	4770      	bx	lr

08108fb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8108fb0:	b580      	push	{r7, lr}
 8108fb2:	b086      	sub	sp, #24
 8108fb4:	af02      	add	r7, sp, #8
 8108fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8108fb8:	687b      	ldr	r3, [r7, #4]
 8108fba:	2200      	movs	r2, #0
 8108fbc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8108fc0:	f7f9 fc80 	bl	81028c4 <HAL_GetTick>
 8108fc4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8108fc6:	687b      	ldr	r3, [r7, #4]
 8108fc8:	681b      	ldr	r3, [r3, #0]
 8108fca:	681b      	ldr	r3, [r3, #0]
 8108fcc:	f003 0308 	and.w	r3, r3, #8
 8108fd0:	2b08      	cmp	r3, #8
 8108fd2:	d10e      	bne.n	8108ff2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8108fd4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8108fd8:	9300      	str	r3, [sp, #0]
 8108fda:	68fb      	ldr	r3, [r7, #12]
 8108fdc:	2200      	movs	r2, #0
 8108fde:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8108fe2:	6878      	ldr	r0, [r7, #4]
 8108fe4:	f000 f82f 	bl	8109046 <UART_WaitOnFlagUntilTimeout>
 8108fe8:	4603      	mov	r3, r0
 8108fea:	2b00      	cmp	r3, #0
 8108fec:	d001      	beq.n	8108ff2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8108fee:	2303      	movs	r3, #3
 8108ff0:	e025      	b.n	810903e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8108ff2:	687b      	ldr	r3, [r7, #4]
 8108ff4:	681b      	ldr	r3, [r3, #0]
 8108ff6:	681b      	ldr	r3, [r3, #0]
 8108ff8:	f003 0304 	and.w	r3, r3, #4
 8108ffc:	2b04      	cmp	r3, #4
 8108ffe:	d10e      	bne.n	810901e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8109000:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8109004:	9300      	str	r3, [sp, #0]
 8109006:	68fb      	ldr	r3, [r7, #12]
 8109008:	2200      	movs	r2, #0
 810900a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 810900e:	6878      	ldr	r0, [r7, #4]
 8109010:	f000 f819 	bl	8109046 <UART_WaitOnFlagUntilTimeout>
 8109014:	4603      	mov	r3, r0
 8109016:	2b00      	cmp	r3, #0
 8109018:	d001      	beq.n	810901e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 810901a:	2303      	movs	r3, #3
 810901c:	e00f      	b.n	810903e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 810901e:	687b      	ldr	r3, [r7, #4]
 8109020:	2220      	movs	r2, #32
 8109022:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8109026:	687b      	ldr	r3, [r7, #4]
 8109028:	2220      	movs	r2, #32
 810902a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810902e:	687b      	ldr	r3, [r7, #4]
 8109030:	2200      	movs	r2, #0
 8109032:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8109034:	687b      	ldr	r3, [r7, #4]
 8109036:	2200      	movs	r2, #0
 8109038:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810903c:	2300      	movs	r3, #0
}
 810903e:	4618      	mov	r0, r3
 8109040:	3710      	adds	r7, #16
 8109042:	46bd      	mov	sp, r7
 8109044:	bd80      	pop	{r7, pc}

08109046 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8109046:	b580      	push	{r7, lr}
 8109048:	b09c      	sub	sp, #112	; 0x70
 810904a:	af00      	add	r7, sp, #0
 810904c:	60f8      	str	r0, [r7, #12]
 810904e:	60b9      	str	r1, [r7, #8]
 8109050:	603b      	str	r3, [r7, #0]
 8109052:	4613      	mov	r3, r2
 8109054:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8109056:	e0a9      	b.n	81091ac <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8109058:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 810905a:	f1b3 3fff 	cmp.w	r3, #4294967295
 810905e:	f000 80a5 	beq.w	81091ac <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8109062:	f7f9 fc2f 	bl	81028c4 <HAL_GetTick>
 8109066:	4602      	mov	r2, r0
 8109068:	683b      	ldr	r3, [r7, #0]
 810906a:	1ad3      	subs	r3, r2, r3
 810906c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 810906e:	429a      	cmp	r2, r3
 8109070:	d302      	bcc.n	8109078 <UART_WaitOnFlagUntilTimeout+0x32>
 8109072:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8109074:	2b00      	cmp	r3, #0
 8109076:	d140      	bne.n	81090fa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8109078:	68fb      	ldr	r3, [r7, #12]
 810907a:	681b      	ldr	r3, [r3, #0]
 810907c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810907e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8109080:	e853 3f00 	ldrex	r3, [r3]
 8109084:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8109086:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8109088:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 810908c:	667b      	str	r3, [r7, #100]	; 0x64
 810908e:	68fb      	ldr	r3, [r7, #12]
 8109090:	681b      	ldr	r3, [r3, #0]
 8109092:	461a      	mov	r2, r3
 8109094:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8109096:	65fb      	str	r3, [r7, #92]	; 0x5c
 8109098:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810909a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 810909c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 810909e:	e841 2300 	strex	r3, r2, [r1]
 81090a2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 81090a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81090a6:	2b00      	cmp	r3, #0
 81090a8:	d1e6      	bne.n	8109078 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81090aa:	68fb      	ldr	r3, [r7, #12]
 81090ac:	681b      	ldr	r3, [r3, #0]
 81090ae:	3308      	adds	r3, #8
 81090b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81090b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81090b4:	e853 3f00 	ldrex	r3, [r3]
 81090b8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 81090ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81090bc:	f023 0301 	bic.w	r3, r3, #1
 81090c0:	663b      	str	r3, [r7, #96]	; 0x60
 81090c2:	68fb      	ldr	r3, [r7, #12]
 81090c4:	681b      	ldr	r3, [r3, #0]
 81090c6:	3308      	adds	r3, #8
 81090c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 81090ca:	64ba      	str	r2, [r7, #72]	; 0x48
 81090cc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81090ce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 81090d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 81090d2:	e841 2300 	strex	r3, r2, [r1]
 81090d6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 81090d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 81090da:	2b00      	cmp	r3, #0
 81090dc:	d1e5      	bne.n	81090aa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 81090de:	68fb      	ldr	r3, [r7, #12]
 81090e0:	2220      	movs	r2, #32
 81090e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 81090e6:	68fb      	ldr	r3, [r7, #12]
 81090e8:	2220      	movs	r2, #32
 81090ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 81090ee:	68fb      	ldr	r3, [r7, #12]
 81090f0:	2200      	movs	r2, #0
 81090f2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 81090f6:	2303      	movs	r3, #3
 81090f8:	e069      	b.n	81091ce <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 81090fa:	68fb      	ldr	r3, [r7, #12]
 81090fc:	681b      	ldr	r3, [r3, #0]
 81090fe:	681b      	ldr	r3, [r3, #0]
 8109100:	f003 0304 	and.w	r3, r3, #4
 8109104:	2b00      	cmp	r3, #0
 8109106:	d051      	beq.n	81091ac <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8109108:	68fb      	ldr	r3, [r7, #12]
 810910a:	681b      	ldr	r3, [r3, #0]
 810910c:	69db      	ldr	r3, [r3, #28]
 810910e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8109112:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8109116:	d149      	bne.n	81091ac <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8109118:	68fb      	ldr	r3, [r7, #12]
 810911a:	681b      	ldr	r3, [r3, #0]
 810911c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8109120:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8109122:	68fb      	ldr	r3, [r7, #12]
 8109124:	681b      	ldr	r3, [r3, #0]
 8109126:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8109128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810912a:	e853 3f00 	ldrex	r3, [r3]
 810912e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8109130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109132:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8109136:	66fb      	str	r3, [r7, #108]	; 0x6c
 8109138:	68fb      	ldr	r3, [r7, #12]
 810913a:	681b      	ldr	r3, [r3, #0]
 810913c:	461a      	mov	r2, r3
 810913e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8109140:	637b      	str	r3, [r7, #52]	; 0x34
 8109142:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8109144:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8109146:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8109148:	e841 2300 	strex	r3, r2, [r1]
 810914c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 810914e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8109150:	2b00      	cmp	r3, #0
 8109152:	d1e6      	bne.n	8109122 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8109154:	68fb      	ldr	r3, [r7, #12]
 8109156:	681b      	ldr	r3, [r3, #0]
 8109158:	3308      	adds	r3, #8
 810915a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810915c:	697b      	ldr	r3, [r7, #20]
 810915e:	e853 3f00 	ldrex	r3, [r3]
 8109162:	613b      	str	r3, [r7, #16]
   return(result);
 8109164:	693b      	ldr	r3, [r7, #16]
 8109166:	f023 0301 	bic.w	r3, r3, #1
 810916a:	66bb      	str	r3, [r7, #104]	; 0x68
 810916c:	68fb      	ldr	r3, [r7, #12]
 810916e:	681b      	ldr	r3, [r3, #0]
 8109170:	3308      	adds	r3, #8
 8109172:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8109174:	623a      	str	r2, [r7, #32]
 8109176:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8109178:	69f9      	ldr	r1, [r7, #28]
 810917a:	6a3a      	ldr	r2, [r7, #32]
 810917c:	e841 2300 	strex	r3, r2, [r1]
 8109180:	61bb      	str	r3, [r7, #24]
   return(result);
 8109182:	69bb      	ldr	r3, [r7, #24]
 8109184:	2b00      	cmp	r3, #0
 8109186:	d1e5      	bne.n	8109154 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8109188:	68fb      	ldr	r3, [r7, #12]
 810918a:	2220      	movs	r2, #32
 810918c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8109190:	68fb      	ldr	r3, [r7, #12]
 8109192:	2220      	movs	r2, #32
 8109194:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8109198:	68fb      	ldr	r3, [r7, #12]
 810919a:	2220      	movs	r2, #32
 810919c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 81091a0:	68fb      	ldr	r3, [r7, #12]
 81091a2:	2200      	movs	r2, #0
 81091a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 81091a8:	2303      	movs	r3, #3
 81091aa:	e010      	b.n	81091ce <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81091ac:	68fb      	ldr	r3, [r7, #12]
 81091ae:	681b      	ldr	r3, [r3, #0]
 81091b0:	69da      	ldr	r2, [r3, #28]
 81091b2:	68bb      	ldr	r3, [r7, #8]
 81091b4:	4013      	ands	r3, r2
 81091b6:	68ba      	ldr	r2, [r7, #8]
 81091b8:	429a      	cmp	r2, r3
 81091ba:	bf0c      	ite	eq
 81091bc:	2301      	moveq	r3, #1
 81091be:	2300      	movne	r3, #0
 81091c0:	b2db      	uxtb	r3, r3
 81091c2:	461a      	mov	r2, r3
 81091c4:	79fb      	ldrb	r3, [r7, #7]
 81091c6:	429a      	cmp	r2, r3
 81091c8:	f43f af46 	beq.w	8109058 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 81091cc:	2300      	movs	r3, #0
}
 81091ce:	4618      	mov	r0, r3
 81091d0:	3770      	adds	r7, #112	; 0x70
 81091d2:	46bd      	mov	sp, r7
 81091d4:	bd80      	pop	{r7, pc}

081091d6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 81091d6:	b480      	push	{r7}
 81091d8:	b085      	sub	sp, #20
 81091da:	af00      	add	r7, sp, #0
 81091dc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 81091de:	687b      	ldr	r3, [r7, #4]
 81091e0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81091e4:	2b01      	cmp	r3, #1
 81091e6:	d101      	bne.n	81091ec <HAL_UARTEx_DisableFifoMode+0x16>
 81091e8:	2302      	movs	r3, #2
 81091ea:	e027      	b.n	810923c <HAL_UARTEx_DisableFifoMode+0x66>
 81091ec:	687b      	ldr	r3, [r7, #4]
 81091ee:	2201      	movs	r2, #1
 81091f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 81091f4:	687b      	ldr	r3, [r7, #4]
 81091f6:	2224      	movs	r2, #36	; 0x24
 81091f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81091fc:	687b      	ldr	r3, [r7, #4]
 81091fe:	681b      	ldr	r3, [r3, #0]
 8109200:	681b      	ldr	r3, [r3, #0]
 8109202:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8109204:	687b      	ldr	r3, [r7, #4]
 8109206:	681b      	ldr	r3, [r3, #0]
 8109208:	681a      	ldr	r2, [r3, #0]
 810920a:	687b      	ldr	r3, [r7, #4]
 810920c:	681b      	ldr	r3, [r3, #0]
 810920e:	f022 0201 	bic.w	r2, r2, #1
 8109212:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8109214:	68fb      	ldr	r3, [r7, #12]
 8109216:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 810921a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 810921c:	687b      	ldr	r3, [r7, #4]
 810921e:	2200      	movs	r2, #0
 8109220:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8109222:	687b      	ldr	r3, [r7, #4]
 8109224:	681b      	ldr	r3, [r3, #0]
 8109226:	68fa      	ldr	r2, [r7, #12]
 8109228:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810922a:	687b      	ldr	r3, [r7, #4]
 810922c:	2220      	movs	r2, #32
 810922e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8109232:	687b      	ldr	r3, [r7, #4]
 8109234:	2200      	movs	r2, #0
 8109236:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810923a:	2300      	movs	r3, #0
}
 810923c:	4618      	mov	r0, r3
 810923e:	3714      	adds	r7, #20
 8109240:	46bd      	mov	sp, r7
 8109242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109246:	4770      	bx	lr

08109248 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8109248:	b580      	push	{r7, lr}
 810924a:	b084      	sub	sp, #16
 810924c:	af00      	add	r7, sp, #0
 810924e:	6078      	str	r0, [r7, #4]
 8109250:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8109252:	687b      	ldr	r3, [r7, #4]
 8109254:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8109258:	2b01      	cmp	r3, #1
 810925a:	d101      	bne.n	8109260 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 810925c:	2302      	movs	r3, #2
 810925e:	e02d      	b.n	81092bc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8109260:	687b      	ldr	r3, [r7, #4]
 8109262:	2201      	movs	r2, #1
 8109264:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8109268:	687b      	ldr	r3, [r7, #4]
 810926a:	2224      	movs	r2, #36	; 0x24
 810926c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8109270:	687b      	ldr	r3, [r7, #4]
 8109272:	681b      	ldr	r3, [r3, #0]
 8109274:	681b      	ldr	r3, [r3, #0]
 8109276:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8109278:	687b      	ldr	r3, [r7, #4]
 810927a:	681b      	ldr	r3, [r3, #0]
 810927c:	681a      	ldr	r2, [r3, #0]
 810927e:	687b      	ldr	r3, [r7, #4]
 8109280:	681b      	ldr	r3, [r3, #0]
 8109282:	f022 0201 	bic.w	r2, r2, #1
 8109286:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8109288:	687b      	ldr	r3, [r7, #4]
 810928a:	681b      	ldr	r3, [r3, #0]
 810928c:	689b      	ldr	r3, [r3, #8]
 810928e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8109292:	687b      	ldr	r3, [r7, #4]
 8109294:	681b      	ldr	r3, [r3, #0]
 8109296:	683a      	ldr	r2, [r7, #0]
 8109298:	430a      	orrs	r2, r1
 810929a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810929c:	6878      	ldr	r0, [r7, #4]
 810929e:	f000 f84f 	bl	8109340 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81092a2:	687b      	ldr	r3, [r7, #4]
 81092a4:	681b      	ldr	r3, [r3, #0]
 81092a6:	68fa      	ldr	r2, [r7, #12]
 81092a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81092aa:	687b      	ldr	r3, [r7, #4]
 81092ac:	2220      	movs	r2, #32
 81092ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81092b2:	687b      	ldr	r3, [r7, #4]
 81092b4:	2200      	movs	r2, #0
 81092b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 81092ba:	2300      	movs	r3, #0
}
 81092bc:	4618      	mov	r0, r3
 81092be:	3710      	adds	r7, #16
 81092c0:	46bd      	mov	sp, r7
 81092c2:	bd80      	pop	{r7, pc}

081092c4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 81092c4:	b580      	push	{r7, lr}
 81092c6:	b084      	sub	sp, #16
 81092c8:	af00      	add	r7, sp, #0
 81092ca:	6078      	str	r0, [r7, #4]
 81092cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 81092ce:	687b      	ldr	r3, [r7, #4]
 81092d0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81092d4:	2b01      	cmp	r3, #1
 81092d6:	d101      	bne.n	81092dc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 81092d8:	2302      	movs	r3, #2
 81092da:	e02d      	b.n	8109338 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 81092dc:	687b      	ldr	r3, [r7, #4]
 81092de:	2201      	movs	r2, #1
 81092e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 81092e4:	687b      	ldr	r3, [r7, #4]
 81092e6:	2224      	movs	r2, #36	; 0x24
 81092e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81092ec:	687b      	ldr	r3, [r7, #4]
 81092ee:	681b      	ldr	r3, [r3, #0]
 81092f0:	681b      	ldr	r3, [r3, #0]
 81092f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81092f4:	687b      	ldr	r3, [r7, #4]
 81092f6:	681b      	ldr	r3, [r3, #0]
 81092f8:	681a      	ldr	r2, [r3, #0]
 81092fa:	687b      	ldr	r3, [r7, #4]
 81092fc:	681b      	ldr	r3, [r3, #0]
 81092fe:	f022 0201 	bic.w	r2, r2, #1
 8109302:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8109304:	687b      	ldr	r3, [r7, #4]
 8109306:	681b      	ldr	r3, [r3, #0]
 8109308:	689b      	ldr	r3, [r3, #8]
 810930a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 810930e:	687b      	ldr	r3, [r7, #4]
 8109310:	681b      	ldr	r3, [r3, #0]
 8109312:	683a      	ldr	r2, [r7, #0]
 8109314:	430a      	orrs	r2, r1
 8109316:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8109318:	6878      	ldr	r0, [r7, #4]
 810931a:	f000 f811 	bl	8109340 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810931e:	687b      	ldr	r3, [r7, #4]
 8109320:	681b      	ldr	r3, [r3, #0]
 8109322:	68fa      	ldr	r2, [r7, #12]
 8109324:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8109326:	687b      	ldr	r3, [r7, #4]
 8109328:	2220      	movs	r2, #32
 810932a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810932e:	687b      	ldr	r3, [r7, #4]
 8109330:	2200      	movs	r2, #0
 8109332:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8109336:	2300      	movs	r3, #0
}
 8109338:	4618      	mov	r0, r3
 810933a:	3710      	adds	r7, #16
 810933c:	46bd      	mov	sp, r7
 810933e:	bd80      	pop	{r7, pc}

08109340 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8109340:	b480      	push	{r7}
 8109342:	b085      	sub	sp, #20
 8109344:	af00      	add	r7, sp, #0
 8109346:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8109348:	687b      	ldr	r3, [r7, #4]
 810934a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810934c:	2b00      	cmp	r3, #0
 810934e:	d108      	bne.n	8109362 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8109350:	687b      	ldr	r3, [r7, #4]
 8109352:	2201      	movs	r2, #1
 8109354:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8109358:	687b      	ldr	r3, [r7, #4]
 810935a:	2201      	movs	r2, #1
 810935c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8109360:	e031      	b.n	81093c6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8109362:	2310      	movs	r3, #16
 8109364:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8109366:	2310      	movs	r3, #16
 8109368:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 810936a:	687b      	ldr	r3, [r7, #4]
 810936c:	681b      	ldr	r3, [r3, #0]
 810936e:	689b      	ldr	r3, [r3, #8]
 8109370:	0e5b      	lsrs	r3, r3, #25
 8109372:	b2db      	uxtb	r3, r3
 8109374:	f003 0307 	and.w	r3, r3, #7
 8109378:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 810937a:	687b      	ldr	r3, [r7, #4]
 810937c:	681b      	ldr	r3, [r3, #0]
 810937e:	689b      	ldr	r3, [r3, #8]
 8109380:	0f5b      	lsrs	r3, r3, #29
 8109382:	b2db      	uxtb	r3, r3
 8109384:	f003 0307 	and.w	r3, r3, #7
 8109388:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810938a:	7bbb      	ldrb	r3, [r7, #14]
 810938c:	7b3a      	ldrb	r2, [r7, #12]
 810938e:	4911      	ldr	r1, [pc, #68]	; (81093d4 <UARTEx_SetNbDataToProcess+0x94>)
 8109390:	5c8a      	ldrb	r2, [r1, r2]
 8109392:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8109396:	7b3a      	ldrb	r2, [r7, #12]
 8109398:	490f      	ldr	r1, [pc, #60]	; (81093d8 <UARTEx_SetNbDataToProcess+0x98>)
 810939a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810939c:	fb93 f3f2 	sdiv	r3, r3, r2
 81093a0:	b29a      	uxth	r2, r3
 81093a2:	687b      	ldr	r3, [r7, #4]
 81093a4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 81093a8:	7bfb      	ldrb	r3, [r7, #15]
 81093aa:	7b7a      	ldrb	r2, [r7, #13]
 81093ac:	4909      	ldr	r1, [pc, #36]	; (81093d4 <UARTEx_SetNbDataToProcess+0x94>)
 81093ae:	5c8a      	ldrb	r2, [r1, r2]
 81093b0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 81093b4:	7b7a      	ldrb	r2, [r7, #13]
 81093b6:	4908      	ldr	r1, [pc, #32]	; (81093d8 <UARTEx_SetNbDataToProcess+0x98>)
 81093b8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 81093ba:	fb93 f3f2 	sdiv	r3, r3, r2
 81093be:	b29a      	uxth	r2, r3
 81093c0:	687b      	ldr	r3, [r7, #4]
 81093c2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 81093c6:	bf00      	nop
 81093c8:	3714      	adds	r7, #20
 81093ca:	46bd      	mov	sp, r7
 81093cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81093d0:	4770      	bx	lr
 81093d2:	bf00      	nop
 81093d4:	08109da8 	.word	0x08109da8
 81093d8:	08109db0 	.word	0x08109db0

081093dc <__libc_init_array>:
 81093dc:	b570      	push	{r4, r5, r6, lr}
 81093de:	4d0d      	ldr	r5, [pc, #52]	; (8109414 <__libc_init_array+0x38>)
 81093e0:	4c0d      	ldr	r4, [pc, #52]	; (8109418 <__libc_init_array+0x3c>)
 81093e2:	1b64      	subs	r4, r4, r5
 81093e4:	10a4      	asrs	r4, r4, #2
 81093e6:	2600      	movs	r6, #0
 81093e8:	42a6      	cmp	r6, r4
 81093ea:	d109      	bne.n	8109400 <__libc_init_array+0x24>
 81093ec:	4d0b      	ldr	r5, [pc, #44]	; (810941c <__libc_init_array+0x40>)
 81093ee:	4c0c      	ldr	r4, [pc, #48]	; (8109420 <__libc_init_array+0x44>)
 81093f0:	f000 fc9c 	bl	8109d2c <_init>
 81093f4:	1b64      	subs	r4, r4, r5
 81093f6:	10a4      	asrs	r4, r4, #2
 81093f8:	2600      	movs	r6, #0
 81093fa:	42a6      	cmp	r6, r4
 81093fc:	d105      	bne.n	810940a <__libc_init_array+0x2e>
 81093fe:	bd70      	pop	{r4, r5, r6, pc}
 8109400:	f855 3b04 	ldr.w	r3, [r5], #4
 8109404:	4798      	blx	r3
 8109406:	3601      	adds	r6, #1
 8109408:	e7ee      	b.n	81093e8 <__libc_init_array+0xc>
 810940a:	f855 3b04 	ldr.w	r3, [r5], #4
 810940e:	4798      	blx	r3
 8109410:	3601      	adds	r6, #1
 8109412:	e7f2      	b.n	81093fa <__libc_init_array+0x1e>
 8109414:	08109df4 	.word	0x08109df4
 8109418:	08109df4 	.word	0x08109df4
 810941c:	08109df4 	.word	0x08109df4
 8109420:	08109df8 	.word	0x08109df8

08109424 <memset>:
 8109424:	4402      	add	r2, r0
 8109426:	4603      	mov	r3, r0
 8109428:	4293      	cmp	r3, r2
 810942a:	d100      	bne.n	810942e <memset+0xa>
 810942c:	4770      	bx	lr
 810942e:	f803 1b01 	strb.w	r1, [r3], #1
 8109432:	e7f9      	b.n	8109428 <memset+0x4>

08109434 <siprintf>:
 8109434:	b40e      	push	{r1, r2, r3}
 8109436:	b500      	push	{lr}
 8109438:	b09c      	sub	sp, #112	; 0x70
 810943a:	ab1d      	add	r3, sp, #116	; 0x74
 810943c:	9002      	str	r0, [sp, #8]
 810943e:	9006      	str	r0, [sp, #24]
 8109440:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8109444:	4809      	ldr	r0, [pc, #36]	; (810946c <siprintf+0x38>)
 8109446:	9107      	str	r1, [sp, #28]
 8109448:	9104      	str	r1, [sp, #16]
 810944a:	4909      	ldr	r1, [pc, #36]	; (8109470 <siprintf+0x3c>)
 810944c:	f853 2b04 	ldr.w	r2, [r3], #4
 8109450:	9105      	str	r1, [sp, #20]
 8109452:	6800      	ldr	r0, [r0, #0]
 8109454:	9301      	str	r3, [sp, #4]
 8109456:	a902      	add	r1, sp, #8
 8109458:	f000 f868 	bl	810952c <_svfiprintf_r>
 810945c:	9b02      	ldr	r3, [sp, #8]
 810945e:	2200      	movs	r2, #0
 8109460:	701a      	strb	r2, [r3, #0]
 8109462:	b01c      	add	sp, #112	; 0x70
 8109464:	f85d eb04 	ldr.w	lr, [sp], #4
 8109468:	b003      	add	sp, #12
 810946a:	4770      	bx	lr
 810946c:	10000014 	.word	0x10000014
 8109470:	ffff0208 	.word	0xffff0208

08109474 <__ssputs_r>:
 8109474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8109478:	688e      	ldr	r6, [r1, #8]
 810947a:	429e      	cmp	r6, r3
 810947c:	4682      	mov	sl, r0
 810947e:	460c      	mov	r4, r1
 8109480:	4690      	mov	r8, r2
 8109482:	461f      	mov	r7, r3
 8109484:	d838      	bhi.n	81094f8 <__ssputs_r+0x84>
 8109486:	898a      	ldrh	r2, [r1, #12]
 8109488:	f412 6f90 	tst.w	r2, #1152	; 0x480
 810948c:	d032      	beq.n	81094f4 <__ssputs_r+0x80>
 810948e:	6825      	ldr	r5, [r4, #0]
 8109490:	6909      	ldr	r1, [r1, #16]
 8109492:	eba5 0901 	sub.w	r9, r5, r1
 8109496:	6965      	ldr	r5, [r4, #20]
 8109498:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810949c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 81094a0:	3301      	adds	r3, #1
 81094a2:	444b      	add	r3, r9
 81094a4:	106d      	asrs	r5, r5, #1
 81094a6:	429d      	cmp	r5, r3
 81094a8:	bf38      	it	cc
 81094aa:	461d      	movcc	r5, r3
 81094ac:	0553      	lsls	r3, r2, #21
 81094ae:	d531      	bpl.n	8109514 <__ssputs_r+0xa0>
 81094b0:	4629      	mov	r1, r5
 81094b2:	f000 fb63 	bl	8109b7c <_malloc_r>
 81094b6:	4606      	mov	r6, r0
 81094b8:	b950      	cbnz	r0, 81094d0 <__ssputs_r+0x5c>
 81094ba:	230c      	movs	r3, #12
 81094bc:	f8ca 3000 	str.w	r3, [sl]
 81094c0:	89a3      	ldrh	r3, [r4, #12]
 81094c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 81094c6:	81a3      	strh	r3, [r4, #12]
 81094c8:	f04f 30ff 	mov.w	r0, #4294967295
 81094cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81094d0:	6921      	ldr	r1, [r4, #16]
 81094d2:	464a      	mov	r2, r9
 81094d4:	f000 fabe 	bl	8109a54 <memcpy>
 81094d8:	89a3      	ldrh	r3, [r4, #12]
 81094da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 81094de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 81094e2:	81a3      	strh	r3, [r4, #12]
 81094e4:	6126      	str	r6, [r4, #16]
 81094e6:	6165      	str	r5, [r4, #20]
 81094e8:	444e      	add	r6, r9
 81094ea:	eba5 0509 	sub.w	r5, r5, r9
 81094ee:	6026      	str	r6, [r4, #0]
 81094f0:	60a5      	str	r5, [r4, #8]
 81094f2:	463e      	mov	r6, r7
 81094f4:	42be      	cmp	r6, r7
 81094f6:	d900      	bls.n	81094fa <__ssputs_r+0x86>
 81094f8:	463e      	mov	r6, r7
 81094fa:	6820      	ldr	r0, [r4, #0]
 81094fc:	4632      	mov	r2, r6
 81094fe:	4641      	mov	r1, r8
 8109500:	f000 fab6 	bl	8109a70 <memmove>
 8109504:	68a3      	ldr	r3, [r4, #8]
 8109506:	1b9b      	subs	r3, r3, r6
 8109508:	60a3      	str	r3, [r4, #8]
 810950a:	6823      	ldr	r3, [r4, #0]
 810950c:	4433      	add	r3, r6
 810950e:	6023      	str	r3, [r4, #0]
 8109510:	2000      	movs	r0, #0
 8109512:	e7db      	b.n	81094cc <__ssputs_r+0x58>
 8109514:	462a      	mov	r2, r5
 8109516:	f000 fba5 	bl	8109c64 <_realloc_r>
 810951a:	4606      	mov	r6, r0
 810951c:	2800      	cmp	r0, #0
 810951e:	d1e1      	bne.n	81094e4 <__ssputs_r+0x70>
 8109520:	6921      	ldr	r1, [r4, #16]
 8109522:	4650      	mov	r0, sl
 8109524:	f000 fabe 	bl	8109aa4 <_free_r>
 8109528:	e7c7      	b.n	81094ba <__ssputs_r+0x46>
	...

0810952c <_svfiprintf_r>:
 810952c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109530:	4698      	mov	r8, r3
 8109532:	898b      	ldrh	r3, [r1, #12]
 8109534:	061b      	lsls	r3, r3, #24
 8109536:	b09d      	sub	sp, #116	; 0x74
 8109538:	4607      	mov	r7, r0
 810953a:	460d      	mov	r5, r1
 810953c:	4614      	mov	r4, r2
 810953e:	d50e      	bpl.n	810955e <_svfiprintf_r+0x32>
 8109540:	690b      	ldr	r3, [r1, #16]
 8109542:	b963      	cbnz	r3, 810955e <_svfiprintf_r+0x32>
 8109544:	2140      	movs	r1, #64	; 0x40
 8109546:	f000 fb19 	bl	8109b7c <_malloc_r>
 810954a:	6028      	str	r0, [r5, #0]
 810954c:	6128      	str	r0, [r5, #16]
 810954e:	b920      	cbnz	r0, 810955a <_svfiprintf_r+0x2e>
 8109550:	230c      	movs	r3, #12
 8109552:	603b      	str	r3, [r7, #0]
 8109554:	f04f 30ff 	mov.w	r0, #4294967295
 8109558:	e0d1      	b.n	81096fe <_svfiprintf_r+0x1d2>
 810955a:	2340      	movs	r3, #64	; 0x40
 810955c:	616b      	str	r3, [r5, #20]
 810955e:	2300      	movs	r3, #0
 8109560:	9309      	str	r3, [sp, #36]	; 0x24
 8109562:	2320      	movs	r3, #32
 8109564:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8109568:	f8cd 800c 	str.w	r8, [sp, #12]
 810956c:	2330      	movs	r3, #48	; 0x30
 810956e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8109718 <_svfiprintf_r+0x1ec>
 8109572:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8109576:	f04f 0901 	mov.w	r9, #1
 810957a:	4623      	mov	r3, r4
 810957c:	469a      	mov	sl, r3
 810957e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8109582:	b10a      	cbz	r2, 8109588 <_svfiprintf_r+0x5c>
 8109584:	2a25      	cmp	r2, #37	; 0x25
 8109586:	d1f9      	bne.n	810957c <_svfiprintf_r+0x50>
 8109588:	ebba 0b04 	subs.w	fp, sl, r4
 810958c:	d00b      	beq.n	81095a6 <_svfiprintf_r+0x7a>
 810958e:	465b      	mov	r3, fp
 8109590:	4622      	mov	r2, r4
 8109592:	4629      	mov	r1, r5
 8109594:	4638      	mov	r0, r7
 8109596:	f7ff ff6d 	bl	8109474 <__ssputs_r>
 810959a:	3001      	adds	r0, #1
 810959c:	f000 80aa 	beq.w	81096f4 <_svfiprintf_r+0x1c8>
 81095a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 81095a2:	445a      	add	r2, fp
 81095a4:	9209      	str	r2, [sp, #36]	; 0x24
 81095a6:	f89a 3000 	ldrb.w	r3, [sl]
 81095aa:	2b00      	cmp	r3, #0
 81095ac:	f000 80a2 	beq.w	81096f4 <_svfiprintf_r+0x1c8>
 81095b0:	2300      	movs	r3, #0
 81095b2:	f04f 32ff 	mov.w	r2, #4294967295
 81095b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 81095ba:	f10a 0a01 	add.w	sl, sl, #1
 81095be:	9304      	str	r3, [sp, #16]
 81095c0:	9307      	str	r3, [sp, #28]
 81095c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 81095c6:	931a      	str	r3, [sp, #104]	; 0x68
 81095c8:	4654      	mov	r4, sl
 81095ca:	2205      	movs	r2, #5
 81095cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 81095d0:	4851      	ldr	r0, [pc, #324]	; (8109718 <_svfiprintf_r+0x1ec>)
 81095d2:	f7f6 fe85 	bl	81002e0 <memchr>
 81095d6:	9a04      	ldr	r2, [sp, #16]
 81095d8:	b9d8      	cbnz	r0, 8109612 <_svfiprintf_r+0xe6>
 81095da:	06d0      	lsls	r0, r2, #27
 81095dc:	bf44      	itt	mi
 81095de:	2320      	movmi	r3, #32
 81095e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 81095e4:	0711      	lsls	r1, r2, #28
 81095e6:	bf44      	itt	mi
 81095e8:	232b      	movmi	r3, #43	; 0x2b
 81095ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 81095ee:	f89a 3000 	ldrb.w	r3, [sl]
 81095f2:	2b2a      	cmp	r3, #42	; 0x2a
 81095f4:	d015      	beq.n	8109622 <_svfiprintf_r+0xf6>
 81095f6:	9a07      	ldr	r2, [sp, #28]
 81095f8:	4654      	mov	r4, sl
 81095fa:	2000      	movs	r0, #0
 81095fc:	f04f 0c0a 	mov.w	ip, #10
 8109600:	4621      	mov	r1, r4
 8109602:	f811 3b01 	ldrb.w	r3, [r1], #1
 8109606:	3b30      	subs	r3, #48	; 0x30
 8109608:	2b09      	cmp	r3, #9
 810960a:	d94e      	bls.n	81096aa <_svfiprintf_r+0x17e>
 810960c:	b1b0      	cbz	r0, 810963c <_svfiprintf_r+0x110>
 810960e:	9207      	str	r2, [sp, #28]
 8109610:	e014      	b.n	810963c <_svfiprintf_r+0x110>
 8109612:	eba0 0308 	sub.w	r3, r0, r8
 8109616:	fa09 f303 	lsl.w	r3, r9, r3
 810961a:	4313      	orrs	r3, r2
 810961c:	9304      	str	r3, [sp, #16]
 810961e:	46a2      	mov	sl, r4
 8109620:	e7d2      	b.n	81095c8 <_svfiprintf_r+0x9c>
 8109622:	9b03      	ldr	r3, [sp, #12]
 8109624:	1d19      	adds	r1, r3, #4
 8109626:	681b      	ldr	r3, [r3, #0]
 8109628:	9103      	str	r1, [sp, #12]
 810962a:	2b00      	cmp	r3, #0
 810962c:	bfbb      	ittet	lt
 810962e:	425b      	neglt	r3, r3
 8109630:	f042 0202 	orrlt.w	r2, r2, #2
 8109634:	9307      	strge	r3, [sp, #28]
 8109636:	9307      	strlt	r3, [sp, #28]
 8109638:	bfb8      	it	lt
 810963a:	9204      	strlt	r2, [sp, #16]
 810963c:	7823      	ldrb	r3, [r4, #0]
 810963e:	2b2e      	cmp	r3, #46	; 0x2e
 8109640:	d10c      	bne.n	810965c <_svfiprintf_r+0x130>
 8109642:	7863      	ldrb	r3, [r4, #1]
 8109644:	2b2a      	cmp	r3, #42	; 0x2a
 8109646:	d135      	bne.n	81096b4 <_svfiprintf_r+0x188>
 8109648:	9b03      	ldr	r3, [sp, #12]
 810964a:	1d1a      	adds	r2, r3, #4
 810964c:	681b      	ldr	r3, [r3, #0]
 810964e:	9203      	str	r2, [sp, #12]
 8109650:	2b00      	cmp	r3, #0
 8109652:	bfb8      	it	lt
 8109654:	f04f 33ff 	movlt.w	r3, #4294967295
 8109658:	3402      	adds	r4, #2
 810965a:	9305      	str	r3, [sp, #20]
 810965c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8109728 <_svfiprintf_r+0x1fc>
 8109660:	7821      	ldrb	r1, [r4, #0]
 8109662:	2203      	movs	r2, #3
 8109664:	4650      	mov	r0, sl
 8109666:	f7f6 fe3b 	bl	81002e0 <memchr>
 810966a:	b140      	cbz	r0, 810967e <_svfiprintf_r+0x152>
 810966c:	2340      	movs	r3, #64	; 0x40
 810966e:	eba0 000a 	sub.w	r0, r0, sl
 8109672:	fa03 f000 	lsl.w	r0, r3, r0
 8109676:	9b04      	ldr	r3, [sp, #16]
 8109678:	4303      	orrs	r3, r0
 810967a:	3401      	adds	r4, #1
 810967c:	9304      	str	r3, [sp, #16]
 810967e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8109682:	4826      	ldr	r0, [pc, #152]	; (810971c <_svfiprintf_r+0x1f0>)
 8109684:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8109688:	2206      	movs	r2, #6
 810968a:	f7f6 fe29 	bl	81002e0 <memchr>
 810968e:	2800      	cmp	r0, #0
 8109690:	d038      	beq.n	8109704 <_svfiprintf_r+0x1d8>
 8109692:	4b23      	ldr	r3, [pc, #140]	; (8109720 <_svfiprintf_r+0x1f4>)
 8109694:	bb1b      	cbnz	r3, 81096de <_svfiprintf_r+0x1b2>
 8109696:	9b03      	ldr	r3, [sp, #12]
 8109698:	3307      	adds	r3, #7
 810969a:	f023 0307 	bic.w	r3, r3, #7
 810969e:	3308      	adds	r3, #8
 81096a0:	9303      	str	r3, [sp, #12]
 81096a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 81096a4:	4433      	add	r3, r6
 81096a6:	9309      	str	r3, [sp, #36]	; 0x24
 81096a8:	e767      	b.n	810957a <_svfiprintf_r+0x4e>
 81096aa:	fb0c 3202 	mla	r2, ip, r2, r3
 81096ae:	460c      	mov	r4, r1
 81096b0:	2001      	movs	r0, #1
 81096b2:	e7a5      	b.n	8109600 <_svfiprintf_r+0xd4>
 81096b4:	2300      	movs	r3, #0
 81096b6:	3401      	adds	r4, #1
 81096b8:	9305      	str	r3, [sp, #20]
 81096ba:	4619      	mov	r1, r3
 81096bc:	f04f 0c0a 	mov.w	ip, #10
 81096c0:	4620      	mov	r0, r4
 81096c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 81096c6:	3a30      	subs	r2, #48	; 0x30
 81096c8:	2a09      	cmp	r2, #9
 81096ca:	d903      	bls.n	81096d4 <_svfiprintf_r+0x1a8>
 81096cc:	2b00      	cmp	r3, #0
 81096ce:	d0c5      	beq.n	810965c <_svfiprintf_r+0x130>
 81096d0:	9105      	str	r1, [sp, #20]
 81096d2:	e7c3      	b.n	810965c <_svfiprintf_r+0x130>
 81096d4:	fb0c 2101 	mla	r1, ip, r1, r2
 81096d8:	4604      	mov	r4, r0
 81096da:	2301      	movs	r3, #1
 81096dc:	e7f0      	b.n	81096c0 <_svfiprintf_r+0x194>
 81096de:	ab03      	add	r3, sp, #12
 81096e0:	9300      	str	r3, [sp, #0]
 81096e2:	462a      	mov	r2, r5
 81096e4:	4b0f      	ldr	r3, [pc, #60]	; (8109724 <_svfiprintf_r+0x1f8>)
 81096e6:	a904      	add	r1, sp, #16
 81096e8:	4638      	mov	r0, r7
 81096ea:	f3af 8000 	nop.w
 81096ee:	1c42      	adds	r2, r0, #1
 81096f0:	4606      	mov	r6, r0
 81096f2:	d1d6      	bne.n	81096a2 <_svfiprintf_r+0x176>
 81096f4:	89ab      	ldrh	r3, [r5, #12]
 81096f6:	065b      	lsls	r3, r3, #25
 81096f8:	f53f af2c 	bmi.w	8109554 <_svfiprintf_r+0x28>
 81096fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 81096fe:	b01d      	add	sp, #116	; 0x74
 8109700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109704:	ab03      	add	r3, sp, #12
 8109706:	9300      	str	r3, [sp, #0]
 8109708:	462a      	mov	r2, r5
 810970a:	4b06      	ldr	r3, [pc, #24]	; (8109724 <_svfiprintf_r+0x1f8>)
 810970c:	a904      	add	r1, sp, #16
 810970e:	4638      	mov	r0, r7
 8109710:	f000 f87a 	bl	8109808 <_printf_i>
 8109714:	e7eb      	b.n	81096ee <_svfiprintf_r+0x1c2>
 8109716:	bf00      	nop
 8109718:	08109db8 	.word	0x08109db8
 810971c:	08109dc2 	.word	0x08109dc2
 8109720:	00000000 	.word	0x00000000
 8109724:	08109475 	.word	0x08109475
 8109728:	08109dbe 	.word	0x08109dbe

0810972c <_printf_common>:
 810972c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8109730:	4616      	mov	r6, r2
 8109732:	4699      	mov	r9, r3
 8109734:	688a      	ldr	r2, [r1, #8]
 8109736:	690b      	ldr	r3, [r1, #16]
 8109738:	f8dd 8020 	ldr.w	r8, [sp, #32]
 810973c:	4293      	cmp	r3, r2
 810973e:	bfb8      	it	lt
 8109740:	4613      	movlt	r3, r2
 8109742:	6033      	str	r3, [r6, #0]
 8109744:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8109748:	4607      	mov	r7, r0
 810974a:	460c      	mov	r4, r1
 810974c:	b10a      	cbz	r2, 8109752 <_printf_common+0x26>
 810974e:	3301      	adds	r3, #1
 8109750:	6033      	str	r3, [r6, #0]
 8109752:	6823      	ldr	r3, [r4, #0]
 8109754:	0699      	lsls	r1, r3, #26
 8109756:	bf42      	ittt	mi
 8109758:	6833      	ldrmi	r3, [r6, #0]
 810975a:	3302      	addmi	r3, #2
 810975c:	6033      	strmi	r3, [r6, #0]
 810975e:	6825      	ldr	r5, [r4, #0]
 8109760:	f015 0506 	ands.w	r5, r5, #6
 8109764:	d106      	bne.n	8109774 <_printf_common+0x48>
 8109766:	f104 0a19 	add.w	sl, r4, #25
 810976a:	68e3      	ldr	r3, [r4, #12]
 810976c:	6832      	ldr	r2, [r6, #0]
 810976e:	1a9b      	subs	r3, r3, r2
 8109770:	42ab      	cmp	r3, r5
 8109772:	dc26      	bgt.n	81097c2 <_printf_common+0x96>
 8109774:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8109778:	1e13      	subs	r3, r2, #0
 810977a:	6822      	ldr	r2, [r4, #0]
 810977c:	bf18      	it	ne
 810977e:	2301      	movne	r3, #1
 8109780:	0692      	lsls	r2, r2, #26
 8109782:	d42b      	bmi.n	81097dc <_printf_common+0xb0>
 8109784:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8109788:	4649      	mov	r1, r9
 810978a:	4638      	mov	r0, r7
 810978c:	47c0      	blx	r8
 810978e:	3001      	adds	r0, #1
 8109790:	d01e      	beq.n	81097d0 <_printf_common+0xa4>
 8109792:	6823      	ldr	r3, [r4, #0]
 8109794:	68e5      	ldr	r5, [r4, #12]
 8109796:	6832      	ldr	r2, [r6, #0]
 8109798:	f003 0306 	and.w	r3, r3, #6
 810979c:	2b04      	cmp	r3, #4
 810979e:	bf08      	it	eq
 81097a0:	1aad      	subeq	r5, r5, r2
 81097a2:	68a3      	ldr	r3, [r4, #8]
 81097a4:	6922      	ldr	r2, [r4, #16]
 81097a6:	bf0c      	ite	eq
 81097a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 81097ac:	2500      	movne	r5, #0
 81097ae:	4293      	cmp	r3, r2
 81097b0:	bfc4      	itt	gt
 81097b2:	1a9b      	subgt	r3, r3, r2
 81097b4:	18ed      	addgt	r5, r5, r3
 81097b6:	2600      	movs	r6, #0
 81097b8:	341a      	adds	r4, #26
 81097ba:	42b5      	cmp	r5, r6
 81097bc:	d11a      	bne.n	81097f4 <_printf_common+0xc8>
 81097be:	2000      	movs	r0, #0
 81097c0:	e008      	b.n	81097d4 <_printf_common+0xa8>
 81097c2:	2301      	movs	r3, #1
 81097c4:	4652      	mov	r2, sl
 81097c6:	4649      	mov	r1, r9
 81097c8:	4638      	mov	r0, r7
 81097ca:	47c0      	blx	r8
 81097cc:	3001      	adds	r0, #1
 81097ce:	d103      	bne.n	81097d8 <_printf_common+0xac>
 81097d0:	f04f 30ff 	mov.w	r0, #4294967295
 81097d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81097d8:	3501      	adds	r5, #1
 81097da:	e7c6      	b.n	810976a <_printf_common+0x3e>
 81097dc:	18e1      	adds	r1, r4, r3
 81097de:	1c5a      	adds	r2, r3, #1
 81097e0:	2030      	movs	r0, #48	; 0x30
 81097e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 81097e6:	4422      	add	r2, r4
 81097e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 81097ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 81097f0:	3302      	adds	r3, #2
 81097f2:	e7c7      	b.n	8109784 <_printf_common+0x58>
 81097f4:	2301      	movs	r3, #1
 81097f6:	4622      	mov	r2, r4
 81097f8:	4649      	mov	r1, r9
 81097fa:	4638      	mov	r0, r7
 81097fc:	47c0      	blx	r8
 81097fe:	3001      	adds	r0, #1
 8109800:	d0e6      	beq.n	81097d0 <_printf_common+0xa4>
 8109802:	3601      	adds	r6, #1
 8109804:	e7d9      	b.n	81097ba <_printf_common+0x8e>
	...

08109808 <_printf_i>:
 8109808:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810980c:	7e0f      	ldrb	r7, [r1, #24]
 810980e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8109810:	2f78      	cmp	r7, #120	; 0x78
 8109812:	4691      	mov	r9, r2
 8109814:	4680      	mov	r8, r0
 8109816:	460c      	mov	r4, r1
 8109818:	469a      	mov	sl, r3
 810981a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 810981e:	d807      	bhi.n	8109830 <_printf_i+0x28>
 8109820:	2f62      	cmp	r7, #98	; 0x62
 8109822:	d80a      	bhi.n	810983a <_printf_i+0x32>
 8109824:	2f00      	cmp	r7, #0
 8109826:	f000 80d8 	beq.w	81099da <_printf_i+0x1d2>
 810982a:	2f58      	cmp	r7, #88	; 0x58
 810982c:	f000 80a3 	beq.w	8109976 <_printf_i+0x16e>
 8109830:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8109834:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8109838:	e03a      	b.n	81098b0 <_printf_i+0xa8>
 810983a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 810983e:	2b15      	cmp	r3, #21
 8109840:	d8f6      	bhi.n	8109830 <_printf_i+0x28>
 8109842:	a101      	add	r1, pc, #4	; (adr r1, 8109848 <_printf_i+0x40>)
 8109844:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8109848:	081098a1 	.word	0x081098a1
 810984c:	081098b5 	.word	0x081098b5
 8109850:	08109831 	.word	0x08109831
 8109854:	08109831 	.word	0x08109831
 8109858:	08109831 	.word	0x08109831
 810985c:	08109831 	.word	0x08109831
 8109860:	081098b5 	.word	0x081098b5
 8109864:	08109831 	.word	0x08109831
 8109868:	08109831 	.word	0x08109831
 810986c:	08109831 	.word	0x08109831
 8109870:	08109831 	.word	0x08109831
 8109874:	081099c1 	.word	0x081099c1
 8109878:	081098e5 	.word	0x081098e5
 810987c:	081099a3 	.word	0x081099a3
 8109880:	08109831 	.word	0x08109831
 8109884:	08109831 	.word	0x08109831
 8109888:	081099e3 	.word	0x081099e3
 810988c:	08109831 	.word	0x08109831
 8109890:	081098e5 	.word	0x081098e5
 8109894:	08109831 	.word	0x08109831
 8109898:	08109831 	.word	0x08109831
 810989c:	081099ab 	.word	0x081099ab
 81098a0:	682b      	ldr	r3, [r5, #0]
 81098a2:	1d1a      	adds	r2, r3, #4
 81098a4:	681b      	ldr	r3, [r3, #0]
 81098a6:	602a      	str	r2, [r5, #0]
 81098a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 81098ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 81098b0:	2301      	movs	r3, #1
 81098b2:	e0a3      	b.n	81099fc <_printf_i+0x1f4>
 81098b4:	6820      	ldr	r0, [r4, #0]
 81098b6:	6829      	ldr	r1, [r5, #0]
 81098b8:	0606      	lsls	r6, r0, #24
 81098ba:	f101 0304 	add.w	r3, r1, #4
 81098be:	d50a      	bpl.n	81098d6 <_printf_i+0xce>
 81098c0:	680e      	ldr	r6, [r1, #0]
 81098c2:	602b      	str	r3, [r5, #0]
 81098c4:	2e00      	cmp	r6, #0
 81098c6:	da03      	bge.n	81098d0 <_printf_i+0xc8>
 81098c8:	232d      	movs	r3, #45	; 0x2d
 81098ca:	4276      	negs	r6, r6
 81098cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81098d0:	485e      	ldr	r0, [pc, #376]	; (8109a4c <_printf_i+0x244>)
 81098d2:	230a      	movs	r3, #10
 81098d4:	e019      	b.n	810990a <_printf_i+0x102>
 81098d6:	680e      	ldr	r6, [r1, #0]
 81098d8:	602b      	str	r3, [r5, #0]
 81098da:	f010 0f40 	tst.w	r0, #64	; 0x40
 81098de:	bf18      	it	ne
 81098e0:	b236      	sxthne	r6, r6
 81098e2:	e7ef      	b.n	81098c4 <_printf_i+0xbc>
 81098e4:	682b      	ldr	r3, [r5, #0]
 81098e6:	6820      	ldr	r0, [r4, #0]
 81098e8:	1d19      	adds	r1, r3, #4
 81098ea:	6029      	str	r1, [r5, #0]
 81098ec:	0601      	lsls	r1, r0, #24
 81098ee:	d501      	bpl.n	81098f4 <_printf_i+0xec>
 81098f0:	681e      	ldr	r6, [r3, #0]
 81098f2:	e002      	b.n	81098fa <_printf_i+0xf2>
 81098f4:	0646      	lsls	r6, r0, #25
 81098f6:	d5fb      	bpl.n	81098f0 <_printf_i+0xe8>
 81098f8:	881e      	ldrh	r6, [r3, #0]
 81098fa:	4854      	ldr	r0, [pc, #336]	; (8109a4c <_printf_i+0x244>)
 81098fc:	2f6f      	cmp	r7, #111	; 0x6f
 81098fe:	bf0c      	ite	eq
 8109900:	2308      	moveq	r3, #8
 8109902:	230a      	movne	r3, #10
 8109904:	2100      	movs	r1, #0
 8109906:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 810990a:	6865      	ldr	r5, [r4, #4]
 810990c:	60a5      	str	r5, [r4, #8]
 810990e:	2d00      	cmp	r5, #0
 8109910:	bfa2      	ittt	ge
 8109912:	6821      	ldrge	r1, [r4, #0]
 8109914:	f021 0104 	bicge.w	r1, r1, #4
 8109918:	6021      	strge	r1, [r4, #0]
 810991a:	b90e      	cbnz	r6, 8109920 <_printf_i+0x118>
 810991c:	2d00      	cmp	r5, #0
 810991e:	d04d      	beq.n	81099bc <_printf_i+0x1b4>
 8109920:	4615      	mov	r5, r2
 8109922:	fbb6 f1f3 	udiv	r1, r6, r3
 8109926:	fb03 6711 	mls	r7, r3, r1, r6
 810992a:	5dc7      	ldrb	r7, [r0, r7]
 810992c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8109930:	4637      	mov	r7, r6
 8109932:	42bb      	cmp	r3, r7
 8109934:	460e      	mov	r6, r1
 8109936:	d9f4      	bls.n	8109922 <_printf_i+0x11a>
 8109938:	2b08      	cmp	r3, #8
 810993a:	d10b      	bne.n	8109954 <_printf_i+0x14c>
 810993c:	6823      	ldr	r3, [r4, #0]
 810993e:	07de      	lsls	r6, r3, #31
 8109940:	d508      	bpl.n	8109954 <_printf_i+0x14c>
 8109942:	6923      	ldr	r3, [r4, #16]
 8109944:	6861      	ldr	r1, [r4, #4]
 8109946:	4299      	cmp	r1, r3
 8109948:	bfde      	ittt	le
 810994a:	2330      	movle	r3, #48	; 0x30
 810994c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8109950:	f105 35ff 	addle.w	r5, r5, #4294967295
 8109954:	1b52      	subs	r2, r2, r5
 8109956:	6122      	str	r2, [r4, #16]
 8109958:	f8cd a000 	str.w	sl, [sp]
 810995c:	464b      	mov	r3, r9
 810995e:	aa03      	add	r2, sp, #12
 8109960:	4621      	mov	r1, r4
 8109962:	4640      	mov	r0, r8
 8109964:	f7ff fee2 	bl	810972c <_printf_common>
 8109968:	3001      	adds	r0, #1
 810996a:	d14c      	bne.n	8109a06 <_printf_i+0x1fe>
 810996c:	f04f 30ff 	mov.w	r0, #4294967295
 8109970:	b004      	add	sp, #16
 8109972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8109976:	4835      	ldr	r0, [pc, #212]	; (8109a4c <_printf_i+0x244>)
 8109978:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 810997c:	6829      	ldr	r1, [r5, #0]
 810997e:	6823      	ldr	r3, [r4, #0]
 8109980:	f851 6b04 	ldr.w	r6, [r1], #4
 8109984:	6029      	str	r1, [r5, #0]
 8109986:	061d      	lsls	r5, r3, #24
 8109988:	d514      	bpl.n	81099b4 <_printf_i+0x1ac>
 810998a:	07df      	lsls	r7, r3, #31
 810998c:	bf44      	itt	mi
 810998e:	f043 0320 	orrmi.w	r3, r3, #32
 8109992:	6023      	strmi	r3, [r4, #0]
 8109994:	b91e      	cbnz	r6, 810999e <_printf_i+0x196>
 8109996:	6823      	ldr	r3, [r4, #0]
 8109998:	f023 0320 	bic.w	r3, r3, #32
 810999c:	6023      	str	r3, [r4, #0]
 810999e:	2310      	movs	r3, #16
 81099a0:	e7b0      	b.n	8109904 <_printf_i+0xfc>
 81099a2:	6823      	ldr	r3, [r4, #0]
 81099a4:	f043 0320 	orr.w	r3, r3, #32
 81099a8:	6023      	str	r3, [r4, #0]
 81099aa:	2378      	movs	r3, #120	; 0x78
 81099ac:	4828      	ldr	r0, [pc, #160]	; (8109a50 <_printf_i+0x248>)
 81099ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 81099b2:	e7e3      	b.n	810997c <_printf_i+0x174>
 81099b4:	0659      	lsls	r1, r3, #25
 81099b6:	bf48      	it	mi
 81099b8:	b2b6      	uxthmi	r6, r6
 81099ba:	e7e6      	b.n	810998a <_printf_i+0x182>
 81099bc:	4615      	mov	r5, r2
 81099be:	e7bb      	b.n	8109938 <_printf_i+0x130>
 81099c0:	682b      	ldr	r3, [r5, #0]
 81099c2:	6826      	ldr	r6, [r4, #0]
 81099c4:	6961      	ldr	r1, [r4, #20]
 81099c6:	1d18      	adds	r0, r3, #4
 81099c8:	6028      	str	r0, [r5, #0]
 81099ca:	0635      	lsls	r5, r6, #24
 81099cc:	681b      	ldr	r3, [r3, #0]
 81099ce:	d501      	bpl.n	81099d4 <_printf_i+0x1cc>
 81099d0:	6019      	str	r1, [r3, #0]
 81099d2:	e002      	b.n	81099da <_printf_i+0x1d2>
 81099d4:	0670      	lsls	r0, r6, #25
 81099d6:	d5fb      	bpl.n	81099d0 <_printf_i+0x1c8>
 81099d8:	8019      	strh	r1, [r3, #0]
 81099da:	2300      	movs	r3, #0
 81099dc:	6123      	str	r3, [r4, #16]
 81099de:	4615      	mov	r5, r2
 81099e0:	e7ba      	b.n	8109958 <_printf_i+0x150>
 81099e2:	682b      	ldr	r3, [r5, #0]
 81099e4:	1d1a      	adds	r2, r3, #4
 81099e6:	602a      	str	r2, [r5, #0]
 81099e8:	681d      	ldr	r5, [r3, #0]
 81099ea:	6862      	ldr	r2, [r4, #4]
 81099ec:	2100      	movs	r1, #0
 81099ee:	4628      	mov	r0, r5
 81099f0:	f7f6 fc76 	bl	81002e0 <memchr>
 81099f4:	b108      	cbz	r0, 81099fa <_printf_i+0x1f2>
 81099f6:	1b40      	subs	r0, r0, r5
 81099f8:	6060      	str	r0, [r4, #4]
 81099fa:	6863      	ldr	r3, [r4, #4]
 81099fc:	6123      	str	r3, [r4, #16]
 81099fe:	2300      	movs	r3, #0
 8109a00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8109a04:	e7a8      	b.n	8109958 <_printf_i+0x150>
 8109a06:	6923      	ldr	r3, [r4, #16]
 8109a08:	462a      	mov	r2, r5
 8109a0a:	4649      	mov	r1, r9
 8109a0c:	4640      	mov	r0, r8
 8109a0e:	47d0      	blx	sl
 8109a10:	3001      	adds	r0, #1
 8109a12:	d0ab      	beq.n	810996c <_printf_i+0x164>
 8109a14:	6823      	ldr	r3, [r4, #0]
 8109a16:	079b      	lsls	r3, r3, #30
 8109a18:	d413      	bmi.n	8109a42 <_printf_i+0x23a>
 8109a1a:	68e0      	ldr	r0, [r4, #12]
 8109a1c:	9b03      	ldr	r3, [sp, #12]
 8109a1e:	4298      	cmp	r0, r3
 8109a20:	bfb8      	it	lt
 8109a22:	4618      	movlt	r0, r3
 8109a24:	e7a4      	b.n	8109970 <_printf_i+0x168>
 8109a26:	2301      	movs	r3, #1
 8109a28:	4632      	mov	r2, r6
 8109a2a:	4649      	mov	r1, r9
 8109a2c:	4640      	mov	r0, r8
 8109a2e:	47d0      	blx	sl
 8109a30:	3001      	adds	r0, #1
 8109a32:	d09b      	beq.n	810996c <_printf_i+0x164>
 8109a34:	3501      	adds	r5, #1
 8109a36:	68e3      	ldr	r3, [r4, #12]
 8109a38:	9903      	ldr	r1, [sp, #12]
 8109a3a:	1a5b      	subs	r3, r3, r1
 8109a3c:	42ab      	cmp	r3, r5
 8109a3e:	dcf2      	bgt.n	8109a26 <_printf_i+0x21e>
 8109a40:	e7eb      	b.n	8109a1a <_printf_i+0x212>
 8109a42:	2500      	movs	r5, #0
 8109a44:	f104 0619 	add.w	r6, r4, #25
 8109a48:	e7f5      	b.n	8109a36 <_printf_i+0x22e>
 8109a4a:	bf00      	nop
 8109a4c:	08109dc9 	.word	0x08109dc9
 8109a50:	08109dda 	.word	0x08109dda

08109a54 <memcpy>:
 8109a54:	440a      	add	r2, r1
 8109a56:	4291      	cmp	r1, r2
 8109a58:	f100 33ff 	add.w	r3, r0, #4294967295
 8109a5c:	d100      	bne.n	8109a60 <memcpy+0xc>
 8109a5e:	4770      	bx	lr
 8109a60:	b510      	push	{r4, lr}
 8109a62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8109a66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8109a6a:	4291      	cmp	r1, r2
 8109a6c:	d1f9      	bne.n	8109a62 <memcpy+0xe>
 8109a6e:	bd10      	pop	{r4, pc}

08109a70 <memmove>:
 8109a70:	4288      	cmp	r0, r1
 8109a72:	b510      	push	{r4, lr}
 8109a74:	eb01 0402 	add.w	r4, r1, r2
 8109a78:	d902      	bls.n	8109a80 <memmove+0x10>
 8109a7a:	4284      	cmp	r4, r0
 8109a7c:	4623      	mov	r3, r4
 8109a7e:	d807      	bhi.n	8109a90 <memmove+0x20>
 8109a80:	1e43      	subs	r3, r0, #1
 8109a82:	42a1      	cmp	r1, r4
 8109a84:	d008      	beq.n	8109a98 <memmove+0x28>
 8109a86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8109a8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8109a8e:	e7f8      	b.n	8109a82 <memmove+0x12>
 8109a90:	4402      	add	r2, r0
 8109a92:	4601      	mov	r1, r0
 8109a94:	428a      	cmp	r2, r1
 8109a96:	d100      	bne.n	8109a9a <memmove+0x2a>
 8109a98:	bd10      	pop	{r4, pc}
 8109a9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8109a9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8109aa2:	e7f7      	b.n	8109a94 <memmove+0x24>

08109aa4 <_free_r>:
 8109aa4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8109aa6:	2900      	cmp	r1, #0
 8109aa8:	d044      	beq.n	8109b34 <_free_r+0x90>
 8109aaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8109aae:	9001      	str	r0, [sp, #4]
 8109ab0:	2b00      	cmp	r3, #0
 8109ab2:	f1a1 0404 	sub.w	r4, r1, #4
 8109ab6:	bfb8      	it	lt
 8109ab8:	18e4      	addlt	r4, r4, r3
 8109aba:	f000 f913 	bl	8109ce4 <__malloc_lock>
 8109abe:	4a1e      	ldr	r2, [pc, #120]	; (8109b38 <_free_r+0x94>)
 8109ac0:	9801      	ldr	r0, [sp, #4]
 8109ac2:	6813      	ldr	r3, [r2, #0]
 8109ac4:	b933      	cbnz	r3, 8109ad4 <_free_r+0x30>
 8109ac6:	6063      	str	r3, [r4, #4]
 8109ac8:	6014      	str	r4, [r2, #0]
 8109aca:	b003      	add	sp, #12
 8109acc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8109ad0:	f000 b90e 	b.w	8109cf0 <__malloc_unlock>
 8109ad4:	42a3      	cmp	r3, r4
 8109ad6:	d908      	bls.n	8109aea <_free_r+0x46>
 8109ad8:	6825      	ldr	r5, [r4, #0]
 8109ada:	1961      	adds	r1, r4, r5
 8109adc:	428b      	cmp	r3, r1
 8109ade:	bf01      	itttt	eq
 8109ae0:	6819      	ldreq	r1, [r3, #0]
 8109ae2:	685b      	ldreq	r3, [r3, #4]
 8109ae4:	1949      	addeq	r1, r1, r5
 8109ae6:	6021      	streq	r1, [r4, #0]
 8109ae8:	e7ed      	b.n	8109ac6 <_free_r+0x22>
 8109aea:	461a      	mov	r2, r3
 8109aec:	685b      	ldr	r3, [r3, #4]
 8109aee:	b10b      	cbz	r3, 8109af4 <_free_r+0x50>
 8109af0:	42a3      	cmp	r3, r4
 8109af2:	d9fa      	bls.n	8109aea <_free_r+0x46>
 8109af4:	6811      	ldr	r1, [r2, #0]
 8109af6:	1855      	adds	r5, r2, r1
 8109af8:	42a5      	cmp	r5, r4
 8109afa:	d10b      	bne.n	8109b14 <_free_r+0x70>
 8109afc:	6824      	ldr	r4, [r4, #0]
 8109afe:	4421      	add	r1, r4
 8109b00:	1854      	adds	r4, r2, r1
 8109b02:	42a3      	cmp	r3, r4
 8109b04:	6011      	str	r1, [r2, #0]
 8109b06:	d1e0      	bne.n	8109aca <_free_r+0x26>
 8109b08:	681c      	ldr	r4, [r3, #0]
 8109b0a:	685b      	ldr	r3, [r3, #4]
 8109b0c:	6053      	str	r3, [r2, #4]
 8109b0e:	4421      	add	r1, r4
 8109b10:	6011      	str	r1, [r2, #0]
 8109b12:	e7da      	b.n	8109aca <_free_r+0x26>
 8109b14:	d902      	bls.n	8109b1c <_free_r+0x78>
 8109b16:	230c      	movs	r3, #12
 8109b18:	6003      	str	r3, [r0, #0]
 8109b1a:	e7d6      	b.n	8109aca <_free_r+0x26>
 8109b1c:	6825      	ldr	r5, [r4, #0]
 8109b1e:	1961      	adds	r1, r4, r5
 8109b20:	428b      	cmp	r3, r1
 8109b22:	bf04      	itt	eq
 8109b24:	6819      	ldreq	r1, [r3, #0]
 8109b26:	685b      	ldreq	r3, [r3, #4]
 8109b28:	6063      	str	r3, [r4, #4]
 8109b2a:	bf04      	itt	eq
 8109b2c:	1949      	addeq	r1, r1, r5
 8109b2e:	6021      	streq	r1, [r4, #0]
 8109b30:	6054      	str	r4, [r2, #4]
 8109b32:	e7ca      	b.n	8109aca <_free_r+0x26>
 8109b34:	b003      	add	sp, #12
 8109b36:	bd30      	pop	{r4, r5, pc}
 8109b38:	1000033c 	.word	0x1000033c

08109b3c <sbrk_aligned>:
 8109b3c:	b570      	push	{r4, r5, r6, lr}
 8109b3e:	4e0e      	ldr	r6, [pc, #56]	; (8109b78 <sbrk_aligned+0x3c>)
 8109b40:	460c      	mov	r4, r1
 8109b42:	6831      	ldr	r1, [r6, #0]
 8109b44:	4605      	mov	r5, r0
 8109b46:	b911      	cbnz	r1, 8109b4e <sbrk_aligned+0x12>
 8109b48:	f000 f8bc 	bl	8109cc4 <_sbrk_r>
 8109b4c:	6030      	str	r0, [r6, #0]
 8109b4e:	4621      	mov	r1, r4
 8109b50:	4628      	mov	r0, r5
 8109b52:	f000 f8b7 	bl	8109cc4 <_sbrk_r>
 8109b56:	1c43      	adds	r3, r0, #1
 8109b58:	d00a      	beq.n	8109b70 <sbrk_aligned+0x34>
 8109b5a:	1cc4      	adds	r4, r0, #3
 8109b5c:	f024 0403 	bic.w	r4, r4, #3
 8109b60:	42a0      	cmp	r0, r4
 8109b62:	d007      	beq.n	8109b74 <sbrk_aligned+0x38>
 8109b64:	1a21      	subs	r1, r4, r0
 8109b66:	4628      	mov	r0, r5
 8109b68:	f000 f8ac 	bl	8109cc4 <_sbrk_r>
 8109b6c:	3001      	adds	r0, #1
 8109b6e:	d101      	bne.n	8109b74 <sbrk_aligned+0x38>
 8109b70:	f04f 34ff 	mov.w	r4, #4294967295
 8109b74:	4620      	mov	r0, r4
 8109b76:	bd70      	pop	{r4, r5, r6, pc}
 8109b78:	10000340 	.word	0x10000340

08109b7c <_malloc_r>:
 8109b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8109b80:	1ccd      	adds	r5, r1, #3
 8109b82:	f025 0503 	bic.w	r5, r5, #3
 8109b86:	3508      	adds	r5, #8
 8109b88:	2d0c      	cmp	r5, #12
 8109b8a:	bf38      	it	cc
 8109b8c:	250c      	movcc	r5, #12
 8109b8e:	2d00      	cmp	r5, #0
 8109b90:	4607      	mov	r7, r0
 8109b92:	db01      	blt.n	8109b98 <_malloc_r+0x1c>
 8109b94:	42a9      	cmp	r1, r5
 8109b96:	d905      	bls.n	8109ba4 <_malloc_r+0x28>
 8109b98:	230c      	movs	r3, #12
 8109b9a:	603b      	str	r3, [r7, #0]
 8109b9c:	2600      	movs	r6, #0
 8109b9e:	4630      	mov	r0, r6
 8109ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8109ba4:	4e2e      	ldr	r6, [pc, #184]	; (8109c60 <_malloc_r+0xe4>)
 8109ba6:	f000 f89d 	bl	8109ce4 <__malloc_lock>
 8109baa:	6833      	ldr	r3, [r6, #0]
 8109bac:	461c      	mov	r4, r3
 8109bae:	bb34      	cbnz	r4, 8109bfe <_malloc_r+0x82>
 8109bb0:	4629      	mov	r1, r5
 8109bb2:	4638      	mov	r0, r7
 8109bb4:	f7ff ffc2 	bl	8109b3c <sbrk_aligned>
 8109bb8:	1c43      	adds	r3, r0, #1
 8109bba:	4604      	mov	r4, r0
 8109bbc:	d14d      	bne.n	8109c5a <_malloc_r+0xde>
 8109bbe:	6834      	ldr	r4, [r6, #0]
 8109bc0:	4626      	mov	r6, r4
 8109bc2:	2e00      	cmp	r6, #0
 8109bc4:	d140      	bne.n	8109c48 <_malloc_r+0xcc>
 8109bc6:	6823      	ldr	r3, [r4, #0]
 8109bc8:	4631      	mov	r1, r6
 8109bca:	4638      	mov	r0, r7
 8109bcc:	eb04 0803 	add.w	r8, r4, r3
 8109bd0:	f000 f878 	bl	8109cc4 <_sbrk_r>
 8109bd4:	4580      	cmp	r8, r0
 8109bd6:	d13a      	bne.n	8109c4e <_malloc_r+0xd2>
 8109bd8:	6821      	ldr	r1, [r4, #0]
 8109bda:	3503      	adds	r5, #3
 8109bdc:	1a6d      	subs	r5, r5, r1
 8109bde:	f025 0503 	bic.w	r5, r5, #3
 8109be2:	3508      	adds	r5, #8
 8109be4:	2d0c      	cmp	r5, #12
 8109be6:	bf38      	it	cc
 8109be8:	250c      	movcc	r5, #12
 8109bea:	4629      	mov	r1, r5
 8109bec:	4638      	mov	r0, r7
 8109bee:	f7ff ffa5 	bl	8109b3c <sbrk_aligned>
 8109bf2:	3001      	adds	r0, #1
 8109bf4:	d02b      	beq.n	8109c4e <_malloc_r+0xd2>
 8109bf6:	6823      	ldr	r3, [r4, #0]
 8109bf8:	442b      	add	r3, r5
 8109bfa:	6023      	str	r3, [r4, #0]
 8109bfc:	e00e      	b.n	8109c1c <_malloc_r+0xa0>
 8109bfe:	6822      	ldr	r2, [r4, #0]
 8109c00:	1b52      	subs	r2, r2, r5
 8109c02:	d41e      	bmi.n	8109c42 <_malloc_r+0xc6>
 8109c04:	2a0b      	cmp	r2, #11
 8109c06:	d916      	bls.n	8109c36 <_malloc_r+0xba>
 8109c08:	1961      	adds	r1, r4, r5
 8109c0a:	42a3      	cmp	r3, r4
 8109c0c:	6025      	str	r5, [r4, #0]
 8109c0e:	bf18      	it	ne
 8109c10:	6059      	strne	r1, [r3, #4]
 8109c12:	6863      	ldr	r3, [r4, #4]
 8109c14:	bf08      	it	eq
 8109c16:	6031      	streq	r1, [r6, #0]
 8109c18:	5162      	str	r2, [r4, r5]
 8109c1a:	604b      	str	r3, [r1, #4]
 8109c1c:	4638      	mov	r0, r7
 8109c1e:	f104 060b 	add.w	r6, r4, #11
 8109c22:	f000 f865 	bl	8109cf0 <__malloc_unlock>
 8109c26:	f026 0607 	bic.w	r6, r6, #7
 8109c2a:	1d23      	adds	r3, r4, #4
 8109c2c:	1af2      	subs	r2, r6, r3
 8109c2e:	d0b6      	beq.n	8109b9e <_malloc_r+0x22>
 8109c30:	1b9b      	subs	r3, r3, r6
 8109c32:	50a3      	str	r3, [r4, r2]
 8109c34:	e7b3      	b.n	8109b9e <_malloc_r+0x22>
 8109c36:	6862      	ldr	r2, [r4, #4]
 8109c38:	42a3      	cmp	r3, r4
 8109c3a:	bf0c      	ite	eq
 8109c3c:	6032      	streq	r2, [r6, #0]
 8109c3e:	605a      	strne	r2, [r3, #4]
 8109c40:	e7ec      	b.n	8109c1c <_malloc_r+0xa0>
 8109c42:	4623      	mov	r3, r4
 8109c44:	6864      	ldr	r4, [r4, #4]
 8109c46:	e7b2      	b.n	8109bae <_malloc_r+0x32>
 8109c48:	4634      	mov	r4, r6
 8109c4a:	6876      	ldr	r6, [r6, #4]
 8109c4c:	e7b9      	b.n	8109bc2 <_malloc_r+0x46>
 8109c4e:	230c      	movs	r3, #12
 8109c50:	603b      	str	r3, [r7, #0]
 8109c52:	4638      	mov	r0, r7
 8109c54:	f000 f84c 	bl	8109cf0 <__malloc_unlock>
 8109c58:	e7a1      	b.n	8109b9e <_malloc_r+0x22>
 8109c5a:	6025      	str	r5, [r4, #0]
 8109c5c:	e7de      	b.n	8109c1c <_malloc_r+0xa0>
 8109c5e:	bf00      	nop
 8109c60:	1000033c 	.word	0x1000033c

08109c64 <_realloc_r>:
 8109c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8109c68:	4680      	mov	r8, r0
 8109c6a:	4614      	mov	r4, r2
 8109c6c:	460e      	mov	r6, r1
 8109c6e:	b921      	cbnz	r1, 8109c7a <_realloc_r+0x16>
 8109c70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8109c74:	4611      	mov	r1, r2
 8109c76:	f7ff bf81 	b.w	8109b7c <_malloc_r>
 8109c7a:	b92a      	cbnz	r2, 8109c88 <_realloc_r+0x24>
 8109c7c:	f7ff ff12 	bl	8109aa4 <_free_r>
 8109c80:	4625      	mov	r5, r4
 8109c82:	4628      	mov	r0, r5
 8109c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8109c88:	f000 f838 	bl	8109cfc <_malloc_usable_size_r>
 8109c8c:	4284      	cmp	r4, r0
 8109c8e:	4607      	mov	r7, r0
 8109c90:	d802      	bhi.n	8109c98 <_realloc_r+0x34>
 8109c92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8109c96:	d812      	bhi.n	8109cbe <_realloc_r+0x5a>
 8109c98:	4621      	mov	r1, r4
 8109c9a:	4640      	mov	r0, r8
 8109c9c:	f7ff ff6e 	bl	8109b7c <_malloc_r>
 8109ca0:	4605      	mov	r5, r0
 8109ca2:	2800      	cmp	r0, #0
 8109ca4:	d0ed      	beq.n	8109c82 <_realloc_r+0x1e>
 8109ca6:	42bc      	cmp	r4, r7
 8109ca8:	4622      	mov	r2, r4
 8109caa:	4631      	mov	r1, r6
 8109cac:	bf28      	it	cs
 8109cae:	463a      	movcs	r2, r7
 8109cb0:	f7ff fed0 	bl	8109a54 <memcpy>
 8109cb4:	4631      	mov	r1, r6
 8109cb6:	4640      	mov	r0, r8
 8109cb8:	f7ff fef4 	bl	8109aa4 <_free_r>
 8109cbc:	e7e1      	b.n	8109c82 <_realloc_r+0x1e>
 8109cbe:	4635      	mov	r5, r6
 8109cc0:	e7df      	b.n	8109c82 <_realloc_r+0x1e>
	...

08109cc4 <_sbrk_r>:
 8109cc4:	b538      	push	{r3, r4, r5, lr}
 8109cc6:	4d06      	ldr	r5, [pc, #24]	; (8109ce0 <_sbrk_r+0x1c>)
 8109cc8:	2300      	movs	r3, #0
 8109cca:	4604      	mov	r4, r0
 8109ccc:	4608      	mov	r0, r1
 8109cce:	602b      	str	r3, [r5, #0]
 8109cd0:	f000 f81e 	bl	8109d10 <_sbrk>
 8109cd4:	1c43      	adds	r3, r0, #1
 8109cd6:	d102      	bne.n	8109cde <_sbrk_r+0x1a>
 8109cd8:	682b      	ldr	r3, [r5, #0]
 8109cda:	b103      	cbz	r3, 8109cde <_sbrk_r+0x1a>
 8109cdc:	6023      	str	r3, [r4, #0]
 8109cde:	bd38      	pop	{r3, r4, r5, pc}
 8109ce0:	10000344 	.word	0x10000344

08109ce4 <__malloc_lock>:
 8109ce4:	4801      	ldr	r0, [pc, #4]	; (8109cec <__malloc_lock+0x8>)
 8109ce6:	f000 b811 	b.w	8109d0c <__retarget_lock_acquire_recursive>
 8109cea:	bf00      	nop
 8109cec:	10000348 	.word	0x10000348

08109cf0 <__malloc_unlock>:
 8109cf0:	4801      	ldr	r0, [pc, #4]	; (8109cf8 <__malloc_unlock+0x8>)
 8109cf2:	f000 b80c 	b.w	8109d0e <__retarget_lock_release_recursive>
 8109cf6:	bf00      	nop
 8109cf8:	10000348 	.word	0x10000348

08109cfc <_malloc_usable_size_r>:
 8109cfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8109d00:	1f18      	subs	r0, r3, #4
 8109d02:	2b00      	cmp	r3, #0
 8109d04:	bfbc      	itt	lt
 8109d06:	580b      	ldrlt	r3, [r1, r0]
 8109d08:	18c0      	addlt	r0, r0, r3
 8109d0a:	4770      	bx	lr

08109d0c <__retarget_lock_acquire_recursive>:
 8109d0c:	4770      	bx	lr

08109d0e <__retarget_lock_release_recursive>:
 8109d0e:	4770      	bx	lr

08109d10 <_sbrk>:
 8109d10:	4a04      	ldr	r2, [pc, #16]	; (8109d24 <_sbrk+0x14>)
 8109d12:	6811      	ldr	r1, [r2, #0]
 8109d14:	4603      	mov	r3, r0
 8109d16:	b909      	cbnz	r1, 8109d1c <_sbrk+0xc>
 8109d18:	4903      	ldr	r1, [pc, #12]	; (8109d28 <_sbrk+0x18>)
 8109d1a:	6011      	str	r1, [r2, #0]
 8109d1c:	6810      	ldr	r0, [r2, #0]
 8109d1e:	4403      	add	r3, r0
 8109d20:	6013      	str	r3, [r2, #0]
 8109d22:	4770      	bx	lr
 8109d24:	1000034c 	.word	0x1000034c
 8109d28:	10000350 	.word	0x10000350

08109d2c <_init>:
 8109d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109d2e:	bf00      	nop
 8109d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8109d32:	bc08      	pop	{r3}
 8109d34:	469e      	mov	lr, r3
 8109d36:	4770      	bx	lr

08109d38 <_fini>:
 8109d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109d3a:	bf00      	nop
 8109d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8109d3e:	bc08      	pop	{r3}
 8109d40:	469e      	mov	lr, r3
 8109d42:	4770      	bx	lr
