	component qsyssystem is
		port (
			reset_reset_n : in  std_logic := 'X'; -- reset_n
			clk_in_clk    : in  std_logic := 'X'; -- clk
			clock_500_clk : out std_logic         -- clk
		);
	end component qsyssystem;

