Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Feb 26 10:23:18 2019
| Host         : tla02.see.ed.ac.uk running 64-bit Scientific Linux release 7.5 (Nitrogen)
| Command      : report_control_sets -verbose -file wrapper_control_sets_placed.rpt
| Design       : wrapper
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     8 |
| Minimum Number of register sites lost to control set restrictions |    24 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |                   Enable Signal                   |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------+----------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                                   | vga/HonSynCounter/colour_reg[12] |                1 |              8 |
|  CLK_IBUF_BUFG | colour_change/Counter_2bits/COUNT_VALUE_reg[7][0] | RESET_IBUF                       |                2 |              8 |
|  CLK_IBUF_BUFG | colour_change/Counter_10bits/E[0]                 | RESET_IBUF                       |                3 |              8 |
|  CLK_IBUF_BUFG | vga/HonSynCounter/E[0]                            | RESET_IBUF                       |                3 |              9 |
|  CLK_IBUF_BUFG | vga/Bit2Counter/E[0]                              | RESET_IBUF                       |                2 |             10 |
|  CLK_IBUF_BUFG |                                                   | RESET_IBUF                       |                4 |             13 |
|  CLK_IBUF_BUFG |                                                   |                                  |                5 |             15 |
|  CLK_IBUF_BUFG | COLOUR_CHANGE_ENABLE_IBUF                         | RESET_IBUF                       |                4 |             17 |
+----------------+---------------------------------------------------+----------------------------------+------------------+----------------+


