

================================================================
== Vitis HLS Report for 'accel'
================================================================
* Date:           Tue Oct 18 21:21:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.725 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   517523|   517523|  5.175 ms|  5.175 ms|  422242|  422242|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                           |                                                          |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                          Instance                         |                          Module                          |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-----------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |save_variables_locally_U0                                  |save_variables_locally                                    |   422241|   422241|   4.222 ms|   4.222 ms|  422241|  422241|       no|
        |create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0      |create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s      |      815|      815|   8.150 us|   8.150 us|     815|     815|       no|
        |pad_windows_1c_float_28u_28u_3u_3u_32u_U0                  |pad_windows_1c_float_28u_28u_3u_3u_32u_s                  |      786|      786|   7.860 us|   7.860 us|     786|     786|       no|
        |conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0                   |conv2d_sum_1c_float_28u_28u_3u_3u_32u_s                   |    25276|    25276|   0.253 ms|   0.253 ms|   25276|   25276|       no|
        |conv2d_activate_1c_28u_28u_3u_3u_32u_U0                    |conv2d_activate_1c_28u_28u_3u_3u_32u_s                    |    25091|    25091|   0.251 ms|   0.251 ms|   25091|   25091|       no|
        |create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0           |create_window_stream_maxp2d_28u_28u_32u_2u_2u_s           |    25091|    25091|   0.251 ms|   0.251 ms|   25091|   25091|       no|
        |maxp2d_6272u_2u_2u_U0                                      |maxp2d_6272u_2u_2u_s                                      |     6279|     6279|  62.790 us|  62.790 us|    6279|    6279|       no|
        |create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0  |create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s  |     6754|     6754|  67.540 us|  67.540 us|    6754|    6754|       no|
        |pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0              |pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s              |     6274|     6274|  62.740 us|  62.740 us|    6274|    6274|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0                   |conv2d_sum_mc_float_14u_14u_3u_3u_64u_s                   |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_1                   |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_2                   |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_3                   |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_4                   |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_5                   |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_6                   |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_7                   |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_8                   |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_9                   |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_10                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_11                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_12                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_13                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_14                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_15                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_16                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_17                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_18                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_19                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_20                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_21                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_22                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_23                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_24                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_25                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_26                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_27                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_28                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_29                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_30                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_31                  |    13138|    13138|   0.131 ms|   0.131 ms|   13138|   13138|       no|
        |conv2d_aggregate_channels_14u_14u_32u_64u_U0               |conv2d_aggregate_channels_14u_14u_32u_64u_s               |    12566|    12566|   0.126 ms|   0.126 ms|   12566|   12566|       no|
        |create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0           |create_window_stream_maxp2d_14u_14u_64u_2u_2u_s           |    12547|    12547|   0.125 ms|   0.125 ms|   12547|   12547|       no|
        |maxp2d_3136u_2u_2u_U0                                      |maxp2d_3136u_2u_2u_s                                      |     3143|     3143|  31.430 us|  31.430 us|    3143|    3143|       no|
        |dense_128u_3136u_U0                                        |dense_128u_3136u_s                                        |    25362|    25362|   0.254 ms|   0.254 ms|   25362|   25362|       no|
        |softmax_10u_128u_U0                                        |softmax_10u_128u_s                                        |      644|      644|   6.440 us|   6.440 us|     644|     644|       no|
        |entry_proc_U0                                              |entry_proc                                                |        0|        0|       0 ns|       0 ns|       0|       0|       no|
        |write_gmem_U0                                              |write_gmem                                                |    94810|    94810|   0.948 ms|   0.948 ms|   94810|   94810|       no|
        +-----------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      90|    -|
|FIFO                 |      110|     -|     9678|    6230|    -|
|Instance             |       58|  1607|   863011|  457830|    0|
|Memory               |     1590|     -|       32|      10|    0|
|Multiplexer          |        -|     -|        -|     171|    -|
|Register             |        -|     -|       22|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |     1758|  1607|   872743|  464331|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |      171|    92|      145|     154|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       85|    46|       72|      77|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+----------------------------------------------------------+---------+----+-------+-------+-----+
    |                          Instance                         |                          Module                          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------------------------------------+----------------------------------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                                            |control_s_axi                                             |        0|   0|   1016|   1832|    0|
    |conv2d_activate_1c_28u_28u_3u_3u_32u_U0                    |conv2d_activate_1c_28u_28u_3u_3u_32u_s                    |        0|   0|     53|    157|    0|
    |conv2d_aggregate_channels_14u_14u_32u_64u_U0               |conv2d_aggregate_channels_14u_14u_32u_64u_s               |        0|  64|   8358|   8071|    0|
    |conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0                   |conv2d_sum_1c_float_28u_28u_3u_3u_32u_s                   |        0|  45|  17535|   8533|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_1                   |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_10                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_11                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_12                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_13                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_14                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_15                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_16                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_17                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_18                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_19                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_2                   |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_20                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_21                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_22                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_23                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_24                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_25                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_26                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_27                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_28                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_29                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_3                   |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_30                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0                |conv2d_sum_mc_float_14u_14u_3u_3u_64u_31                  |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_4                   |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_5                   |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_6                   |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_7                   |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_8                   |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0                 |conv2d_sum_mc_float_14u_14u_3u_3u_64u_9                   |        0|  43|  24792|  12505|    0|
    |conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0                   |conv2d_sum_mc_float_14u_14u_3u_3u_64u_s                   |        0|  43|  24792|  12505|    0|
    |create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0      |create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s      |        0|   0|   3119|    664|    0|
    |create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0  |create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s  |       34|   0|    304|    530|    0|
    |create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0           |create_window_stream_maxp2d_14u_14u_64u_2u_2u_s           |       12|   0|    539|   1334|    0|
    |create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0           |create_window_stream_maxp2d_28u_28u_32u_2u_2u_s           |       12|   0|    541|   1338|    0|
    |dense_128u_3136u_U0                                        |dense_128u_3136u_s                                        |        0|  80|  17340|   9903|    0|
    |entry_proc_U0                                              |entry_proc                                                |        0|   0|      3|     74|    0|
    |gmem_m_axi_U                                               |gmem_m_axi                                                |        0|   0|   1613|   2273|    0|
    |maxp2d_3136u_2u_2u_U0                                      |maxp2d_3136u_2u_2u_s                                      |        0|   0|    665|    369|    0|
    |maxp2d_6272u_2u_2u_U0                                      |maxp2d_6272u_2u_2u_s                                      |        0|   0|    667|    379|    0|
    |pad_windows_1c_float_28u_28u_3u_3u_32u_U0                  |pad_windows_1c_float_28u_28u_3u_3u_32u_s                  |        0|   0|     27|    545|    0|
    |pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0              |pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s              |        0|   0|     59|   1028|    0|
    |save_variables_locally_U0                                  |save_variables_locally                                    |        0|   0|   9197|   7297|    0|
    |softmax_10u_128u_U0                                        |softmax_10u_128u_s                                        |        0|  42|   4269|   4489|    0|
    |write_gmem_U0                                              |write_gmem                                                |        0|   0|   4362|   8854|    0|
    +-----------------------------------------------------------+----------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                      |                                                          |       58|1607| 863011| 457830|    0|
    +-----------------------------------------------------------+----------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+---------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |         Memory         |              Module             | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------------+---------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv2d_32_biases_U      |conv2d_32_biases_RAM_AUTO_1R1W   |        4|   0|   0|    0|     32|   32|     1|         1024|
    |conv2d_32_weights_U     |conv2d_32_weights_RAM_AUTO_1R1W  |        4|   0|   0|    0|    288|   32|     1|         9216|
    |conv2d_64_biases_U      |conv2d_64_biases_RAM_AUTO_1R1W   |        1|   0|   0|    0|     64|   32|     1|         2048|
    |conv2d_64_weights_U     |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_1_U   |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_2_U   |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_3_U   |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_4_U   |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_5_U   |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_6_U   |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_7_U   |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_8_U   |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_9_U   |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_10_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_11_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_12_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_13_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_14_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_15_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_16_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_17_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_18_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_19_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_20_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_21_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_22_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_23_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_24_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_25_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_26_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_27_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_28_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_29_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_30_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |conv2d_64_weights_31_U  |conv2d_64_weights_RAM_AUTO_1R1W  |        2|   0|   0|    0|    576|   32|     1|        18432|
    |dense_biases_U          |dense_biases_RAM_AUTO_1R1W       |        1|   0|   0|    0|    128|   32|     1|         4096|
    |dense_weights_U         |dense_weights_RAM_AUTO_1R1W      |      188|   0|   0|    0|  50176|   32|     1|      1605632|
    |dense_weights_1_U       |dense_weights_RAM_AUTO_1R1W      |      188|   0|   0|    0|  50176|   32|     1|      1605632|
    |dense_weights_2_U       |dense_weights_RAM_AUTO_1R1W      |      188|   0|   0|    0|  50176|   32|     1|      1605632|
    |dense_weights_3_U       |dense_weights_RAM_AUTO_1R1W      |      188|   0|   0|    0|  50176|   32|     1|      1605632|
    |dense_weights_4_U       |dense_weights_RAM_AUTO_1R1W      |      188|   0|   0|    0|  50176|   32|     1|      1605632|
    |dense_weights_5_U       |dense_weights_RAM_AUTO_1R1W      |      188|   0|   0|    0|  50176|   32|     1|      1605632|
    |dense_weights_6_U       |dense_weights_RAM_AUTO_1R1W      |      188|   0|   0|    0|  50176|   32|     1|      1605632|
    |dense_weights_7_U       |dense_weights_RAM_AUTO_1R1W      |      188|   0|   0|    0|  50176|   32|     1|      1605632|
    |softmax_biases_U        |softmax_biases_RAM_AUTO_1R1W     |        0|  32|  10|    0|     10|   32|     1|          320|
    |softmax_weights_U       |softmax_weights_RAM_AUTO_1R1W    |        4|   0|   0|    0|    427|   32|     1|        13664|
    |softmax_weights_1_U     |softmax_weights_RAM_AUTO_1R1W    |        4|   0|   0|    0|    427|   32|     1|        13664|
    |softmax_weights_2_U     |softmax_weights_RAM_AUTO_1R1W    |        4|   0|   0|    0|    427|   32|     1|        13664|
    +------------------------+---------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                   |                                 |     1590|  32|  10|    0| 421643| 1536|    48|     13492576|
    +------------------------+---------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    +---------------------------------------+---------+-----+----+-----+-------+-----+---------+
    |                  Name                 | BRAM_18K|  FF | LUT| URAM| Depth | Bits| Size:D*B|
    +---------------------------------------+---------+-----+----+-----+-------+-----+---------+
    |conv2d_32_activations_stream_U         |        2|  163|   0|    -|  25088|    1|    25088|
    |conv2d_32_f_map_out_U                  |       50|  163|   0|    -|  25088|   32|   802816|
    |conv2d_32_feature_map_stream_U         |        0|   99|   0|    -|      3|   32|       96|
    |conv2d_32_padded_window_stream_U       |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_32_window_stream_U              |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_activations_stream_U         |        1|  163|   0|    -|  12544|    1|    12544|
    |conv2d_64_f_map_out_U                  |       28|  163|   0|    -|  12544|   32|   401408|
    |conv2d_64_feature_map_stream_U         |        0|   99|   0|    -|      3|   32|       96|
    |conv2d_64_padded_window_stream_0_U     |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_10_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_11_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_12_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_13_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_14_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_15_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_16_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_17_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_18_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_19_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_1_U     |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_20_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_21_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_22_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_23_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_24_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_25_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_26_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_27_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_28_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_29_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_2_U     |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_30_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_31_U    |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_3_U     |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_4_U     |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_5_U     |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_6_U     |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_7_U     |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_8_U     |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_padded_window_stream_9_U     |        0|   99|   0|    -|      3|  288|      864|
    |conv2d_64_window_stream_U              |        0|   99|   0|    -|      3|  288|      864|
    |dense_activations_stream_U             |        0|   99|   0|    -|    128|    1|      128|
    |dense_f_map_out_U                      |        2|  157|   0|    -|    128|   32|     4096|
    |dense_feature_map_stream_U             |        0|   99|   0|    -|      3|   32|       96|
    |gmem_conv2d_32_feature_map_c_U         |        0|   99|   0|    -|     16|   64|     1024|
    |gmem_conv2d_64_feature_map_c_U         |        0|   99|   0|    -|     16|   64|     1024|
    |gmem_dense_feature_map_c_U             |        0|   99|   0|    -|     16|   64|     1024|
    |gmem_maxp2d_32_feature_map_c_U         |        0|   99|   0|    -|     16|   64|     1024|
    |gmem_maxp2d_64_feature_map_c_U         |        0|   99|   0|    -|     16|   64|     1024|
    |gmem_softmax_feature_map_c_U           |        0|   99|   0|    -|     16|   64|     1024|
    |in_channel_map_stream_0_U              |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_10_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_11_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_12_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_13_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_14_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_15_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_16_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_17_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_18_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_19_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_1_U              |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_20_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_21_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_22_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_23_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_24_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_25_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_26_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_27_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_28_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_29_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_2_U              |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_30_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_31_U             |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_3_U              |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_4_U              |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_5_U              |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_6_U              |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_7_U              |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_8_U              |        0|   99|   0|    -|      3|   32|       96|
    |in_channel_map_stream_9_U              |        0|   99|   0|    -|      3|   32|       96|
    |kernel_sums_U                          |        0|   99|   0|    -|      3|   32|       96|
    |maxp2d_32_activations_window_stream_U  |        2|  163|   0|    -|   6272|    4|    25088|
    |maxp2d_32_f_map_out_U                  |       16|  163|   0|    -|   6272|   32|   200704|
    |maxp2d_32_feature_map_stream_U         |        0|   99|   0|    -|      3|   32|       96|
    |maxp2d_32_window_stream_U              |        0|   99|   0|    -|      3|  128|      384|
    |maxp2d_64_activations_window_stream_U  |        1|  163|   0|    -|   3136|    4|    12544|
    |maxp2d_64_f_map_out_U                  |        8|  163|   0|    -|   3136|   32|   100352|
    |maxp2d_64_feature_map_stream_U         |        0|   99|   0|    -|      3|   32|       96|
    |maxp2d_64_window_stream_U              |        0|   99|   0|    -|      3|  128|      384|
    |softmax_f_map_out_U                    |        0|   99|   0|    -|     10|   32|      320|
    +---------------------------------------+---------+-----+----+-----+-------+-----+---------+
    |Total                                  |      110| 9678|   0|    0|  94667|12139|  1625888|
    +---------------------------------------+---------+-----+----+-----+-------+-----+---------+

    * Expression: 
    +------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                              Variable Name                             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_conv2d_32_biases                                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_conv2d_32_weights                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_conv2d_64_biases                                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_dense_biases                                            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_dense_weights                                           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_dense_weights_1                                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_dense_weights_2                                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_dense_weights_3                                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_dense_weights_4                                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_dense_weights_5                                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_dense_weights_6                                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_dense_weights_7                                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_softmax_biases                                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_softmax_weights                                         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_softmax_weights_1                                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_softmax_weights_2                                       |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                           |       and|   0|  0|   2|           1|           1|
    |conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0_ap_start                       |       and|   0|  0|   2|           1|           1|
    |create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |dense_128u_3136u_U0_ap_start                                            |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                                                  |       and|   0|  0|   2|           1|           1|
    |pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_start_full_n              |       and|   0|  0|   2|           1|           1|
    |save_variables_locally_U0_ap_continue                                   |       and|   0|  0|   2|           1|           1|
    |save_variables_locally_U0_ap_start                                      |       and|   0|  0|   2|           1|           1|
    |softmax_10u_128u_U0_ap_start                                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv2d_32_biases                                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv2d_32_weights                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv2d_64_biases                                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_dense_biases                                      |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_dense_weights                                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_dense_weights_1                                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_dense_weights_2                                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_dense_weights_3                                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_dense_weights_4                                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_dense_weights_5                                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_dense_weights_6                                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_dense_weights_7                                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_softmax_biases                                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_softmax_weights                                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_softmax_weights_1                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_softmax_weights_2                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_save_variables_locally_U0_ap_ready                              |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                   |          |   0|  0|  90|          45|          45|
    +------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                    Name                                    | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_conv2d_32_biases                                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv2d_32_weights                                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv2d_64_biases                                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_dense_biases                                      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_dense_weights                                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_dense_weights_1                                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_dense_weights_2                                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_dense_weights_3                                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_dense_weights_4                                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_dense_weights_5                                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_dense_weights_6                                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_dense_weights_7                                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_softmax_biases                                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_softmax_weights                                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_softmax_weights_1                                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_softmax_weights_2                                 |   9|          2|    1|          2|
    |ap_sync_reg_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                                          |   9|          2|    1|          2|
    |ap_sync_reg_save_variables_locally_U0_ap_ready                              |   9|          2|    1|          2|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                       | 171|         38|   19|         38|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                                                                |  1|   0|    1|          0|
    |ap_rst_reg_1                                                                |  1|   0|    1|          0|
    |ap_rst_reg_2                                                                |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv2d_32_biases                                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv2d_32_weights                                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv2d_64_biases                                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_dense_biases                                      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_dense_weights                                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_dense_weights_1                                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_dense_weights_2                                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_dense_weights_3                                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_dense_weights_4                                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_dense_weights_5                                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_dense_weights_6                                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_dense_weights_7                                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_softmax_biases                                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_softmax_weights                                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_softmax_weights_1                                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_softmax_weights_2                                 |  1|   0|    1|          0|
    |ap_sync_reg_create_window_stream_conv2d_1c_float_28u_28u_3u_3u_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                                          |  1|   0|    1|          0|
    |ap_sync_reg_save_variables_locally_U0_ap_ready                              |  1|   0|    1|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       | 22|   0|   22|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |     Source Object     |    C Type    |
+-----------------------+-----+-----+---------------+-----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_AWADDR   |   in|    8|          s_axi|                control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|                control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|                control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_ARADDR   |   in|    8|          s_axi|                control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|                control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|                control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|                control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|                control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|                control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|                  accel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|                  accel|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|                  accel|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|                   gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|                   gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|                   gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|                   gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|                   gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|                   gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|                   gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|                   gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|                   gmem|       pointer|
|input_stream_TDATA     |   in|   32|           axis|  input_stream_V_data_V|       pointer|
|input_stream_TKEEP     |   in|    4|           axis|  input_stream_V_keep_V|       pointer|
|input_stream_TSTRB     |   in|    4|           axis|  input_stream_V_strb_V|       pointer|
|input_stream_TLAST     |   in|    1|           axis|  input_stream_V_last_V|       pointer|
|input_stream_TVALID    |   in|    1|           axis|  input_stream_V_last_V|       pointer|
|input_stream_TREADY    |  out|    1|           axis|  input_stream_V_last_V|       pointer|
+-----------------------+-----+-----+---------------+-----------------------+--------------+

