0.7
2020.2
Nov  8 2024
22:36:55
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/bram32_tb.v,1749649431,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/pc_tb.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,bram32_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/pc_tb.v,1749402414,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/register_file_tb.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,pc_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/register_file_tb.v,1748448310,verilog,,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,register_file_tb,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/bram32.v,1749649758,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sim_1/new/bram32_tb.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,bram32,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/pc.v,1749401413,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/register_file.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,pc,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/register_file.v,1748448310,verilog,,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/bram32.v,/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,register_file,,,../../../../rv32i_sc.srcs/sources_1/new,,,,,
/home/szymon/Documents/ISAE/research_project/implemnetations/riscv_single_core/rv32i_sc.srcs/sources_1/new/rv32i_params.vh,1749402991,verilog,,,,,,,,,,,,
