zynq_dpu_system_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/sim/zynq_dpu_system_processing_system7_0_0.v,incdir="$ref_dir/../../../../my_zedboard_project_1.gen/sources_1/bd/zynq_dpu_system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../my_zedboard_project_1.gen/sources_1/bd/zynq_dpu_system/ipshared/34f8/hdl"incdir="../../../../my_zedboard_project_1.gen/sources_1/bd/zynq_dpu_system/ipshared/ec67/hdl"incdir="../../../../my_zedboard_project_1.gen/sources_1/bd/zynq_dpu_system/ipshared/34f8/hdl"
zynq_dpu_system.vhd,vhdl,xil_defaultlib,../../../bd/zynq_dpu_system/sim/zynq_dpu_system.vhd,incdir="$ref_dir/../../../../my_zedboard_project_1.gen/sources_1/bd/zynq_dpu_system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../my_zedboard_project_1.gen/sources_1/bd/zynq_dpu_system/ipshared/34f8/hdl"incdir="../../../../my_zedboard_project_1.gen/sources_1/bd/zynq_dpu_system/ipshared/ec67/hdl"incdir="../../../../my_zedboard_project_1.gen/sources_1/bd/zynq_dpu_system/ipshared/34f8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
