// Seed: 3221032527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output supply1 id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_1 = 1;
  tri1 id_9, id_10, id_11, id_12;
  logic id_13;
  assign id_6  = {1{1}};
  assign id_10 = 1;
  wire id_14;
  assign id_9 = -1'b0;
  wire id_15;
  assign id_2[1] = id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_4,
      id_1,
      id_4,
      id_2,
      id_4,
      id_4
  );
  inout wire id_1;
  wire id_6 = id_3;
  assign id_3[id_5] = 1;
endmodule
