[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5353461 heartbeat IPC: 1.868 cumulative IPC: 1.868 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 11357666 heartbeat IPC: 1.665 cumulative IPC: 1.761 (Simulation time: 00 hr 14 min 10 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 16710372 heartbeat IPC: 1.868 cumulative IPC: 1.795 (Simulation time: 00 hr 20 min 47 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22409003 heartbeat IPC: 1.755 cumulative IPC: 1.785 (Simulation time: 00 hr 27 min 20 sec)
Warmup finished CPU 0 instructions: 50000000 cycles: 29113797 cumulative IPC: 1.717 (Simulation time: 00 hr 34 min 48 sec)
Warmup complete CPU 0 instructions: 50000000 cycles: 29113797 cumulative IPC: 1.717 (Simulation time: 00 hr 34 min 48 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 29113799 heartbeat IPC: 1.491 cumulative IPC: 4.5 (Simulation time: 00 hr 34 min 48 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 53927607 heartbeat IPC: 0.403 cumulative IPC: 0.403 (Simulation time: 00 hr 52 min 29 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 76679411 heartbeat IPC: 0.4395 cumulative IPC: 0.4205 (Simulation time: 01 hr 08 min 46 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 102259976 heartbeat IPC: 0.3909 cumulative IPC: 0.4101 (Simulation time: 01 hr 24 min 32 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 126720725 heartbeat IPC: 0.4088 cumulative IPC: 0.4098 (Simulation time: 01 hr 35 min 54 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 144154115 heartbeat IPC: 0.5736 cumulative IPC: 0.4346 (Simulation time: 01 hr 44 min 21 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 164206916 heartbeat IPC: 0.4987 cumulative IPC: 0.4441 (Simulation time: 01 hr 53 min 34 sec)
Heartbeat CPU 0 instructions: 120000026 cycles: 183601078 heartbeat IPC: 0.5156 cumulative IPC: 0.4531 (Simulation time: 02 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 130000029 cycles: 213530151 heartbeat IPC: 0.3341 cumulative IPC: 0.4338 (Simulation time: 02 hr 16 min 05 sec)
Heartbeat CPU 0 instructions: 140000029 cycles: 244302390 heartbeat IPC: 0.325 cumulative IPC: 0.4182 (Simulation time: 02 hr 31 min 05 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 239538579 cumulative IPC: 0.4175 (Simulation time: 02 hr 42 min 19 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 239538579 cumulative IPC: 0.4175 (Simulation time: 02 hr 42 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/429.mcf-22B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4175 instructions: 100000000 cycles: 239538579
CPU 0 Branch Prediction Accuracy: 96.7% MPKI: 3 Average ROB Occupancy at Mispredict: 102.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:     473522 HIT:     158738 MISS:     314784 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     473522 HIT:     158738 MISS:     314784 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 548.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   13543262 HIT:    1165855 MISS:   12377407 MSHR_MERGE:    1259903
cpu0->cpu0_L2C LOAD         ACCESS:    3088219 HIT:     320245 MISS:    2767974 MSHR_MERGE:     132558
cpu0->cpu0_L2C RFO          ACCESS:       4410 HIT:       4381 MISS:         29 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    8601259 HIT:     295565 MISS:    8305694 MSHR_MERGE:    1127345
cpu0->cpu0_L2C WRITE        ACCESS:    1342315 HIT:     540326 MISS:     801989 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     507059 HIT:       5338 MISS:     501721 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    9734383 ISSUED:    8601259 USEFUL:     357493 USELESS:      19147
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 135.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   11152731 HIT:   11152731 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   11152731 HIT:   11152731 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   35764919 HIT:   31139746 MISS:    4625173 MSHR_MERGE:    1025471
cpu0->cpu0_L1D LOAD         ACCESS:   15154608 HIT:   11060588 MISS:    4094020 MSHR_MERGE:    1005787
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   19960280 HIT:   19940402 MISS:      19878 MSHR_MERGE:      15468
cpu0->cpu0_L1D TRANSLATION  ACCESS:     650031 HIT:     138756 MISS:     511275 MSHR_MERGE:       4216
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 161.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8998962 HIT:    8998962 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    8998962 HIT:    8998962 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   31880384 HIT:   30757037 MISS:    1123347 MSHR_MERGE:     649825
cpu0->cpu0_DTLB LOAD         ACCESS:   31880384 HIT:   30757037 MISS:    1123347 MSHR_MERGE:     649825
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 370.1 cycles
cpu0->LLC TOTAL        ACCESS:   11600077 HIT:    4603516 MISS:    6996561 MSHR_MERGE:    2767668
cpu0->LLC LOAD         ACCESS:    2635415 HIT:     857361 MISS:    1778054 MSHR_MERGE:     398387
cpu0->LLC RFO          ACCESS:         29 HIT:          0 MISS:         29 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    7177614 HIT:    2511367 MISS:    4666247 MSHR_MERGE:    2369281
cpu0->LLC WRITE        ACCESS:    1285298 HIT:    1210033 MISS:      75265 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     501721 HIT:      24755 MISS:     476966 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 209.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      93410
  ROW_BUFFER_MISS:    4060137
  AVG DBUS CONGESTED CYCLE: 6.582
Channel 0 WQ ROW_BUFFER_HIT:     348367
  ROW_BUFFER_MISS:     896289
  FULL:          0
Channel 0 REFRESHES ISSUED:      19961
