Diego Andrade , Basilio B. Fraguela , Ramón Doallo, Cache behavior modelling for codes involving banded matrices, Proceedings of the 19th international conference on Languages and compilers for parallel computing, November 02-04, 2006, New Orleans, LA, USA
E. Herruzo , O. Plata , E. L. Zapata, Using Padding to Optimize Locality in Scientific Applications, Proceedings of the 8th international conference on Computational Science, Part I, June 23-25, 2008, Krakow, Poland
Michael A. Frumkin , Rob F. Van der Wijngaart, Tight bounds on cache use for stencil operations on rectangular grids, Journal of the ACM (JACM), v.49 n.3, p.434-453, May 2002
Andhi Janapsatya , Aleksandar Ignjatović , Sri Parameswaran, Finding optimal L1 cache configuration for embedded systems, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan
Diego Andrade , Basilio B. Fraguela , Ramón Doallo, Address independent estimation of the boundaries of cache performance, Microprocessors & Microsystems, v.38 n.2, p.137-151, March, 2014
Juan Segarra , Clemente Rodríguez , Rubén Gran , Luis C. Aparicio , Víctor Viñals, ACDC: Small, Predictable and High-Performance Data Cache, ACM Transactions on Embedded Computing Systems (TECS), v.14 n.2, p.1-26, March 2015
Evangelia Athanasaki , Kornilios Kourtis , Nikos Anastopoulos , Nectarios Koziris, Tuning blocked array layouts to exploit memory hierarchy in SMT architectures, Proceedings of the 10th Panhellenic conference on Advances in Informatics, November 11-13, 2005, Volos, Greece
Peter Grun , Nikil Dutt , Alex Nicolau, MIST: an algorithm for memory miss traffic management, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Paolo D'Alberto , Alexandru Nicolau , Alexander Veidenbaum , Rajesh Gupta, Line Size Adaptivity Analysis of Parameterized Loop Nests for Direct Mapped Data Cache, IEEE Transactions on Computers, v.54 n.2, p.185-197, February 2005
Clemens Grelck, Improving Cache Effectiveness through Array Data Layout Manipulation in SAC, Selected Papers from the 12th International Workshop on Implementation of Functional Languages, p.231-248, September 04-07, 2000
Claudia Leopold, Exploiting non-uniform reuse for cache optimization, Proceedings of the 2001 ACM symposium on Applied computing, p.560-564, March 2001, Las Vegas, Nevada, USA
C. Kulkarni , C. Ghez , M. Miranda , F. Catthoor , H. De Man, Cache Conscious Data Layout Organization for Conflict Miss Reduction in Embedded Multimedia Applications, IEEE Transactions on Computers, v.54 n.1, p.76-81, January 2005
Joshua J. Pieper , Alain Mellan , JoAnn M. Paul , Donald E. Thomas , Faraydon Karim, High level cache simulation for heterogeneous multiprocessors, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA
Xavier Vera , Josep Llosa , Antonio González, Near-optimal padding for removing conflict misses, Proceedings of the 15th international conference on Languages and Compilers for Parallel Computing, p.329-343, July 25-27, 2002, College Park, MD
Thomas Rauber , Gudula Rünger, Selecting Data Distributions for Unbounded Loops, Proceedings of the 16th International Parallel and Distributed Processing Symposium, p.298, April 15-19, 2002
Paolo D'Alberto , Alexandru Nicolau , Alexander Veidenbaum , Rajesh Gupta, Static analysis of parameterized loop nests for energy efficient use of data caches, Compilers and operating systems for low power, Kluwer Academic Publishers, Norwell, MA, 2003
Mohammad Shihabul Haque , Jorgen Peddersen , Sri Parameswaran, CIPARSim: cache intersection property assisted rapid single-pass FIFO cache simulation technique, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Yan Solihin , Fei Guo , Seongbeom Kim, Predicting Cache Space Contention in Utility Computing Servers, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 10, p.226.2, April 04-08, 2005
Ruoming Jin , Gagan Agrawal, Performance prediction for random write reductions: a case study in modeling shared memory programs, ACM SIGMETRICS Performance Evaluation Review, v.30 n.1, June 2002
B. B. Fraguela , R. Doallo , J. Touriño , E. L. Zapata, A compiler tool to predict memory hierarchy performance of scientific codes, Parallel Computing, v.30 n.2, p.225-248, February 2004
Jörg Dümmler , Thomas Rauber , Gudula Rünger, Combining measures for temporal and spatial locality, Proceedings of the 2006 international conference on Frontiers of High Performance Computing and Networking, December 04-07, 2006, Sorrento, Italy
Mohammad Shihabul Haque , Andhi Janapsatya , Sri Parameswaran, SuSeSim: a fast simulation strategy to find optimal L1 cache configuration for embedded systems, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France
Lodewijk Bonebakker , Andrew Over , Ilya Sharapov, Working set characterization of applications with an efficient LRU algorithm, Proceedings of the Third European conference on Formal Methods and Stochastic Models for Performance Evaluation, June 21-22, 2006, Budapest, Hungary
C. Kulkarni , C. Ghez , M. Miranda , F. Catthoor , H. de Man, Cache conscious data layout organization for embedded multimedia applications, Proceedings of the conference on Design, automation and test in Europe, p.686-693, March 2001, Munich, Germany
Leena Unnikrishnan , Scott D. Stoller , Yanhong A. Liu, Automatic Accurate Live Memory Analysis for Garbage-Collected Languages, ACM SIGPLAN Notices, v.36 n.8, p.102-111, Aug. 2001
Min Zhao , Bruce Childers , Mary Lou Soffa, Predicting the impact of optimizations for embedded systems, ACM SIGPLAN Notices, v.38 n.7, July 2003
Harini Ramaprasad , Frank Mueller, Tightening the bounds on feasible preemptions, ACM Transactions on Embedded Computing Systems (TECS), v.10 n.2, p.1-34, December 2010
Jason D. Hiser , Jack W. Davidson , David B. Whalley, Fast, accurate design space exploration of embedded systems memory configurations, Proceedings of the 2007 ACM symposium on Applied computing, March 11-15, 2007, Seoul, Korea
Leena Unnikrishnan , Scott D. Stoller , Yanhong A. Liu, Optimized Live Heap Bound Analysis, Proceedings of the 4th International Conference on Verification, Model Checking, and Abstract Interpretation, p.70-85, January 09-11, 2002
Mohammad Shihabul Haque , Jorgen Peddersen , Andhi Janapsatya , Sri Parameswaran, DEW: a fast level 1 cache simulation approach for embedded processors with FIFO replacement policy, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Diego Andrade , Basilio B. Fraguela , Ramón Doallo, Static analysis of the worst-case memory performance for irregular codes with indirections, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.3, p.1-32, September 2012
Mohammad Shihabul Haque , Jorgen Peddersen , Andhi Janapsatya , Sri Parameswaran, SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California
Richard Vuduc , James W. Demmel , Katherine A. Yelick , Shoaib Kamil , Rajesh Nishtala , Benjamin Lee, Performance optimizations and bounds for sparse matrix-vector multiply, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-35, November 16, 2002, Baltimore, Maryland
Jaydeep Marathe , Frank Mueller , Tushar Mohan , Bronis R. de Supinski , Sally A. McKee , Andy Yoo, METRIC: tracking down inefficiencies in the memory hierarchy via binary rewriting, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California
Rachid Seghir , Vincent Loechner, Memory optimization by counting points in integer transformations of parametric polytopes, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea
Min Zhao , Bruce R. Childers , Mary Lou Soffa, A Model-Based Framework: An Approach for Profit-Driven Optimization, Proceedings of the international symposium on Code generation and optimization, p.317-327, March 20-23, 2005
D. Andrade , B. B. Fraguela , R. Doallo, Analytical modeling of codes with arbitrary data-dependent conditional structures, Journal of Systems Architecture: the EUROMICRO Journal, v.52 n.7, p.394-410, July 2006
Yu-Ting Chen , Jason Cong , Glenn Reinman, HC-Sim: a fast and exact l1 cache simulator with scratchpad memory co-simulation support, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan
Xavier Vera , Björn Lisper , Jingling Xue, Data cache locking for higher program predictability, ACM SIGMETRICS Performance Evaluation Review, v.31 n.1, June 2003
G. Logothetis , K. Schneider , C. Metzler, Generating Formal Models for Real-Time Verification by Exact Low-Level Runtime Analysis of Synchronous Programs, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.256, December 03-05, 2003
Chung-hsing Hsu , Ulrich Kremer, A Quantitative Analysis of Tile Size Selection Algorithms, The Journal of Supercomputing, v.27 n.3, p.279-294, March 2004
Hongbo Rong , Zhizhong Tang , R. Govindarajan , Alban Douillet , Guang R. Gao, Single-dimension software pipelining for multidimensional loops, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.1, p.7-es, March 2007
Jun Shirako , Kamal Sharma , Naznin Fauzia , Louis-Noël Pouchet , J. Ramanujam , P. Sadayappan , Vivek Sarkar, Analytical bounds for optimal tile size selection, Proceedings of the 21st international conference on Compiler Construction, March 24-April 01, 2012, Tallinn, Estonia
Tohru Ishihara , Farzan Fallah, A non-uniform cache architecture for low power system design, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA
Gabriel Rivera , Chau-Wen Tseng, Tiling optimizations for 3D scientific computations, Proceedings of the 2000 ACM/IEEE conference on Supercomputing (CDROM), p.32-es, November 04-10, 2000, Dallas, Texas, United States
Matthias Korch , Thomas Rauber, Locality optimized shared-memory implementations of iterated runge-kutta methods, Proceedings of the 13th international Euro-Par conference on Parallel Processing, August 28-31, 2007, Rennes, France
Swarup Kumar Sahoo , Rajkiran Panuganti , Sriram Krishnamoorthy , P. Sadayappan, Cache Miss Characterization and Data Locality Optimization for Imperfectly Nested Loops on Shared Memory Multiprocessors, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers, p.44.1, April 04-08, 2005
Min Zhao , Bruce R. Childers , Mary Lou Soffa, An approach toward profit-driven optimization, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.3, p.231-262, September 2006
Bin Bao , Chen Ding, Defensive loop tiling for shared cache, Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization (CGO), p.1-11, February 23-27, 2013
Jaydeep Marathe , Frank Mueller , Tushar Mohan , Sally A. Mckee , Bronis R. De Supinski , Andy Yoo, METRIC: Memory tracing via dynamic binary rewriting to identify cache inefficiencies, ACM Transactions on Programming Languages and Systems (TOPLAS), v.29 n.2, p.12-es, April 2007
Xavier Vera , Jaume Abella , Josep Llosa , Antonio González, An accurate cost model for guiding data locality transformations, ACM Transactions on Programming Languages and Systems (TOPLAS), v.27 n.5, p.946-987, September 2005
Lakshminarayanan Renganarayana , Sanjay Rajopadhye, A Geometric Programming Framework for Optimal Multi-Level Tiling, Proceedings of the 2004 ACM/IEEE conference on Supercomputing, p.18, November 06-12, 2004
Leena Unnikrishnan , Scott D. Stoller, Parametric heap usage analysis for functional programs, Proceedings of the 2009 international symposium on Memory management, June 19-20, 2009, Dublin, Ireland
Yuriko Ishitobi , Tohru Ishihara , Hiroto Yasuura, Code and Data Placement for Embedded Processors with Scratchpad and Cache Memories, Journal of Signal Processing Systems, v.60 n.2, p.211-224, August    2010
Daniel Grund , Jan Reineke, Abstract Interpretation of FIFO Replacement, Proceedings of the 16th International Symposium on Static Analysis, August 09-11, 2009, Los Angeles, CA
Xavier Vera , Björn Lisper , Jingling Xue, Data Caches in Multitasking Hard Real-Time Systems, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.154, December 03-05, 2003
Erik Berg , Erik Hagersten, Fast data-locality profiling of native execution, ACM SIGMETRICS Performance Evaluation Review, v.33 n.1, June 2005
Xavier Vera , Björn Lisper , Jingling Xue, Data cache locking for tight timing calculations, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.1, p.1-38, December 2007
Diego Andrade , Basilio B. Fraguela , Ramón Doallo, Precise automatable analytical modeling of the cache behavior of codes with indirections, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.3, p.16-es, September 2007
Razvan Cheveresan , Matt Ramsay , Chris Feucht , Ilya Sharapov, Characteristics of workloads used in high performance and technical computing, Proceedings of the 21st annual international conference on Supercomputing, June 17-21, 2007, Seattle, Washington
Xipeng Shen , Yutao Zhong , Chen Ding, Phase-Based miss rate prediction across program inputs, Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing, p.42-55, September 22-24, 2004, West Lafayette, IN
Rachid Seghir , Vincent Loechner , Benoît Meister, Integer affine transformations of parametric ℤ-polytopes and applications to loop nest optimization, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.2, p.1-27, June 2012
Ian Karlin , Elizabeth Jessup , Geoffrey Belter , Jeremy G. Siek, Parallel memory prediction for fused linear algebra kernels, ACM SIGMETRICS Performance Evaluation Review, v.38 n.4, March 2011
Sven Verdoolaege , Rachid Seghir , Kristof Beyls , Vincent Loechner , Maurice Bruynooghe, Analytical computation of Ehrhart polynomials: enabling more compiler analyses and optimizations, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA
Sandhya Krishnan , Sriram Krishnamoorthy , Gerald Baumgartner , Chi-Chung Lam , J. Ramanujam , P. Sadayappan , Venkatesh Choppella, Efficient synthesis of out-of-core algorithms using a nonlinear optimization solver, Journal of Parallel and Distributed Computing, v.66 n.5, p.659-673, May 2006
Xavier Vera , Nerina Bermudo , Josep Llosa , Antonio González, A fast and accurate framework to analyze and optimize cache memory behavior, ACM Transactions on Programming Languages and Systems (TOPLAS), v.26 n.2, p.263-300, March 2004
Eric Anger , Sudhakar Yalamanchili , Scott Pakin , Patrick McCormick, Architecture-independent modeling of intra-node data movement, Proceedings of the 2014 LLVM Compiler Infrastructure in HPC, November 16-21, 2014, New Orleans, Louisiana
T. Ishihara , F. Fallah, A cache-defect-aware code placement algorithm for improving the performance of processors, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.995-1001, November 06-10, 2005, San Jose, CA
Geoffrey Belter , E. R. Jessup , Ian Karlin , Jeremy G. Siek, Automating the generation of composed linear algebra kernels, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon
Allan Snavely , Laura Carrington , Nicole Wolter , Jesus Labarta , Rosa Badia , Avi Purkayastha, A framework for performance modeling and prediction, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-17, November 16, 2002, Baltimore, Maryland
Jingling Xue , Xavier Vera, Efficient and Accurate Analytical Modeling of Whole-Program Data Cache Behavior, IEEE Transactions on Computers, v.53 n.5, p.547-566, May 2004
Sven Verdoolaege , Kristof Beyls , Maurice Bruynooghe , Francky Catthoor, Experiences with enumeration of integer projections of parametric polytopes, Proceedings of the 14th international conference on Compiler Construction, April 04-08, 2005, Edinburgh, UK
Matthias Korch , Thomas Rauber, Optimizing locality and scalability of embedded Runge--Kutta solvers using block-based pipelining, Journal of Parallel and Distributed Computing, v.66 n.3, p.444-468, March 2006
Siddhartha Chatterjee , Erin Parker , Philip J. Hanlon , Alvin R. Lebeck, Exact analysis of the cache behavior of nested loops, ACM SIGPLAN Notices, v.36 n.5, p.286-297, May 2001
Basilio B. Fraguela , Ramón Doallo , Emilio L. Zapata, Probabilistic Miss Equations: Evaluating Memory Hierarchy Performance, IEEE Transactions on Computers, v.52 n.3, p.321-336, March 2003
Yutao Zhong , Steven G. Dropsho , Xipeng Shen , Ahren Studer , Chen Ding, Miss Rate Prediction Across Program Inputs and Cache Configurations, IEEE Transactions on Computers, v.56 n.3, p.328-343, March 2007
Ori Rottenstreich , Isaac Keslassy, The Bloom paradox: whennotto use a Bloom filter, IEEE/ACM Transactions on Networking (TON), v.23 n.3, p.703-716, June 2015
Richard Vuduc , James W. Demmel , Jeff A. Bilmes, Statistical Models for Empirical Search-Based Performance Tuning, International Journal of High Performance Computing Applications, v.18 n.1, p.65-94, February  2004
Yutao Zhong , Xipeng Shen , Chen Ding, Program locality analysis using reuse distance, ACM Transactions on Programming Languages and Systems (TOPLAS), v.31 n.6, p.1-39, August 2009
Wei Zang , Ann Gordon-Ross, A survey on cache tuning from a power/energy perspective, ACM Computing Surveys (CSUR), v.45 n.3, p.1-49, June 2013
Lakshminarayanan Renganarayana , Sanjay Rajopadhye, Positivity, posynomials and tile size selection, Proceedings of the 2008 ACM/IEEE conference on Supercomputing, November 15-21, 2008, Austin, Texas
