#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec  1 13:53:13 2021
# Process ID: 98947
# Current directory: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_command_interface_0_0_synth_1
# Command line: vivado -log rsa_project_command_interface_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rsa_project_command_interface_0_0.tcl
# Log file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_command_interface_0_0_synth_1/rsa_project_command_interface_0_0.vds
# Journal file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_command_interface_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source rsa_project_command_interface_0_0.tcl -notrace
Command: synth_design -top rsa_project_command_interface_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 98999 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1313.031 ; gain = 81.723 ; free physical = 4462 ; free virtual = 30814
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rsa_project_command_interface_0_0' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_command_interface_0_0/synth/rsa_project_command_interface_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'command_interface' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/src/ipcore_interface/command_interface.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'command_interface_S00_AXI' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/src/ipcore_interface/command_interface_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/src/ipcore_interface/command_interface_S00_AXI.v:166]
INFO: [Synth 8-6155] done synthesizing module 'command_interface_S00_AXI' (1#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/src/ipcore_interface/command_interface_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'command_interface' (2#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/src/ipcore_interface/command_interface.v:4]
INFO: [Synth 8-6155] done synthesizing module 'rsa_project_command_interface_0_0' (3#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_command_interface_0_0/synth/rsa_project_command_interface_0_0.v:57]
WARNING: [Synth 8-3331] design command_interface_S00_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design command_interface_S00_AXI has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design command_interface_S00_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design command_interface_S00_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design command_interface_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design command_interface_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design command_interface_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design command_interface_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design command_interface_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design command_interface_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design command_interface_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design command_interface_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design command_interface_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design command_interface_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1356.656 ; gain = 125.348 ; free physical = 4177 ; free virtual = 30529
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1356.656 ; gain = 125.348 ; free physical = 4151 ; free virtual = 30503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1356.656 ; gain = 125.348 ; free physical = 4151 ; free virtual = 30503
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1719.672 ; gain = 1.000 ; free physical = 2211 ; free virtual = 28566
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 1903 ; free virtual = 28300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 1902 ; free virtual = 28299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 1897 ; free virtual = 28295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 1885 ; free virtual = 28282
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module command_interface_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design rsa_project_command_interface_0_0 has unconnected port s00_axi_awaddr[3]
WARNING: [Synth 8-3331] design rsa_project_command_interface_0_0 has unconnected port s00_axi_awaddr[2]
WARNING: [Synth 8-3331] design rsa_project_command_interface_0_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design rsa_project_command_interface_0_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design rsa_project_command_interface_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design rsa_project_command_interface_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design rsa_project_command_interface_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design rsa_project_command_interface_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design rsa_project_command_interface_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design rsa_project_command_interface_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design rsa_project_command_interface_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design rsa_project_command_interface_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design rsa_project_command_interface_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design rsa_project_command_interface_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/command_interface_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/command_interface_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/command_interface_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/command_interface_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/command_interface_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/command_interface_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/command_interface_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module rsa_project_command_interface_0_0.
INFO: [Synth 8-3332] Sequential element (inst/command_interface_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module rsa_project_command_interface_0_0.
INFO: [Synth 8-3332] Sequential element (inst/command_interface_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module rsa_project_command_interface_0_0.
INFO: [Synth 8-3332] Sequential element (inst/command_interface_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module rsa_project_command_interface_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 1822 ; free virtual = 28226
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 733 ; free virtual = 27189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 734 ; free virtual = 27189
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 732 ; free virtual = 27188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 580 ; free virtual = 27035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 578 ; free virtual = 27034
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 577 ; free virtual = 27032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 575 ; free virtual = 27031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 575 ; free virtual = 27030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 575 ; free virtual = 27030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |    34|
|4     |LUT4 |     5|
|5     |LUT6 |     2|
|6     |FDRE |    73|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |   116|
|2     |  inst                             |command_interface         |   116|
|3     |    command_interface_S00_AXI_inst |command_interface_S00_AXI |   116|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 573 ; free virtual = 27028
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1719.672 ; gain = 125.348 ; free physical = 629 ; free virtual = 27084
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1719.672 ; gain = 488.363 ; free physical = 629 ; free virtual = 27084
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1720.672 ; gain = 501.094 ; free physical = 620 ; free virtual = 27075
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_command_interface_0_0_synth_1/rsa_project_command_interface_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_command_interface_0_0/rsa_project_command_interface_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/rsa_project_command_interface_0_0_synth_1/rsa_project_command_interface_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rsa_project_command_interface_0_0_utilization_synth.rpt -pb rsa_project_command_interface_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1744.684 ; gain = 0.000 ; free physical = 508 ; free virtual = 26963
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 13:54:07 2021...
