// Seed: 71506734
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wor id_3, id_4, id_5;
  and (id_2, id_4, id_6, id_5, id_1, id_3);
  id_6 :
  assert property (@(posedge id_5 & id_1 - id_1 or &1) id_4);
  module_2(
      id_3, id_6, id_3, id_4
  );
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2, id_3;
  module_0(
      id_3, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = id_4;
  wire id_5;
endmodule
