
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036977                       # Number of seconds simulated
sim_ticks                                 36977349900                       # Number of ticks simulated
final_tick                               563943713085                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 118328                       # Simulator instruction rate (inst/s)
host_op_rate                                   153341                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1361536                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912700                       # Number of bytes of host memory used
host_seconds                                 27158.55                       # Real time elapsed on the host
sim_insts                                  3213616517                       # Number of instructions simulated
sim_ops                                    4164529740                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2396928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2193152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1883008                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6478208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1299456                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1299456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18726                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17134                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14711                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 50611                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10152                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10152                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64821519                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        38077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59310686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50923282                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               175193950                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        38077                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             138463                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35141945                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35141945                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35141945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64821519                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        38077                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59310686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50923282                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              210335895                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88674701                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31091581                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25266651                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121115                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12926522                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12128754                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3277948                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89635                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31196494                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172470775                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31091581                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15406702                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37922206                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11397681                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7200671                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15276503                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       909284                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85548345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.490252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.299287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47626139     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3334897      3.90%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2686952      3.14%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6549786      7.66%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1764984      2.06%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2277878      2.66%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1653737      1.93%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924774      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18729198     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85548345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350625                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.944983                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32638126                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7008503                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36467147                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       247717                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9186850                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5312803                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42439                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206162720                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81411                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9186850                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35027556                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1466660                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2008768                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34268672                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3589837                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198902224                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        33467                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1488704                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113321                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2598                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278503443                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928548046                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928548046                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107807894                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41061                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23269                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9834807                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18533417                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9450354                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148156                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2844121                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188102028                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39617                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149438957                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       295202                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64986217                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198399500                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6549                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85548345                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746836                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886795                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30176664     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18329141     21.43%     56.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11858459     13.86%     70.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8855131     10.35%     80.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7645599      8.94%     89.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3936681      4.60%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3389645      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632366      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       724659      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85548345                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874514     71.14%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177063     14.40%     85.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177704     14.46%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124505458     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127264      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14829274      9.92%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7960427      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149438957                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.685249                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229287                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008226                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385950747                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253128502                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145630087                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150668244                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560673                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7299449                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2818                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          642                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2424578                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9186850                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         599759                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81979                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188141645                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       408750                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18533417                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9450354                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23083                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73558                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          642                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1267591                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1193699                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2461290                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147059147                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13915411                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2379809                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21661422                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20745669                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7746011                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.658412                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145726475                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145630087                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94897717                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267924405                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.642296                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354196                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65333148                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2126185                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76361495                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608264                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.136054                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30137100     39.47%     39.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20958791     27.45%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8533185     11.17%     78.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4794620      6.28%     84.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3911347      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1583139      2.07%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1879479      2.46%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948215      1.24%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3615619      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76361495                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3615619                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260888459                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385477992                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3126356                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886747                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886747                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127717                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127717                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661571623                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201270940                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190274572                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88674701                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31505921                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25846539                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2051201                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13426449                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12303821                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3212667                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88963                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32581793                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173216856                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31505921                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15516488                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37224463                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11002262                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7494016                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15937708                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       817863                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86217944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.468487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48993481     56.83%     56.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3712674      4.31%     61.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3257275      3.78%     64.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3502510      4.06%     68.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3065216      3.56%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1603902      1.86%     74.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1047165      1.21%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2756044      3.20%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18279677     21.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86217944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355298                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.953397                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34270512                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7070257                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35415682                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       550377                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8911115                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5159964                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6569                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205395186                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        51838                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8911115                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35970078                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3367113                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       963212                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34231173                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2775252                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     198432570                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        14613                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1727201                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       765158                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275615319                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    925402842                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    925402842                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171092212                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104523029                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34509                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18196                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7388724                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19554458                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     10199649                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       245871                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3418774                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187071895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34473                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150321516                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       289428                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62045068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    189682349                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1885                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86217944                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743506                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.906085                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31032823     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18128657     21.03%     57.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12281674     14.24%     71.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7776856      9.02%     80.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7624505      8.84%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4518925      5.24%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3437754      3.99%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       754226      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       662524      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86217944                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1101899     70.08%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            42      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        206019     13.10%     83.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       264340     16.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123664698     82.27%     82.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2053748      1.37%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16294      0.01%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     16024912     10.66%     94.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8561864      5.70%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150321516                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.695202                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1572300                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010460                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388722703                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249152495                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146116233                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151893816                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       269331                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7139005                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          579                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1080                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2329042                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          578                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8911115                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2565017                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       164166                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187106369                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       324851                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19554458                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     10199649                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18179                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117904                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6837                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1080                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1257144                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1145280                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2402424                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147712985                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     15059543                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2608530                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23383407                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20936537                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8323864                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665785                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146264797                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146116233                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95333480                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        266219850                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.647778                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358101                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101680611                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124480178                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62629509                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2077293                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77306829                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610209                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.166266                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     31222560     40.39%     40.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20801908     26.91%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8521825     11.02%     78.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4362930      5.64%     83.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3749135      4.85%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1846633      2.39%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2035581      2.63%     93.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1027417      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3738840      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77306829                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101680611                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124480178                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20286052                       # Number of memory references committed
system.switch_cpus1.commit.loads             12415448                       # Number of loads committed
system.switch_cpus1.commit.membars              16294                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17869462                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111998302                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2454157                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3738840                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260677676                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          383138865                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43334                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2456757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101680611                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124480178                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101680611                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.872091                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.872091                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.146670                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.146670                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       666970924                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200433687                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192663739                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32588                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88674567                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31571918                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27605998                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2001996                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15777816                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        15181398                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2271490                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        62946                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     37246172                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175683654                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31571918                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17452888                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36162516                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9822918                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4429474                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         18360287                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       794972                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85647727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.361079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.169874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49485211     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1791417      2.09%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3270934      3.82%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3077396      3.59%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         5063155      5.91%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5277975      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1250413      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          939176      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15492050     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85647727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356043                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981218                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        38419926                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4286788                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34997845                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       139323                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7803841                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3430594                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5735                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     196544382                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1370                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7803841                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        40028641                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1597862                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       477630                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33513235                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2226514                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     191390354                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        761912                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       898263                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    254112274                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    871144016                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    871144016                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165304149                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        88807999                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22490                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        11013                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5958334                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     29470862                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6395622                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       104527                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1940861                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         181106276                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        22009                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152883737                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       205657                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     54320694                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    149104614                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85647727                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785030                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.841548                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29744653     34.73%     34.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16011823     18.69%     53.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13805671     16.12%     69.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8523803      9.95%     79.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8950878     10.45%     89.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5245132      6.12%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2325543      2.72%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       615059      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       425165      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85647727                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         601040     66.23%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        193723     21.35%     87.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       112798     12.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119886435     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1202756      0.79%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10998      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26342379     17.23%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5441169      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152883737                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.724099                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             907561                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005936                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    392528419                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    235449443                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147900642                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153791298                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       372267                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8415172                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          974                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          465                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1565550                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7803841                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         950543                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        64013                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    181128285                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       211579                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     29470862                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6395622                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        11013                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33440                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          220                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          465                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1069241                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1176326                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2245567                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150030383                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     25318527                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2853354                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30625344                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22677144                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5306817                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.691921                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148066193                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147900642                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90847526                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        221650287                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.667904                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409869                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    111076151                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126164195                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     54964690                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2007291                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77843886                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.620734                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.319458                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     35873548     46.08%     46.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16473314     21.16%     67.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9228932     11.86%     79.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3121797      4.01%     83.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2989720      3.84%     86.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1237474      1.59%     88.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3330637      4.28%     92.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       970158      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4618306      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77843886                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    111076151                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126164195                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25885730                       # Number of memory references committed
system.switch_cpus2.commit.loads             21055658                       # Number of loads committed
system.switch_cpus2.commit.membars              10996                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19758186                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110130050                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1704227                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4618306                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254354465                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          370068242                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3026840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          111076151                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126164195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    111076151                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.798322                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.798322                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.252627                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.252627                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       694077476                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193823910                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      202632308                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21992                       # number of misc regfile writes
system.l20.replacements                         18741                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727344                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28981                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.097271                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.662406                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.354803                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3662.484938                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6322.497853                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023990                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000914                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357665                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617431                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53961                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53961                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19877                       # number of Writeback hits
system.l20.Writeback_hits::total                19877                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53961                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53961                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53961                       # number of overall hits
system.l20.overall_hits::total                  53961                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18726                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18740                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18726                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18740                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18726                       # number of overall misses
system.l20.overall_misses::total                18740                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1429717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2508381342                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2509811059                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1429717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2508381342                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2509811059                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1429717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2508381342                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2509811059                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72687                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72701                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19877                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19877                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72687                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72701                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72687                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72701                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.257625                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.257768                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.257625                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.257768                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.257625                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.257768                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 133951.796540                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 133928.018090                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 133951.796540                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 133928.018090                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102122.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 133951.796540                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 133928.018090                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3528                       # number of writebacks
system.l20.writebacks::total                     3528                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18726                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18740                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18726                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18740                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18726                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18740                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2331958250                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2333257309                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2331958250                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2333257309                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1299059                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2331958250                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2333257309                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257625                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.257768                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.257625                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.257768                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.257625                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.257768                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 124530.505714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 124506.793436                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 124530.505714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 124506.793436                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 92789.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 124530.505714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 124506.793436                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17145                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          675261                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27385                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.658061                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.197165                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.432347                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5852.699298                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4369.671189                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001289                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000433                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.571553                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.426726                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        80533                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  80533                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           18121                       # number of Writeback hits
system.l21.Writeback_hits::total                18121                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        80533                       # number of demand (read+write) hits
system.l21.demand_hits::total                   80533                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        80533                       # number of overall hits
system.l21.overall_hits::total                  80533                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17134                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17145                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17134                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17145                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17134                       # number of overall misses
system.l21.overall_misses::total                17145                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1469145                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2191988094                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2193457239                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1469145                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2191988094                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2193457239                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1469145                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2191988094                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2193457239                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        97667                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              97678                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        18121                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            18121                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        97667                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               97678                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        97667                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              97678                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.175433                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.175526                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.175433                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.175526                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.175433                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.175526                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 133558.636364                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 127932.070386                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 127935.680315                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 133558.636364                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 127932.070386                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 127935.680315                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 133558.636364                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 127932.070386                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 127935.680315                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4281                       # number of writebacks
system.l21.writebacks::total                     4281                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17134                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17145                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17134                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17145                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17134                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17145                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1365553                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2030713545                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2032079098                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1365553                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2030713545                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2032079098                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1365553                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2030713545                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2032079098                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.175433                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.175526                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.175433                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.175526                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.175433                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.175526                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124141.181818                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118519.525213                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 118523.131992                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 124141.181818                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 118519.525213                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 118523.131992                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 124141.181818                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 118519.525213                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 118523.131992                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14726                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          205271                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27014                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.598690                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          414.241820                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.235589                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6135.638461                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5729.884131                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033711                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000670                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.499320                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.466299                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        40299                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40299                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11348                       # number of Writeback hits
system.l22.Writeback_hits::total                11348                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        40299                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40299                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        40299                       # number of overall hits
system.l22.overall_hits::total                  40299                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14712                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14727                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14712                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14727                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14712                       # number of overall misses
system.l22.overall_misses::total                14727                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1699940                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1773724848                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1775424788                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1699940                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1773724848                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1775424788                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1699940                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1773724848                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1775424788                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        55011                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              55026                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11348                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11348                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        55011                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               55026                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        55011                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              55026                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.267437                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.267637                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.267437                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.267637                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.267437                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.267637                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 113329.333333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 120563.135400                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 120555.767502                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 113329.333333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 120563.135400                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 120555.767502                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 113329.333333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 120563.135400                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 120555.767502                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2343                       # number of writebacks
system.l22.writebacks::total                     2343                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14712                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14727                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14712                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14727                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14712                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14727                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1559020                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1635003320                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1636562340                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1559020                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1635003320                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1636562340                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1559020                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1635003320                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1636562340                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.267437                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.267637                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.267437                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.267637                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.267437                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.267637                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 103934.666667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111133.994018                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 111126.661234                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 103934.666667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 111133.994018                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 111126.661234                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 103934.666667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 111133.994018                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 111126.661234                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995430                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015284103                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042825.156942                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995430                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15276486                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15276486                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15276486                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15276486                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15276486                       # number of overall hits
system.cpu0.icache.overall_hits::total       15276486                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1733363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1733363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1733363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1733363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15276503                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15276503                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15276503                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15276503                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15276503                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15276503                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101962.529412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 101962.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101962.529412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1468387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1468387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1468387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104884.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104884.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72687                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180560850                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72943                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2475.369124                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515908                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484092                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900453                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099547                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10568398                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10568398                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22729                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22729                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17561103                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17561103                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17561103                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17561103                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       156499                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       156499                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       156499                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        156499                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       156499                       # number of overall misses
system.cpu0.dcache.overall_misses::total       156499                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8786144095                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8786144095                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8786144095                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8786144095                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8786144095                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8786144095                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10724897                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10724897                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17717602                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17717602                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17717602                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17717602                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014592                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014592                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008833                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008833                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008833                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008833                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56141.854549                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56141.854549                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56141.854549                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56141.854549                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56141.854549                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56141.854549                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19877                       # number of writebacks
system.cpu0.dcache.writebacks::total            19877                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        83812                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        83812                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83812                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83812                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83812                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83812                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72687                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72687                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72687                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72687                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72687                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2937631886                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2937631886                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2937631886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2937631886                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2937631886                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2937631886                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004103                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004103                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40414.818138                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40414.818138                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40414.818138                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40414.818138                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40414.818138                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40414.818138                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.998067                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010852555                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834578.139746                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.998067                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017625                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883010                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15937691                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15937691                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15937691                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15937691                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15937691                       # number of overall hits
system.cpu1.icache.overall_hits::total       15937691                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1958749                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1958749                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1958749                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1958749                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1958749                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1958749                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15937708                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15937708                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15937708                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15937708                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15937708                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15937708                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 115220.529412                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 115220.529412                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 115220.529412                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 115220.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 115220.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 115220.529412                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1480145                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1480145                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1480145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1480145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1480145                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1480145                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 134558.636364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 134558.636364                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 134558.636364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 134558.636364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 134558.636364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 134558.636364                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 97667                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191414414                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 97923                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1954.744177                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.516042                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.483958                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916078                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083922                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11839084                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11839084                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7837825                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7837825                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17386                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17386                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16294                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16294                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19676909                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19676909                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19676909                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19676909                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       363888                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       363888                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           85                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       363973                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        363973                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       363973                       # number of overall misses
system.cpu1.dcache.overall_misses::total       363973                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14738111243                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14738111243                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7696613                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7696613                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14745807856                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14745807856                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14745807856                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14745807856                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     12202972                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12202972                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7837910                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7837910                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16294                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16294                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20040882                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20040882                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20040882                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20040882                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029820                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029820                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018162                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018162                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018162                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018162                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40501.778687                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40501.778687                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 90548.388235                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90548.388235                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40513.466263                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40513.466263                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40513.466263                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40513.466263                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18121                       # number of writebacks
system.cpu1.dcache.writebacks::total            18121                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       266221                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       266221                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           85                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       266306                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       266306                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       266306                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       266306                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        97667                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        97667                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        97667                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        97667                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        97667                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        97667                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2871758093                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2871758093                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2871758093                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2871758093                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2871758093                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2871758093                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004873                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004873                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004873                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004873                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29403.566128                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29403.566128                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29403.566128                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29403.566128                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29403.566128                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29403.566128                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.975382                       # Cycle average of tags in use
system.cpu2.icache.total_refs               924344934                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1705433.457565                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.975382                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023999                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868550                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18360271                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18360271                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18360271                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18360271                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18360271                       # number of overall hits
system.cpu2.icache.overall_hits::total       18360271                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1888620                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1888620                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1888620                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1888620                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1888620                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1888620                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18360287                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18360287                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18360287                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18360287                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18360287                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18360287                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 118038.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 118038.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 118038.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 118038.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 118038.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 118038.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1727974                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1727974                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1727974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1727974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1727974                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1727974                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 115198.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 115198.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 115198.266667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 55010                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231742712                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 55266                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4193.223899                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.447131                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.552869                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.837684                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.162316                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22995673                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22995673                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4808057                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4808057                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        11013                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11013                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10996                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10996                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27803730                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27803730                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27803730                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27803730                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       172118                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       172118                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       172118                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        172118                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       172118                       # number of overall misses
system.cpu2.dcache.overall_misses::total       172118                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12578563377                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12578563377                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12578563377                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12578563377                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12578563377                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12578563377                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     23167791                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     23167791                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4808057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4808057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        11013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        11013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10996                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10996                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27975848                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27975848                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27975848                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27975848                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007429                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006152                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006152                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006152                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006152                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 73081.045428                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73081.045428                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 73081.045428                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73081.045428                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 73081.045428                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73081.045428                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11348                       # number of writebacks
system.cpu2.dcache.writebacks::total            11348                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       117107                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       117107                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       117107                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       117107                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       117107                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       117107                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        55011                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        55011                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        55011                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        55011                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        55011                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        55011                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2065458789                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2065458789                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2065458789                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2065458789                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2065458789                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2065458789                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001966                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001966                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37546.286906                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37546.286906                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37546.286906                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37546.286906                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37546.286906                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37546.286906                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
