#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May  9 11:10:39 2025
# Process ID         : 13756
# Current directory  : D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.runs/synth_1
# Command line       : vivado.exe -log vga_syncIndex.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_syncIndex.tcl
# Log file           : D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.runs/synth_1/vga_syncIndex.vds
# Journal file       : D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.runs/synth_1\vivado.jou
# Running On         : sri_ganesh
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-1240P
# CPU Frequency      : 2112 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16785 MB
# Swap memory        : 1073 MB
# Total Virtual      : 17859 MB
# Available Virtual  : 5913 MB
#-----------------------------------------------------------
source vga_syncIndex.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/utils_1/imports/synth_1/vga_syncIndex.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/utils_1/imports/synth_1/vga_syncIndex.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top vga_syncIndex -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6460
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.156 ; gain = 468.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_syncIndex' [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:3]
INFO: [Synth 8-6157] synthesizing module 'image' [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.runs/synth_1/.Xil/Vivado-13756-sri_ganesh/realtime/image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image' (0#1) [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.runs/synth_1/.Xil/Vivado-13756-sri_ganesh/realtime/image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_syncIndex' (0#1) [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:3]
WARNING: [Synth 8-6014] Unused sequential element gray_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:84]
WARNING: [Synth 8-6014] Unused sequential element left_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:85]
WARNING: [Synth 8-6014] Unused sequential element right_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:86]
WARNING: [Synth 8-6014] Unused sequential element up_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:87]
WARNING: [Synth 8-6014] Unused sequential element down_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:88]
WARNING: [Synth 8-6014] Unused sequential element leftup_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:89]
WARNING: [Synth 8-6014] Unused sequential element leftdown_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:90]
WARNING: [Synth 8-6014] Unused sequential element rightup_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:91]
WARNING: [Synth 8-6014] Unused sequential element rightdown_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:92]
WARNING: [Synth 8-6014] Unused sequential element tblue_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:93]
WARNING: [Synth 8-6014] Unused sequential element tgreen_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:94]
WARNING: [Synth 8-6014] Unused sequential element tred_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:95]
WARNING: [Synth 8-6014] Unused sequential element red_o_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:104]
WARNING: [Synth 8-6014] Unused sequential element green_o_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:105]
WARNING: [Synth 8-6014] Unused sequential element blue_o_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:106]
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:123]
WARNING: [Synth 8-6014] Unused sequential element g_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:124]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/sources_1/new/vga_syncIndex.v:125]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1200.996 ; gain = 584.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1200.996 ; gain = 584.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1200.996 ; gain = 584.242
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1200.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.gen/sources_1/ip/image/image/image_in_context.xdc] for cell 'inst1'
Finished Parsing XDC File [d:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.gen/sources_1/ip/image/image/image_in_context.xdc] for cell 'inst1'
Parsing XDC File [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/constrs_1/new/basysxdc.xdc]
WARNING: [Vivado 12-180] No cells matched 'inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1'. [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/constrs_1/new/basysxdc.xdc:80]
Finished Parsing XDC File [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/constrs_1/new/basysxdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/constrs_1/new/basysxdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vga_syncIndex_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.srcs/constrs_1/new/basysxdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_syncIndex_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_syncIndex_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1282.535 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.535 ; gain = 665.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.535 ; gain = 665.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.535 ; gain = 665.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.535 ; gain = 665.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   5 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 3     
	   8 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   6 Input    8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 15    
	   2 Input    4 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1316.039 ; gain = 699.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1394.637 ; gain = 777.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1463.055 ; gain = 846.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1464.078 ; gain = 847.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.426 ; gain = 1023.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.426 ; gain = 1023.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.426 ; gain = 1023.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.426 ; gain = 1023.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.426 ; gain = 1023.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.426 ; gain = 1023.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |image         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |image  |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |   123|
|4     |LUT1   |    13|
|5     |LUT2   |   164|
|6     |LUT3   |   166|
|7     |LUT4   |   164|
|8     |LUT5   |   133|
|9     |LUT6   |   223|
|10    |FDRE   |    53|
|11    |IBUF   |    14|
|12    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.426 ; gain = 1023.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1640.426 ; gain = 942.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1640.426 ; gain = 1023.672
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1649.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga_syncIndex' is not ideal for floorplanning, since the cellview 'vga_syncIndex' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 14d65eac
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1653.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/college studies/sem 6/HDL/CH11_IMAGE_PROCESSING_VGA/CH11_IMAGE_PROCESSING_VGA/IMAGE_PROCESSING_BASYS3/IMAGE_PROCESSING_BASYS3.runs/synth_1/vga_syncIndex.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file vga_syncIndex_utilization_synth.rpt -pb vga_syncIndex_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  9 11:11:15 2025...
