$date
	Thu Sep  4 01:18:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_not_gate $end
$var wire 1 ! out $end
$var reg 1 " in $end
$scope module dut $end
$var wire 1 # gnd $end
$var wire 1 " in $end
$var wire 1 ! out $end
$var wire 1 $ vdd $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z$
z#
x"
z!
$end
#10
0"
#20
1"
