\BOOKMARK [1][-]{section.1}{External Interfaces}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{External Clock \046 Reset}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{External AXI-Lite Bus}{section.1}% 3
\BOOKMARK [2][-]{subsection.1.3}{BSI I2C}{section.1}% 4
\BOOKMARK [2][-]{subsection.1.4}{Protocol Plug In \(PPI\)}{section.1}% 5
\BOOKMARK [3][-]{subsubsection.1.4.1}{Common Signals}{subsection.1.4}% 6
\BOOKMARK [3][-]{subsubsection.1.4.2}{Inbound Protocol Plug In \(PPI\)}{subsection.1.4}% 7
\BOOKMARK [3][-]{subsubsection.1.4.3}{Outbound Protocol Plug In \(PPI\)}{subsection.1.4}% 8
\BOOKMARK [2][-]{subsection.1.5}{Ethernet Interface}{section.1}% 9
\BOOKMARK [1][-]{section.2}{VHDL Module Descriptions}{}% 10
\BOOKMARK [2][-]{subsection.2.1}{Top Level Module \(ArmRceG3Top.vhd\)}{section.2}% 11
\BOOKMARK [3][-]{subsubsection.2.1.1}{Top Level Interfaces}{subsection.2.1}% 12
\BOOKMARK [3][-]{subsubsection.2.1.2}{Top Level Block Diagram}{subsection.2.1}% 13
\BOOKMARK [2][-]{subsection.2.2}{Local AXI Controller \(ArmRceG3LocalAxi.vhd\)}{section.2}% 14
\BOOKMARK [3][-]{subsubsection.2.2.1}{RCE Core Address Space}{subsection.2.2}% 15
\BOOKMARK [3][-]{subsubsection.2.2.2}{Top Level Address Map}{subsection.2.2}% 16
\BOOKMARK [2][-]{subsection.2.3}{Clock Generation Module \(ArmRceG3Clocks.vhd\)}{section.2}% 17
\BOOKMARK [2][-]{subsection.2.4}{DMA Controller \(ArmRceG3DmaCntrl.vhd\)}{section.2}% 18
\BOOKMARK [3][-]{subsubsection.2.4.1}{DMA Controller Block Diagram}{subsection.2.4}% 19
\BOOKMARK [3][-]{subsubsection.2.4.2}{DMA Controller Address Map}{subsection.2.4}% 20
\BOOKMARK [3][-]{subsubsection.2.4.3}{DMA Controller Interrupt Mapping}{subsection.2.4}% 21
\BOOKMARK [2][-]{subsection.2.5}{Inbound Controller \(ArmRceG3IbCntrl.vhd\)}{section.2}% 22
\BOOKMARK [3][-]{subsubsection.2.5.1}{Inbound Controller Block Diagram}{subsection.2.5}% 23
\BOOKMARK [3][-]{subsubsection.2.5.2}{Quad Word FIFO Channels}{subsection.2.5}% 24
\BOOKMARK [3][-]{subsubsection.2.5.3}{ACP Write ID Mapping}{subsection.2.5}% 25
\BOOKMARK [2][-]{subsection.2.6}{Quad Word FIFO Controller \(ArmRceG3IbQWordFifo.vhd\)}{section.2}% 26
\BOOKMARK [3][-]{subsubsection.2.6.1}{Quad Word FIFO Block Diagram}{subsection.2.6}% 27
\BOOKMARK [2][-]{subsection.2.7}{Inbound Header FIFO \(ArmRceG3IbHeaderFifo.vhd\)}{section.2}% 28
\BOOKMARK [3][-]{subsubsection.2.7.1}{Inbound Header FIFO Block Diagram}{subsection.2.7}% 29
\BOOKMARK [3][-]{subsubsection.2.7.2}{Inbound Header Free List}{subsection.2.7}% 30
\BOOKMARK [3][-]{subsubsection.2.7.3}{Inbound Header Receive Descriptor}{subsection.2.7}% 31
\BOOKMARK [3][-]{subsubsection.2.7.4}{Inbound Header Flow Control}{subsection.2.7}% 32
\BOOKMARK [2][-]{subsection.2.8}{Inbound PPI Controller \(ArmRceG3IbPpi.vhd\)}{section.2}% 33
\BOOKMARK [3][-]{subsubsection.2.8.1}{Inbound PPI Controller Block Diagram}{subsection.2.8}% 34
\BOOKMARK [3][-]{subsubsection.2.8.2}{Inbound PPI Receive Control}{subsection.2.8}% 35
\BOOKMARK [3][-]{subsubsection.2.8.3}{Inbound PPI Receive Completion Record}{subsection.2.8}% 36
\BOOKMARK [3][-]{subsubsection.2.8.4}{Inbound PPI Flow Control}{subsection.2.8}% 37
\BOOKMARK [2][-]{subsection.2.9}{AXI Write Controller \(ArmRceG3AxiWriteCntrl.vhd\)}{section.2}% 38
\BOOKMARK [3][-]{subsubsection.2.9.1}{Axi Write Controller Block Diagram}{subsection.2.9}% 39
\BOOKMARK [2][-]{subsection.2.10}{Outbound Controller \(ArmRceG3ObCntrl.vhd\)}{section.2}% 40
\BOOKMARK [3][-]{subsubsection.2.10.1}{Outbound Controller Block Diagram}{subsection.2.10}% 41
\BOOKMARK [2][-]{subsection.2.11}{Outbound Header FIFO \(ArmRceG3ObHeaderFifo.vhd\)}{section.2}% 42
\BOOKMARK [3][-]{subsubsection.2.11.1}{Outbound Header FIFO Block Diagram}{subsection.2.11}% 43
\BOOKMARK [3][-]{subsubsection.2.11.2}{Outbound Header Free List}{subsection.2.11}% 44
\BOOKMARK [3][-]{subsubsection.2.11.3}{Outbound Header Transmit Descriptor}{subsection.2.11}% 45
\BOOKMARK [2][-]{subsection.2.12}{Outbound PPI Controller \(ArmRceG3ObPpi.vhd\)}{section.2}% 46
\BOOKMARK [3][-]{subsubsection.2.12.1}{Outbound PPI Block Diagram}{subsection.2.12}% 47
\BOOKMARK [3][-]{subsubsection.2.12.2}{Outbound PPI Transmit Control}{subsection.2.12}% 48
\BOOKMARK [3][-]{subsubsection.2.12.3}{Outbound PPI Transmit Completion Record}{subsection.2.12}% 49
\BOOKMARK [2][-]{subsection.2.13}{AXI Read Controller \(ArmRceG3AxiReadCntrl.vhd\)}{section.2}% 50
\BOOKMARK [3][-]{subsubsection.2.13.1}{Axi Read Controller Block Diagram}{subsection.2.13}% 51
\BOOKMARK [2][-]{subsection.2.14}{DMA Completion FIFO Controller \(ArmRceG3DmaComp.vhd\)}{section.2}% 52
\BOOKMARK [3][-]{subsubsection.2.14.1}{DMA Completion Block Diagram}{subsection.2.14}% 53
\BOOKMARK [2][-]{subsection.2.15}{I2C Controller \(ArmRceG3I2c.vhd\)}{section.2}% 54
\BOOKMARK [3][-]{subsubsection.2.15.1}{I2C Controller Block Diagram}{subsection.2.15}% 55
\BOOKMARK [3][-]{subsubsection.2.15.2}{Local Bus Address Space}{subsection.2.15}% 56
\BOOKMARK [3][-]{subsubsection.2.15.3}{I2C Bus Address Space}{subsection.2.15}% 57
\BOOKMARK [2][-]{subsection.2.16}{CPU Interface Module \(ArmRceG3Cpu.vhd\)}{section.2}% 58
