

================================================================
== Vitis HLS Report for 'AXIvideo2MultiBayer_Pipeline_loop_width'
================================================================
* Date:           Thu May  8 10:10:38 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.460 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        3|     1922|  12.000 ns|  7.688 us|    3|  1922|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width  |        1|     1920|         2|          1|          1|  1 ~ 1920|       yes|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      47|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     104|    -|
|Register         |        -|     -|      27|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      27|     151|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_203_p2                     |         +|   0|  0|  18|          11|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_221                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_224                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_228                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_read_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln121_fu_197_p2              |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln125_fu_209_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  47|          31|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_160_p4  |  14|          3|    1|          3|
    |ap_phi_mux_sof_phi_fu_171_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1          |   9|          2|   11|         22|
    |axi_data_V_fu_86              |   9|          2|   10|         20|
    |axi_last_V_fu_90              |   9|          2|    1|          2|
    |eol_reg_157                   |   9|          2|    1|          2|
    |imgBayer_blk_n                |   9|          2|    1|          2|
    |j_fu_82                       |   9|          2|   11|         22|
    |s_axis_video_TDATA_blk_n      |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 104|         23|   40|         81|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_data_V_fu_86         |  10|   0|   10|          0|
    |axi_last_V_fu_90         |   1|   0|    1|          0|
    |eol_reg_157              |   1|   0|    1|          0|
    |icmp_ln121_reg_275       |   1|   0|    1|          0|
    |j_fu_82                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  27|   0|   27|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiBayer_Pipeline_loop_width|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiBayer_Pipeline_loop_width|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiBayer_Pipeline_loop_width|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiBayer_Pipeline_loop_width|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiBayer_Pipeline_loop_width|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiBayer_Pipeline_loop_width|  return value|
|s_axis_video_TVALID      |   in|    1|        axis|                    s_axis_video_V_data_V|       pointer|
|s_axis_video_TDATA       |   in|   16|        axis|                    s_axis_video_V_data_V|       pointer|
|imgBayer_din             |  out|   10|     ap_fifo|                                 imgBayer|       pointer|
|imgBayer_num_data_valid  |   in|    2|     ap_fifo|                                 imgBayer|       pointer|
|imgBayer_fifo_cap        |   in|    2|     ap_fifo|                                 imgBayer|       pointer|
|imgBayer_full_n          |   in|    1|     ap_fifo|                                 imgBayer|       pointer|
|imgBayer_write           |  out|    1|     ap_fifo|                                 imgBayer|       pointer|
|sof_5                    |   in|    1|     ap_none|                                    sof_5|        scalar|
|axi_last_V_2             |   in|    1|     ap_none|                             axi_last_V_2|        scalar|
|axi_data_V_2             |   in|   10|     ap_none|                             axi_data_V_2|        scalar|
|cols                     |   in|   11|     ap_none|                                     cols|        scalar|
|s_axis_video_TREADY      |  out|    1|        axis|                    s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST       |   in|    1|        axis|                    s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP       |   in|    2|        axis|                    s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB       |   in|    2|        axis|                    s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER       |   in|    1|        axis|                    s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST       |   in|    1|        axis|                    s_axis_video_V_last_V|       pointer|
|s_axis_video_TID         |   in|    1|        axis|                      s_axis_video_V_id_V|       pointer|
|eol_out                  |  out|    1|      ap_vld|                                  eol_out|       pointer|
|eol_out_ap_vld           |  out|    1|      ap_vld|                                  eol_out|       pointer|
|axi_data_V_3_out         |  out|   10|      ap_vld|                         axi_data_V_3_out|       pointer|
|axi_data_V_3_out_ap_vld  |  out|    1|      ap_vld|                         axi_data_V_3_out|       pointer|
+-------------------------+-----+-----+------------+-----------------------------------------+--------------+

