// Seed: 845633783
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input wire id_2,
    input tri id_3,
    input tri id_4,
    output tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    output wor id_12,
    input wire id_13,
    output supply1 id_14,
    output wor id_15,
    input tri0 id_16,
    output uwire id_17,
    input tri0 id_18,
    input supply1 id_19,
    output supply0 id_20,
    input supply1 id_21,
    input tri0 id_22,
    input wire id_23,
    input wire id_24
);
  assign id_14 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output wand id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    output supply1 id_6
);
  module_0(
      id_3,
      id_2,
      id_5,
      id_0,
      id_5,
      id_3,
      id_6,
      id_1,
      id_0,
      id_5,
      id_0,
      id_1,
      id_6,
      id_0,
      id_2,
      id_6,
      id_1,
      id_3,
      id_1,
      id_0,
      id_3,
      id_5,
      id_5,
      id_0,
      id_1
  );
  wire id_8;
  assign id_3 = 1;
endmodule
