// Seed: 2380739215
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    input wand id_3,
    output tri1 id_4,
    output supply0 id_5,
    input wire id_6
);
  wire id_8;
  module_2();
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri0 id_2
    , id_6,
    output supply0 id_3,
    output tri0 id_4
);
  wire id_7;
  or (id_1, id_6, id_7, id_0);
  module_0(
      id_3, id_0, id_4, id_0, id_3, id_3, id_0
  );
endmodule
module module_2;
  wire id_2;
  always @(1'h0 or 1) begin
    id_1 = 1;
  end
  assign id_1 = 1;
endmodule
