
8.DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a040  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ac  0800a1d0  0800a1d0  0001a1d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a57c  0800a57c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a57c  0800a57c  0001a57c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a584  0800a584  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a584  0800a584  0001a584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a588  0800a588  0001a588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800a58c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          00000428  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200005fc  200005fc  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001246d  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002fd1  00000000  00000000  000326b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001028  00000000  00000000  00035688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000c72  00000000  00000000  000366b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024b13  00000000  00000000  00037322  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00015e18  00000000  00000000  0005be35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dbce1  00000000  00000000  00071c4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005308  00000000  00000000  0014d930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000045  00000000  00000000  00152c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a1b8 	.word	0x0800a1b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800a1b8 	.word	0x0800a1b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <_7SEG_GPIO_Init>:
 */

#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08a      	sub	sp, #40	; 0x28
 8000ea8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	613b      	str	r3, [r7, #16]
 8000eae:	4b6b      	ldr	r3, [pc, #428]	; (800105c <_7SEG_GPIO_Init+0x1b8>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	4a6a      	ldr	r2, [pc, #424]	; (800105c <_7SEG_GPIO_Init+0x1b8>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eba:	4b68      	ldr	r3, [pc, #416]	; (800105c <_7SEG_GPIO_Init+0x1b8>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	613b      	str	r3, [r7, #16]
 8000ec4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	4b64      	ldr	r3, [pc, #400]	; (800105c <_7SEG_GPIO_Init+0x1b8>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ece:	4a63      	ldr	r2, [pc, #396]	; (800105c <_7SEG_GPIO_Init+0x1b8>)
 8000ed0:	f043 0304 	orr.w	r3, r3, #4
 8000ed4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed6:	4b61      	ldr	r3, [pc, #388]	; (800105c <_7SEG_GPIO_Init+0x1b8>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eda:	f003 0304 	and.w	r3, r3, #4
 8000ede:	60fb      	str	r3, [r7, #12]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	60bb      	str	r3, [r7, #8]
 8000ee6:	4b5d      	ldr	r3, [pc, #372]	; (800105c <_7SEG_GPIO_Init+0x1b8>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eea:	4a5c      	ldr	r2, [pc, #368]	; (800105c <_7SEG_GPIO_Init+0x1b8>)
 8000eec:	f043 0308 	orr.w	r3, r3, #8
 8000ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ef2:	4b5a      	ldr	r3, [pc, #360]	; (800105c <_7SEG_GPIO_Init+0x1b8>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef6:	f003 0308 	and.w	r3, r3, #8
 8000efa:	60bb      	str	r3, [r7, #8]
 8000efc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000efe:	2300      	movs	r3, #0
 8000f00:	607b      	str	r3, [r7, #4]
 8000f02:	4b56      	ldr	r3, [pc, #344]	; (800105c <_7SEG_GPIO_Init+0x1b8>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f06:	4a55      	ldr	r2, [pc, #340]	; (800105c <_7SEG_GPIO_Init+0x1b8>)
 8000f08:	f043 0310 	orr.w	r3, r3, #16
 8000f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0e:	4b53      	ldr	r3, [pc, #332]	; (800105c <_7SEG_GPIO_Init+0x1b8>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f12:	f003 0310 	and.w	r3, r3, #16
 8000f16:	607b      	str	r3, [r7, #4]
 8000f18:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 8000f1a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f1e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f20:	2301      	movs	r3, #1
 8000f22:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f24:	2300      	movs	r3, #0
 8000f26:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 8000f2c:	f107 0314 	add.w	r3, r7, #20
 8000f30:	4619      	mov	r1, r3
 8000f32:	484b      	ldr	r0, [pc, #300]	; (8001060 <_7SEG_GPIO_Init+0x1bc>)
 8000f34:	f003 fbb6 	bl	80046a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 8000f38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f3c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 8000f3e:	f107 0314 	add.w	r3, r7, #20
 8000f42:	4619      	mov	r1, r3
 8000f44:	4847      	ldr	r0, [pc, #284]	; (8001064 <_7SEG_GPIO_Init+0x1c0>)
 8000f46:	f003 fbad 	bl	80046a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 8000f4a:	2340      	movs	r3, #64	; 0x40
 8000f4c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 8000f4e:	f107 0314 	add.w	r3, r7, #20
 8000f52:	4619      	mov	r1, r3
 8000f54:	4842      	ldr	r0, [pc, #264]	; (8001060 <_7SEG_GPIO_Init+0x1bc>)
 8000f56:	f003 fba5 	bl	80046a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 8000f5a:	2320      	movs	r3, #32
 8000f5c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 8000f5e:	f107 0314 	add.w	r3, r7, #20
 8000f62:	4619      	mov	r1, r3
 8000f64:	483e      	ldr	r0, [pc, #248]	; (8001060 <_7SEG_GPIO_Init+0x1bc>)
 8000f66:	f003 fb9d 	bl	80046a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 8000f6a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f6e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	4619      	mov	r1, r3
 8000f76:	483c      	ldr	r0, [pc, #240]	; (8001068 <_7SEG_GPIO_Init+0x1c4>)
 8000f78:	f003 fb94 	bl	80046a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 8000f7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f80:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 8000f82:	f107 0314 	add.w	r3, r7, #20
 8000f86:	4619      	mov	r1, r3
 8000f88:	4837      	ldr	r0, [pc, #220]	; (8001068 <_7SEG_GPIO_Init+0x1c4>)
 8000f8a:	f003 fb8b 	bl	80046a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 8000f8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f92:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4831      	ldr	r0, [pc, #196]	; (8001060 <_7SEG_GPIO_Init+0x1bc>)
 8000f9c:	f003 fb82 	bl	80046a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8000fa0:	2380      	movs	r3, #128	; 0x80
 8000fa2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8000fa4:	f107 0314 	add.w	r3, r7, #20
 8000fa8:	4619      	mov	r1, r3
 8000faa:	482d      	ldr	r0, [pc, #180]	; (8001060 <_7SEG_GPIO_Init+0x1bc>)
 8000fac:	f003 fb7a 	bl	80046a4 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8000fb0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fb4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8000fb6:	f107 0314 	add.w	r3, r7, #20
 8000fba:	4619      	mov	r1, r3
 8000fbc:	482b      	ldr	r0, [pc, #172]	; (800106c <_7SEG_GPIO_Init+0x1c8>)
 8000fbe:	f003 fb71 	bl	80046a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 8000fc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fc6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000fc8:	f107 0314 	add.w	r3, r7, #20
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4827      	ldr	r0, [pc, #156]	; (800106c <_7SEG_GPIO_Init+0x1c8>)
 8000fd0:	f003 fb68 	bl	80046a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 8000fd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fd8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8000fda:	f107 0314 	add.w	r3, r7, #20
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4822      	ldr	r0, [pc, #136]	; (800106c <_7SEG_GPIO_Init+0x1c8>)
 8000fe2:	f003 fb5f 	bl	80046a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 8000fe6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000fea:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 8000fec:	f107 0314 	add.w	r3, r7, #20
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	481e      	ldr	r0, [pc, #120]	; (800106c <_7SEG_GPIO_Init+0x1c8>)
 8000ff4:	f003 fb56 	bl	80046a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 8000ff8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ffc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 8000ffe:	f107 0314 	add.w	r3, r7, #20
 8001002:	4619      	mov	r1, r3
 8001004:	4819      	ldr	r0, [pc, #100]	; (800106c <_7SEG_GPIO_Init+0x1c8>)
 8001006:	f003 fb4d 	bl	80046a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 800100a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800100e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	4815      	ldr	r0, [pc, #84]	; (800106c <_7SEG_GPIO_Init+0x1c8>)
 8001018:	f003 fb44 	bl	80046a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 800101c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001020:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 8001022:	f107 0314 	add.w	r3, r7, #20
 8001026:	4619      	mov	r1, r3
 8001028:	4810      	ldr	r0, [pc, #64]	; (800106c <_7SEG_GPIO_Init+0x1c8>)
 800102a:	f003 fb3b 	bl	80046a4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 800102e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001032:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	4619      	mov	r1, r3
 800103a:	480c      	ldr	r0, [pc, #48]	; (800106c <_7SEG_GPIO_Init+0x1c8>)
 800103c:	f003 fb32 	bl	80046a4 <HAL_GPIO_Init>


	_7SEG_SetNumber(DGT1, 0, ON);
 8001040:	2201      	movs	r2, #1
 8001042:	2100      	movs	r1, #0
 8001044:	2000      	movs	r0, #0
 8001046:	f000 f813 	bl	8001070 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 800104a:	2201      	movs	r2, #1
 800104c:	2100      	movs	r1, #0
 800104e:	2001      	movs	r0, #1
 8001050:	f000 f80e 	bl	8001070 <_7SEG_SetNumber>
}
 8001054:	bf00      	nop
 8001056:	3728      	adds	r7, #40	; 0x28
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40023800 	.word	0x40023800
 8001060:	40020c00 	.word	0x40020c00
 8001064:	40020000 	.word	0x40020000
 8001068:	40020800 	.word	0x40020800
 800106c:	40021000 	.word	0x40021000

08001070 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2b00      	cmp	r3, #0
 8001080:	f040 81dc 	bne.w	800143c <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8001084:	68b9      	ldr	r1, [r7, #8]
 8001086:	4bcb      	ldr	r3, [pc, #812]	; (80013b4 <_7SEG_SetNumber+0x344>)
 8001088:	fb83 2301 	smull	r2, r3, r3, r1
 800108c:	109a      	asrs	r2, r3, #2
 800108e:	17cb      	asrs	r3, r1, #31
 8001090:	1ad2      	subs	r2, r2, r3
 8001092:	4613      	mov	r3, r2
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	4413      	add	r3, r2
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	1aca      	subs	r2, r1, r3
 800109c:	2a09      	cmp	r2, #9
 800109e:	f200 81ba 	bhi.w	8001416 <_7SEG_SetNumber+0x3a6>
 80010a2:	a301      	add	r3, pc, #4	; (adr r3, 80010a8 <_7SEG_SetNumber+0x38>)
 80010a4:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 80010a8:	080010d1 	.word	0x080010d1
 80010ac:	08001123 	.word	0x08001123
 80010b0:	08001175 	.word	0x08001175
 80010b4:	080011c7 	.word	0x080011c7
 80010b8:	08001219 	.word	0x08001219
 80010bc:	0800126b 	.word	0x0800126b
 80010c0:	080012bd 	.word	0x080012bd
 80010c4:	0800130f 	.word	0x0800130f
 80010c8:	08001361 	.word	0x08001361
 80010cc:	080013c5 	.word	0x080013c5
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 80010d0:	2200      	movs	r2, #0
 80010d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010d6:	48b8      	ldr	r0, [pc, #736]	; (80013b8 <_7SEG_SetNumber+0x348>)
 80010d8:	f003 fc80 	bl	80049dc <HAL_GPIO_WritePin>
 80010dc:	2200      	movs	r2, #0
 80010de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010e2:	48b6      	ldr	r0, [pc, #728]	; (80013bc <_7SEG_SetNumber+0x34c>)
 80010e4:	f003 fc7a 	bl	80049dc <HAL_GPIO_WritePin>
 80010e8:	2200      	movs	r2, #0
 80010ea:	2140      	movs	r1, #64	; 0x40
 80010ec:	48b2      	ldr	r0, [pc, #712]	; (80013b8 <_7SEG_SetNumber+0x348>)
 80010ee:	f003 fc75 	bl	80049dc <HAL_GPIO_WritePin>
 80010f2:	2200      	movs	r2, #0
 80010f4:	2120      	movs	r1, #32
 80010f6:	48b0      	ldr	r0, [pc, #704]	; (80013b8 <_7SEG_SetNumber+0x348>)
 80010f8:	f003 fc70 	bl	80049dc <HAL_GPIO_WritePin>
 80010fc:	2200      	movs	r2, #0
 80010fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001102:	48af      	ldr	r0, [pc, #700]	; (80013c0 <_7SEG_SetNumber+0x350>)
 8001104:	f003 fc6a 	bl	80049dc <HAL_GPIO_WritePin>
 8001108:	2200      	movs	r2, #0
 800110a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800110e:	48ac      	ldr	r0, [pc, #688]	; (80013c0 <_7SEG_SetNumber+0x350>)
 8001110:	f003 fc64 	bl	80049dc <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 8001114:	2201      	movs	r2, #1
 8001116:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800111a:	48a7      	ldr	r0, [pc, #668]	; (80013b8 <_7SEG_SetNumber+0x348>)
 800111c:	f003 fc5e 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 8001120:	e179      	b.n	8001416 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 8001122:	2200      	movs	r2, #0
 8001124:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001128:	48a4      	ldr	r0, [pc, #656]	; (80013bc <_7SEG_SetNumber+0x34c>)
 800112a:	f003 fc57 	bl	80049dc <HAL_GPIO_WritePin>
 800112e:	2200      	movs	r2, #0
 8001130:	2140      	movs	r1, #64	; 0x40
 8001132:	48a1      	ldr	r0, [pc, #644]	; (80013b8 <_7SEG_SetNumber+0x348>)
 8001134:	f003 fc52 	bl	80049dc <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 8001138:	2201      	movs	r2, #1
 800113a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800113e:	489e      	ldr	r0, [pc, #632]	; (80013b8 <_7SEG_SetNumber+0x348>)
 8001140:	f003 fc4c 	bl	80049dc <HAL_GPIO_WritePin>
 8001144:	2201      	movs	r2, #1
 8001146:	2120      	movs	r1, #32
 8001148:	489b      	ldr	r0, [pc, #620]	; (80013b8 <_7SEG_SetNumber+0x348>)
 800114a:	f003 fc47 	bl	80049dc <HAL_GPIO_WritePin>
 800114e:	2201      	movs	r2, #1
 8001150:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001154:	489a      	ldr	r0, [pc, #616]	; (80013c0 <_7SEG_SetNumber+0x350>)
 8001156:	f003 fc41 	bl	80049dc <HAL_GPIO_WritePin>
 800115a:	2201      	movs	r2, #1
 800115c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001160:	4897      	ldr	r0, [pc, #604]	; (80013c0 <_7SEG_SetNumber+0x350>)
 8001162:	f003 fc3b 	bl	80049dc <HAL_GPIO_WritePin>
 8001166:	2201      	movs	r2, #1
 8001168:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800116c:	4892      	ldr	r0, [pc, #584]	; (80013b8 <_7SEG_SetNumber+0x348>)
 800116e:	f003 fc35 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 8001172:	e150      	b.n	8001416 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8001174:	2200      	movs	r2, #0
 8001176:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800117a:	488f      	ldr	r0, [pc, #572]	; (80013b8 <_7SEG_SetNumber+0x348>)
 800117c:	f003 fc2e 	bl	80049dc <HAL_GPIO_WritePin>
 8001180:	2200      	movs	r2, #0
 8001182:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001186:	488d      	ldr	r0, [pc, #564]	; (80013bc <_7SEG_SetNumber+0x34c>)
 8001188:	f003 fc28 	bl	80049dc <HAL_GPIO_WritePin>
 800118c:	2200      	movs	r2, #0
 800118e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001192:	4889      	ldr	r0, [pc, #548]	; (80013b8 <_7SEG_SetNumber+0x348>)
 8001194:	f003 fc22 	bl	80049dc <HAL_GPIO_WritePin>
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800119e:	4888      	ldr	r0, [pc, #544]	; (80013c0 <_7SEG_SetNumber+0x350>)
 80011a0:	f003 fc1c 	bl	80049dc <HAL_GPIO_WritePin>
 80011a4:	2200      	movs	r2, #0
 80011a6:	2120      	movs	r1, #32
 80011a8:	4883      	ldr	r0, [pc, #524]	; (80013b8 <_7SEG_SetNumber+0x348>)
 80011aa:	f003 fc17 	bl	80049dc <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 80011ae:	2201      	movs	r2, #1
 80011b0:	2140      	movs	r1, #64	; 0x40
 80011b2:	4881      	ldr	r0, [pc, #516]	; (80013b8 <_7SEG_SetNumber+0x348>)
 80011b4:	f003 fc12 	bl	80049dc <HAL_GPIO_WritePin>
 80011b8:	2201      	movs	r2, #1
 80011ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011be:	4880      	ldr	r0, [pc, #512]	; (80013c0 <_7SEG_SetNumber+0x350>)
 80011c0:	f003 fc0c 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 80011c4:	e127      	b.n	8001416 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 80011c6:	2200      	movs	r2, #0
 80011c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011cc:	487a      	ldr	r0, [pc, #488]	; (80013b8 <_7SEG_SetNumber+0x348>)
 80011ce:	f003 fc05 	bl	80049dc <HAL_GPIO_WritePin>
 80011d2:	2200      	movs	r2, #0
 80011d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011d8:	4878      	ldr	r0, [pc, #480]	; (80013bc <_7SEG_SetNumber+0x34c>)
 80011da:	f003 fbff 	bl	80049dc <HAL_GPIO_WritePin>
 80011de:	2200      	movs	r2, #0
 80011e0:	2140      	movs	r1, #64	; 0x40
 80011e2:	4875      	ldr	r0, [pc, #468]	; (80013b8 <_7SEG_SetNumber+0x348>)
 80011e4:	f003 fbfa 	bl	80049dc <HAL_GPIO_WritePin>
 80011e8:	2200      	movs	r2, #0
 80011ea:	2120      	movs	r1, #32
 80011ec:	4872      	ldr	r0, [pc, #456]	; (80013b8 <_7SEG_SetNumber+0x348>)
 80011ee:	f003 fbf5 	bl	80049dc <HAL_GPIO_WritePin>
 80011f2:	2200      	movs	r2, #0
 80011f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011f8:	486f      	ldr	r0, [pc, #444]	; (80013b8 <_7SEG_SetNumber+0x348>)
 80011fa:	f003 fbef 	bl	80049dc <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80011fe:	2201      	movs	r2, #1
 8001200:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001204:	486e      	ldr	r0, [pc, #440]	; (80013c0 <_7SEG_SetNumber+0x350>)
 8001206:	f003 fbe9 	bl	80049dc <HAL_GPIO_WritePin>
 800120a:	2201      	movs	r2, #1
 800120c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001210:	486b      	ldr	r0, [pc, #428]	; (80013c0 <_7SEG_SetNumber+0x350>)
 8001212:	f003 fbe3 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 8001216:	e0fe      	b.n	8001416 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 8001218:	2200      	movs	r2, #0
 800121a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800121e:	4868      	ldr	r0, [pc, #416]	; (80013c0 <_7SEG_SetNumber+0x350>)
 8001220:	f003 fbdc 	bl	80049dc <HAL_GPIO_WritePin>
 8001224:	2200      	movs	r2, #0
 8001226:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800122a:	4863      	ldr	r0, [pc, #396]	; (80013b8 <_7SEG_SetNumber+0x348>)
 800122c:	f003 fbd6 	bl	80049dc <HAL_GPIO_WritePin>
 8001230:	2200      	movs	r2, #0
 8001232:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001236:	4861      	ldr	r0, [pc, #388]	; (80013bc <_7SEG_SetNumber+0x34c>)
 8001238:	f003 fbd0 	bl	80049dc <HAL_GPIO_WritePin>
 800123c:	2200      	movs	r2, #0
 800123e:	2140      	movs	r1, #64	; 0x40
 8001240:	485d      	ldr	r0, [pc, #372]	; (80013b8 <_7SEG_SetNumber+0x348>)
 8001242:	f003 fbcb 	bl	80049dc <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8001246:	2201      	movs	r2, #1
 8001248:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800124c:	485a      	ldr	r0, [pc, #360]	; (80013b8 <_7SEG_SetNumber+0x348>)
 800124e:	f003 fbc5 	bl	80049dc <HAL_GPIO_WritePin>
 8001252:	2201      	movs	r2, #1
 8001254:	2120      	movs	r1, #32
 8001256:	4858      	ldr	r0, [pc, #352]	; (80013b8 <_7SEG_SetNumber+0x348>)
 8001258:	f003 fbc0 	bl	80049dc <HAL_GPIO_WritePin>
 800125c:	2201      	movs	r2, #1
 800125e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001262:	4857      	ldr	r0, [pc, #348]	; (80013c0 <_7SEG_SetNumber+0x350>)
 8001264:	f003 fbba 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 8001268:	e0d5      	b.n	8001416 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 800126a:	2200      	movs	r2, #0
 800126c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001270:	4851      	ldr	r0, [pc, #324]	; (80013b8 <_7SEG_SetNumber+0x348>)
 8001272:	f003 fbb3 	bl	80049dc <HAL_GPIO_WritePin>
 8001276:	2200      	movs	r2, #0
 8001278:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800127c:	4850      	ldr	r0, [pc, #320]	; (80013c0 <_7SEG_SetNumber+0x350>)
 800127e:	f003 fbad 	bl	80049dc <HAL_GPIO_WritePin>
 8001282:	2200      	movs	r2, #0
 8001284:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001288:	484b      	ldr	r0, [pc, #300]	; (80013b8 <_7SEG_SetNumber+0x348>)
 800128a:	f003 fba7 	bl	80049dc <HAL_GPIO_WritePin>
 800128e:	2200      	movs	r2, #0
 8001290:	2140      	movs	r1, #64	; 0x40
 8001292:	4849      	ldr	r0, [pc, #292]	; (80013b8 <_7SEG_SetNumber+0x348>)
 8001294:	f003 fba2 	bl	80049dc <HAL_GPIO_WritePin>
 8001298:	2200      	movs	r2, #0
 800129a:	2120      	movs	r1, #32
 800129c:	4846      	ldr	r0, [pc, #280]	; (80013b8 <_7SEG_SetNumber+0x348>)
 800129e:	f003 fb9d 	bl	80049dc <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 80012a2:	2201      	movs	r2, #1
 80012a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012a8:	4844      	ldr	r0, [pc, #272]	; (80013bc <_7SEG_SetNumber+0x34c>)
 80012aa:	f003 fb97 	bl	80049dc <HAL_GPIO_WritePin>
 80012ae:	2201      	movs	r2, #1
 80012b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012b4:	4842      	ldr	r0, [pc, #264]	; (80013c0 <_7SEG_SetNumber+0x350>)
 80012b6:	f003 fb91 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 80012ba:	e0ac      	b.n	8001416 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 80012bc:	2200      	movs	r2, #0
 80012be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012c2:	483d      	ldr	r0, [pc, #244]	; (80013b8 <_7SEG_SetNumber+0x348>)
 80012c4:	f003 fb8a 	bl	80049dc <HAL_GPIO_WritePin>
 80012c8:	2200      	movs	r2, #0
 80012ca:	2140      	movs	r1, #64	; 0x40
 80012cc:	483a      	ldr	r0, [pc, #232]	; (80013b8 <_7SEG_SetNumber+0x348>)
 80012ce:	f003 fb85 	bl	80049dc <HAL_GPIO_WritePin>
 80012d2:	2200      	movs	r2, #0
 80012d4:	2120      	movs	r1, #32
 80012d6:	4838      	ldr	r0, [pc, #224]	; (80013b8 <_7SEG_SetNumber+0x348>)
 80012d8:	f003 fb80 	bl	80049dc <HAL_GPIO_WritePin>
 80012dc:	2200      	movs	r2, #0
 80012de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012e2:	4837      	ldr	r0, [pc, #220]	; (80013c0 <_7SEG_SetNumber+0x350>)
 80012e4:	f003 fb7a 	bl	80049dc <HAL_GPIO_WritePin>
 80012e8:	2200      	movs	r2, #0
 80012ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012ee:	4834      	ldr	r0, [pc, #208]	; (80013c0 <_7SEG_SetNumber+0x350>)
 80012f0:	f003 fb74 	bl	80049dc <HAL_GPIO_WritePin>
 80012f4:	2200      	movs	r2, #0
 80012f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012fa:	482f      	ldr	r0, [pc, #188]	; (80013b8 <_7SEG_SetNumber+0x348>)
 80012fc:	f003 fb6e 	bl	80049dc <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 8001300:	2201      	movs	r2, #1
 8001302:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001306:	482d      	ldr	r0, [pc, #180]	; (80013bc <_7SEG_SetNumber+0x34c>)
 8001308:	f003 fb68 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 800130c:	e083      	b.n	8001416 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 800130e:	2200      	movs	r2, #0
 8001310:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001314:	482a      	ldr	r0, [pc, #168]	; (80013c0 <_7SEG_SetNumber+0x350>)
 8001316:	f003 fb61 	bl	80049dc <HAL_GPIO_WritePin>
 800131a:	2200      	movs	r2, #0
 800131c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001320:	4825      	ldr	r0, [pc, #148]	; (80013b8 <_7SEG_SetNumber+0x348>)
 8001322:	f003 fb5b 	bl	80049dc <HAL_GPIO_WritePin>
 8001326:	2200      	movs	r2, #0
 8001328:	f44f 7180 	mov.w	r1, #256	; 0x100
 800132c:	4823      	ldr	r0, [pc, #140]	; (80013bc <_7SEG_SetNumber+0x34c>)
 800132e:	f003 fb55 	bl	80049dc <HAL_GPIO_WritePin>
 8001332:	2200      	movs	r2, #0
 8001334:	2140      	movs	r1, #64	; 0x40
 8001336:	4820      	ldr	r0, [pc, #128]	; (80013b8 <_7SEG_SetNumber+0x348>)
 8001338:	f003 fb50 	bl	80049dc <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 800133c:	2201      	movs	r2, #1
 800133e:	2120      	movs	r1, #32
 8001340:	481d      	ldr	r0, [pc, #116]	; (80013b8 <_7SEG_SetNumber+0x348>)
 8001342:	f003 fb4b 	bl	80049dc <HAL_GPIO_WritePin>
 8001346:	2201      	movs	r2, #1
 8001348:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800134c:	481c      	ldr	r0, [pc, #112]	; (80013c0 <_7SEG_SetNumber+0x350>)
 800134e:	f003 fb45 	bl	80049dc <HAL_GPIO_WritePin>
 8001352:	2201      	movs	r2, #1
 8001354:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001358:	4817      	ldr	r0, [pc, #92]	; (80013b8 <_7SEG_SetNumber+0x348>)
 800135a:	f003 fb3f 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 800135e:	e05a      	b.n	8001416 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8001360:	2200      	movs	r2, #0
 8001362:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001366:	4814      	ldr	r0, [pc, #80]	; (80013b8 <_7SEG_SetNumber+0x348>)
 8001368:	f003 fb38 	bl	80049dc <HAL_GPIO_WritePin>
 800136c:	2200      	movs	r2, #0
 800136e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001372:	4812      	ldr	r0, [pc, #72]	; (80013bc <_7SEG_SetNumber+0x34c>)
 8001374:	f003 fb32 	bl	80049dc <HAL_GPIO_WritePin>
 8001378:	2200      	movs	r2, #0
 800137a:	2140      	movs	r1, #64	; 0x40
 800137c:	480e      	ldr	r0, [pc, #56]	; (80013b8 <_7SEG_SetNumber+0x348>)
 800137e:	f003 fb2d 	bl	80049dc <HAL_GPIO_WritePin>
 8001382:	2200      	movs	r2, #0
 8001384:	2120      	movs	r1, #32
 8001386:	480c      	ldr	r0, [pc, #48]	; (80013b8 <_7SEG_SetNumber+0x348>)
 8001388:	f003 fb28 	bl	80049dc <HAL_GPIO_WritePin>
 800138c:	2200      	movs	r2, #0
 800138e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001392:	480b      	ldr	r0, [pc, #44]	; (80013c0 <_7SEG_SetNumber+0x350>)
 8001394:	f003 fb22 	bl	80049dc <HAL_GPIO_WritePin>
 8001398:	2200      	movs	r2, #0
 800139a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800139e:	4808      	ldr	r0, [pc, #32]	; (80013c0 <_7SEG_SetNumber+0x350>)
 80013a0:	f003 fb1c 	bl	80049dc <HAL_GPIO_WritePin>
 80013a4:	2200      	movs	r2, #0
 80013a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013aa:	4803      	ldr	r0, [pc, #12]	; (80013b8 <_7SEG_SetNumber+0x348>)
 80013ac:	f003 fb16 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 80013b0:	e031      	b.n	8001416 <_7SEG_SetNumber+0x3a6>
 80013b2:	bf00      	nop
 80013b4:	66666667 	.word	0x66666667
 80013b8:	40020c00 	.word	0x40020c00
 80013bc:	40020000 	.word	0x40020000
 80013c0:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 80013c4:	2200      	movs	r2, #0
 80013c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013ca:	48c8      	ldr	r0, [pc, #800]	; (80016ec <_7SEG_SetNumber+0x67c>)
 80013cc:	f003 fb06 	bl	80049dc <HAL_GPIO_WritePin>
 80013d0:	2200      	movs	r2, #0
 80013d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013d6:	48c6      	ldr	r0, [pc, #792]	; (80016f0 <_7SEG_SetNumber+0x680>)
 80013d8:	f003 fb00 	bl	80049dc <HAL_GPIO_WritePin>
 80013dc:	2200      	movs	r2, #0
 80013de:	2140      	movs	r1, #64	; 0x40
 80013e0:	48c2      	ldr	r0, [pc, #776]	; (80016ec <_7SEG_SetNumber+0x67c>)
 80013e2:	f003 fafb 	bl	80049dc <HAL_GPIO_WritePin>
 80013e6:	2200      	movs	r2, #0
 80013e8:	2120      	movs	r1, #32
 80013ea:	48c0      	ldr	r0, [pc, #768]	; (80016ec <_7SEG_SetNumber+0x67c>)
 80013ec:	f003 faf6 	bl	80049dc <HAL_GPIO_WritePin>
 80013f0:	2200      	movs	r2, #0
 80013f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013f6:	48bf      	ldr	r0, [pc, #764]	; (80016f4 <_7SEG_SetNumber+0x684>)
 80013f8:	f003 faf0 	bl	80049dc <HAL_GPIO_WritePin>
 80013fc:	2200      	movs	r2, #0
 80013fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001402:	48ba      	ldr	r0, [pc, #744]	; (80016ec <_7SEG_SetNumber+0x67c>)
 8001404:	f003 faea 	bl	80049dc <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8001408:	2201      	movs	r2, #1
 800140a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800140e:	48b9      	ldr	r0, [pc, #740]	; (80016f4 <_7SEG_SetNumber+0x684>)
 8001410:	f003 fae4 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 8001414:	bf00      	nop
		}

		if(dp == ON)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d105      	bne.n	8001428 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 800141c:	2200      	movs	r2, #0
 800141e:	2180      	movs	r1, #128	; 0x80
 8001420:	48b2      	ldr	r0, [pc, #712]	; (80016ec <_7SEG_SetNumber+0x67c>)
 8001422:	f003 fadb 	bl	80049dc <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8001426:	e1ff      	b.n	8001828 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2b00      	cmp	r3, #0
 800142c:	f040 81fc 	bne.w	8001828 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8001430:	2201      	movs	r2, #1
 8001432:	2180      	movs	r1, #128	; 0x80
 8001434:	48ad      	ldr	r0, [pc, #692]	; (80016ec <_7SEG_SetNumber+0x67c>)
 8001436:	f003 fad1 	bl	80049dc <HAL_GPIO_WritePin>
}
 800143a:	e1f5      	b.n	8001828 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	2b01      	cmp	r3, #1
 8001440:	f040 81f2 	bne.w	8001828 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8001444:	68b9      	ldr	r1, [r7, #8]
 8001446:	4bac      	ldr	r3, [pc, #688]	; (80016f8 <_7SEG_SetNumber+0x688>)
 8001448:	fb83 2301 	smull	r2, r3, r3, r1
 800144c:	109a      	asrs	r2, r3, #2
 800144e:	17cb      	asrs	r3, r1, #31
 8001450:	1ad2      	subs	r2, r2, r3
 8001452:	4613      	mov	r3, r2
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	4413      	add	r3, r2
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	1aca      	subs	r2, r1, r3
 800145c:	2a09      	cmp	r2, #9
 800145e:	f200 81d0 	bhi.w	8001802 <_7SEG_SetNumber+0x792>
 8001462:	a301      	add	r3, pc, #4	; (adr r3, 8001468 <_7SEG_SetNumber+0x3f8>)
 8001464:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8001468:	08001491 	.word	0x08001491
 800146c:	080014e7 	.word	0x080014e7
 8001470:	0800153d 	.word	0x0800153d
 8001474:	08001593 	.word	0x08001593
 8001478:	080015e9 	.word	0x080015e9
 800147c:	0800163f 	.word	0x0800163f
 8001480:	08001695 	.word	0x08001695
 8001484:	08001701 	.word	0x08001701
 8001488:	08001757 	.word	0x08001757
 800148c:	080017ad 	.word	0x080017ad
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8001490:	2200      	movs	r2, #0
 8001492:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001496:	4899      	ldr	r0, [pc, #612]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001498:	f003 faa0 	bl	80049dc <HAL_GPIO_WritePin>
 800149c:	2200      	movs	r2, #0
 800149e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014a2:	4896      	ldr	r0, [pc, #600]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80014a4:	f003 fa9a 	bl	80049dc <HAL_GPIO_WritePin>
 80014a8:	2200      	movs	r2, #0
 80014aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014ae:	4893      	ldr	r0, [pc, #588]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80014b0:	f003 fa94 	bl	80049dc <HAL_GPIO_WritePin>
 80014b4:	2200      	movs	r2, #0
 80014b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014ba:	4890      	ldr	r0, [pc, #576]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80014bc:	f003 fa8e 	bl	80049dc <HAL_GPIO_WritePin>
 80014c0:	2200      	movs	r2, #0
 80014c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014c6:	488d      	ldr	r0, [pc, #564]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80014c8:	f003 fa88 	bl	80049dc <HAL_GPIO_WritePin>
 80014cc:	2200      	movs	r2, #0
 80014ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014d2:	488a      	ldr	r0, [pc, #552]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80014d4:	f003 fa82 	bl	80049dc <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 80014d8:	2201      	movs	r2, #1
 80014da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014de:	4887      	ldr	r0, [pc, #540]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80014e0:	f003 fa7c 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 80014e4:	e18d      	b.n	8001802 <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 80014e6:	2200      	movs	r2, #0
 80014e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014ec:	4883      	ldr	r0, [pc, #524]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80014ee:	f003 fa75 	bl	80049dc <HAL_GPIO_WritePin>
 80014f2:	2200      	movs	r2, #0
 80014f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014f8:	4880      	ldr	r0, [pc, #512]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80014fa:	f003 fa6f 	bl	80049dc <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 80014fe:	2201      	movs	r2, #1
 8001500:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001504:	487d      	ldr	r0, [pc, #500]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001506:	f003 fa69 	bl	80049dc <HAL_GPIO_WritePin>
 800150a:	2201      	movs	r2, #1
 800150c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001510:	487a      	ldr	r0, [pc, #488]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001512:	f003 fa63 	bl	80049dc <HAL_GPIO_WritePin>
 8001516:	2201      	movs	r2, #1
 8001518:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800151c:	4877      	ldr	r0, [pc, #476]	; (80016fc <_7SEG_SetNumber+0x68c>)
 800151e:	f003 fa5d 	bl	80049dc <HAL_GPIO_WritePin>
 8001522:	2201      	movs	r2, #1
 8001524:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001528:	4874      	ldr	r0, [pc, #464]	; (80016fc <_7SEG_SetNumber+0x68c>)
 800152a:	f003 fa57 	bl	80049dc <HAL_GPIO_WritePin>
 800152e:	2201      	movs	r2, #1
 8001530:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001534:	4871      	ldr	r0, [pc, #452]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001536:	f003 fa51 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 800153a:	e162      	b.n	8001802 <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 800153c:	2200      	movs	r2, #0
 800153e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001542:	486e      	ldr	r0, [pc, #440]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001544:	f003 fa4a 	bl	80049dc <HAL_GPIO_WritePin>
 8001548:	2200      	movs	r2, #0
 800154a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800154e:	486b      	ldr	r0, [pc, #428]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001550:	f003 fa44 	bl	80049dc <HAL_GPIO_WritePin>
 8001554:	2200      	movs	r2, #0
 8001556:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800155a:	4868      	ldr	r0, [pc, #416]	; (80016fc <_7SEG_SetNumber+0x68c>)
 800155c:	f003 fa3e 	bl	80049dc <HAL_GPIO_WritePin>
 8001560:	2200      	movs	r2, #0
 8001562:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001566:	4865      	ldr	r0, [pc, #404]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001568:	f003 fa38 	bl	80049dc <HAL_GPIO_WritePin>
 800156c:	2200      	movs	r2, #0
 800156e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001572:	4862      	ldr	r0, [pc, #392]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001574:	f003 fa32 	bl	80049dc <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8001578:	2201      	movs	r2, #1
 800157a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800157e:	485f      	ldr	r0, [pc, #380]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001580:	f003 fa2c 	bl	80049dc <HAL_GPIO_WritePin>
 8001584:	2201      	movs	r2, #1
 8001586:	f44f 7180 	mov.w	r1, #256	; 0x100
 800158a:	485c      	ldr	r0, [pc, #368]	; (80016fc <_7SEG_SetNumber+0x68c>)
 800158c:	f003 fa26 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 8001590:	e137      	b.n	8001802 <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8001592:	2200      	movs	r2, #0
 8001594:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001598:	4858      	ldr	r0, [pc, #352]	; (80016fc <_7SEG_SetNumber+0x68c>)
 800159a:	f003 fa1f 	bl	80049dc <HAL_GPIO_WritePin>
 800159e:	2200      	movs	r2, #0
 80015a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015a4:	4855      	ldr	r0, [pc, #340]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80015a6:	f003 fa19 	bl	80049dc <HAL_GPIO_WritePin>
 80015aa:	2200      	movs	r2, #0
 80015ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015b0:	4852      	ldr	r0, [pc, #328]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80015b2:	f003 fa13 	bl	80049dc <HAL_GPIO_WritePin>
 80015b6:	2200      	movs	r2, #0
 80015b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015bc:	484f      	ldr	r0, [pc, #316]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80015be:	f003 fa0d 	bl	80049dc <HAL_GPIO_WritePin>
 80015c2:	2200      	movs	r2, #0
 80015c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015c8:	484c      	ldr	r0, [pc, #304]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80015ca:	f003 fa07 	bl	80049dc <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 80015ce:	2201      	movs	r2, #1
 80015d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015d4:	4849      	ldr	r0, [pc, #292]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80015d6:	f003 fa01 	bl	80049dc <HAL_GPIO_WritePin>
 80015da:	2201      	movs	r2, #1
 80015dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015e0:	4846      	ldr	r0, [pc, #280]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80015e2:	f003 f9fb 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 80015e6:	e10c      	b.n	8001802 <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 80015e8:	2200      	movs	r2, #0
 80015ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015ee:	4843      	ldr	r0, [pc, #268]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80015f0:	f003 f9f4 	bl	80049dc <HAL_GPIO_WritePin>
 80015f4:	2200      	movs	r2, #0
 80015f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015fa:	4840      	ldr	r0, [pc, #256]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80015fc:	f003 f9ee 	bl	80049dc <HAL_GPIO_WritePin>
 8001600:	2200      	movs	r2, #0
 8001602:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001606:	483d      	ldr	r0, [pc, #244]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001608:	f003 f9e8 	bl	80049dc <HAL_GPIO_WritePin>
 800160c:	2200      	movs	r2, #0
 800160e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001612:	483a      	ldr	r0, [pc, #232]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001614:	f003 f9e2 	bl	80049dc <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8001618:	2201      	movs	r2, #1
 800161a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800161e:	4837      	ldr	r0, [pc, #220]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001620:	f003 f9dc 	bl	80049dc <HAL_GPIO_WritePin>
 8001624:	2201      	movs	r2, #1
 8001626:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800162a:	4834      	ldr	r0, [pc, #208]	; (80016fc <_7SEG_SetNumber+0x68c>)
 800162c:	f003 f9d6 	bl	80049dc <HAL_GPIO_WritePin>
 8001630:	2201      	movs	r2, #1
 8001632:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001636:	4831      	ldr	r0, [pc, #196]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001638:	f003 f9d0 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 800163c:	e0e1      	b.n	8001802 <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 800163e:	2200      	movs	r2, #0
 8001640:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001644:	482d      	ldr	r0, [pc, #180]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001646:	f003 f9c9 	bl	80049dc <HAL_GPIO_WritePin>
 800164a:	2200      	movs	r2, #0
 800164c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001650:	482a      	ldr	r0, [pc, #168]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001652:	f003 f9c3 	bl	80049dc <HAL_GPIO_WritePin>
 8001656:	2200      	movs	r2, #0
 8001658:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800165c:	4827      	ldr	r0, [pc, #156]	; (80016fc <_7SEG_SetNumber+0x68c>)
 800165e:	f003 f9bd 	bl	80049dc <HAL_GPIO_WritePin>
 8001662:	2200      	movs	r2, #0
 8001664:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001668:	4824      	ldr	r0, [pc, #144]	; (80016fc <_7SEG_SetNumber+0x68c>)
 800166a:	f003 f9b7 	bl	80049dc <HAL_GPIO_WritePin>
 800166e:	2200      	movs	r2, #0
 8001670:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001674:	4821      	ldr	r0, [pc, #132]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001676:	f003 f9b1 	bl	80049dc <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 800167a:	2201      	movs	r2, #1
 800167c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001680:	481e      	ldr	r0, [pc, #120]	; (80016fc <_7SEG_SetNumber+0x68c>)
 8001682:	f003 f9ab 	bl	80049dc <HAL_GPIO_WritePin>
 8001686:	2201      	movs	r2, #1
 8001688:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800168c:	481b      	ldr	r0, [pc, #108]	; (80016fc <_7SEG_SetNumber+0x68c>)
 800168e:	f003 f9a5 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 8001692:	e0b6      	b.n	8001802 <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8001694:	2200      	movs	r2, #0
 8001696:	f44f 7100 	mov.w	r1, #512	; 0x200
 800169a:	4818      	ldr	r0, [pc, #96]	; (80016fc <_7SEG_SetNumber+0x68c>)
 800169c:	f003 f99e 	bl	80049dc <HAL_GPIO_WritePin>
 80016a0:	2200      	movs	r2, #0
 80016a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016a6:	4815      	ldr	r0, [pc, #84]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80016a8:	f003 f998 	bl	80049dc <HAL_GPIO_WritePin>
 80016ac:	2200      	movs	r2, #0
 80016ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016b2:	4812      	ldr	r0, [pc, #72]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80016b4:	f003 f992 	bl	80049dc <HAL_GPIO_WritePin>
 80016b8:	2200      	movs	r2, #0
 80016ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016be:	480f      	ldr	r0, [pc, #60]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80016c0:	f003 f98c 	bl	80049dc <HAL_GPIO_WritePin>
 80016c4:	2200      	movs	r2, #0
 80016c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016ca:	480c      	ldr	r0, [pc, #48]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80016cc:	f003 f986 	bl	80049dc <HAL_GPIO_WritePin>
 80016d0:	2200      	movs	r2, #0
 80016d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016d6:	4809      	ldr	r0, [pc, #36]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80016d8:	f003 f980 	bl	80049dc <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 80016dc:	2201      	movs	r2, #1
 80016de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016e2:	4806      	ldr	r0, [pc, #24]	; (80016fc <_7SEG_SetNumber+0x68c>)
 80016e4:	f003 f97a 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 80016e8:	e08b      	b.n	8001802 <_7SEG_SetNumber+0x792>
 80016ea:	bf00      	nop
 80016ec:	40020c00 	.word	0x40020c00
 80016f0:	40020000 	.word	0x40020000
 80016f4:	40020800 	.word	0x40020800
 80016f8:	66666667 	.word	0x66666667
 80016fc:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8001700:	2200      	movs	r2, #0
 8001702:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001706:	484a      	ldr	r0, [pc, #296]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 8001708:	f003 f968 	bl	80049dc <HAL_GPIO_WritePin>
 800170c:	2200      	movs	r2, #0
 800170e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001712:	4847      	ldr	r0, [pc, #284]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 8001714:	f003 f962 	bl	80049dc <HAL_GPIO_WritePin>
 8001718:	2200      	movs	r2, #0
 800171a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800171e:	4844      	ldr	r0, [pc, #272]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 8001720:	f003 f95c 	bl	80049dc <HAL_GPIO_WritePin>
 8001724:	2200      	movs	r2, #0
 8001726:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800172a:	4841      	ldr	r0, [pc, #260]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 800172c:	f003 f956 	bl	80049dc <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8001730:	2201      	movs	r2, #1
 8001732:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001736:	483e      	ldr	r0, [pc, #248]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 8001738:	f003 f950 	bl	80049dc <HAL_GPIO_WritePin>
 800173c:	2201      	movs	r2, #1
 800173e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001742:	483b      	ldr	r0, [pc, #236]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 8001744:	f003 f94a 	bl	80049dc <HAL_GPIO_WritePin>
 8001748:	2201      	movs	r2, #1
 800174a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800174e:	4838      	ldr	r0, [pc, #224]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 8001750:	f003 f944 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 8001754:	e055      	b.n	8001802 <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8001756:	2200      	movs	r2, #0
 8001758:	f44f 7100 	mov.w	r1, #512	; 0x200
 800175c:	4834      	ldr	r0, [pc, #208]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 800175e:	f003 f93d 	bl	80049dc <HAL_GPIO_WritePin>
 8001762:	2200      	movs	r2, #0
 8001764:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001768:	4831      	ldr	r0, [pc, #196]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 800176a:	f003 f937 	bl	80049dc <HAL_GPIO_WritePin>
 800176e:	2200      	movs	r2, #0
 8001770:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001774:	482e      	ldr	r0, [pc, #184]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 8001776:	f003 f931 	bl	80049dc <HAL_GPIO_WritePin>
 800177a:	2200      	movs	r2, #0
 800177c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001780:	482b      	ldr	r0, [pc, #172]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 8001782:	f003 f92b 	bl	80049dc <HAL_GPIO_WritePin>
 8001786:	2200      	movs	r2, #0
 8001788:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800178c:	4828      	ldr	r0, [pc, #160]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 800178e:	f003 f925 	bl	80049dc <HAL_GPIO_WritePin>
 8001792:	2200      	movs	r2, #0
 8001794:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001798:	4825      	ldr	r0, [pc, #148]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 800179a:	f003 f91f 	bl	80049dc <HAL_GPIO_WritePin>
 800179e:	2200      	movs	r2, #0
 80017a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017a4:	4822      	ldr	r0, [pc, #136]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 80017a6:	f003 f919 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 80017aa:	e02a      	b.n	8001802 <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 80017ac:	2200      	movs	r2, #0
 80017ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017b2:	481f      	ldr	r0, [pc, #124]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 80017b4:	f003 f912 	bl	80049dc <HAL_GPIO_WritePin>
 80017b8:	2200      	movs	r2, #0
 80017ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017be:	481c      	ldr	r0, [pc, #112]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 80017c0:	f003 f90c 	bl	80049dc <HAL_GPIO_WritePin>
 80017c4:	2200      	movs	r2, #0
 80017c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017ca:	4819      	ldr	r0, [pc, #100]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 80017cc:	f003 f906 	bl	80049dc <HAL_GPIO_WritePin>
 80017d0:	2200      	movs	r2, #0
 80017d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017d6:	4816      	ldr	r0, [pc, #88]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 80017d8:	f003 f900 	bl	80049dc <HAL_GPIO_WritePin>
 80017dc:	2200      	movs	r2, #0
 80017de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017e2:	4813      	ldr	r0, [pc, #76]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 80017e4:	f003 f8fa 	bl	80049dc <HAL_GPIO_WritePin>
 80017e8:	2200      	movs	r2, #0
 80017ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017ee:	4810      	ldr	r0, [pc, #64]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 80017f0:	f003 f8f4 	bl	80049dc <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 80017f4:	2201      	movs	r2, #1
 80017f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017fa:	480d      	ldr	r0, [pc, #52]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 80017fc:	f003 f8ee 	bl	80049dc <HAL_GPIO_WritePin>
				break;
 8001800:	bf00      	nop
		if(dp == ON)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d106      	bne.n	8001816 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8001808:	2200      	movs	r2, #0
 800180a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800180e:	4808      	ldr	r0, [pc, #32]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 8001810:	f003 f8e4 	bl	80049dc <HAL_GPIO_WritePin>
}
 8001814:	e008      	b.n	8001828 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d105      	bne.n	8001828 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 800181c:	2201      	movs	r2, #1
 800181e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001822:	4803      	ldr	r0, [pc, #12]	; (8001830 <_7SEG_SetNumber+0x7c0>)
 8001824:	f003 f8da 	bl	80049dc <HAL_GPIO_WritePin>
}
 8001828:	bf00      	nop
 800182a:	3710      	adds	r7, #16
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40021000 	.word	0x40021000

08001834 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b086      	sub	sp, #24
 8001838:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	603b      	str	r3, [r7, #0]
 800183e:	4b23      	ldr	r3, [pc, #140]	; (80018cc <CLCD_GPIO_Init+0x98>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	4a22      	ldr	r2, [pc, #136]	; (80018cc <CLCD_GPIO_Init+0x98>)
 8001844:	f043 0310 	orr.w	r3, r3, #16
 8001848:	6313      	str	r3, [r2, #48]	; 0x30
 800184a:	4b20      	ldr	r3, [pc, #128]	; (80018cc <CLCD_GPIO_Init+0x98>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	f003 0310 	and.w	r3, r3, #16
 8001852:	603b      	str	r3, [r7, #0]
 8001854:	683b      	ldr	r3, [r7, #0]

	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8001856:	2301      	movs	r3, #1
 8001858:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800185a:	2301      	movs	r3, #1
 800185c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001862:	2300      	movs	r3, #0
 8001864:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8001866:	1d3b      	adds	r3, r7, #4
 8001868:	4619      	mov	r1, r3
 800186a:	4819      	ldr	r0, [pc, #100]	; (80018d0 <CLCD_GPIO_Init+0x9c>)
 800186c:	f002 ff1a 	bl	80046a4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8001870:	2302      	movs	r3, #2
 8001872:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	4619      	mov	r1, r3
 8001878:	4815      	ldr	r0, [pc, #84]	; (80018d0 <CLCD_GPIO_Init+0x9c>)
 800187a:	f002 ff13 	bl	80046a4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 800187e:	2304      	movs	r3, #4
 8001880:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8001882:	1d3b      	adds	r3, r7, #4
 8001884:	4619      	mov	r1, r3
 8001886:	4812      	ldr	r0, [pc, #72]	; (80018d0 <CLCD_GPIO_Init+0x9c>)
 8001888:	f002 ff0c 	bl	80046a4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 800188c:	2310      	movs	r3, #16
 800188e:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8001890:	1d3b      	adds	r3, r7, #4
 8001892:	4619      	mov	r1, r3
 8001894:	480e      	ldr	r0, [pc, #56]	; (80018d0 <CLCD_GPIO_Init+0x9c>)
 8001896:	f002 ff05 	bl	80046a4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 800189a:	2320      	movs	r3, #32
 800189c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 800189e:	1d3b      	adds	r3, r7, #4
 80018a0:	4619      	mov	r1, r3
 80018a2:	480b      	ldr	r0, [pc, #44]	; (80018d0 <CLCD_GPIO_Init+0x9c>)
 80018a4:	f002 fefe 	bl	80046a4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 80018a8:	2340      	movs	r3, #64	; 0x40
 80018aa:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 80018ac:	1d3b      	adds	r3, r7, #4
 80018ae:	4619      	mov	r1, r3
 80018b0:	4807      	ldr	r0, [pc, #28]	; (80018d0 <CLCD_GPIO_Init+0x9c>)
 80018b2:	f002 fef7 	bl	80046a4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 80018ba:	1d3b      	adds	r3, r7, #4
 80018bc:	4619      	mov	r1, r3
 80018be:	4804      	ldr	r0, [pc, #16]	; (80018d0 <CLCD_GPIO_Init+0x9c>)
 80018c0:	f002 fef0 	bl	80046a4 <HAL_GPIO_Init>
}
 80018c4:	bf00      	nop
 80018c6:	3718      	adds	r7, #24
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	40023800 	.word	0x40023800
 80018d0:	40021000 	.word	0x40021000

080018d4 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80018de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	da04      	bge.n	80018f0 <CLCD_Write_Instruction+0x1c>
 80018e6:	4b5f      	ldr	r3, [pc, #380]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 80018e8:	695b      	ldr	r3, [r3, #20]
 80018ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018ee:	e003      	b.n	80018f8 <CLCD_Write_Instruction+0x24>
 80018f0:	4b5c      	ldr	r3, [pc, #368]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 80018f2:	695b      	ldr	r3, [r3, #20]
 80018f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80018f8:	4a5a      	ldr	r2, [pc, #360]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 80018fa:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80018fc:	79fb      	ldrb	r3, [r7, #7]
 80018fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001902:	2b00      	cmp	r3, #0
 8001904:	d004      	beq.n	8001910 <CLCD_Write_Instruction+0x3c>
 8001906:	4b57      	ldr	r3, [pc, #348]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800190e:	e003      	b.n	8001918 <CLCD_Write_Instruction+0x44>
 8001910:	4b54      	ldr	r3, [pc, #336]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001912:	695b      	ldr	r3, [r3, #20]
 8001914:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001918:	4a52      	ldr	r2, [pc, #328]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 800191a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 800191c:	79fb      	ldrb	r3, [r7, #7]
 800191e:	f003 0320 	and.w	r3, r3, #32
 8001922:	2b00      	cmp	r3, #0
 8001924:	d004      	beq.n	8001930 <CLCD_Write_Instruction+0x5c>
 8001926:	4b4f      	ldr	r3, [pc, #316]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001928:	695b      	ldr	r3, [r3, #20]
 800192a:	f043 0320 	orr.w	r3, r3, #32
 800192e:	e003      	b.n	8001938 <CLCD_Write_Instruction+0x64>
 8001930:	4b4c      	ldr	r3, [pc, #304]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001932:	695b      	ldr	r3, [r3, #20]
 8001934:	f023 0320 	bic.w	r3, r3, #32
 8001938:	4a4a      	ldr	r2, [pc, #296]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 800193a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800193c:	79fb      	ldrb	r3, [r7, #7]
 800193e:	f003 0310 	and.w	r3, r3, #16
 8001942:	2b00      	cmp	r3, #0
 8001944:	d004      	beq.n	8001950 <CLCD_Write_Instruction+0x7c>
 8001946:	4b47      	ldr	r3, [pc, #284]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001948:	695b      	ldr	r3, [r3, #20]
 800194a:	f043 0310 	orr.w	r3, r3, #16
 800194e:	e003      	b.n	8001958 <CLCD_Write_Instruction+0x84>
 8001950:	4b44      	ldr	r3, [pc, #272]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001952:	695b      	ldr	r3, [r3, #20]
 8001954:	f023 0310 	bic.w	r3, r3, #16
 8001958:	4a42      	ldr	r2, [pc, #264]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 800195a:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 800195c:	4b41      	ldr	r3, [pc, #260]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 800195e:	695b      	ldr	r3, [r3, #20]
 8001960:	4a40      	ldr	r2, [pc, #256]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001962:	f023 0301 	bic.w	r3, r3, #1
 8001966:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001968:	4b3e      	ldr	r3, [pc, #248]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 800196a:	695b      	ldr	r3, [r3, #20]
 800196c:	4a3d      	ldr	r2, [pc, #244]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 800196e:	f023 0302 	bic.w	r3, r3, #2
 8001972:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001974:	4b3b      	ldr	r3, [pc, #236]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001976:	695b      	ldr	r3, [r3, #20]
 8001978:	4a3a      	ldr	r2, [pc, #232]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 800197a:	f023 0304 	bic.w	r3, r3, #4
 800197e:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001980:	4b38      	ldr	r3, [pc, #224]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001982:	695b      	ldr	r3, [r3, #20]
 8001984:	4a37      	ldr	r2, [pc, #220]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001986:	f043 0304 	orr.w	r3, r3, #4
 800198a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800198c:	4b35      	ldr	r3, [pc, #212]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 800198e:	695b      	ldr	r3, [r3, #20]
 8001990:	4a34      	ldr	r2, [pc, #208]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001992:	f023 0304 	bic.w	r3, r3, #4
 8001996:	6153      	str	r3, [r2, #20]

	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	f003 0308 	and.w	r3, r3, #8
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d004      	beq.n	80019ac <CLCD_Write_Instruction+0xd8>
 80019a2:	4b30      	ldr	r3, [pc, #192]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 80019a4:	695b      	ldr	r3, [r3, #20]
 80019a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019aa:	e003      	b.n	80019b4 <CLCD_Write_Instruction+0xe0>
 80019ac:	4b2d      	ldr	r3, [pc, #180]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 80019ae:	695b      	ldr	r3, [r3, #20]
 80019b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80019b4:	4a2b      	ldr	r2, [pc, #172]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 80019b6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	f003 0304 	and.w	r3, r3, #4
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d004      	beq.n	80019cc <CLCD_Write_Instruction+0xf8>
 80019c2:	4b28      	ldr	r3, [pc, #160]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 80019c4:	695b      	ldr	r3, [r3, #20]
 80019c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019ca:	e003      	b.n	80019d4 <CLCD_Write_Instruction+0x100>
 80019cc:	4b25      	ldr	r3, [pc, #148]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 80019ce:	695b      	ldr	r3, [r3, #20]
 80019d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80019d4:	4a23      	ldr	r2, [pc, #140]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 80019d6:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80019d8:	79fb      	ldrb	r3, [r7, #7]
 80019da:	f003 0302 	and.w	r3, r3, #2
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d004      	beq.n	80019ec <CLCD_Write_Instruction+0x118>
 80019e2:	4b20      	ldr	r3, [pc, #128]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 80019e4:	695b      	ldr	r3, [r3, #20]
 80019e6:	f043 0320 	orr.w	r3, r3, #32
 80019ea:	e003      	b.n	80019f4 <CLCD_Write_Instruction+0x120>
 80019ec:	4b1d      	ldr	r3, [pc, #116]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 80019ee:	695b      	ldr	r3, [r3, #20]
 80019f0:	f023 0320 	bic.w	r3, r3, #32
 80019f4:	4a1b      	ldr	r2, [pc, #108]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 80019f6:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80019f8:	79fb      	ldrb	r3, [r7, #7]
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d004      	beq.n	8001a0c <CLCD_Write_Instruction+0x138>
 8001a02:	4b18      	ldr	r3, [pc, #96]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	f043 0310 	orr.w	r3, r3, #16
 8001a0a:	e003      	b.n	8001a14 <CLCD_Write_Instruction+0x140>
 8001a0c:	4b15      	ldr	r3, [pc, #84]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001a0e:	695b      	ldr	r3, [r3, #20]
 8001a10:	f023 0310 	bic.w	r3, r3, #16
 8001a14:	4a13      	ldr	r2, [pc, #76]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001a16:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001a18:	4b12      	ldr	r3, [pc, #72]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001a1a:	695b      	ldr	r3, [r3, #20]
 8001a1c:	4a11      	ldr	r2, [pc, #68]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001a1e:	f023 0301 	bic.w	r3, r3, #1
 8001a22:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001a24:	4b0f      	ldr	r3, [pc, #60]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001a26:	695b      	ldr	r3, [r3, #20]
 8001a28:	4a0e      	ldr	r2, [pc, #56]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001a2a:	f023 0302 	bic.w	r3, r3, #2
 8001a2e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001a30:	4b0c      	ldr	r3, [pc, #48]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001a32:	695b      	ldr	r3, [r3, #20]
 8001a34:	4a0b      	ldr	r2, [pc, #44]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001a36:	f023 0304 	bic.w	r3, r3, #4
 8001a3a:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001a3c:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001a3e:	695b      	ldr	r3, [r3, #20]
 8001a40:	4a08      	ldr	r2, [pc, #32]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001a42:	f043 0304 	orr.w	r3, r3, #4
 8001a46:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001a48:	4b06      	ldr	r3, [pc, #24]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001a4a:	695b      	ldr	r3, [r3, #20]
 8001a4c:	4a05      	ldr	r2, [pc, #20]	; (8001a64 <CLCD_Write_Instruction+0x190>)
 8001a4e:	f023 0304 	bic.w	r3, r3, #4
 8001a52:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8001a54:	2001      	movs	r0, #1
 8001a56:	f001 fbdf 	bl	8003218 <HAL_Delay>
}
 8001a5a:	bf00      	nop
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40021000 	.word	0x40021000

08001a68 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	da04      	bge.n	8001a84 <CLCD_Write_Display+0x1c>
 8001a7a:	4b5f      	ldr	r3, [pc, #380]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001a7c:	695b      	ldr	r3, [r3, #20]
 8001a7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a82:	e003      	b.n	8001a8c <CLCD_Write_Display+0x24>
 8001a84:	4b5c      	ldr	r3, [pc, #368]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001a86:	695b      	ldr	r3, [r3, #20]
 8001a88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001a8c:	4a5a      	ldr	r2, [pc, #360]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001a8e:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001a90:	79fb      	ldrb	r3, [r7, #7]
 8001a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d004      	beq.n	8001aa4 <CLCD_Write_Display+0x3c>
 8001a9a:	4b57      	ldr	r3, [pc, #348]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001a9c:	695b      	ldr	r3, [r3, #20]
 8001a9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001aa2:	e003      	b.n	8001aac <CLCD_Write_Display+0x44>
 8001aa4:	4b54      	ldr	r3, [pc, #336]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001aa6:	695b      	ldr	r3, [r3, #20]
 8001aa8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001aac:	4a52      	ldr	r2, [pc, #328]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001aae:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	f003 0320 	and.w	r3, r3, #32
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d004      	beq.n	8001ac4 <CLCD_Write_Display+0x5c>
 8001aba:	4b4f      	ldr	r3, [pc, #316]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001abc:	695b      	ldr	r3, [r3, #20]
 8001abe:	f043 0320 	orr.w	r3, r3, #32
 8001ac2:	e003      	b.n	8001acc <CLCD_Write_Display+0x64>
 8001ac4:	4b4c      	ldr	r3, [pc, #304]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001ac6:	695b      	ldr	r3, [r3, #20]
 8001ac8:	f023 0320 	bic.w	r3, r3, #32
 8001acc:	4a4a      	ldr	r2, [pc, #296]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001ace:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	f003 0310 	and.w	r3, r3, #16
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d004      	beq.n	8001ae4 <CLCD_Write_Display+0x7c>
 8001ada:	4b47      	ldr	r3, [pc, #284]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	f043 0310 	orr.w	r3, r3, #16
 8001ae2:	e003      	b.n	8001aec <CLCD_Write_Display+0x84>
 8001ae4:	4b44      	ldr	r3, [pc, #272]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001ae6:	695b      	ldr	r3, [r3, #20]
 8001ae8:	f023 0310 	bic.w	r3, r3, #16
 8001aec:	4a42      	ldr	r2, [pc, #264]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001aee:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001af0:	4b41      	ldr	r3, [pc, #260]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001af2:	695b      	ldr	r3, [r3, #20]
 8001af4:	4a40      	ldr	r2, [pc, #256]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001af6:	f043 0301 	orr.w	r3, r3, #1
 8001afa:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001afc:	4b3e      	ldr	r3, [pc, #248]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001afe:	695b      	ldr	r3, [r3, #20]
 8001b00:	4a3d      	ldr	r2, [pc, #244]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b02:	f023 0302 	bic.w	r3, r3, #2
 8001b06:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001b08:	4b3b      	ldr	r3, [pc, #236]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b0a:	695b      	ldr	r3, [r3, #20]
 8001b0c:	4a3a      	ldr	r2, [pc, #232]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b0e:	f023 0304 	bic.w	r3, r3, #4
 8001b12:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001b14:	4b38      	ldr	r3, [pc, #224]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b16:	695b      	ldr	r3, [r3, #20]
 8001b18:	4a37      	ldr	r2, [pc, #220]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b1a:	f043 0304 	orr.w	r3, r3, #4
 8001b1e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001b20:	4b35      	ldr	r3, [pc, #212]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b22:	695b      	ldr	r3, [r3, #20]
 8001b24:	4a34      	ldr	r2, [pc, #208]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b26:	f023 0304 	bic.w	r3, r3, #4
 8001b2a:	6153      	str	r3, [r2, #20]

	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	f003 0308 	and.w	r3, r3, #8
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d004      	beq.n	8001b40 <CLCD_Write_Display+0xd8>
 8001b36:	4b30      	ldr	r3, [pc, #192]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b38:	695b      	ldr	r3, [r3, #20]
 8001b3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b3e:	e003      	b.n	8001b48 <CLCD_Write_Display+0xe0>
 8001b40:	4b2d      	ldr	r3, [pc, #180]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b42:	695b      	ldr	r3, [r3, #20]
 8001b44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b48:	4a2b      	ldr	r2, [pc, #172]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b4a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001b4c:	79fb      	ldrb	r3, [r7, #7]
 8001b4e:	f003 0304 	and.w	r3, r3, #4
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d004      	beq.n	8001b60 <CLCD_Write_Display+0xf8>
 8001b56:	4b28      	ldr	r3, [pc, #160]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b58:	695b      	ldr	r3, [r3, #20]
 8001b5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b5e:	e003      	b.n	8001b68 <CLCD_Write_Display+0x100>
 8001b60:	4b25      	ldr	r3, [pc, #148]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b62:	695b      	ldr	r3, [r3, #20]
 8001b64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001b68:	4a23      	ldr	r2, [pc, #140]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b6a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001b6c:	79fb      	ldrb	r3, [r7, #7]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d004      	beq.n	8001b80 <CLCD_Write_Display+0x118>
 8001b76:	4b20      	ldr	r3, [pc, #128]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	f043 0320 	orr.w	r3, r3, #32
 8001b7e:	e003      	b.n	8001b88 <CLCD_Write_Display+0x120>
 8001b80:	4b1d      	ldr	r3, [pc, #116]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b82:	695b      	ldr	r3, [r3, #20]
 8001b84:	f023 0320 	bic.w	r3, r3, #32
 8001b88:	4a1b      	ldr	r2, [pc, #108]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b8a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001b8c:	79fb      	ldrb	r3, [r7, #7]
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d004      	beq.n	8001ba0 <CLCD_Write_Display+0x138>
 8001b96:	4b18      	ldr	r3, [pc, #96]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001b98:	695b      	ldr	r3, [r3, #20]
 8001b9a:	f043 0310 	orr.w	r3, r3, #16
 8001b9e:	e003      	b.n	8001ba8 <CLCD_Write_Display+0x140>
 8001ba0:	4b15      	ldr	r3, [pc, #84]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001ba2:	695b      	ldr	r3, [r3, #20]
 8001ba4:	f023 0310 	bic.w	r3, r3, #16
 8001ba8:	4a13      	ldr	r2, [pc, #76]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001baa:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001bac:	4b12      	ldr	r3, [pc, #72]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001bae:	695b      	ldr	r3, [r3, #20]
 8001bb0:	4a11      	ldr	r2, [pc, #68]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001bb2:	f043 0301 	orr.w	r3, r3, #1
 8001bb6:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001bb8:	4b0f      	ldr	r3, [pc, #60]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001bba:	695b      	ldr	r3, [r3, #20]
 8001bbc:	4a0e      	ldr	r2, [pc, #56]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001bbe:	f023 0302 	bic.w	r3, r3, #2
 8001bc2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001bc4:	4b0c      	ldr	r3, [pc, #48]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001bc6:	695b      	ldr	r3, [r3, #20]
 8001bc8:	4a0b      	ldr	r2, [pc, #44]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001bca:	f023 0304 	bic.w	r3, r3, #4
 8001bce:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001bd0:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001bd2:	695b      	ldr	r3, [r3, #20]
 8001bd4:	4a08      	ldr	r2, [pc, #32]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001bd6:	f043 0304 	orr.w	r3, r3, #4
 8001bda:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001bdc:	4b06      	ldr	r3, [pc, #24]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001bde:	695b      	ldr	r3, [r3, #20]
 8001be0:	4a05      	ldr	r2, [pc, #20]	; (8001bf8 <CLCD_Write_Display+0x190>)
 8001be2:	f023 0304 	bic.w	r3, r3, #4
 8001be6:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8001be8:	2001      	movs	r0, #1
 8001bea:	f001 fb15 	bl	8003218 <HAL_Delay>
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40021000 	.word	0x40021000

08001bfc <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	460a      	mov	r2, r1
 8001c06:	71fb      	strb	r3, [r7, #7]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 8001c0c:	79bb      	ldrb	r3, [r7, #6]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d002      	beq.n	8001c18 <CLCD_Gotoxy+0x1c>
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d007      	beq.n	8001c26 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 8001c16:	e00d      	b.n	8001c34 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	3b80      	subs	r3, #128	; 0x80
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff fe58 	bl	80018d4 <CLCD_Write_Instruction>
 8001c24:	e006      	b.n	8001c34 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	3b40      	subs	r3, #64	; 0x40
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fe51 	bl	80018d4 <CLCD_Write_Instruction>
 8001c32:	bf00      	nop
}
 8001c34:	bf00      	nop
 8001c36:	3708      	adds	r7, #8
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}

08001c3c <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	603a      	str	r2, [r7, #0]
 8001c46:	71fb      	strb	r3, [r7, #7]
 8001c48:	460b      	mov	r3, r1
 8001c4a:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 8001c50:	79ba      	ldrb	r2, [r7, #6]
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	4611      	mov	r1, r2
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff ffd0 	bl	8001bfc <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8001c5c:	683a      	ldr	r2, [r7, #0]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	4413      	add	r3, r2
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff feff 	bl	8001a68 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	683a      	ldr	r2, [r7, #0]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	4413      	add	r3, r2
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d1ef      	bne.n	8001c5c <CLCD_Puts+0x20>
}
 8001c7c:	bf00      	nop
 8001c7e:	bf00      	nop
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <CLCD_Init>:

void CLCD_Init(void)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8001c8a:	2064      	movs	r0, #100	; 0x64
 8001c8c:	f001 fac4 	bl	8003218 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001c90:	2028      	movs	r0, #40	; 0x28
 8001c92:	f7ff fe1f 	bl	80018d4 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001c96:	200a      	movs	r0, #10
 8001c98:	f001 fabe 	bl	8003218 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001c9c:	2028      	movs	r0, #40	; 0x28
 8001c9e:	f7ff fe19 	bl	80018d4 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001ca2:	200a      	movs	r0, #10
 8001ca4:	f001 fab8 	bl	8003218 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001ca8:	200c      	movs	r0, #12
 8001caa:	f7ff fe13 	bl	80018d4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 8001cae:	2006      	movs	r0, #6
 8001cb0:	f7ff fe10 	bl	80018d4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8001cb4:	2002      	movs	r0, #2
 8001cb6:	f7ff fe0d 	bl	80018d4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001cba:	2001      	movs	r0, #1
 8001cbc:	f7ff fe0a 	bl	80018d4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001cc0:	2001      	movs	r0, #1
 8001cc2:	f7ff fe07 	bl	80018d4 <CLCD_Write_Instruction>
}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
	...

08001ccc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001cd2:	463b      	mov	r3, r7
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001cde:	4b36      	ldr	r3, [pc, #216]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001ce0:	4a36      	ldr	r2, [pc, #216]	; (8001dbc <MX_ADC1_Init+0xf0>)
 8001ce2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ce4:	4b34      	ldr	r3, [pc, #208]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001ce6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001cea:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001cec:	4b32      	ldr	r3, [pc, #200]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001cf2:	4b31      	ldr	r3, [pc, #196]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001cf8:	4b2f      	ldr	r3, [pc, #188]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001cfe:	4b2e      	ldr	r3, [pc, #184]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d06:	4b2c      	ldr	r3, [pc, #176]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d0c:	4b2a      	ldr	r3, [pc, #168]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001d0e:	4a2c      	ldr	r2, [pc, #176]	; (8001dc0 <MX_ADC1_Init+0xf4>)
 8001d10:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d12:	4b29      	ldr	r3, [pc, #164]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001d18:	4b27      	ldr	r3, [pc, #156]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001d1a:	2204      	movs	r2, #4
 8001d1c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001d1e:	4b26      	ldr	r3, [pc, #152]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d26:	4b24      	ldr	r3, [pc, #144]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d2c:	4822      	ldr	r0, [pc, #136]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001d2e:	f001 fa97 	bl	8003260 <HAL_ADC_Init>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001d38:	f000 fbce 	bl	80024d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001d3c:	230a      	movs	r3, #10
 8001d3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d40:	2301      	movs	r3, #1
 8001d42:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001d44:	2304      	movs	r3, #4
 8001d46:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d48:	463b      	mov	r3, r7
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	481a      	ldr	r0, [pc, #104]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001d4e:	f001 fbf9 	bl	8003544 <HAL_ADC_ConfigChannel>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001d58:	f000 fbbe 	bl	80024d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001d5c:	230c      	movs	r3, #12
 8001d5e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001d60:	2302      	movs	r3, #2
 8001d62:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d64:	463b      	mov	r3, r7
 8001d66:	4619      	mov	r1, r3
 8001d68:	4813      	ldr	r0, [pc, #76]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001d6a:	f001 fbeb 	bl	8003544 <HAL_ADC_ConfigChannel>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001d74:	f000 fbb0 	bl	80024d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001d78:	230d      	movs	r3, #13
 8001d7a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d80:	463b      	mov	r3, r7
 8001d82:	4619      	mov	r1, r3
 8001d84:	480c      	ldr	r0, [pc, #48]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001d86:	f001 fbdd 	bl	8003544 <HAL_ADC_ConfigChannel>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001d90:	f000 fba2 	bl	80024d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001d94:	2309      	movs	r3, #9
 8001d96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001d98:	2304      	movs	r3, #4
 8001d9a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d9c:	463b      	mov	r3, r7
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4805      	ldr	r0, [pc, #20]	; (8001db8 <MX_ADC1_Init+0xec>)
 8001da2:	f001 fbcf 	bl	8003544 <HAL_ADC_ConfigChannel>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001dac:	f000 fb94 	bl	80024d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001db0:	bf00      	nop
 8001db2:	3710      	adds	r7, #16
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	200001f0 	.word	0x200001f0
 8001dbc:	40012000 	.word	0x40012000
 8001dc0:	0f000001 	.word	0x0f000001

08001dc4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b08a      	sub	sp, #40	; 0x28
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dcc:	f107 0314 	add.w	r3, r7, #20
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	609a      	str	r2, [r3, #8]
 8001dd8:	60da      	str	r2, [r3, #12]
 8001dda:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a3c      	ldr	r2, [pc, #240]	; (8001ed4 <HAL_ADC_MspInit+0x110>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d171      	bne.n	8001eca <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	613b      	str	r3, [r7, #16]
 8001dea:	4b3b      	ldr	r3, [pc, #236]	; (8001ed8 <HAL_ADC_MspInit+0x114>)
 8001dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dee:	4a3a      	ldr	r2, [pc, #232]	; (8001ed8 <HAL_ADC_MspInit+0x114>)
 8001df0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001df4:	6453      	str	r3, [r2, #68]	; 0x44
 8001df6:	4b38      	ldr	r3, [pc, #224]	; (8001ed8 <HAL_ADC_MspInit+0x114>)
 8001df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dfe:	613b      	str	r3, [r7, #16]
 8001e00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	4b34      	ldr	r3, [pc, #208]	; (8001ed8 <HAL_ADC_MspInit+0x114>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0a:	4a33      	ldr	r2, [pc, #204]	; (8001ed8 <HAL_ADC_MspInit+0x114>)
 8001e0c:	f043 0304 	orr.w	r3, r3, #4
 8001e10:	6313      	str	r3, [r2, #48]	; 0x30
 8001e12:	4b31      	ldr	r3, [pc, #196]	; (8001ed8 <HAL_ADC_MspInit+0x114>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e16:	f003 0304 	and.w	r3, r3, #4
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60bb      	str	r3, [r7, #8]
 8001e22:	4b2d      	ldr	r3, [pc, #180]	; (8001ed8 <HAL_ADC_MspInit+0x114>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	4a2c      	ldr	r2, [pc, #176]	; (8001ed8 <HAL_ADC_MspInit+0x114>)
 8001e28:	f043 0302 	orr.w	r3, r3, #2
 8001e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2e:	4b2a      	ldr	r3, [pc, #168]	; (8001ed8 <HAL_ADC_MspInit+0x114>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	60bb      	str	r3, [r7, #8]
 8001e38:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8001e3a:	230d      	movs	r3, #13
 8001e3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e46:	f107 0314 	add.w	r3, r7, #20
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4823      	ldr	r0, [pc, #140]	; (8001edc <HAL_ADC_MspInit+0x118>)
 8001e4e:	f002 fc29 	bl	80046a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e52:	2302      	movs	r3, #2
 8001e54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e56:	2303      	movs	r3, #3
 8001e58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e5e:	f107 0314 	add.w	r3, r7, #20
 8001e62:	4619      	mov	r1, r3
 8001e64:	481e      	ldr	r0, [pc, #120]	; (8001ee0 <HAL_ADC_MspInit+0x11c>)
 8001e66:	f002 fc1d 	bl	80046a4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001e6a:	4b1e      	ldr	r3, [pc, #120]	; (8001ee4 <HAL_ADC_MspInit+0x120>)
 8001e6c:	4a1e      	ldr	r2, [pc, #120]	; (8001ee8 <HAL_ADC_MspInit+0x124>)
 8001e6e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001e70:	4b1c      	ldr	r3, [pc, #112]	; (8001ee4 <HAL_ADC_MspInit+0x120>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e76:	4b1b      	ldr	r3, [pc, #108]	; (8001ee4 <HAL_ADC_MspInit+0x120>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e7c:	4b19      	ldr	r3, [pc, #100]	; (8001ee4 <HAL_ADC_MspInit+0x120>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e82:	4b18      	ldr	r3, [pc, #96]	; (8001ee4 <HAL_ADC_MspInit+0x120>)
 8001e84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e88:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e8a:	4b16      	ldr	r3, [pc, #88]	; (8001ee4 <HAL_ADC_MspInit+0x120>)
 8001e8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e90:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e92:	4b14      	ldr	r3, [pc, #80]	; (8001ee4 <HAL_ADC_MspInit+0x120>)
 8001e94:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e98:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e9a:	4b12      	ldr	r3, [pc, #72]	; (8001ee4 <HAL_ADC_MspInit+0x120>)
 8001e9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ea0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001ea2:	4b10      	ldr	r3, [pc, #64]	; (8001ee4 <HAL_ADC_MspInit+0x120>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ea8:	4b0e      	ldr	r3, [pc, #56]	; (8001ee4 <HAL_ADC_MspInit+0x120>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001eae:	480d      	ldr	r0, [pc, #52]	; (8001ee4 <HAL_ADC_MspInit+0x120>)
 8001eb0:	f001 fff6 	bl	8003ea0 <HAL_DMA_Init>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001eba:	f000 fb0d 	bl	80024d8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a08      	ldr	r2, [pc, #32]	; (8001ee4 <HAL_ADC_MspInit+0x120>)
 8001ec2:	639a      	str	r2, [r3, #56]	; 0x38
 8001ec4:	4a07      	ldr	r2, [pc, #28]	; (8001ee4 <HAL_ADC_MspInit+0x120>)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001eca:	bf00      	nop
 8001ecc:	3728      	adds	r7, #40	; 0x28
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40012000 	.word	0x40012000
 8001ed8:	40023800 	.word	0x40023800
 8001edc:	40020800 	.word	0x40020800
 8001ee0:	40020400 	.word	0x40020400
 8001ee4:	20000238 	.word	0x20000238
 8001ee8:	40026410 	.word	0x40026410

08001eec <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001ef2:	463b      	mov	r3, r7
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
 8001ef8:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001efa:	4b0f      	ldr	r3, [pc, #60]	; (8001f38 <MX_DAC_Init+0x4c>)
 8001efc:	4a0f      	ldr	r2, [pc, #60]	; (8001f3c <MX_DAC_Init+0x50>)
 8001efe:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001f00:	480d      	ldr	r0, [pc, #52]	; (8001f38 <MX_DAC_Init+0x4c>)
 8001f02:	f001 fed0 	bl	8003ca6 <HAL_DAC_Init>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001f0c:	f000 fae4 	bl	80024d8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001f10:	2300      	movs	r3, #0
 8001f12:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001f14:	2300      	movs	r3, #0
 8001f16:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001f18:	463b      	mov	r3, r7
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4806      	ldr	r0, [pc, #24]	; (8001f38 <MX_DAC_Init+0x4c>)
 8001f20:	f001 ff64 	bl	8003dec <HAL_DAC_ConfigChannel>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001f2a:	f000 fad5 	bl	80024d8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001f2e:	bf00      	nop
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000298 	.word	0x20000298
 8001f3c:	40007400 	.word	0x40007400

08001f40 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08a      	sub	sp, #40	; 0x28
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f48:	f107 0314 	add.w	r3, r7, #20
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
 8001f50:	605a      	str	r2, [r3, #4]
 8001f52:	609a      	str	r2, [r3, #8]
 8001f54:	60da      	str	r2, [r3, #12]
 8001f56:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a17      	ldr	r2, [pc, #92]	; (8001fbc <HAL_DAC_MspInit+0x7c>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d127      	bne.n	8001fb2 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001f62:	2300      	movs	r3, #0
 8001f64:	613b      	str	r3, [r7, #16]
 8001f66:	4b16      	ldr	r3, [pc, #88]	; (8001fc0 <HAL_DAC_MspInit+0x80>)
 8001f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6a:	4a15      	ldr	r2, [pc, #84]	; (8001fc0 <HAL_DAC_MspInit+0x80>)
 8001f6c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001f70:	6413      	str	r3, [r2, #64]	; 0x40
 8001f72:	4b13      	ldr	r3, [pc, #76]	; (8001fc0 <HAL_DAC_MspInit+0x80>)
 8001f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f76:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001f7a:	613b      	str	r3, [r7, #16]
 8001f7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60fb      	str	r3, [r7, #12]
 8001f82:	4b0f      	ldr	r3, [pc, #60]	; (8001fc0 <HAL_DAC_MspInit+0x80>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f86:	4a0e      	ldr	r2, [pc, #56]	; (8001fc0 <HAL_DAC_MspInit+0x80>)
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8e:	4b0c      	ldr	r3, [pc, #48]	; (8001fc0 <HAL_DAC_MspInit+0x80>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	60fb      	str	r3, [r7, #12]
 8001f98:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f9a:	2310      	movs	r3, #16
 8001f9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa6:	f107 0314 	add.w	r3, r7, #20
 8001faa:	4619      	mov	r1, r3
 8001fac:	4805      	ldr	r0, [pc, #20]	; (8001fc4 <HAL_DAC_MspInit+0x84>)
 8001fae:	f002 fb79 	bl	80046a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8001fb2:	bf00      	nop
 8001fb4:	3728      	adds	r7, #40	; 0x28
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40007400 	.word	0x40007400
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	40020000 	.word	0x40020000

08001fc8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	607b      	str	r3, [r7, #4]
 8001fd2:	4b0c      	ldr	r3, [pc, #48]	; (8002004 <MX_DMA_Init+0x3c>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	4a0b      	ldr	r2, [pc, #44]	; (8002004 <MX_DMA_Init+0x3c>)
 8001fd8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fde:	4b09      	ldr	r3, [pc, #36]	; (8002004 <MX_DMA_Init+0x3c>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fe6:	607b      	str	r3, [r7, #4]
 8001fe8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001fea:	2200      	movs	r2, #0
 8001fec:	2100      	movs	r1, #0
 8001fee:	2038      	movs	r0, #56	; 0x38
 8001ff0:	f001 fe23 	bl	8003c3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001ff4:	2038      	movs	r0, #56	; 0x38
 8001ff6:	f001 fe3c 	bl	8003c72 <HAL_NVIC_EnableIRQ>

}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	40023800 	.word	0x40023800

08002008 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b08c      	sub	sp, #48	; 0x30
 800200c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800200e:	f107 031c 	add.w	r3, r7, #28
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]
 8002016:	605a      	str	r2, [r3, #4]
 8002018:	609a      	str	r2, [r3, #8]
 800201a:	60da      	str	r2, [r3, #12]
 800201c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800201e:	2300      	movs	r3, #0
 8002020:	61bb      	str	r3, [r7, #24]
 8002022:	4b49      	ldr	r3, [pc, #292]	; (8002148 <MX_GPIO_Init+0x140>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	4a48      	ldr	r2, [pc, #288]	; (8002148 <MX_GPIO_Init+0x140>)
 8002028:	f043 0310 	orr.w	r3, r3, #16
 800202c:	6313      	str	r3, [r2, #48]	; 0x30
 800202e:	4b46      	ldr	r3, [pc, #280]	; (8002148 <MX_GPIO_Init+0x140>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	f003 0310 	and.w	r3, r3, #16
 8002036:	61bb      	str	r3, [r7, #24]
 8002038:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800203a:	2300      	movs	r3, #0
 800203c:	617b      	str	r3, [r7, #20]
 800203e:	4b42      	ldr	r3, [pc, #264]	; (8002148 <MX_GPIO_Init+0x140>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002042:	4a41      	ldr	r2, [pc, #260]	; (8002148 <MX_GPIO_Init+0x140>)
 8002044:	f043 0304 	orr.w	r3, r3, #4
 8002048:	6313      	str	r3, [r2, #48]	; 0x30
 800204a:	4b3f      	ldr	r3, [pc, #252]	; (8002148 <MX_GPIO_Init+0x140>)
 800204c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204e:	f003 0304 	and.w	r3, r3, #4
 8002052:	617b      	str	r3, [r7, #20]
 8002054:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	613b      	str	r3, [r7, #16]
 800205a:	4b3b      	ldr	r3, [pc, #236]	; (8002148 <MX_GPIO_Init+0x140>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205e:	4a3a      	ldr	r2, [pc, #232]	; (8002148 <MX_GPIO_Init+0x140>)
 8002060:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002064:	6313      	str	r3, [r2, #48]	; 0x30
 8002066:	4b38      	ldr	r3, [pc, #224]	; (8002148 <MX_GPIO_Init+0x140>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800206e:	613b      	str	r3, [r7, #16]
 8002070:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	4b34      	ldr	r3, [pc, #208]	; (8002148 <MX_GPIO_Init+0x140>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	4a33      	ldr	r2, [pc, #204]	; (8002148 <MX_GPIO_Init+0x140>)
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	6313      	str	r3, [r2, #48]	; 0x30
 8002082:	4b31      	ldr	r3, [pc, #196]	; (8002148 <MX_GPIO_Init+0x140>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	4b2d      	ldr	r3, [pc, #180]	; (8002148 <MX_GPIO_Init+0x140>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	4a2c      	ldr	r2, [pc, #176]	; (8002148 <MX_GPIO_Init+0x140>)
 8002098:	f043 0302 	orr.w	r3, r3, #2
 800209c:	6313      	str	r3, [r2, #48]	; 0x30
 800209e:	4b2a      	ldr	r3, [pc, #168]	; (8002148 <MX_GPIO_Init+0x140>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	60bb      	str	r3, [r7, #8]
 80020a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	607b      	str	r3, [r7, #4]
 80020ae:	4b26      	ldr	r3, [pc, #152]	; (8002148 <MX_GPIO_Init+0x140>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	4a25      	ldr	r2, [pc, #148]	; (8002148 <MX_GPIO_Init+0x140>)
 80020b4:	f043 0308 	orr.w	r3, r3, #8
 80020b8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ba:	4b23      	ldr	r3, [pc, #140]	; (8002148 <MX_GPIO_Init+0x140>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	f003 0308 	and.w	r3, r3, #8
 80020c2:	607b      	str	r3, [r7, #4]
 80020c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80020c6:	2200      	movs	r2, #0
 80020c8:	21f7      	movs	r1, #247	; 0xf7
 80020ca:	4820      	ldr	r0, [pc, #128]	; (800214c <MX_GPIO_Init+0x144>)
 80020cc:	f002 fc86 	bl	80049dc <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80020d0:	23f7      	movs	r3, #247	; 0xf7
 80020d2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020d4:	2301      	movs	r3, #1
 80020d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d8:	2300      	movs	r3, #0
 80020da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020dc:	2300      	movs	r3, #0
 80020de:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020e0:	f107 031c 	add.w	r3, r7, #28
 80020e4:	4619      	mov	r1, r3
 80020e6:	4819      	ldr	r0, [pc, #100]	; (800214c <MX_GPIO_Init+0x144>)
 80020e8:	f002 fadc 	bl	80046a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80020ec:	2308      	movs	r3, #8
 80020ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020f0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80020f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f6:	2300      	movs	r3, #0
 80020f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020fa:	f107 031c 	add.w	r3, r7, #28
 80020fe:	4619      	mov	r1, r3
 8002100:	4812      	ldr	r0, [pc, #72]	; (800214c <MX_GPIO_Init+0x144>)
 8002102:	f002 facf 	bl	80046a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002106:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800210a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800210c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002110:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002112:	2300      	movs	r3, #0
 8002114:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002116:	f107 031c 	add.w	r3, r7, #28
 800211a:	4619      	mov	r1, r3
 800211c:	480c      	ldr	r0, [pc, #48]	; (8002150 <MX_GPIO_Init+0x148>)
 800211e:	f002 fac1 	bl	80046a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8002122:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8002126:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002128:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800212c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212e:	2300      	movs	r3, #0
 8002130:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002132:	f107 031c 	add.w	r3, r7, #28
 8002136:	4619      	mov	r1, r3
 8002138:	4806      	ldr	r0, [pc, #24]	; (8002154 <MX_GPIO_Init+0x14c>)
 800213a:	f002 fab3 	bl	80046a4 <HAL_GPIO_Init>

}
 800213e:	bf00      	nop
 8002140:	3730      	adds	r7, #48	; 0x30
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40023800 	.word	0x40023800
 800214c:	40021000 	.word	0x40021000
 8002150:	40020800 	.word	0x40020800
 8002154:	40020c00 	.word	0x40020c00

08002158 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b088      	sub	sp, #32
 800215c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800215e:	f000 ffe9 	bl	8003134 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002162:	f000 f8cd 	bl	8002300 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002166:	f7ff ff4f 	bl	8002008 <MX_GPIO_Init>
  MX_DMA_Init();
 800216a:	f7ff ff2d 	bl	8001fc8 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800216e:	f000 ff45 	bl	8002ffc <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8002172:	f000 fd3b 	bl	8002bec <MX_TIM7_Init>
  MX_TIM3_Init();
 8002176:	f000 fb8d 	bl	8002894 <MX_TIM3_Init>
  MX_TIM4_Init();
 800217a:	f000 fc1f 	bl	80029bc <MX_TIM4_Init>
  MX_TIM10_Init();
 800217e:	f000 fd6b 	bl	8002c58 <MX_TIM10_Init>
  MX_TIM2_Init();
 8002182:	f000 fb11 	bl	80027a8 <MX_TIM2_Init>
  MX_TIM5_Init();
 8002186:	f000 fcad 	bl	8002ae4 <MX_TIM5_Init>
  MX_ADC1_Init();
 800218a:	f7ff fd9f 	bl	8001ccc <MX_ADC1_Init>
  MX_DAC_Init();
 800218e:	f7ff fead 	bl	8001eec <MX_DAC_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002192:	f000 f91f 	bl	80023d4 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8002196:	2201      	movs	r2, #1
 8002198:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800219c:	4849      	ldr	r0, [pc, #292]	; (80022c4 <main+0x16c>)
 800219e:	f002 fc1d 	bl	80049dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80021a2:	2201      	movs	r2, #1
 80021a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021a8:	4846      	ldr	r0, [pc, #280]	; (80022c4 <main+0x16c>)
 80021aa:	f002 fc17 	bl	80049dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80021ae:	2201      	movs	r2, #1
 80021b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80021b4:	4843      	ldr	r0, [pc, #268]	; (80022c4 <main+0x16c>)
 80021b6:	f002 fc11 	bl	80049dc <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80021ba:	2201      	movs	r2, #1
 80021bc:	2140      	movs	r1, #64	; 0x40
 80021be:	4842      	ldr	r0, [pc, #264]	; (80022c8 <main+0x170>)
 80021c0:	f002 fc0c 	bl	80049dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80021c4:	2201      	movs	r2, #1
 80021c6:	2120      	movs	r1, #32
 80021c8:	4840      	ldr	r0, [pc, #256]	; (80022cc <main+0x174>)
 80021ca:	f002 fc07 	bl	80049dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80021ce:	2201      	movs	r2, #1
 80021d0:	2101      	movs	r1, #1
 80021d2:	483e      	ldr	r0, [pc, #248]	; (80022cc <main+0x174>)
 80021d4:	f002 fc02 	bl	80049dc <HAL_GPIO_WritePin>

  HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 80021d8:	2201      	movs	r2, #1
 80021da:	493d      	ldr	r1, [pc, #244]	; (80022d0 <main+0x178>)
 80021dc:	483d      	ldr	r0, [pc, #244]	; (80022d4 <main+0x17c>)
 80021de:	f004 f9ec 	bl	80065ba <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 80021e2:	483d      	ldr	r0, [pc, #244]	; (80022d8 <main+0x180>)
 80021e4:	f003 f92e 	bl	8005444 <HAL_TIM_Base_Start_IT>

  CLCD_GPIO_Init();
 80021e8:	f7ff fb24 	bl	8001834 <CLCD_GPIO_Init>
  CLCD_Init();
 80021ec:	f7ff fd4b 	bl	8001c86 <CLCD_Init>
  CLCD_Puts(0, 0, "hello world");
 80021f0:	4a3a      	ldr	r2, [pc, #232]	; (80022dc <main+0x184>)
 80021f2:	2100      	movs	r1, #0
 80021f4:	2000      	movs	r0, #0
 80021f6:	f7ff fd21 	bl	8001c3c <CLCD_Puts>

  _7SEG_GPIO_Init();
 80021fa:	f7fe fe53 	bl	8000ea4 <_7SEG_GPIO_Init>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80021fe:	2100      	movs	r1, #0
 8002200:	4837      	ldr	r0, [pc, #220]	; (80022e0 <main+0x188>)
 8002202:	f003 f9e9 	bl	80055d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002206:	2104      	movs	r1, #4
 8002208:	4835      	ldr	r0, [pc, #212]	; (80022e0 <main+0x188>)
 800220a:	f003 f9e5 	bl	80055d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800220e:	2108      	movs	r1, #8
 8002210:	4833      	ldr	r0, [pc, #204]	; (80022e0 <main+0x188>)
 8002212:	f003 f9e1 	bl	80055d8 <HAL_TIM_PWM_Start>

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8002216:	2100      	movs	r1, #0
 8002218:	4832      	ldr	r0, [pc, #200]	; (80022e4 <main+0x18c>)
 800221a:	f003 f9dd 	bl	80055d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800221e:	2104      	movs	r1, #4
 8002220:	4830      	ldr	r0, [pc, #192]	; (80022e4 <main+0x18c>)
 8002222:	f003 f9d9 	bl	80055d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002226:	2108      	movs	r1, #8
 8002228:	482e      	ldr	r0, [pc, #184]	; (80022e4 <main+0x18c>)
 800222a:	f003 f9d5 	bl	80055d8 <HAL_TIM_PWM_Start>

  HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 800222e:	2100      	movs	r1, #0
 8002230:	482d      	ldr	r0, [pc, #180]	; (80022e8 <main+0x190>)
 8002232:	f003 f9d1 	bl	80055d8 <HAL_TIM_PWM_Start>
//  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);


  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8002236:	2100      	movs	r1, #0
 8002238:	482c      	ldr	r0, [pc, #176]	; (80022ec <main+0x194>)
 800223a:	f003 f9cd 	bl	80055d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 800223e:	210c      	movs	r1, #12
 8002240:	482a      	ldr	r0, [pc, #168]	; (80022ec <main+0x194>)
 8002242:	f003 f9c9 	bl	80055d8 <HAL_TIM_PWM_Start>

  HAL_ADC_Start_DMA(&hadc1, &adcval[0], 4);
 8002246:	f107 0314 	add.w	r3, r7, #20
 800224a:	2204      	movs	r2, #4
 800224c:	4619      	mov	r1, r3
 800224e:	4828      	ldr	r0, [pc, #160]	; (80022f0 <main+0x198>)
 8002250:	f001 f84a 	bl	80032e8 <HAL_ADC_Start_DMA>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8002254:	2100      	movs	r1, #0
 8002256:	4827      	ldr	r0, [pc, #156]	; (80022f4 <main+0x19c>)
 8002258:	f001 fd47 	bl	8003cea <HAL_DAC_Start>

  TIM10->CCR1 = 1500;
 800225c:	4b26      	ldr	r3, [pc, #152]	; (80022f8 <main+0x1a0>)
 800225e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002262:	635a      	str	r2, [r3, #52]	; 0x34
  TIM2->ARR = 500 -1;
 8002264:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002268:	f240 12f3 	movw	r2, #499	; 0x1f3
 800226c:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM2 ->CCR1 = 250;
 800226e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002272:	22fa      	movs	r2, #250	; 0xfa
 8002274:	635a      	str	r2, [r3, #52]	; 0x34
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t a = 0;
 8002276:	2300      	movs	r3, #0
 8002278:	77fb      	strb	r3, [r7, #31]
  uint8_t str[20];
  uint16_t ccr = 100;
 800227a:	2364      	movs	r3, #100	; 0x64
 800227c:	83bb      	strh	r3, [r7, #28]
  while (1)
  {
	  sprintf(str,"%4d  %4d",adcval[0],adcval[1]);
 800227e:	8abb      	ldrh	r3, [r7, #20]
 8002280:	461a      	mov	r2, r3
 8002282:	8afb      	ldrh	r3, [r7, #22]
 8002284:	4638      	mov	r0, r7
 8002286:	491d      	ldr	r1, [pc, #116]	; (80022fc <main+0x1a4>)
 8002288:	f005 fe3a 	bl	8007f00 <siprintf>
	  CLCD_Puts(0, 0, str);
 800228c:	463b      	mov	r3, r7
 800228e:	461a      	mov	r2, r3
 8002290:	2100      	movs	r1, #0
 8002292:	2000      	movs	r0, #0
 8002294:	f7ff fcd2 	bl	8001c3c <CLCD_Puts>

	  sprintf(str,"%4d  %4d",adcval[2],adcval[3]);
 8002298:	8b3b      	ldrh	r3, [r7, #24]
 800229a:	461a      	mov	r2, r3
 800229c:	8b7b      	ldrh	r3, [r7, #26]
 800229e:	4638      	mov	r0, r7
 80022a0:	4916      	ldr	r1, [pc, #88]	; (80022fc <main+0x1a4>)
 80022a2:	f005 fe2d 	bl	8007f00 <siprintf>
	  CLCD_Puts(0, 1, str);
 80022a6:	463b      	mov	r3, r7
 80022a8:	461a      	mov	r2, r3
 80022aa:	2101      	movs	r1, #1
 80022ac:	2000      	movs	r0, #0
 80022ae:	f7ff fcc5 	bl	8001c3c <CLCD_Puts>

	  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2047);
 80022b2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80022b6:	2200      	movs	r2, #0
 80022b8:	2100      	movs	r1, #0
 80022ba:	480e      	ldr	r0, [pc, #56]	; (80022f4 <main+0x19c>)
 80022bc:	f001 fd6c 	bl	8003d98 <HAL_DAC_SetValue>
	  sprintf(str,"%4d  %4d",adcval[0],adcval[1]);
 80022c0:	e7dd      	b.n	800227e <main+0x126>
 80022c2:	bf00      	nop
 80022c4:	40020c00 	.word	0x40020c00
 80022c8:	40020800 	.word	0x40020800
 80022cc:	40020400 	.word	0x40020400
 80022d0:	200002ac 	.word	0x200002ac
 80022d4:	20000464 	.word	0x20000464
 80022d8:	200003d4 	.word	0x200003d4
 80022dc:	0800a1d0 	.word	0x0800a1d0
 80022e0:	200002fc 	.word	0x200002fc
 80022e4:	20000344 	.word	0x20000344
 80022e8:	2000041c 	.word	0x2000041c
 80022ec:	2000038c 	.word	0x2000038c
 80022f0:	200001f0 	.word	0x200001f0
 80022f4:	20000298 	.word	0x20000298
 80022f8:	40014400 	.word	0x40014400
 80022fc:	0800a1dc 	.word	0x0800a1dc

08002300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b094      	sub	sp, #80	; 0x50
 8002304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002306:	f107 0320 	add.w	r3, r7, #32
 800230a:	2230      	movs	r2, #48	; 0x30
 800230c:	2100      	movs	r1, #0
 800230e:	4618      	mov	r0, r3
 8002310:	f005 fe59 	bl	8007fc6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002314:	f107 030c 	add.w	r3, r7, #12
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	605a      	str	r2, [r3, #4]
 800231e:	609a      	str	r2, [r3, #8]
 8002320:	60da      	str	r2, [r3, #12]
 8002322:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002324:	2300      	movs	r3, #0
 8002326:	60bb      	str	r3, [r7, #8]
 8002328:	4b28      	ldr	r3, [pc, #160]	; (80023cc <SystemClock_Config+0xcc>)
 800232a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232c:	4a27      	ldr	r2, [pc, #156]	; (80023cc <SystemClock_Config+0xcc>)
 800232e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002332:	6413      	str	r3, [r2, #64]	; 0x40
 8002334:	4b25      	ldr	r3, [pc, #148]	; (80023cc <SystemClock_Config+0xcc>)
 8002336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002338:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800233c:	60bb      	str	r3, [r7, #8]
 800233e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002340:	2300      	movs	r3, #0
 8002342:	607b      	str	r3, [r7, #4]
 8002344:	4b22      	ldr	r3, [pc, #136]	; (80023d0 <SystemClock_Config+0xd0>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a21      	ldr	r2, [pc, #132]	; (80023d0 <SystemClock_Config+0xd0>)
 800234a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800234e:	6013      	str	r3, [r2, #0]
 8002350:	4b1f      	ldr	r3, [pc, #124]	; (80023d0 <SystemClock_Config+0xd0>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002358:	607b      	str	r3, [r7, #4]
 800235a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800235c:	2301      	movs	r3, #1
 800235e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002360:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002364:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002366:	2302      	movs	r3, #2
 8002368:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800236a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800236e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002370:	2304      	movs	r3, #4
 8002372:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002374:	23a8      	movs	r3, #168	; 0xa8
 8002376:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002378:	2302      	movs	r3, #2
 800237a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800237c:	2304      	movs	r3, #4
 800237e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002380:	f107 0320 	add.w	r3, r7, #32
 8002384:	4618      	mov	r0, r3
 8002386:	f002 fb75 	bl	8004a74 <HAL_RCC_OscConfig>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002390:	f000 f8a2 	bl	80024d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002394:	230f      	movs	r3, #15
 8002396:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002398:	2302      	movs	r3, #2
 800239a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80023a0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80023a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80023a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80023ac:	f107 030c 	add.w	r3, r7, #12
 80023b0:	2105      	movs	r1, #5
 80023b2:	4618      	mov	r0, r3
 80023b4:	f002 fdd6 	bl	8004f64 <HAL_RCC_ClockConfig>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80023be:	f000 f88b 	bl	80024d8 <Error_Handler>
  }
}
 80023c2:	bf00      	nop
 80023c4:	3750      	adds	r7, #80	; 0x50
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	40023800 	.word	0x40023800
 80023d0:	40007000 	.word	0x40007000

080023d4 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80023d8:	2200      	movs	r2, #0
 80023da:	2100      	movs	r1, #0
 80023dc:	2027      	movs	r0, #39	; 0x27
 80023de:	f001 fc2c 	bl	8003c3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 80023e2:	2027      	movs	r0, #39	; 0x27
 80023e4:	f001 fc45 	bl	8003c72 <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80023e8:	2200      	movs	r2, #0
 80023ea:	2100      	movs	r1, #0
 80023ec:	2037      	movs	r0, #55	; 0x37
 80023ee:	f001 fc24 	bl	8003c3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80023f2:	2037      	movs	r0, #55	; 0x37
 80023f4:	f001 fc3d 	bl	8003c72 <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80023f8:	2200      	movs	r2, #0
 80023fa:	2100      	movs	r1, #0
 80023fc:	2009      	movs	r0, #9
 80023fe:	f001 fc1c 	bl	8003c3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002402:	2009      	movs	r0, #9
 8002404:	f001 fc35 	bl	8003c72 <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002408:	2200      	movs	r2, #0
 800240a:	2100      	movs	r1, #0
 800240c:	200a      	movs	r0, #10
 800240e:	f001 fc14 	bl	8003c3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002412:	200a      	movs	r0, #10
 8002414:	f001 fc2d 	bl	8003c72 <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002418:	2200      	movs	r2, #0
 800241a:	2100      	movs	r1, #0
 800241c:	2028      	movs	r0, #40	; 0x28
 800241e:	f001 fc0c 	bl	8003c3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002422:	2028      	movs	r0, #40	; 0x28
 8002424:	f001 fc25 	bl	8003c72 <HAL_NVIC_EnableIRQ>
}
 8002428:	bf00      	nop
 800242a:	bd80      	pop	{r7, pc}

0800242c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  if(huart->Instance == USART3)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a08      	ldr	r2, [pc, #32]	; (800245c <HAL_UART_RxCpltCallback+0x30>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d10a      	bne.n	8002454 <HAL_UART_RxCpltCallback+0x28>
  {
	  HAL_UART_Receive_IT(&huart3, &rx3_data, 10);
 800243e:	220a      	movs	r2, #10
 8002440:	4907      	ldr	r1, [pc, #28]	; (8002460 <HAL_UART_RxCpltCallback+0x34>)
 8002442:	4808      	ldr	r0, [pc, #32]	; (8002464 <HAL_UART_RxCpltCallback+0x38>)
 8002444:	f004 f8b9 	bl	80065ba <HAL_UART_Receive_IT>
	  HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);
 8002448:	230a      	movs	r3, #10
 800244a:	2201      	movs	r2, #1
 800244c:	4904      	ldr	r1, [pc, #16]	; (8002460 <HAL_UART_RxCpltCallback+0x34>)
 800244e:	4805      	ldr	r0, [pc, #20]	; (8002464 <HAL_UART_RxCpltCallback+0x38>)
 8002450:	f004 f828 	bl	80064a4 <HAL_UART_Transmit>
  }
}
 8002454:	bf00      	nop
 8002456:	3708      	adds	r7, #8
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	40004800 	.word	0x40004800
 8002460:	200002ac 	.word	0x200002ac
 8002464:	20000464 	.word	0x20000464

08002468 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM7)
  {

  }
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_3)
 8002486:	88fb      	ldrh	r3, [r7, #6]
 8002488:	2b08      	cmp	r3, #8
 800248a:	d104      	bne.n	8002496 <HAL_GPIO_EXTI_Callback+0x1a>
  {
	  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 800248c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002490:	480f      	ldr	r0, [pc, #60]	; (80024d0 <HAL_GPIO_EXTI_Callback+0x54>)
 8002492:	f002 fabc 	bl	8004a0e <HAL_GPIO_TogglePin>
  }
  if(GPIO_Pin == GPIO_PIN_15)
 8002496:	88fb      	ldrh	r3, [r7, #6]
 8002498:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800249c:	d104      	bne.n	80024a8 <HAL_GPIO_EXTI_Callback+0x2c>
  {
	  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 800249e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80024a2:	480b      	ldr	r0, [pc, #44]	; (80024d0 <HAL_GPIO_EXTI_Callback+0x54>)
 80024a4:	f002 fab3 	bl	8004a0e <HAL_GPIO_TogglePin>
  }
  if(GPIO_Pin == GPIO_PIN_4)
 80024a8:	88fb      	ldrh	r3, [r7, #6]
 80024aa:	2b10      	cmp	r3, #16
 80024ac:	d104      	bne.n	80024b8 <HAL_GPIO_EXTI_Callback+0x3c>
  {
	  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 80024ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80024b2:	4807      	ldr	r0, [pc, #28]	; (80024d0 <HAL_GPIO_EXTI_Callback+0x54>)
 80024b4:	f002 faab 	bl	8004a0e <HAL_GPIO_TogglePin>
  }
  if(GPIO_Pin == GPIO_PIN_10)
 80024b8:	88fb      	ldrh	r3, [r7, #6]
 80024ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024be:	d103      	bne.n	80024c8 <HAL_GPIO_EXTI_Callback+0x4c>
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80024c0:	2101      	movs	r1, #1
 80024c2:	4804      	ldr	r0, [pc, #16]	; (80024d4 <HAL_GPIO_EXTI_Callback+0x58>)
 80024c4:	f002 faa3 	bl	8004a0e <HAL_GPIO_TogglePin>
  }

}
 80024c8:	bf00      	nop
 80024ca:	3708      	adds	r7, #8
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	40020c00 	.word	0x40020c00
 80024d4:	40020400 	.word	0x40020400

080024d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024dc:	b672      	cpsid	i
}
 80024de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024e0:	e7fe      	b.n	80024e0 <Error_Handler+0x8>
	...

080024e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ea:	2300      	movs	r3, #0
 80024ec:	607b      	str	r3, [r7, #4]
 80024ee:	4b10      	ldr	r3, [pc, #64]	; (8002530 <HAL_MspInit+0x4c>)
 80024f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f2:	4a0f      	ldr	r2, [pc, #60]	; (8002530 <HAL_MspInit+0x4c>)
 80024f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024f8:	6453      	str	r3, [r2, #68]	; 0x44
 80024fa:	4b0d      	ldr	r3, [pc, #52]	; (8002530 <HAL_MspInit+0x4c>)
 80024fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002502:	607b      	str	r3, [r7, #4]
 8002504:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002506:	2300      	movs	r3, #0
 8002508:	603b      	str	r3, [r7, #0]
 800250a:	4b09      	ldr	r3, [pc, #36]	; (8002530 <HAL_MspInit+0x4c>)
 800250c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250e:	4a08      	ldr	r2, [pc, #32]	; (8002530 <HAL_MspInit+0x4c>)
 8002510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002514:	6413      	str	r3, [r2, #64]	; 0x40
 8002516:	4b06      	ldr	r3, [pc, #24]	; (8002530 <HAL_MspInit+0x4c>)
 8002518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800251e:	603b      	str	r3, [r7, #0]
 8002520:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002522:	bf00      	nop
 8002524:	370c      	adds	r7, #12
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	40023800 	.word	0x40023800

08002534 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002538:	e7fe      	b.n	8002538 <NMI_Handler+0x4>

0800253a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800253a:	b480      	push	{r7}
 800253c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800253e:	e7fe      	b.n	800253e <HardFault_Handler+0x4>

08002540 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002544:	e7fe      	b.n	8002544 <MemManage_Handler+0x4>

08002546 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002546:	b480      	push	{r7}
 8002548:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800254a:	e7fe      	b.n	800254a <BusFault_Handler+0x4>

0800254c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002550:	e7fe      	b.n	8002550 <UsageFault_Handler+0x4>

08002552 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002552:	b480      	push	{r7}
 8002554:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002564:	bf00      	nop
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr

0800256e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800256e:	b480      	push	{r7}
 8002570:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002572:	bf00      	nop
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002580:	f000 fe2a 	bl	80031d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002584:	bf00      	nop
 8002586:	bd80      	pop	{r7, pc}

08002588 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800258c:	2008      	movs	r0, #8
 800258e:	f002 fa59 	bl	8004a44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002592:	bf00      	nop
 8002594:	bd80      	pop	{r7, pc}

08002596 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800259a:	2010      	movs	r0, #16
 800259c:	f002 fa52 	bl	8004a44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80025a0:	bf00      	nop
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80025a8:	4802      	ldr	r0, [pc, #8]	; (80025b4 <USART3_IRQHandler+0x10>)
 80025aa:	f004 f82b 	bl	8006604 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000464 	.word	0x20000464

080025b8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80025bc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80025c0:	f002 fa40 	bl	8004a44 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80025c4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80025c8:	f002 fa3c 	bl	8004a44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80025cc:	bf00      	nop
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80025d4:	4802      	ldr	r0, [pc, #8]	; (80025e0 <TIM7_IRQHandler+0x10>)
 80025d6:	f003 f8c7 	bl	8005768 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80025da:	bf00      	nop
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	200003d4 	.word	0x200003d4

080025e4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80025e8:	4802      	ldr	r0, [pc, #8]	; (80025f4 <DMA2_Stream0_IRQHandler+0x10>)
 80025ea:	f001 fdf1 	bl	80041d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	20000238 	.word	0x20000238

080025f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  return 1;
 80025fc:	2301      	movs	r3, #1
}
 80025fe:	4618      	mov	r0, r3
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <_kill>:

int _kill(int pid, int sig)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002612:	f005 fd2b 	bl	800806c <__errno>
 8002616:	4603      	mov	r3, r0
 8002618:	2216      	movs	r2, #22
 800261a:	601a      	str	r2, [r3, #0]
  return -1;
 800261c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002620:	4618      	mov	r0, r3
 8002622:	3708      	adds	r7, #8
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <_exit>:

void _exit (int status)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002630:	f04f 31ff 	mov.w	r1, #4294967295
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f7ff ffe7 	bl	8002608 <_kill>
  while (1) {}    /* Make sure we hang here */
 800263a:	e7fe      	b.n	800263a <_exit+0x12>

0800263c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]
 800264c:	e00a      	b.n	8002664 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800264e:	f3af 8000 	nop.w
 8002652:	4601      	mov	r1, r0
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	1c5a      	adds	r2, r3, #1
 8002658:	60ba      	str	r2, [r7, #8]
 800265a:	b2ca      	uxtb	r2, r1
 800265c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	3301      	adds	r3, #1
 8002662:	617b      	str	r3, [r7, #20]
 8002664:	697a      	ldr	r2, [r7, #20]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	429a      	cmp	r2, r3
 800266a:	dbf0      	blt.n	800264e <_read+0x12>
  }

  return len;
 800266c:	687b      	ldr	r3, [r7, #4]
}
 800266e:	4618      	mov	r0, r3
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b086      	sub	sp, #24
 800267a:	af00      	add	r7, sp, #0
 800267c:	60f8      	str	r0, [r7, #12]
 800267e:	60b9      	str	r1, [r7, #8]
 8002680:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002682:	2300      	movs	r3, #0
 8002684:	617b      	str	r3, [r7, #20]
 8002686:	e009      	b.n	800269c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	1c5a      	adds	r2, r3, #1
 800268c:	60ba      	str	r2, [r7, #8]
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	4618      	mov	r0, r3
 8002692:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	3301      	adds	r3, #1
 800269a:	617b      	str	r3, [r7, #20]
 800269c:	697a      	ldr	r2, [r7, #20]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	dbf1      	blt.n	8002688 <_write+0x12>
  }
  return len;
 80026a4:	687b      	ldr	r3, [r7, #4]
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3718      	adds	r7, #24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}

080026ae <_close>:

int _close(int file)
{
 80026ae:	b480      	push	{r7}
 80026b0:	b083      	sub	sp, #12
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr

080026c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026c6:	b480      	push	{r7}
 80026c8:	b083      	sub	sp, #12
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
 80026ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026d6:	605a      	str	r2, [r3, #4]
  return 0;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr

080026e6 <_isatty>:

int _isatty(int file)
{
 80026e6:	b480      	push	{r7}
 80026e8:	b083      	sub	sp, #12
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026ee:	2301      	movs	r3, #1
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr

080026fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b085      	sub	sp, #20
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3714      	adds	r7, #20
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
	...

08002718 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002720:	4a14      	ldr	r2, [pc, #80]	; (8002774 <_sbrk+0x5c>)
 8002722:	4b15      	ldr	r3, [pc, #84]	; (8002778 <_sbrk+0x60>)
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800272c:	4b13      	ldr	r3, [pc, #76]	; (800277c <_sbrk+0x64>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d102      	bne.n	800273a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002734:	4b11      	ldr	r3, [pc, #68]	; (800277c <_sbrk+0x64>)
 8002736:	4a12      	ldr	r2, [pc, #72]	; (8002780 <_sbrk+0x68>)
 8002738:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800273a:	4b10      	ldr	r3, [pc, #64]	; (800277c <_sbrk+0x64>)
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4413      	add	r3, r2
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	429a      	cmp	r2, r3
 8002746:	d207      	bcs.n	8002758 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002748:	f005 fc90 	bl	800806c <__errno>
 800274c:	4603      	mov	r3, r0
 800274e:	220c      	movs	r2, #12
 8002750:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002752:	f04f 33ff 	mov.w	r3, #4294967295
 8002756:	e009      	b.n	800276c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002758:	4b08      	ldr	r3, [pc, #32]	; (800277c <_sbrk+0x64>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800275e:	4b07      	ldr	r3, [pc, #28]	; (800277c <_sbrk+0x64>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4413      	add	r3, r2
 8002766:	4a05      	ldr	r2, [pc, #20]	; (800277c <_sbrk+0x64>)
 8002768:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800276a:	68fb      	ldr	r3, [r7, #12]
}
 800276c:	4618      	mov	r0, r3
 800276e:	3718      	adds	r7, #24
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	20020000 	.word	0x20020000
 8002778:	00000400 	.word	0x00000400
 800277c:	200002b0 	.word	0x200002b0
 8002780:	20000600 	.word	0x20000600

08002784 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002788:	4b06      	ldr	r3, [pc, #24]	; (80027a4 <SystemInit+0x20>)
 800278a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800278e:	4a05      	ldr	r2, [pc, #20]	; (80027a4 <SystemInit+0x20>)
 8002790:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002794:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002798:	bf00      	nop
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	e000ed00 	.word	0xe000ed00

080027a8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim10;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b08e      	sub	sp, #56	; 0x38
 80027ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027b2:	2200      	movs	r2, #0
 80027b4:	601a      	str	r2, [r3, #0]
 80027b6:	605a      	str	r2, [r3, #4]
 80027b8:	609a      	str	r2, [r3, #8]
 80027ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027bc:	f107 0320 	add.w	r3, r7, #32
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027c6:	1d3b      	adds	r3, r7, #4
 80027c8:	2200      	movs	r2, #0
 80027ca:	601a      	str	r2, [r3, #0]
 80027cc:	605a      	str	r2, [r3, #4]
 80027ce:	609a      	str	r2, [r3, #8]
 80027d0:	60da      	str	r2, [r3, #12]
 80027d2:	611a      	str	r2, [r3, #16]
 80027d4:	615a      	str	r2, [r3, #20]
 80027d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027d8:	4b2d      	ldr	r3, [pc, #180]	; (8002890 <MX_TIM2_Init+0xe8>)
 80027da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80027de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 168-1;
 80027e0:	4b2b      	ldr	r3, [pc, #172]	; (8002890 <MX_TIM2_Init+0xe8>)
 80027e2:	22a7      	movs	r2, #167	; 0xa7
 80027e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027e6:	4b2a      	ldr	r3, [pc, #168]	; (8002890 <MX_TIM2_Init+0xe8>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80027ec:	4b28      	ldr	r3, [pc, #160]	; (8002890 <MX_TIM2_Init+0xe8>)
 80027ee:	f240 32e7 	movw	r2, #999	; 0x3e7
 80027f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027f4:	4b26      	ldr	r3, [pc, #152]	; (8002890 <MX_TIM2_Init+0xe8>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027fa:	4b25      	ldr	r3, [pc, #148]	; (8002890 <MX_TIM2_Init+0xe8>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002800:	4823      	ldr	r0, [pc, #140]	; (8002890 <MX_TIM2_Init+0xe8>)
 8002802:	f002 fdcf 	bl	80053a4 <HAL_TIM_Base_Init>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d001      	beq.n	8002810 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800280c:	f7ff fe64 	bl	80024d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002810:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002814:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002816:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800281a:	4619      	mov	r1, r3
 800281c:	481c      	ldr	r0, [pc, #112]	; (8002890 <MX_TIM2_Init+0xe8>)
 800281e:	f003 f955 	bl	8005acc <HAL_TIM_ConfigClockSource>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002828:	f7ff fe56 	bl	80024d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800282c:	4818      	ldr	r0, [pc, #96]	; (8002890 <MX_TIM2_Init+0xe8>)
 800282e:	f002 fe79 	bl	8005524 <HAL_TIM_PWM_Init>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002838:	f7ff fe4e 	bl	80024d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800283c:	2300      	movs	r3, #0
 800283e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002840:	2300      	movs	r3, #0
 8002842:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002844:	f107 0320 	add.w	r3, r7, #32
 8002848:	4619      	mov	r1, r3
 800284a:	4811      	ldr	r0, [pc, #68]	; (8002890 <MX_TIM2_Init+0xe8>)
 800284c:	f003 fd4a 	bl	80062e4 <HAL_TIMEx_MasterConfigSynchronization>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002856:	f7ff fe3f 	bl	80024d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800285a:	2360      	movs	r3, #96	; 0x60
 800285c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 800285e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002862:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002864:	2300      	movs	r3, #0
 8002866:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002868:	2300      	movs	r3, #0
 800286a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800286c:	1d3b      	adds	r3, r7, #4
 800286e:	2200      	movs	r2, #0
 8002870:	4619      	mov	r1, r3
 8002872:	4807      	ldr	r0, [pc, #28]	; (8002890 <MX_TIM2_Init+0xe8>)
 8002874:	f003 f868 	bl	8005948 <HAL_TIM_PWM_ConfigChannel>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800287e:	f7ff fe2b 	bl	80024d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002882:	4803      	ldr	r0, [pc, #12]	; (8002890 <MX_TIM2_Init+0xe8>)
 8002884:	f000 fac4 	bl	8002e10 <HAL_TIM_MspPostInit>

}
 8002888:	bf00      	nop
 800288a:	3738      	adds	r7, #56	; 0x38
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	200002b4 	.word	0x200002b4

08002894 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b08e      	sub	sp, #56	; 0x38
 8002898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800289a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800289e:	2200      	movs	r2, #0
 80028a0:	601a      	str	r2, [r3, #0]
 80028a2:	605a      	str	r2, [r3, #4]
 80028a4:	609a      	str	r2, [r3, #8]
 80028a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028a8:	f107 0320 	add.w	r3, r7, #32
 80028ac:	2200      	movs	r2, #0
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028b2:	1d3b      	adds	r3, r7, #4
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	605a      	str	r2, [r3, #4]
 80028ba:	609a      	str	r2, [r3, #8]
 80028bc:	60da      	str	r2, [r3, #12]
 80028be:	611a      	str	r2, [r3, #16]
 80028c0:	615a      	str	r2, [r3, #20]
 80028c2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80028c4:	4b3b      	ldr	r3, [pc, #236]	; (80029b4 <MX_TIM3_Init+0x120>)
 80028c6:	4a3c      	ldr	r2, [pc, #240]	; (80029b8 <MX_TIM3_Init+0x124>)
 80028c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10-1;
 80028ca:	4b3a      	ldr	r3, [pc, #232]	; (80029b4 <MX_TIM3_Init+0x120>)
 80028cc:	2209      	movs	r2, #9
 80028ce:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028d0:	4b38      	ldr	r3, [pc, #224]	; (80029b4 <MX_TIM3_Init+0x120>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 42000-1;
 80028d6:	4b37      	ldr	r3, [pc, #220]	; (80029b4 <MX_TIM3_Init+0x120>)
 80028d8:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80028dc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028de:	4b35      	ldr	r3, [pc, #212]	; (80029b4 <MX_TIM3_Init+0x120>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028e4:	4b33      	ldr	r3, [pc, #204]	; (80029b4 <MX_TIM3_Init+0x120>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028ea:	4832      	ldr	r0, [pc, #200]	; (80029b4 <MX_TIM3_Init+0x120>)
 80028ec:	f002 fd5a 	bl	80053a4 <HAL_TIM_Base_Init>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80028f6:	f7ff fdef 	bl	80024d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028fe:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002900:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002904:	4619      	mov	r1, r3
 8002906:	482b      	ldr	r0, [pc, #172]	; (80029b4 <MX_TIM3_Init+0x120>)
 8002908:	f003 f8e0 	bl	8005acc <HAL_TIM_ConfigClockSource>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002912:	f7ff fde1 	bl	80024d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002916:	4827      	ldr	r0, [pc, #156]	; (80029b4 <MX_TIM3_Init+0x120>)
 8002918:	f002 fe04 	bl	8005524 <HAL_TIM_PWM_Init>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002922:	f7ff fdd9 	bl	80024d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002926:	2300      	movs	r3, #0
 8002928:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800292a:	2300      	movs	r3, #0
 800292c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800292e:	f107 0320 	add.w	r3, r7, #32
 8002932:	4619      	mov	r1, r3
 8002934:	481f      	ldr	r0, [pc, #124]	; (80029b4 <MX_TIM3_Init+0x120>)
 8002936:	f003 fcd5 	bl	80062e4 <HAL_TIMEx_MasterConfigSynchronization>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002940:	f7ff fdca 	bl	80024d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002944:	2360      	movs	r3, #96	; 0x60
 8002946:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 21000-1;
 8002948:	f245 2307 	movw	r3, #20999	; 0x5207
 800294c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800294e:	2300      	movs	r3, #0
 8002950:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002952:	2300      	movs	r3, #0
 8002954:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002956:	1d3b      	adds	r3, r7, #4
 8002958:	2200      	movs	r2, #0
 800295a:	4619      	mov	r1, r3
 800295c:	4815      	ldr	r0, [pc, #84]	; (80029b4 <MX_TIM3_Init+0x120>)
 800295e:	f002 fff3 	bl	8005948 <HAL_TIM_PWM_ConfigChannel>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002968:	f7ff fdb6 	bl	80024d8 <Error_Handler>
  }
  sConfigOC.Pulse = 10500-1;
 800296c:	f642 1303 	movw	r3, #10499	; 0x2903
 8002970:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002972:	1d3b      	adds	r3, r7, #4
 8002974:	2204      	movs	r2, #4
 8002976:	4619      	mov	r1, r3
 8002978:	480e      	ldr	r0, [pc, #56]	; (80029b4 <MX_TIM3_Init+0x120>)
 800297a:	f002 ffe5 	bl	8005948 <HAL_TIM_PWM_ConfigChannel>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <MX_TIM3_Init+0xf4>
  {
    Error_Handler();
 8002984:	f7ff fda8 	bl	80024d8 <Error_Handler>
  }
  sConfigOC.Pulse = 5250-1;
 8002988:	f241 4381 	movw	r3, #5249	; 0x1481
 800298c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800298e:	1d3b      	adds	r3, r7, #4
 8002990:	2208      	movs	r2, #8
 8002992:	4619      	mov	r1, r3
 8002994:	4807      	ldr	r0, [pc, #28]	; (80029b4 <MX_TIM3_Init+0x120>)
 8002996:	f002 ffd7 	bl	8005948 <HAL_TIM_PWM_ConfigChannel>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <MX_TIM3_Init+0x110>
  {
    Error_Handler();
 80029a0:	f7ff fd9a 	bl	80024d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80029a4:	4803      	ldr	r0, [pc, #12]	; (80029b4 <MX_TIM3_Init+0x120>)
 80029a6:	f000 fa33 	bl	8002e10 <HAL_TIM_MspPostInit>

}
 80029aa:	bf00      	nop
 80029ac:	3738      	adds	r7, #56	; 0x38
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	200002fc 	.word	0x200002fc
 80029b8:	40000400 	.word	0x40000400

080029bc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b08e      	sub	sp, #56	; 0x38
 80029c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80029c6:	2200      	movs	r2, #0
 80029c8:	601a      	str	r2, [r3, #0]
 80029ca:	605a      	str	r2, [r3, #4]
 80029cc:	609a      	str	r2, [r3, #8]
 80029ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029d0:	f107 0320 	add.w	r3, r7, #32
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029da:	1d3b      	adds	r3, r7, #4
 80029dc:	2200      	movs	r2, #0
 80029de:	601a      	str	r2, [r3, #0]
 80029e0:	605a      	str	r2, [r3, #4]
 80029e2:	609a      	str	r2, [r3, #8]
 80029e4:	60da      	str	r2, [r3, #12]
 80029e6:	611a      	str	r2, [r3, #16]
 80029e8:	615a      	str	r2, [r3, #20]
 80029ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80029ec:	4b3b      	ldr	r3, [pc, #236]	; (8002adc <MX_TIM4_Init+0x120>)
 80029ee:	4a3c      	ldr	r2, [pc, #240]	; (8002ae0 <MX_TIM4_Init+0x124>)
 80029f0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 20-1;
 80029f2:	4b3a      	ldr	r3, [pc, #232]	; (8002adc <MX_TIM4_Init+0x120>)
 80029f4:	2213      	movs	r2, #19
 80029f6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029f8:	4b38      	ldr	r3, [pc, #224]	; (8002adc <MX_TIM4_Init+0x120>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 42000-1;
 80029fe:	4b37      	ldr	r3, [pc, #220]	; (8002adc <MX_TIM4_Init+0x120>)
 8002a00:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002a04:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a06:	4b35      	ldr	r3, [pc, #212]	; (8002adc <MX_TIM4_Init+0x120>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a0c:	4b33      	ldr	r3, [pc, #204]	; (8002adc <MX_TIM4_Init+0x120>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002a12:	4832      	ldr	r0, [pc, #200]	; (8002adc <MX_TIM4_Init+0x120>)
 8002a14:	f002 fcc6 	bl	80053a4 <HAL_TIM_Base_Init>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002a1e:	f7ff fd5b 	bl	80024d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a26:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002a28:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	482b      	ldr	r0, [pc, #172]	; (8002adc <MX_TIM4_Init+0x120>)
 8002a30:	f003 f84c 	bl	8005acc <HAL_TIM_ConfigClockSource>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002a3a:	f7ff fd4d 	bl	80024d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002a3e:	4827      	ldr	r0, [pc, #156]	; (8002adc <MX_TIM4_Init+0x120>)
 8002a40:	f002 fd70 	bl	8005524 <HAL_TIM_PWM_Init>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002a4a:	f7ff fd45 	bl	80024d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a52:	2300      	movs	r3, #0
 8002a54:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002a56:	f107 0320 	add.w	r3, r7, #32
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	481f      	ldr	r0, [pc, #124]	; (8002adc <MX_TIM4_Init+0x120>)
 8002a5e:	f003 fc41 	bl	80062e4 <HAL_TIMEx_MasterConfigSynchronization>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002a68:	f7ff fd36 	bl	80024d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a6c:	2360      	movs	r3, #96	; 0x60
 8002a6e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 21000-1;
 8002a70:	f245 2307 	movw	r3, #20999	; 0x5207
 8002a74:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a76:	2300      	movs	r3, #0
 8002a78:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a7e:	1d3b      	adds	r3, r7, #4
 8002a80:	2200      	movs	r2, #0
 8002a82:	4619      	mov	r1, r3
 8002a84:	4815      	ldr	r0, [pc, #84]	; (8002adc <MX_TIM4_Init+0x120>)
 8002a86:	f002 ff5f 	bl	8005948 <HAL_TIM_PWM_ConfigChannel>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8002a90:	f7ff fd22 	bl	80024d8 <Error_Handler>
  }
  sConfigOC.Pulse = 10500-1;
 8002a94:	f642 1303 	movw	r3, #10499	; 0x2903
 8002a98:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a9a:	1d3b      	adds	r3, r7, #4
 8002a9c:	2204      	movs	r2, #4
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	480e      	ldr	r0, [pc, #56]	; (8002adc <MX_TIM4_Init+0x120>)
 8002aa2:	f002 ff51 	bl	8005948 <HAL_TIM_PWM_ConfigChannel>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d001      	beq.n	8002ab0 <MX_TIM4_Init+0xf4>
  {
    Error_Handler();
 8002aac:	f7ff fd14 	bl	80024d8 <Error_Handler>
  }
  sConfigOC.Pulse = 5250-1;
 8002ab0:	f241 4381 	movw	r3, #5249	; 0x1481
 8002ab4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002ab6:	1d3b      	adds	r3, r7, #4
 8002ab8:	2208      	movs	r2, #8
 8002aba:	4619      	mov	r1, r3
 8002abc:	4807      	ldr	r0, [pc, #28]	; (8002adc <MX_TIM4_Init+0x120>)
 8002abe:	f002 ff43 	bl	8005948 <HAL_TIM_PWM_ConfigChannel>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <MX_TIM4_Init+0x110>
  {
    Error_Handler();
 8002ac8:	f7ff fd06 	bl	80024d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002acc:	4803      	ldr	r0, [pc, #12]	; (8002adc <MX_TIM4_Init+0x120>)
 8002ace:	f000 f99f 	bl	8002e10 <HAL_TIM_MspPostInit>

}
 8002ad2:	bf00      	nop
 8002ad4:	3738      	adds	r7, #56	; 0x38
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	20000344 	.word	0x20000344
 8002ae0:	40000800 	.word	0x40000800

08002ae4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b08e      	sub	sp, #56	; 0x38
 8002ae8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002aea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002aee:	2200      	movs	r2, #0
 8002af0:	601a      	str	r2, [r3, #0]
 8002af2:	605a      	str	r2, [r3, #4]
 8002af4:	609a      	str	r2, [r3, #8]
 8002af6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002af8:	f107 0320 	add.w	r3, r7, #32
 8002afc:	2200      	movs	r2, #0
 8002afe:	601a      	str	r2, [r3, #0]
 8002b00:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b02:	1d3b      	adds	r3, r7, #4
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]
 8002b08:	605a      	str	r2, [r3, #4]
 8002b0a:	609a      	str	r2, [r3, #8]
 8002b0c:	60da      	str	r2, [r3, #12]
 8002b0e:	611a      	str	r2, [r3, #16]
 8002b10:	615a      	str	r2, [r3, #20]
 8002b12:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002b14:	4b33      	ldr	r3, [pc, #204]	; (8002be4 <MX_TIM5_Init+0x100>)
 8002b16:	4a34      	ldr	r2, [pc, #208]	; (8002be8 <MX_TIM5_Init+0x104>)
 8002b18:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 8002b1a:	4b32      	ldr	r3, [pc, #200]	; (8002be4 <MX_TIM5_Init+0x100>)
 8002b1c:	2253      	movs	r2, #83	; 0x53
 8002b1e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b20:	4b30      	ldr	r3, [pc, #192]	; (8002be4 <MX_TIM5_Init+0x100>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 8002b26:	4b2f      	ldr	r3, [pc, #188]	; (8002be4 <MX_TIM5_Init+0x100>)
 8002b28:	f242 720f 	movw	r2, #9999	; 0x270f
 8002b2c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b2e:	4b2d      	ldr	r3, [pc, #180]	; (8002be4 <MX_TIM5_Init+0x100>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b34:	4b2b      	ldr	r3, [pc, #172]	; (8002be4 <MX_TIM5_Init+0x100>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002b3a:	482a      	ldr	r0, [pc, #168]	; (8002be4 <MX_TIM5_Init+0x100>)
 8002b3c:	f002 fc32 	bl	80053a4 <HAL_TIM_Base_Init>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8002b46:	f7ff fcc7 	bl	80024d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b4e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002b50:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b54:	4619      	mov	r1, r3
 8002b56:	4823      	ldr	r0, [pc, #140]	; (8002be4 <MX_TIM5_Init+0x100>)
 8002b58:	f002 ffb8 	bl	8005acc <HAL_TIM_ConfigClockSource>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d001      	beq.n	8002b66 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8002b62:	f7ff fcb9 	bl	80024d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002b66:	481f      	ldr	r0, [pc, #124]	; (8002be4 <MX_TIM5_Init+0x100>)
 8002b68:	f002 fcdc 	bl	8005524 <HAL_TIM_PWM_Init>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8002b72:	f7ff fcb1 	bl	80024d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b76:	2300      	movs	r3, #0
 8002b78:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002b7e:	f107 0320 	add.w	r3, r7, #32
 8002b82:	4619      	mov	r1, r3
 8002b84:	4817      	ldr	r0, [pc, #92]	; (8002be4 <MX_TIM5_Init+0x100>)
 8002b86:	f003 fbad 	bl	80062e4 <HAL_TIMEx_MasterConfigSynchronization>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d001      	beq.n	8002b94 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002b90:	f7ff fca2 	bl	80024d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b94:	2360      	movs	r3, #96	; 0x60
 8002b96:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 5000;
 8002b98:	f241 3388 	movw	r3, #5000	; 0x1388
 8002b9c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ba6:	1d3b      	adds	r3, r7, #4
 8002ba8:	2200      	movs	r2, #0
 8002baa:	4619      	mov	r1, r3
 8002bac:	480d      	ldr	r0, [pc, #52]	; (8002be4 <MX_TIM5_Init+0x100>)
 8002bae:	f002 fecb 	bl	8005948 <HAL_TIM_PWM_ConfigChannel>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8002bb8:	f7ff fc8e 	bl	80024d8 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002bc0:	1d3b      	adds	r3, r7, #4
 8002bc2:	220c      	movs	r2, #12
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	4807      	ldr	r0, [pc, #28]	; (8002be4 <MX_TIM5_Init+0x100>)
 8002bc8:	f002 febe 	bl	8005948 <HAL_TIM_PWM_ConfigChannel>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <MX_TIM5_Init+0xf2>
  {
    Error_Handler();
 8002bd2:	f7ff fc81 	bl	80024d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002bd6:	4803      	ldr	r0, [pc, #12]	; (8002be4 <MX_TIM5_Init+0x100>)
 8002bd8:	f000 f91a 	bl	8002e10 <HAL_TIM_MspPostInit>

}
 8002bdc:	bf00      	nop
 8002bde:	3738      	adds	r7, #56	; 0x38
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	2000038c 	.word	0x2000038c
 8002be8:	40000c00 	.word	0x40000c00

08002bec <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bf2:	463b      	mov	r3, r7
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]
 8002bf8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002bfa:	4b15      	ldr	r3, [pc, #84]	; (8002c50 <MX_TIM7_Init+0x64>)
 8002bfc:	4a15      	ldr	r2, [pc, #84]	; (8002c54 <MX_TIM7_Init+0x68>)
 8002bfe:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 8002c00:	4b13      	ldr	r3, [pc, #76]	; (8002c50 <MX_TIM7_Init+0x64>)
 8002c02:	f242 720f 	movw	r2, #9999	; 0x270f
 8002c06:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c08:	4b11      	ldr	r3, [pc, #68]	; (8002c50 <MX_TIM7_Init+0x64>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 8399;
 8002c0e:	4b10      	ldr	r3, [pc, #64]	; (8002c50 <MX_TIM7_Init+0x64>)
 8002c10:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002c14:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c16:	4b0e      	ldr	r3, [pc, #56]	; (8002c50 <MX_TIM7_Init+0x64>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002c1c:	480c      	ldr	r0, [pc, #48]	; (8002c50 <MX_TIM7_Init+0x64>)
 8002c1e:	f002 fbc1 	bl	80053a4 <HAL_TIM_Base_Init>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002c28:	f7ff fc56 	bl	80024d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c30:	2300      	movs	r3, #0
 8002c32:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002c34:	463b      	mov	r3, r7
 8002c36:	4619      	mov	r1, r3
 8002c38:	4805      	ldr	r0, [pc, #20]	; (8002c50 <MX_TIM7_Init+0x64>)
 8002c3a:	f003 fb53 	bl	80062e4 <HAL_TIMEx_MasterConfigSynchronization>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d001      	beq.n	8002c48 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002c44:	f7ff fc48 	bl	80024d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002c48:	bf00      	nop
 8002c4a:	3708      	adds	r7, #8
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	200003d4 	.word	0x200003d4
 8002c54:	40001400 	.word	0x40001400

08002c58 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b088      	sub	sp, #32
 8002c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c5e:	1d3b      	adds	r3, r7, #4
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	605a      	str	r2, [r3, #4]
 8002c66:	609a      	str	r2, [r3, #8]
 8002c68:	60da      	str	r2, [r3, #12]
 8002c6a:	611a      	str	r2, [r3, #16]
 8002c6c:	615a      	str	r2, [r3, #20]
 8002c6e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002c70:	4b1e      	ldr	r3, [pc, #120]	; (8002cec <MX_TIM10_Init+0x94>)
 8002c72:	4a1f      	ldr	r2, [pc, #124]	; (8002cf0 <MX_TIM10_Init+0x98>)
 8002c74:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 336-1;
 8002c76:	4b1d      	ldr	r3, [pc, #116]	; (8002cec <MX_TIM10_Init+0x94>)
 8002c78:	f240 124f 	movw	r2, #335	; 0x14f
 8002c7c:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c7e:	4b1b      	ldr	r3, [pc, #108]	; (8002cec <MX_TIM10_Init+0x94>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 8002c84:	4b19      	ldr	r3, [pc, #100]	; (8002cec <MX_TIM10_Init+0x94>)
 8002c86:	f242 720f 	movw	r2, #9999	; 0x270f
 8002c8a:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c8c:	4b17      	ldr	r3, [pc, #92]	; (8002cec <MX_TIM10_Init+0x94>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c92:	4b16      	ldr	r3, [pc, #88]	; (8002cec <MX_TIM10_Init+0x94>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002c98:	4814      	ldr	r0, [pc, #80]	; (8002cec <MX_TIM10_Init+0x94>)
 8002c9a:	f002 fb83 	bl	80053a4 <HAL_TIM_Base_Init>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <MX_TIM10_Init+0x50>
  {
    Error_Handler();
 8002ca4:	f7ff fc18 	bl	80024d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8002ca8:	4810      	ldr	r0, [pc, #64]	; (8002cec <MX_TIM10_Init+0x94>)
 8002caa:	f002 fc3b 	bl	8005524 <HAL_TIM_PWM_Init>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d001      	beq.n	8002cb8 <MX_TIM10_Init+0x60>
  {
    Error_Handler();
 8002cb4:	f7ff fc10 	bl	80024d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002cb8:	2360      	movs	r3, #96	; 0x60
 8002cba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 8002cbc:	2364      	movs	r3, #100	; 0x64
 8002cbe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002cc8:	1d3b      	adds	r3, r7, #4
 8002cca:	2200      	movs	r2, #0
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4807      	ldr	r0, [pc, #28]	; (8002cec <MX_TIM10_Init+0x94>)
 8002cd0:	f002 fe3a 	bl	8005948 <HAL_TIM_PWM_ConfigChannel>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <MX_TIM10_Init+0x86>
  {
    Error_Handler();
 8002cda:	f7ff fbfd 	bl	80024d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8002cde:	4803      	ldr	r0, [pc, #12]	; (8002cec <MX_TIM10_Init+0x94>)
 8002ce0:	f000 f896 	bl	8002e10 <HAL_TIM_MspPostInit>

}
 8002ce4:	bf00      	nop
 8002ce6:	3720      	adds	r7, #32
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	2000041c 	.word	0x2000041c
 8002cf0:	40014400 	.word	0x40014400

08002cf4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b089      	sub	sp, #36	; 0x24
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d04:	d10e      	bne.n	8002d24 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	61fb      	str	r3, [r7, #28]
 8002d0a:	4b3b      	ldr	r3, [pc, #236]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0e:	4a3a      	ldr	r2, [pc, #232]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	6413      	str	r3, [r2, #64]	; 0x40
 8002d16:	4b38      	ldr	r3, [pc, #224]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	61fb      	str	r3, [r7, #28]
 8002d20:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8002d22:	e062      	b.n	8002dea <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM3)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a34      	ldr	r2, [pc, #208]	; (8002dfc <HAL_TIM_Base_MspInit+0x108>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d10e      	bne.n	8002d4c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d2e:	2300      	movs	r3, #0
 8002d30:	61bb      	str	r3, [r7, #24]
 8002d32:	4b31      	ldr	r3, [pc, #196]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d36:	4a30      	ldr	r2, [pc, #192]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002d38:	f043 0302 	orr.w	r3, r3, #2
 8002d3c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d3e:	4b2e      	ldr	r3, [pc, #184]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	61bb      	str	r3, [r7, #24]
 8002d48:	69bb      	ldr	r3, [r7, #24]
}
 8002d4a:	e04e      	b.n	8002dea <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM4)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a2b      	ldr	r2, [pc, #172]	; (8002e00 <HAL_TIM_Base_MspInit+0x10c>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d10e      	bne.n	8002d74 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002d56:	2300      	movs	r3, #0
 8002d58:	617b      	str	r3, [r7, #20]
 8002d5a:	4b27      	ldr	r3, [pc, #156]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5e:	4a26      	ldr	r2, [pc, #152]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002d60:	f043 0304 	orr.w	r3, r3, #4
 8002d64:	6413      	str	r3, [r2, #64]	; 0x40
 8002d66:	4b24      	ldr	r3, [pc, #144]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	f003 0304 	and.w	r3, r3, #4
 8002d6e:	617b      	str	r3, [r7, #20]
 8002d70:	697b      	ldr	r3, [r7, #20]
}
 8002d72:	e03a      	b.n	8002dea <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM5)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a22      	ldr	r2, [pc, #136]	; (8002e04 <HAL_TIM_Base_MspInit+0x110>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d10e      	bne.n	8002d9c <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	613b      	str	r3, [r7, #16]
 8002d82:	4b1d      	ldr	r3, [pc, #116]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d86:	4a1c      	ldr	r2, [pc, #112]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002d88:	f043 0308 	orr.w	r3, r3, #8
 8002d8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d8e:	4b1a      	ldr	r3, [pc, #104]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	f003 0308 	and.w	r3, r3, #8
 8002d96:	613b      	str	r3, [r7, #16]
 8002d98:	693b      	ldr	r3, [r7, #16]
}
 8002d9a:	e026      	b.n	8002dea <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM7)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a19      	ldr	r2, [pc, #100]	; (8002e08 <HAL_TIM_Base_MspInit+0x114>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d10e      	bne.n	8002dc4 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002da6:	2300      	movs	r3, #0
 8002da8:	60fb      	str	r3, [r7, #12]
 8002daa:	4b13      	ldr	r3, [pc, #76]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dae:	4a12      	ldr	r2, [pc, #72]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002db0:	f043 0320 	orr.w	r3, r3, #32
 8002db4:	6413      	str	r3, [r2, #64]	; 0x40
 8002db6:	4b10      	ldr	r3, [pc, #64]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dba:	f003 0320 	and.w	r3, r3, #32
 8002dbe:	60fb      	str	r3, [r7, #12]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
}
 8002dc2:	e012      	b.n	8002dea <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM10)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a10      	ldr	r2, [pc, #64]	; (8002e0c <HAL_TIM_Base_MspInit+0x118>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d10d      	bne.n	8002dea <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60bb      	str	r3, [r7, #8]
 8002dd2:	4b09      	ldr	r3, [pc, #36]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd6:	4a08      	ldr	r2, [pc, #32]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002dd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ddc:	6453      	str	r3, [r2, #68]	; 0x44
 8002dde:	4b06      	ldr	r3, [pc, #24]	; (8002df8 <HAL_TIM_Base_MspInit+0x104>)
 8002de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002de6:	60bb      	str	r3, [r7, #8]
 8002de8:	68bb      	ldr	r3, [r7, #8]
}
 8002dea:	bf00      	nop
 8002dec:	3724      	adds	r7, #36	; 0x24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	40000400 	.word	0x40000400
 8002e00:	40000800 	.word	0x40000800
 8002e04:	40000c00 	.word	0x40000c00
 8002e08:	40001400 	.word	0x40001400
 8002e0c:	40014400 	.word	0x40014400

08002e10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b08e      	sub	sp, #56	; 0x38
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	605a      	str	r2, [r3, #4]
 8002e22:	609a      	str	r2, [r3, #8]
 8002e24:	60da      	str	r2, [r3, #12]
 8002e26:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e30:	d11e      	bne.n	8002e70 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e32:	2300      	movs	r3, #0
 8002e34:	623b      	str	r3, [r7, #32]
 8002e36:	4b68      	ldr	r3, [pc, #416]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3a:	4a67      	ldr	r2, [pc, #412]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002e3c:	f043 0301 	orr.w	r3, r3, #1
 8002e40:	6313      	str	r3, [r2, #48]	; 0x30
 8002e42:	4b65      	ldr	r3, [pc, #404]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	623b      	str	r3, [r7, #32]
 8002e4c:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002e4e:	2320      	movs	r3, #32
 8002e50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e52:	2302      	movs	r3, #2
 8002e54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e56:	2300      	movs	r3, #0
 8002e58:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e66:	4619      	mov	r1, r3
 8002e68:	485c      	ldr	r0, [pc, #368]	; (8002fdc <HAL_TIM_MspPostInit+0x1cc>)
 8002e6a:	f001 fc1b 	bl	80046a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8002e6e:	e0ae      	b.n	8002fce <HAL_TIM_MspPostInit+0x1be>
  else if(timHandle->Instance==TIM3)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a5a      	ldr	r2, [pc, #360]	; (8002fe0 <HAL_TIM_MspPostInit+0x1d0>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d13c      	bne.n	8002ef4 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	61fb      	str	r3, [r7, #28]
 8002e7e:	4b56      	ldr	r3, [pc, #344]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e82:	4a55      	ldr	r2, [pc, #340]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002e84:	f043 0302 	orr.w	r3, r3, #2
 8002e88:	6313      	str	r3, [r2, #48]	; 0x30
 8002e8a:	4b53      	ldr	r3, [pc, #332]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8e:	f003 0302 	and.w	r3, r3, #2
 8002e92:	61fb      	str	r3, [r7, #28]
 8002e94:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	61bb      	str	r3, [r7, #24]
 8002e9a:	4b4f      	ldr	r3, [pc, #316]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9e:	4a4e      	ldr	r2, [pc, #312]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002ea0:	f043 0304 	orr.w	r3, r3, #4
 8002ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ea6:	4b4c      	ldr	r3, [pc, #304]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eaa:	f003 0304 	and.w	r3, r3, #4
 8002eae:	61bb      	str	r3, [r7, #24]
 8002eb0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8002eb2:	2321      	movs	r3, #33	; 0x21
 8002eb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb6:	2302      	movs	r3, #2
 8002eb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ec6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eca:	4619      	mov	r1, r3
 8002ecc:	4845      	ldr	r0, [pc, #276]	; (8002fe4 <HAL_TIM_MspPostInit+0x1d4>)
 8002ece:	f001 fbe9 	bl	80046a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ed2:	2340      	movs	r3, #64	; 0x40
 8002ed4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eda:	2300      	movs	r3, #0
 8002edc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ee6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eea:	4619      	mov	r1, r3
 8002eec:	483e      	ldr	r0, [pc, #248]	; (8002fe8 <HAL_TIM_MspPostInit+0x1d8>)
 8002eee:	f001 fbd9 	bl	80046a4 <HAL_GPIO_Init>
}
 8002ef2:	e06c      	b.n	8002fce <HAL_TIM_MspPostInit+0x1be>
  else if(timHandle->Instance==TIM4)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a3c      	ldr	r2, [pc, #240]	; (8002fec <HAL_TIM_MspPostInit+0x1dc>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d11f      	bne.n	8002f3e <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002efe:	2300      	movs	r3, #0
 8002f00:	617b      	str	r3, [r7, #20]
 8002f02:	4b35      	ldr	r3, [pc, #212]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f06:	4a34      	ldr	r2, [pc, #208]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002f08:	f043 0308 	orr.w	r3, r3, #8
 8002f0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f0e:	4b32      	ldr	r3, [pc, #200]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f12:	f003 0308 	and.w	r3, r3, #8
 8002f16:	617b      	str	r3, [r7, #20]
 8002f18:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002f1a:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002f1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f20:	2302      	movs	r3, #2
 8002f22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f24:	2300      	movs	r3, #0
 8002f26:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f34:	4619      	mov	r1, r3
 8002f36:	482e      	ldr	r0, [pc, #184]	; (8002ff0 <HAL_TIM_MspPostInit+0x1e0>)
 8002f38:	f001 fbb4 	bl	80046a4 <HAL_GPIO_Init>
}
 8002f3c:	e047      	b.n	8002fce <HAL_TIM_MspPostInit+0x1be>
  else if(timHandle->Instance==TIM5)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a2c      	ldr	r2, [pc, #176]	; (8002ff4 <HAL_TIM_MspPostInit+0x1e4>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d11e      	bne.n	8002f86 <HAL_TIM_MspPostInit+0x176>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f48:	2300      	movs	r3, #0
 8002f4a:	613b      	str	r3, [r7, #16]
 8002f4c:	4b22      	ldr	r3, [pc, #136]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f50:	4a21      	ldr	r2, [pc, #132]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002f52:	f043 0301 	orr.w	r3, r3, #1
 8002f56:	6313      	str	r3, [r2, #48]	; 0x30
 8002f58:	4b1f      	ldr	r3, [pc, #124]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	613b      	str	r3, [r7, #16]
 8002f62:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8002f64:	2309      	movs	r3, #9
 8002f66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f68:	2302      	movs	r3, #2
 8002f6a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f70:	2300      	movs	r3, #0
 8002f72:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002f74:	2302      	movs	r3, #2
 8002f76:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	4817      	ldr	r0, [pc, #92]	; (8002fdc <HAL_TIM_MspPostInit+0x1cc>)
 8002f80:	f001 fb90 	bl	80046a4 <HAL_GPIO_Init>
}
 8002f84:	e023      	b.n	8002fce <HAL_TIM_MspPostInit+0x1be>
  else if(timHandle->Instance==TIM10)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a1b      	ldr	r2, [pc, #108]	; (8002ff8 <HAL_TIM_MspPostInit+0x1e8>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d11e      	bne.n	8002fce <HAL_TIM_MspPostInit+0x1be>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f90:	2300      	movs	r3, #0
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	4b10      	ldr	r3, [pc, #64]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f98:	4a0f      	ldr	r2, [pc, #60]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002f9a:	f043 0302 	orr.w	r3, r3, #2
 8002f9e:	6313      	str	r3, [r2, #48]	; 0x30
 8002fa0:	4b0d      	ldr	r3, [pc, #52]	; (8002fd8 <HAL_TIM_MspPostInit+0x1c8>)
 8002fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	60fb      	str	r3, [r7, #12]
 8002faa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002fac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	4806      	ldr	r0, [pc, #24]	; (8002fe4 <HAL_TIM_MspPostInit+0x1d4>)
 8002fca:	f001 fb6b 	bl	80046a4 <HAL_GPIO_Init>
}
 8002fce:	bf00      	nop
 8002fd0:	3738      	adds	r7, #56	; 0x38
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	40023800 	.word	0x40023800
 8002fdc:	40020000 	.word	0x40020000
 8002fe0:	40000400 	.word	0x40000400
 8002fe4:	40020400 	.word	0x40020400
 8002fe8:	40020800 	.word	0x40020800
 8002fec:	40000800 	.word	0x40000800
 8002ff0:	40020c00 	.word	0x40020c00
 8002ff4:	40000c00 	.word	0x40000c00
 8002ff8:	40014400 	.word	0x40014400

08002ffc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003000:	4b11      	ldr	r3, [pc, #68]	; (8003048 <MX_USART3_UART_Init+0x4c>)
 8003002:	4a12      	ldr	r2, [pc, #72]	; (800304c <MX_USART3_UART_Init+0x50>)
 8003004:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003006:	4b10      	ldr	r3, [pc, #64]	; (8003048 <MX_USART3_UART_Init+0x4c>)
 8003008:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800300c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800300e:	4b0e      	ldr	r3, [pc, #56]	; (8003048 <MX_USART3_UART_Init+0x4c>)
 8003010:	2200      	movs	r2, #0
 8003012:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003014:	4b0c      	ldr	r3, [pc, #48]	; (8003048 <MX_USART3_UART_Init+0x4c>)
 8003016:	2200      	movs	r2, #0
 8003018:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800301a:	4b0b      	ldr	r3, [pc, #44]	; (8003048 <MX_USART3_UART_Init+0x4c>)
 800301c:	2200      	movs	r2, #0
 800301e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003020:	4b09      	ldr	r3, [pc, #36]	; (8003048 <MX_USART3_UART_Init+0x4c>)
 8003022:	220c      	movs	r2, #12
 8003024:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003026:	4b08      	ldr	r3, [pc, #32]	; (8003048 <MX_USART3_UART_Init+0x4c>)
 8003028:	2200      	movs	r2, #0
 800302a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800302c:	4b06      	ldr	r3, [pc, #24]	; (8003048 <MX_USART3_UART_Init+0x4c>)
 800302e:	2200      	movs	r2, #0
 8003030:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003032:	4805      	ldr	r0, [pc, #20]	; (8003048 <MX_USART3_UART_Init+0x4c>)
 8003034:	f003 f9e6 	bl	8006404 <HAL_UART_Init>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800303e:	f7ff fa4b 	bl	80024d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003042:	bf00      	nop
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	20000464 	.word	0x20000464
 800304c:	40004800 	.word	0x40004800

08003050 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b08a      	sub	sp, #40	; 0x28
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003058:	f107 0314 	add.w	r3, r7, #20
 800305c:	2200      	movs	r2, #0
 800305e:	601a      	str	r2, [r3, #0]
 8003060:	605a      	str	r2, [r3, #4]
 8003062:	609a      	str	r2, [r3, #8]
 8003064:	60da      	str	r2, [r3, #12]
 8003066:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a19      	ldr	r2, [pc, #100]	; (80030d4 <HAL_UART_MspInit+0x84>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d12c      	bne.n	80030cc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003072:	2300      	movs	r3, #0
 8003074:	613b      	str	r3, [r7, #16]
 8003076:	4b18      	ldr	r3, [pc, #96]	; (80030d8 <HAL_UART_MspInit+0x88>)
 8003078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307a:	4a17      	ldr	r2, [pc, #92]	; (80030d8 <HAL_UART_MspInit+0x88>)
 800307c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003080:	6413      	str	r3, [r2, #64]	; 0x40
 8003082:	4b15      	ldr	r3, [pc, #84]	; (80030d8 <HAL_UART_MspInit+0x88>)
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003086:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800308a:	613b      	str	r3, [r7, #16]
 800308c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800308e:	2300      	movs	r3, #0
 8003090:	60fb      	str	r3, [r7, #12]
 8003092:	4b11      	ldr	r3, [pc, #68]	; (80030d8 <HAL_UART_MspInit+0x88>)
 8003094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003096:	4a10      	ldr	r2, [pc, #64]	; (80030d8 <HAL_UART_MspInit+0x88>)
 8003098:	f043 0308 	orr.w	r3, r3, #8
 800309c:	6313      	str	r3, [r2, #48]	; 0x30
 800309e:	4b0e      	ldr	r3, [pc, #56]	; (80030d8 <HAL_UART_MspInit+0x88>)
 80030a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a2:	f003 0308 	and.w	r3, r3, #8
 80030a6:	60fb      	str	r3, [r7, #12]
 80030a8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80030aa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80030ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b0:	2302      	movs	r3, #2
 80030b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b4:	2300      	movs	r3, #0
 80030b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030b8:	2303      	movs	r3, #3
 80030ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80030bc:	2307      	movs	r3, #7
 80030be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030c0:	f107 0314 	add.w	r3, r7, #20
 80030c4:	4619      	mov	r1, r3
 80030c6:	4805      	ldr	r0, [pc, #20]	; (80030dc <HAL_UART_MspInit+0x8c>)
 80030c8:	f001 faec 	bl	80046a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80030cc:	bf00      	nop
 80030ce:	3728      	adds	r7, #40	; 0x28
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40004800 	.word	0x40004800
 80030d8:	40023800 	.word	0x40023800
 80030dc:	40020c00 	.word	0x40020c00

080030e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80030e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003118 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80030e4:	f7ff fb4e 	bl	8002784 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80030e8:	480c      	ldr	r0, [pc, #48]	; (800311c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80030ea:	490d      	ldr	r1, [pc, #52]	; (8003120 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80030ec:	4a0d      	ldr	r2, [pc, #52]	; (8003124 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80030ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030f0:	e002      	b.n	80030f8 <LoopCopyDataInit>

080030f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030f6:	3304      	adds	r3, #4

080030f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030fc:	d3f9      	bcc.n	80030f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030fe:	4a0a      	ldr	r2, [pc, #40]	; (8003128 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003100:	4c0a      	ldr	r4, [pc, #40]	; (800312c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003102:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003104:	e001      	b.n	800310a <LoopFillZerobss>

08003106 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003106:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003108:	3204      	adds	r2, #4

0800310a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800310a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800310c:	d3fb      	bcc.n	8003106 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800310e:	f004 ffb3 	bl	8008078 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003112:	f7ff f821 	bl	8002158 <main>
  bx  lr    
 8003116:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003118:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800311c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003120:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003124:	0800a58c 	.word	0x0800a58c
  ldr r2, =_sbss
 8003128:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800312c:	200005fc 	.word	0x200005fc

08003130 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003130:	e7fe      	b.n	8003130 <ADC_IRQHandler>
	...

08003134 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003138:	4b0e      	ldr	r3, [pc, #56]	; (8003174 <HAL_Init+0x40>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a0d      	ldr	r2, [pc, #52]	; (8003174 <HAL_Init+0x40>)
 800313e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003142:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003144:	4b0b      	ldr	r3, [pc, #44]	; (8003174 <HAL_Init+0x40>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a0a      	ldr	r2, [pc, #40]	; (8003174 <HAL_Init+0x40>)
 800314a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800314e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003150:	4b08      	ldr	r3, [pc, #32]	; (8003174 <HAL_Init+0x40>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a07      	ldr	r2, [pc, #28]	; (8003174 <HAL_Init+0x40>)
 8003156:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800315a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800315c:	2003      	movs	r0, #3
 800315e:	f000 fd61 	bl	8003c24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003162:	200f      	movs	r0, #15
 8003164:	f000 f808 	bl	8003178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003168:	f7ff f9bc 	bl	80024e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	40023c00 	.word	0x40023c00

08003178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003180:	4b12      	ldr	r3, [pc, #72]	; (80031cc <HAL_InitTick+0x54>)
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	4b12      	ldr	r3, [pc, #72]	; (80031d0 <HAL_InitTick+0x58>)
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	4619      	mov	r1, r3
 800318a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800318e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003192:	fbb2 f3f3 	udiv	r3, r2, r3
 8003196:	4618      	mov	r0, r3
 8003198:	f000 fd79 	bl	8003c8e <HAL_SYSTICK_Config>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d001      	beq.n	80031a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e00e      	b.n	80031c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2b0f      	cmp	r3, #15
 80031aa:	d80a      	bhi.n	80031c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031ac:	2200      	movs	r2, #0
 80031ae:	6879      	ldr	r1, [r7, #4]
 80031b0:	f04f 30ff 	mov.w	r0, #4294967295
 80031b4:	f000 fd41 	bl	8003c3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031b8:	4a06      	ldr	r2, [pc, #24]	; (80031d4 <HAL_InitTick+0x5c>)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031be:	2300      	movs	r3, #0
 80031c0:	e000      	b.n	80031c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3708      	adds	r7, #8
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}
 80031cc:	20000000 	.word	0x20000000
 80031d0:	20000008 	.word	0x20000008
 80031d4:	20000004 	.word	0x20000004

080031d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031dc:	4b06      	ldr	r3, [pc, #24]	; (80031f8 <HAL_IncTick+0x20>)
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	461a      	mov	r2, r3
 80031e2:	4b06      	ldr	r3, [pc, #24]	; (80031fc <HAL_IncTick+0x24>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4413      	add	r3, r2
 80031e8:	4a04      	ldr	r2, [pc, #16]	; (80031fc <HAL_IncTick+0x24>)
 80031ea:	6013      	str	r3, [r2, #0]
}
 80031ec:	bf00      	nop
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
 80031f6:	bf00      	nop
 80031f8:	20000008 	.word	0x20000008
 80031fc:	200004ac 	.word	0x200004ac

08003200 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  return uwTick;
 8003204:	4b03      	ldr	r3, [pc, #12]	; (8003214 <HAL_GetTick+0x14>)
 8003206:	681b      	ldr	r3, [r3, #0]
}
 8003208:	4618      	mov	r0, r3
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	200004ac 	.word	0x200004ac

08003218 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003220:	f7ff ffee 	bl	8003200 <HAL_GetTick>
 8003224:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003230:	d005      	beq.n	800323e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003232:	4b0a      	ldr	r3, [pc, #40]	; (800325c <HAL_Delay+0x44>)
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	461a      	mov	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	4413      	add	r3, r2
 800323c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800323e:	bf00      	nop
 8003240:	f7ff ffde 	bl	8003200 <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	429a      	cmp	r2, r3
 800324e:	d8f7      	bhi.n	8003240 <HAL_Delay+0x28>
  {
  }
}
 8003250:	bf00      	nop
 8003252:	bf00      	nop
 8003254:	3710      	adds	r7, #16
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	20000008 	.word	0x20000008

08003260 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003268:	2300      	movs	r3, #0
 800326a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e033      	b.n	80032de <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327a:	2b00      	cmp	r3, #0
 800327c:	d109      	bne.n	8003292 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7fe fda0 	bl	8001dc4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003296:	f003 0310 	and.w	r3, r3, #16
 800329a:	2b00      	cmp	r3, #0
 800329c:	d118      	bne.n	80032d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80032a6:	f023 0302 	bic.w	r3, r3, #2
 80032aa:	f043 0202 	orr.w	r2, r3, #2
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f000 fa68 	bl	8003788 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	f023 0303 	bic.w	r3, r3, #3
 80032c6:	f043 0201 	orr.w	r2, r3, #1
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	641a      	str	r2, [r3, #64]	; 0x40
 80032ce:	e001      	b.n	80032d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80032dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
	...

080032e8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80032f4:	2300      	movs	r3, #0
 80032f6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d101      	bne.n	8003306 <HAL_ADC_Start_DMA+0x1e>
 8003302:	2302      	movs	r3, #2
 8003304:	e0e9      	b.n	80034da <HAL_ADC_Start_DMA+0x1f2>
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	f003 0301 	and.w	r3, r3, #1
 8003318:	2b01      	cmp	r3, #1
 800331a:	d018      	beq.n	800334e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	689a      	ldr	r2, [r3, #8]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f042 0201 	orr.w	r2, r2, #1
 800332a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800332c:	4b6d      	ldr	r3, [pc, #436]	; (80034e4 <HAL_ADC_Start_DMA+0x1fc>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a6d      	ldr	r2, [pc, #436]	; (80034e8 <HAL_ADC_Start_DMA+0x200>)
 8003332:	fba2 2303 	umull	r2, r3, r2, r3
 8003336:	0c9a      	lsrs	r2, r3, #18
 8003338:	4613      	mov	r3, r2
 800333a:	005b      	lsls	r3, r3, #1
 800333c:	4413      	add	r3, r2
 800333e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003340:	e002      	b.n	8003348 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	3b01      	subs	r3, #1
 8003346:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1f9      	bne.n	8003342 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003358:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800335c:	d107      	bne.n	800336e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800336c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f003 0301 	and.w	r3, r3, #1
 8003378:	2b01      	cmp	r3, #1
 800337a:	f040 80a1 	bne.w	80034c0 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003382:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003386:	f023 0301 	bic.w	r3, r3, #1
 800338a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800339c:	2b00      	cmp	r3, #0
 800339e:	d007      	beq.n	80033b0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80033a8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033bc:	d106      	bne.n	80033cc <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c2:	f023 0206 	bic.w	r2, r3, #6
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	645a      	str	r2, [r3, #68]	; 0x44
 80033ca:	e002      	b.n	80033d2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2200      	movs	r2, #0
 80033d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033da:	4b44      	ldr	r3, [pc, #272]	; (80034ec <HAL_ADC_Start_DMA+0x204>)
 80033dc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e2:	4a43      	ldr	r2, [pc, #268]	; (80034f0 <HAL_ADC_Start_DMA+0x208>)
 80033e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ea:	4a42      	ldr	r2, [pc, #264]	; (80034f4 <HAL_ADC_Start_DMA+0x20c>)
 80033ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f2:	4a41      	ldr	r2, [pc, #260]	; (80034f8 <HAL_ADC_Start_DMA+0x210>)
 80033f4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80033fe:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	685a      	ldr	r2, [r3, #4]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800340e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	689a      	ldr	r2, [r3, #8]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800341e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	334c      	adds	r3, #76	; 0x4c
 800342a:	4619      	mov	r1, r3
 800342c:	68ba      	ldr	r2, [r7, #8]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f000 fde4 	bl	8003ffc <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f003 031f 	and.w	r3, r3, #31
 800343c:	2b00      	cmp	r3, #0
 800343e:	d12a      	bne.n	8003496 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a2d      	ldr	r2, [pc, #180]	; (80034fc <HAL_ADC_Start_DMA+0x214>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d015      	beq.n	8003476 <HAL_ADC_Start_DMA+0x18e>
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a2c      	ldr	r2, [pc, #176]	; (8003500 <HAL_ADC_Start_DMA+0x218>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d105      	bne.n	8003460 <HAL_ADC_Start_DMA+0x178>
 8003454:	4b25      	ldr	r3, [pc, #148]	; (80034ec <HAL_ADC_Start_DMA+0x204>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f003 031f 	and.w	r3, r3, #31
 800345c:	2b00      	cmp	r3, #0
 800345e:	d00a      	beq.n	8003476 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a27      	ldr	r2, [pc, #156]	; (8003504 <HAL_ADC_Start_DMA+0x21c>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d136      	bne.n	80034d8 <HAL_ADC_Start_DMA+0x1f0>
 800346a:	4b20      	ldr	r3, [pc, #128]	; (80034ec <HAL_ADC_Start_DMA+0x204>)
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f003 0310 	and.w	r3, r3, #16
 8003472:	2b00      	cmp	r3, #0
 8003474:	d130      	bne.n	80034d8 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d129      	bne.n	80034d8 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	689a      	ldr	r2, [r3, #8]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003492:	609a      	str	r2, [r3, #8]
 8003494:	e020      	b.n	80034d8 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a18      	ldr	r2, [pc, #96]	; (80034fc <HAL_ADC_Start_DMA+0x214>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d11b      	bne.n	80034d8 <HAL_ADC_Start_DMA+0x1f0>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d114      	bne.n	80034d8 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	689a      	ldr	r2, [r3, #8]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80034bc:	609a      	str	r2, [r3, #8]
 80034be:	e00b      	b.n	80034d8 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c4:	f043 0210 	orr.w	r2, r3, #16
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d0:	f043 0201 	orr.w	r2, r3, #1
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3718      	adds	r7, #24
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	20000000 	.word	0x20000000
 80034e8:	431bde83 	.word	0x431bde83
 80034ec:	40012300 	.word	0x40012300
 80034f0:	08003981 	.word	0x08003981
 80034f4:	08003a3b 	.word	0x08003a3b
 80034f8:	08003a57 	.word	0x08003a57
 80034fc:	40012000 	.word	0x40012000
 8003500:	40012100 	.word	0x40012100
 8003504:	40012200 	.word	0x40012200

08003508 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003524:	bf00      	nop
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003538:	bf00      	nop
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003544:	b480      	push	{r7}
 8003546:	b085      	sub	sp, #20
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800354e:	2300      	movs	r3, #0
 8003550:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003558:	2b01      	cmp	r3, #1
 800355a:	d101      	bne.n	8003560 <HAL_ADC_ConfigChannel+0x1c>
 800355c:	2302      	movs	r3, #2
 800355e:	e105      	b.n	800376c <HAL_ADC_ConfigChannel+0x228>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2b09      	cmp	r3, #9
 800356e:	d925      	bls.n	80035bc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	68d9      	ldr	r1, [r3, #12]
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	b29b      	uxth	r3, r3
 800357c:	461a      	mov	r2, r3
 800357e:	4613      	mov	r3, r2
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	4413      	add	r3, r2
 8003584:	3b1e      	subs	r3, #30
 8003586:	2207      	movs	r2, #7
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	43da      	mvns	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	400a      	ands	r2, r1
 8003594:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	68d9      	ldr	r1, [r3, #12]
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	689a      	ldr	r2, [r3, #8]
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	4618      	mov	r0, r3
 80035a8:	4603      	mov	r3, r0
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	4403      	add	r3, r0
 80035ae:	3b1e      	subs	r3, #30
 80035b0:	409a      	lsls	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	60da      	str	r2, [r3, #12]
 80035ba:	e022      	b.n	8003602 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6919      	ldr	r1, [r3, #16]
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	461a      	mov	r2, r3
 80035ca:	4613      	mov	r3, r2
 80035cc:	005b      	lsls	r3, r3, #1
 80035ce:	4413      	add	r3, r2
 80035d0:	2207      	movs	r2, #7
 80035d2:	fa02 f303 	lsl.w	r3, r2, r3
 80035d6:	43da      	mvns	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	400a      	ands	r2, r1
 80035de:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	6919      	ldr	r1, [r3, #16]
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	689a      	ldr	r2, [r3, #8]
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	4618      	mov	r0, r3
 80035f2:	4603      	mov	r3, r0
 80035f4:	005b      	lsls	r3, r3, #1
 80035f6:	4403      	add	r3, r0
 80035f8:	409a      	lsls	r2, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	430a      	orrs	r2, r1
 8003600:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	2b06      	cmp	r3, #6
 8003608:	d824      	bhi.n	8003654 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685a      	ldr	r2, [r3, #4]
 8003614:	4613      	mov	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	4413      	add	r3, r2
 800361a:	3b05      	subs	r3, #5
 800361c:	221f      	movs	r2, #31
 800361e:	fa02 f303 	lsl.w	r3, r2, r3
 8003622:	43da      	mvns	r2, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	400a      	ands	r2, r1
 800362a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	b29b      	uxth	r3, r3
 8003638:	4618      	mov	r0, r3
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	685a      	ldr	r2, [r3, #4]
 800363e:	4613      	mov	r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	4413      	add	r3, r2
 8003644:	3b05      	subs	r3, #5
 8003646:	fa00 f203 	lsl.w	r2, r0, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	430a      	orrs	r2, r1
 8003650:	635a      	str	r2, [r3, #52]	; 0x34
 8003652:	e04c      	b.n	80036ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	2b0c      	cmp	r3, #12
 800365a:	d824      	bhi.n	80036a6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	685a      	ldr	r2, [r3, #4]
 8003666:	4613      	mov	r3, r2
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	4413      	add	r3, r2
 800366c:	3b23      	subs	r3, #35	; 0x23
 800366e:	221f      	movs	r2, #31
 8003670:	fa02 f303 	lsl.w	r3, r2, r3
 8003674:	43da      	mvns	r2, r3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	400a      	ands	r2, r1
 800367c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	b29b      	uxth	r3, r3
 800368a:	4618      	mov	r0, r3
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	685a      	ldr	r2, [r3, #4]
 8003690:	4613      	mov	r3, r2
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	4413      	add	r3, r2
 8003696:	3b23      	subs	r3, #35	; 0x23
 8003698:	fa00 f203 	lsl.w	r2, r0, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	430a      	orrs	r2, r1
 80036a2:	631a      	str	r2, [r3, #48]	; 0x30
 80036a4:	e023      	b.n	80036ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	4613      	mov	r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	4413      	add	r3, r2
 80036b6:	3b41      	subs	r3, #65	; 0x41
 80036b8:	221f      	movs	r2, #31
 80036ba:	fa02 f303 	lsl.w	r3, r2, r3
 80036be:	43da      	mvns	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	400a      	ands	r2, r1
 80036c6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	4618      	mov	r0, r3
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	685a      	ldr	r2, [r3, #4]
 80036da:	4613      	mov	r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4413      	add	r3, r2
 80036e0:	3b41      	subs	r3, #65	; 0x41
 80036e2:	fa00 f203 	lsl.w	r2, r0, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	430a      	orrs	r2, r1
 80036ec:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036ee:	4b22      	ldr	r3, [pc, #136]	; (8003778 <HAL_ADC_ConfigChannel+0x234>)
 80036f0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a21      	ldr	r2, [pc, #132]	; (800377c <HAL_ADC_ConfigChannel+0x238>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d109      	bne.n	8003710 <HAL_ADC_ConfigChannel+0x1cc>
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	2b12      	cmp	r3, #18
 8003702:	d105      	bne.n	8003710 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a19      	ldr	r2, [pc, #100]	; (800377c <HAL_ADC_ConfigChannel+0x238>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d123      	bne.n	8003762 <HAL_ADC_ConfigChannel+0x21e>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2b10      	cmp	r3, #16
 8003720:	d003      	beq.n	800372a <HAL_ADC_ConfigChannel+0x1e6>
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2b11      	cmp	r3, #17
 8003728:	d11b      	bne.n	8003762 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	2b10      	cmp	r3, #16
 800373c:	d111      	bne.n	8003762 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800373e:	4b10      	ldr	r3, [pc, #64]	; (8003780 <HAL_ADC_ConfigChannel+0x23c>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a10      	ldr	r2, [pc, #64]	; (8003784 <HAL_ADC_ConfigChannel+0x240>)
 8003744:	fba2 2303 	umull	r2, r3, r2, r3
 8003748:	0c9a      	lsrs	r2, r3, #18
 800374a:	4613      	mov	r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	4413      	add	r3, r2
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003754:	e002      	b.n	800375c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	3b01      	subs	r3, #1
 800375a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d1f9      	bne.n	8003756 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800376a:	2300      	movs	r3, #0
}
 800376c:	4618      	mov	r0, r3
 800376e:	3714      	adds	r7, #20
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr
 8003778:	40012300 	.word	0x40012300
 800377c:	40012000 	.word	0x40012000
 8003780:	20000000 	.word	0x20000000
 8003784:	431bde83 	.word	0x431bde83

08003788 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003788:	b480      	push	{r7}
 800378a:	b085      	sub	sp, #20
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003790:	4b79      	ldr	r3, [pc, #484]	; (8003978 <ADC_Init+0x1f0>)
 8003792:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	685a      	ldr	r2, [r3, #4]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	431a      	orrs	r2, r3
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80037bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	6859      	ldr	r1, [r3, #4]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	021a      	lsls	r2, r3, #8
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	430a      	orrs	r2, r1
 80037d0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	685a      	ldr	r2, [r3, #4]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80037e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	6859      	ldr	r1, [r3, #4]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	689a      	ldr	r2, [r3, #8]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	430a      	orrs	r2, r1
 80037f2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	689a      	ldr	r2, [r3, #8]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003802:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6899      	ldr	r1, [r3, #8]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	68da      	ldr	r2, [r3, #12]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	430a      	orrs	r2, r1
 8003814:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800381a:	4a58      	ldr	r2, [pc, #352]	; (800397c <ADC_Init+0x1f4>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d022      	beq.n	8003866 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	689a      	ldr	r2, [r3, #8]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800382e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6899      	ldr	r1, [r3, #8]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	689a      	ldr	r2, [r3, #8]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003850:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	6899      	ldr	r1, [r3, #8]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	430a      	orrs	r2, r1
 8003862:	609a      	str	r2, [r3, #8]
 8003864:	e00f      	b.n	8003886 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	689a      	ldr	r2, [r3, #8]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003874:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003884:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	689a      	ldr	r2, [r3, #8]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f022 0202 	bic.w	r2, r2, #2
 8003894:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	6899      	ldr	r1, [r3, #8]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	7e1b      	ldrb	r3, [r3, #24]
 80038a0:	005a      	lsls	r2, r3, #1
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	430a      	orrs	r2, r1
 80038a8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d01b      	beq.n	80038ec <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685a      	ldr	r2, [r3, #4]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038c2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	685a      	ldr	r2, [r3, #4]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80038d2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6859      	ldr	r1, [r3, #4]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038de:	3b01      	subs	r3, #1
 80038e0:	035a      	lsls	r2, r3, #13
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	430a      	orrs	r2, r1
 80038e8:	605a      	str	r2, [r3, #4]
 80038ea:	e007      	b.n	80038fc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	685a      	ldr	r2, [r3, #4]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038fa:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800390a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	69db      	ldr	r3, [r3, #28]
 8003916:	3b01      	subs	r3, #1
 8003918:	051a      	lsls	r2, r3, #20
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	689a      	ldr	r2, [r3, #8]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003930:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	6899      	ldr	r1, [r3, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800393e:	025a      	lsls	r2, r3, #9
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	689a      	ldr	r2, [r3, #8]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003956:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6899      	ldr	r1, [r3, #8]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	029a      	lsls	r2, r3, #10
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	430a      	orrs	r2, r1
 800396a:	609a      	str	r2, [r3, #8]
}
 800396c:	bf00      	nop
 800396e:	3714      	adds	r7, #20
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr
 8003978:	40012300 	.word	0x40012300
 800397c:	0f000001 	.word	0x0f000001

08003980 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800398c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003992:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003996:	2b00      	cmp	r3, #0
 8003998:	d13c      	bne.n	8003a14 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d12b      	bne.n	8003a0c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d127      	bne.n	8003a0c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d006      	beq.n	80039d8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d119      	bne.n	8003a0c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	685a      	ldr	r2, [r3, #4]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f022 0220 	bic.w	r2, r2, #32
 80039e6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d105      	bne.n	8003a0c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a04:	f043 0201 	orr.w	r2, r3, #1
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f7ff fd7b 	bl	8003508 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003a12:	e00e      	b.n	8003a32 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a18:	f003 0310 	and.w	r3, r3, #16
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d003      	beq.n	8003a28 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003a20:	68f8      	ldr	r0, [r7, #12]
 8003a22:	f7ff fd85 	bl	8003530 <HAL_ADC_ErrorCallback>
}
 8003a26:	e004      	b.n	8003a32 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	4798      	blx	r3
}
 8003a32:	bf00      	nop
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	b084      	sub	sp, #16
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a46:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003a48:	68f8      	ldr	r0, [r7, #12]
 8003a4a:	f7ff fd67 	bl	800351c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a4e:	bf00      	nop
 8003a50:	3710      	adds	r7, #16
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}

08003a56 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b084      	sub	sp, #16
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a62:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2240      	movs	r2, #64	; 0x40
 8003a68:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a6e:	f043 0204 	orr.w	r2, r3, #4
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003a76:	68f8      	ldr	r0, [r7, #12]
 8003a78:	f7ff fd5a 	bl	8003530 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a7c:	bf00      	nop
 8003a7e:	3710      	adds	r7, #16
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}

08003a84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b085      	sub	sp, #20
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f003 0307 	and.w	r3, r3, #7
 8003a92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a94:	4b0c      	ldr	r3, [pc, #48]	; (8003ac8 <__NVIC_SetPriorityGrouping+0x44>)
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a9a:	68ba      	ldr	r2, [r7, #8]
 8003a9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003aac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ab0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ab4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ab6:	4a04      	ldr	r2, [pc, #16]	; (8003ac8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	60d3      	str	r3, [r2, #12]
}
 8003abc:	bf00      	nop
 8003abe:	3714      	adds	r7, #20
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr
 8003ac8:	e000ed00 	.word	0xe000ed00

08003acc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003acc:	b480      	push	{r7}
 8003ace:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ad0:	4b04      	ldr	r3, [pc, #16]	; (8003ae4 <__NVIC_GetPriorityGrouping+0x18>)
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	0a1b      	lsrs	r3, r3, #8
 8003ad6:	f003 0307 	and.w	r3, r3, #7
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr
 8003ae4:	e000ed00 	.word	0xe000ed00

08003ae8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	4603      	mov	r3, r0
 8003af0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	db0b      	blt.n	8003b12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003afa:	79fb      	ldrb	r3, [r7, #7]
 8003afc:	f003 021f 	and.w	r2, r3, #31
 8003b00:	4907      	ldr	r1, [pc, #28]	; (8003b20 <__NVIC_EnableIRQ+0x38>)
 8003b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b06:	095b      	lsrs	r3, r3, #5
 8003b08:	2001      	movs	r0, #1
 8003b0a:	fa00 f202 	lsl.w	r2, r0, r2
 8003b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
 8003b1e:	bf00      	nop
 8003b20:	e000e100 	.word	0xe000e100

08003b24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	6039      	str	r1, [r7, #0]
 8003b2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	db0a      	blt.n	8003b4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	b2da      	uxtb	r2, r3
 8003b3c:	490c      	ldr	r1, [pc, #48]	; (8003b70 <__NVIC_SetPriority+0x4c>)
 8003b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b42:	0112      	lsls	r2, r2, #4
 8003b44:	b2d2      	uxtb	r2, r2
 8003b46:	440b      	add	r3, r1
 8003b48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b4c:	e00a      	b.n	8003b64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	b2da      	uxtb	r2, r3
 8003b52:	4908      	ldr	r1, [pc, #32]	; (8003b74 <__NVIC_SetPriority+0x50>)
 8003b54:	79fb      	ldrb	r3, [r7, #7]
 8003b56:	f003 030f 	and.w	r3, r3, #15
 8003b5a:	3b04      	subs	r3, #4
 8003b5c:	0112      	lsls	r2, r2, #4
 8003b5e:	b2d2      	uxtb	r2, r2
 8003b60:	440b      	add	r3, r1
 8003b62:	761a      	strb	r2, [r3, #24]
}
 8003b64:	bf00      	nop
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr
 8003b70:	e000e100 	.word	0xe000e100
 8003b74:	e000ed00 	.word	0xe000ed00

08003b78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b089      	sub	sp, #36	; 0x24
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	60b9      	str	r1, [r7, #8]
 8003b82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f003 0307 	and.w	r3, r3, #7
 8003b8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	f1c3 0307 	rsb	r3, r3, #7
 8003b92:	2b04      	cmp	r3, #4
 8003b94:	bf28      	it	cs
 8003b96:	2304      	movcs	r3, #4
 8003b98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	3304      	adds	r3, #4
 8003b9e:	2b06      	cmp	r3, #6
 8003ba0:	d902      	bls.n	8003ba8 <NVIC_EncodePriority+0x30>
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	3b03      	subs	r3, #3
 8003ba6:	e000      	b.n	8003baa <NVIC_EncodePriority+0x32>
 8003ba8:	2300      	movs	r3, #0
 8003baa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bac:	f04f 32ff 	mov.w	r2, #4294967295
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb6:	43da      	mvns	r2, r3
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	401a      	ands	r2, r3
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bca:	43d9      	mvns	r1, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bd0:	4313      	orrs	r3, r2
         );
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3724      	adds	r7, #36	; 0x24
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
	...

08003be0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	3b01      	subs	r3, #1
 8003bec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003bf0:	d301      	bcc.n	8003bf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e00f      	b.n	8003c16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bf6:	4a0a      	ldr	r2, [pc, #40]	; (8003c20 <SysTick_Config+0x40>)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003bfe:	210f      	movs	r1, #15
 8003c00:	f04f 30ff 	mov.w	r0, #4294967295
 8003c04:	f7ff ff8e 	bl	8003b24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c08:	4b05      	ldr	r3, [pc, #20]	; (8003c20 <SysTick_Config+0x40>)
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c0e:	4b04      	ldr	r3, [pc, #16]	; (8003c20 <SysTick_Config+0x40>)
 8003c10:	2207      	movs	r2, #7
 8003c12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	e000e010 	.word	0xe000e010

08003c24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f7ff ff29 	bl	8003a84 <__NVIC_SetPriorityGrouping>
}
 8003c32:	bf00      	nop
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c3a:	b580      	push	{r7, lr}
 8003c3c:	b086      	sub	sp, #24
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	4603      	mov	r3, r0
 8003c42:	60b9      	str	r1, [r7, #8]
 8003c44:	607a      	str	r2, [r7, #4]
 8003c46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c4c:	f7ff ff3e 	bl	8003acc <__NVIC_GetPriorityGrouping>
 8003c50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	68b9      	ldr	r1, [r7, #8]
 8003c56:	6978      	ldr	r0, [r7, #20]
 8003c58:	f7ff ff8e 	bl	8003b78 <NVIC_EncodePriority>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c62:	4611      	mov	r1, r2
 8003c64:	4618      	mov	r0, r3
 8003c66:	f7ff ff5d 	bl	8003b24 <__NVIC_SetPriority>
}
 8003c6a:	bf00      	nop
 8003c6c:	3718      	adds	r7, #24
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c72:	b580      	push	{r7, lr}
 8003c74:	b082      	sub	sp, #8
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	4603      	mov	r3, r0
 8003c7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7ff ff31 	bl	8003ae8 <__NVIC_EnableIRQ>
}
 8003c86:	bf00      	nop
 8003c88:	3708      	adds	r7, #8
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}

08003c8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	b082      	sub	sp, #8
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f7ff ffa2 	bl	8003be0 <SysTick_Config>
 8003c9c:	4603      	mov	r3, r0
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3708      	adds	r7, #8
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b082      	sub	sp, #8
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d101      	bne.n	8003cb8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e014      	b.n	8003ce2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	791b      	ldrb	r3, [r3, #4]
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d105      	bne.n	8003cce <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f7fe f939 	bl	8001f40 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3708      	adds	r7, #8
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003cea:	b480      	push	{r7}
 8003cec:	b083      	sub	sp, #12
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
 8003cf2:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e046      	b.n	8003d8c <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	795b      	ldrb	r3, [r3, #5]
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d101      	bne.n	8003d0a <HAL_DAC_Start+0x20>
 8003d06:	2302      	movs	r3, #2
 8003d08:	e040      	b.n	8003d8c <HAL_DAC_Start+0xa2>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2202      	movs	r2, #2
 8003d14:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	6819      	ldr	r1, [r3, #0]
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	f003 0310 	and.w	r3, r3, #16
 8003d22:	2201      	movs	r2, #1
 8003d24:	409a      	lsls	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d10f      	bne.n	8003d54 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8003d3e:	2b3c      	cmp	r3, #60	; 0x3c
 8003d40:	d11d      	bne.n	8003d7e <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	685a      	ldr	r2, [r3, #4]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f042 0201 	orr.w	r2, r2, #1
 8003d50:	605a      	str	r2, [r3, #4]
 8003d52:	e014      	b.n	8003d7e <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	f003 0310 	and.w	r3, r3, #16
 8003d64:	213c      	movs	r1, #60	; 0x3c
 8003d66:	fa01 f303 	lsl.w	r3, r1, r3
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d107      	bne.n	8003d7e <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f042 0202 	orr.w	r2, r2, #2
 8003d7c:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b087      	sub	sp, #28
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
 8003da4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003da6:	2300      	movs	r3, #0
 8003da8:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d101      	bne.n	8003db4 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e015      	b.n	8003de0 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d105      	bne.n	8003dcc <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4413      	add	r3, r2
 8003dc6:	3308      	adds	r3, #8
 8003dc8:	617b      	str	r3, [r7, #20]
 8003dca:	e004      	b.n	8003dd6 <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003dcc:	697a      	ldr	r2, [r7, #20]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4413      	add	r3, r2
 8003dd2:	3314      	adds	r3, #20
 8003dd4:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	461a      	mov	r2, r3
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	371c      	adds	r7, #28
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b089      	sub	sp, #36	; 0x24
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d002      	beq.n	8003e08 <HAL_DAC_ConfigChannel+0x1c>
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e042      	b.n	8003e92 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	795b      	ldrb	r3, [r3, #5]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d101      	bne.n	8003e18 <HAL_DAC_ConfigChannel+0x2c>
 8003e14:	2302      	movs	r3, #2
 8003e16:	e03c      	b.n	8003e92 <HAL_DAC_ConfigChannel+0xa6>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2202      	movs	r2, #2
 8003e22:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f003 0310 	and.w	r3, r3, #16
 8003e32:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003e36:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8003e3a:	43db      	mvns	r3, r3
 8003e3c:	69ba      	ldr	r2, [r7, #24]
 8003e3e:	4013      	ands	r3, r2
 8003e40:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f003 0310 	and.w	r3, r3, #16
 8003e54:	697a      	ldr	r2, [r7, #20]
 8003e56:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5a:	69ba      	ldr	r2, [r7, #24]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	6819      	ldr	r1, [r3, #0]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f003 0310 	and.w	r3, r3, #16
 8003e74:	22c0      	movs	r2, #192	; 0xc0
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	43da      	mvns	r2, r3
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	400a      	ands	r2, r1
 8003e82:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2201      	movs	r2, #1
 8003e88:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003e90:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3724      	adds	r7, #36	; 0x24
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
	...

08003ea0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b086      	sub	sp, #24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003eac:	f7ff f9a8 	bl	8003200 <HAL_GetTick>
 8003eb0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d101      	bne.n	8003ebc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e099      	b.n	8003ff0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2202      	movs	r2, #2
 8003ec0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f022 0201 	bic.w	r2, r2, #1
 8003eda:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003edc:	e00f      	b.n	8003efe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ede:	f7ff f98f 	bl	8003200 <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	2b05      	cmp	r3, #5
 8003eea:	d908      	bls.n	8003efe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2203      	movs	r2, #3
 8003ef6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e078      	b.n	8003ff0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d1e8      	bne.n	8003ede <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f14:	697a      	ldr	r2, [r7, #20]
 8003f16:	4b38      	ldr	r3, [pc, #224]	; (8003ff8 <HAL_DMA_Init+0x158>)
 8003f18:	4013      	ands	r3, r2
 8003f1a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685a      	ldr	r2, [r3, #4]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	691b      	ldr	r3, [r3, #16]
 8003f30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f54:	2b04      	cmp	r3, #4
 8003f56:	d107      	bne.n	8003f68 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f60:	4313      	orrs	r3, r2
 8003f62:	697a      	ldr	r2, [r7, #20]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	695b      	ldr	r3, [r3, #20]
 8003f76:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	f023 0307 	bic.w	r3, r3, #7
 8003f7e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f84:	697a      	ldr	r2, [r7, #20]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8e:	2b04      	cmp	r3, #4
 8003f90:	d117      	bne.n	8003fc2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d00e      	beq.n	8003fc2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f000 fb01 	bl	80045ac <DMA_CheckFifoParam>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d008      	beq.n	8003fc2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2240      	movs	r2, #64	; 0x40
 8003fb4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e016      	b.n	8003ff0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	697a      	ldr	r2, [r7, #20]
 8003fc8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 fab8 	bl	8004540 <DMA_CalcBaseAndBitshift>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd8:	223f      	movs	r2, #63	; 0x3f
 8003fda:	409a      	lsls	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3718      	adds	r7, #24
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	f010803f 	.word	0xf010803f

08003ffc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b086      	sub	sp, #24
 8004000:	af00      	add	r7, sp, #0
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	60b9      	str	r1, [r7, #8]
 8004006:	607a      	str	r2, [r7, #4]
 8004008:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800400a:	2300      	movs	r3, #0
 800400c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004012:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800401a:	2b01      	cmp	r3, #1
 800401c:	d101      	bne.n	8004022 <HAL_DMA_Start_IT+0x26>
 800401e:	2302      	movs	r3, #2
 8004020:	e040      	b.n	80040a4 <HAL_DMA_Start_IT+0xa8>
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b01      	cmp	r3, #1
 8004034:	d12f      	bne.n	8004096 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2202      	movs	r2, #2
 800403a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2200      	movs	r2, #0
 8004042:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	68b9      	ldr	r1, [r7, #8]
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f000 fa4a 	bl	80044e4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004054:	223f      	movs	r2, #63	; 0x3f
 8004056:	409a      	lsls	r2, r3
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0216 	orr.w	r2, r2, #22
 800406a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004070:	2b00      	cmp	r3, #0
 8004072:	d007      	beq.n	8004084 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f042 0208 	orr.w	r2, r2, #8
 8004082:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f042 0201 	orr.w	r2, r2, #1
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	e005      	b.n	80040a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800409e:	2302      	movs	r3, #2
 80040a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80040a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3718      	adds	r7, #24
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040b8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80040ba:	f7ff f8a1 	bl	8003200 <HAL_GetTick>
 80040be:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d008      	beq.n	80040de <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2280      	movs	r2, #128	; 0x80
 80040d0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e052      	b.n	8004184 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 0216 	bic.w	r2, r2, #22
 80040ec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	695a      	ldr	r2, [r3, #20]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040fc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004102:	2b00      	cmp	r3, #0
 8004104:	d103      	bne.n	800410e <HAL_DMA_Abort+0x62>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800410a:	2b00      	cmp	r3, #0
 800410c:	d007      	beq.n	800411e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f022 0208 	bic.w	r2, r2, #8
 800411c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f022 0201 	bic.w	r2, r2, #1
 800412c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800412e:	e013      	b.n	8004158 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004130:	f7ff f866 	bl	8003200 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b05      	cmp	r3, #5
 800413c:	d90c      	bls.n	8004158 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2220      	movs	r2, #32
 8004142:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2203      	movs	r2, #3
 8004148:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	e015      	b.n	8004184 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	2b00      	cmp	r3, #0
 8004164:	d1e4      	bne.n	8004130 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800416a:	223f      	movs	r2, #63	; 0x3f
 800416c:	409a      	lsls	r2, r3
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2201      	movs	r2, #1
 8004176:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3710      	adds	r7, #16
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800419a:	b2db      	uxtb	r3, r3
 800419c:	2b02      	cmp	r3, #2
 800419e:	d004      	beq.n	80041aa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2280      	movs	r2, #128	; 0x80
 80041a4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e00c      	b.n	80041c4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2205      	movs	r2, #5
 80041ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f022 0201 	bic.w	r2, r2, #1
 80041c0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80041c2:	2300      	movs	r3, #0
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80041dc:	4b8e      	ldr	r3, [pc, #568]	; (8004418 <HAL_DMA_IRQHandler+0x248>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a8e      	ldr	r2, [pc, #568]	; (800441c <HAL_DMA_IRQHandler+0x24c>)
 80041e2:	fba2 2303 	umull	r2, r3, r2, r3
 80041e6:	0a9b      	lsrs	r3, r3, #10
 80041e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041fa:	2208      	movs	r2, #8
 80041fc:	409a      	lsls	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	4013      	ands	r3, r2
 8004202:	2b00      	cmp	r3, #0
 8004204:	d01a      	beq.n	800423c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0304 	and.w	r3, r3, #4
 8004210:	2b00      	cmp	r3, #0
 8004212:	d013      	beq.n	800423c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f022 0204 	bic.w	r2, r2, #4
 8004222:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004228:	2208      	movs	r2, #8
 800422a:	409a      	lsls	r2, r3
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004234:	f043 0201 	orr.w	r2, r3, #1
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004240:	2201      	movs	r2, #1
 8004242:	409a      	lsls	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	4013      	ands	r3, r2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d012      	beq.n	8004272 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00b      	beq.n	8004272 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800425e:	2201      	movs	r2, #1
 8004260:	409a      	lsls	r2, r3
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800426a:	f043 0202 	orr.w	r2, r3, #2
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004276:	2204      	movs	r2, #4
 8004278:	409a      	lsls	r2, r3
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	4013      	ands	r3, r2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d012      	beq.n	80042a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0302 	and.w	r3, r3, #2
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00b      	beq.n	80042a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004294:	2204      	movs	r2, #4
 8004296:	409a      	lsls	r2, r3
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042a0:	f043 0204 	orr.w	r2, r3, #4
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ac:	2210      	movs	r2, #16
 80042ae:	409a      	lsls	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4013      	ands	r3, r2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d043      	beq.n	8004340 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 0308 	and.w	r3, r3, #8
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d03c      	beq.n	8004340 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ca:	2210      	movs	r2, #16
 80042cc:	409a      	lsls	r2, r3
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d018      	beq.n	8004312 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d108      	bne.n	8004300 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d024      	beq.n	8004340 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	4798      	blx	r3
 80042fe:	e01f      	b.n	8004340 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004304:	2b00      	cmp	r3, #0
 8004306:	d01b      	beq.n	8004340 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	4798      	blx	r3
 8004310:	e016      	b.n	8004340 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800431c:	2b00      	cmp	r3, #0
 800431e:	d107      	bne.n	8004330 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f022 0208 	bic.w	r2, r2, #8
 800432e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004334:	2b00      	cmp	r3, #0
 8004336:	d003      	beq.n	8004340 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004344:	2220      	movs	r2, #32
 8004346:	409a      	lsls	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	4013      	ands	r3, r2
 800434c:	2b00      	cmp	r3, #0
 800434e:	f000 808f 	beq.w	8004470 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 0310 	and.w	r3, r3, #16
 800435c:	2b00      	cmp	r3, #0
 800435e:	f000 8087 	beq.w	8004470 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004366:	2220      	movs	r2, #32
 8004368:	409a      	lsls	r2, r3
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b05      	cmp	r3, #5
 8004378:	d136      	bne.n	80043e8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f022 0216 	bic.w	r2, r2, #22
 8004388:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	695a      	ldr	r2, [r3, #20]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004398:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d103      	bne.n	80043aa <HAL_DMA_IRQHandler+0x1da>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d007      	beq.n	80043ba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f022 0208 	bic.w	r2, r2, #8
 80043b8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043be:	223f      	movs	r2, #63	; 0x3f
 80043c0:	409a      	lsls	r2, r3
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d07e      	beq.n	80044dc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	4798      	blx	r3
        }
        return;
 80043e6:	e079      	b.n	80044dc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d01d      	beq.n	8004432 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d10d      	bne.n	8004420 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004408:	2b00      	cmp	r3, #0
 800440a:	d031      	beq.n	8004470 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	4798      	blx	r3
 8004414:	e02c      	b.n	8004470 <HAL_DMA_IRQHandler+0x2a0>
 8004416:	bf00      	nop
 8004418:	20000000 	.word	0x20000000
 800441c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004424:	2b00      	cmp	r3, #0
 8004426:	d023      	beq.n	8004470 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	4798      	blx	r3
 8004430:	e01e      	b.n	8004470 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800443c:	2b00      	cmp	r3, #0
 800443e:	d10f      	bne.n	8004460 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f022 0210 	bic.w	r2, r2, #16
 800444e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004464:	2b00      	cmp	r3, #0
 8004466:	d003      	beq.n	8004470 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004474:	2b00      	cmp	r3, #0
 8004476:	d032      	beq.n	80044de <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800447c:	f003 0301 	and.w	r3, r3, #1
 8004480:	2b00      	cmp	r3, #0
 8004482:	d022      	beq.n	80044ca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2205      	movs	r2, #5
 8004488:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f022 0201 	bic.w	r2, r2, #1
 800449a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	3301      	adds	r3, #1
 80044a0:	60bb      	str	r3, [r7, #8]
 80044a2:	697a      	ldr	r2, [r7, #20]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d307      	bcc.n	80044b8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d1f2      	bne.n	800449c <HAL_DMA_IRQHandler+0x2cc>
 80044b6:	e000      	b.n	80044ba <HAL_DMA_IRQHandler+0x2ea>
          break;
 80044b8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d005      	beq.n	80044de <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	4798      	blx	r3
 80044da:	e000      	b.n	80044de <HAL_DMA_IRQHandler+0x30e>
        return;
 80044dc:	bf00      	nop
    }
  }
}
 80044de:	3718      	adds	r7, #24
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b085      	sub	sp, #20
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
 80044f0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004500:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	683a      	ldr	r2, [r7, #0]
 8004508:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	2b40      	cmp	r3, #64	; 0x40
 8004510:	d108      	bne.n	8004524 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004522:	e007      	b.n	8004534 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68ba      	ldr	r2, [r7, #8]
 800452a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	60da      	str	r2, [r3, #12]
}
 8004534:	bf00      	nop
 8004536:	3714      	adds	r7, #20
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr

08004540 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	b2db      	uxtb	r3, r3
 800454e:	3b10      	subs	r3, #16
 8004550:	4a14      	ldr	r2, [pc, #80]	; (80045a4 <DMA_CalcBaseAndBitshift+0x64>)
 8004552:	fba2 2303 	umull	r2, r3, r2, r3
 8004556:	091b      	lsrs	r3, r3, #4
 8004558:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800455a:	4a13      	ldr	r2, [pc, #76]	; (80045a8 <DMA_CalcBaseAndBitshift+0x68>)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	4413      	add	r3, r2
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	461a      	mov	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2b03      	cmp	r3, #3
 800456c:	d909      	bls.n	8004582 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004576:	f023 0303 	bic.w	r3, r3, #3
 800457a:	1d1a      	adds	r2, r3, #4
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	659a      	str	r2, [r3, #88]	; 0x58
 8004580:	e007      	b.n	8004592 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800458a:	f023 0303 	bic.w	r3, r3, #3
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004596:	4618      	mov	r0, r3
 8004598:	3714      	adds	r7, #20
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	aaaaaaab 	.word	0xaaaaaaab
 80045a8:	0800a200 	.word	0x0800a200

080045ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b085      	sub	sp, #20
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045b4:	2300      	movs	r3, #0
 80045b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	699b      	ldr	r3, [r3, #24]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d11f      	bne.n	8004606 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	2b03      	cmp	r3, #3
 80045ca:	d856      	bhi.n	800467a <DMA_CheckFifoParam+0xce>
 80045cc:	a201      	add	r2, pc, #4	; (adr r2, 80045d4 <DMA_CheckFifoParam+0x28>)
 80045ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d2:	bf00      	nop
 80045d4:	080045e5 	.word	0x080045e5
 80045d8:	080045f7 	.word	0x080045f7
 80045dc:	080045e5 	.word	0x080045e5
 80045e0:	0800467b 	.word	0x0800467b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d046      	beq.n	800467e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045f4:	e043      	b.n	800467e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045fe:	d140      	bne.n	8004682 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004604:	e03d      	b.n	8004682 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800460e:	d121      	bne.n	8004654 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	2b03      	cmp	r3, #3
 8004614:	d837      	bhi.n	8004686 <DMA_CheckFifoParam+0xda>
 8004616:	a201      	add	r2, pc, #4	; (adr r2, 800461c <DMA_CheckFifoParam+0x70>)
 8004618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800461c:	0800462d 	.word	0x0800462d
 8004620:	08004633 	.word	0x08004633
 8004624:	0800462d 	.word	0x0800462d
 8004628:	08004645 	.word	0x08004645
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	73fb      	strb	r3, [r7, #15]
      break;
 8004630:	e030      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004636:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d025      	beq.n	800468a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004642:	e022      	b.n	800468a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004648:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800464c:	d11f      	bne.n	800468e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004652:	e01c      	b.n	800468e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	2b02      	cmp	r3, #2
 8004658:	d903      	bls.n	8004662 <DMA_CheckFifoParam+0xb6>
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	2b03      	cmp	r3, #3
 800465e:	d003      	beq.n	8004668 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004660:	e018      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	73fb      	strb	r3, [r7, #15]
      break;
 8004666:	e015      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800466c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d00e      	beq.n	8004692 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	73fb      	strb	r3, [r7, #15]
      break;
 8004678:	e00b      	b.n	8004692 <DMA_CheckFifoParam+0xe6>
      break;
 800467a:	bf00      	nop
 800467c:	e00a      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      break;
 800467e:	bf00      	nop
 8004680:	e008      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      break;
 8004682:	bf00      	nop
 8004684:	e006      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      break;
 8004686:	bf00      	nop
 8004688:	e004      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      break;
 800468a:	bf00      	nop
 800468c:	e002      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      break;   
 800468e:	bf00      	nop
 8004690:	e000      	b.n	8004694 <DMA_CheckFifoParam+0xe8>
      break;
 8004692:	bf00      	nop
    }
  } 
  
  return status; 
 8004694:	7bfb      	ldrb	r3, [r7, #15]
}
 8004696:	4618      	mov	r0, r3
 8004698:	3714      	adds	r7, #20
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr
 80046a2:	bf00      	nop

080046a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b089      	sub	sp, #36	; 0x24
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80046ae:	2300      	movs	r3, #0
 80046b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80046b2:	2300      	movs	r3, #0
 80046b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80046b6:	2300      	movs	r3, #0
 80046b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046ba:	2300      	movs	r3, #0
 80046bc:	61fb      	str	r3, [r7, #28]
 80046be:	e16b      	b.n	8004998 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80046c0:	2201      	movs	r2, #1
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	fa02 f303 	lsl.w	r3, r2, r3
 80046c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	4013      	ands	r3, r2
 80046d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80046d4:	693a      	ldr	r2, [r7, #16]
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	429a      	cmp	r2, r3
 80046da:	f040 815a 	bne.w	8004992 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f003 0303 	and.w	r3, r3, #3
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d005      	beq.n	80046f6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d130      	bne.n	8004758 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	005b      	lsls	r3, r3, #1
 8004700:	2203      	movs	r2, #3
 8004702:	fa02 f303 	lsl.w	r3, r2, r3
 8004706:	43db      	mvns	r3, r3
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	4013      	ands	r3, r2
 800470c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	69fb      	ldr	r3, [r7, #28]
 8004714:	005b      	lsls	r3, r3, #1
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	69ba      	ldr	r2, [r7, #24]
 800471c:	4313      	orrs	r3, r2
 800471e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	69ba      	ldr	r2, [r7, #24]
 8004724:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800472c:	2201      	movs	r2, #1
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	fa02 f303 	lsl.w	r3, r2, r3
 8004734:	43db      	mvns	r3, r3
 8004736:	69ba      	ldr	r2, [r7, #24]
 8004738:	4013      	ands	r3, r2
 800473a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	091b      	lsrs	r3, r3, #4
 8004742:	f003 0201 	and.w	r2, r3, #1
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	fa02 f303 	lsl.w	r3, r2, r3
 800474c:	69ba      	ldr	r2, [r7, #24]
 800474e:	4313      	orrs	r3, r2
 8004750:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	69ba      	ldr	r2, [r7, #24]
 8004756:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f003 0303 	and.w	r3, r3, #3
 8004760:	2b03      	cmp	r3, #3
 8004762:	d017      	beq.n	8004794 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	005b      	lsls	r3, r3, #1
 800476e:	2203      	movs	r2, #3
 8004770:	fa02 f303 	lsl.w	r3, r2, r3
 8004774:	43db      	mvns	r3, r3
 8004776:	69ba      	ldr	r2, [r7, #24]
 8004778:	4013      	ands	r3, r2
 800477a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	689a      	ldr	r2, [r3, #8]
 8004780:	69fb      	ldr	r3, [r7, #28]
 8004782:	005b      	lsls	r3, r3, #1
 8004784:	fa02 f303 	lsl.w	r3, r2, r3
 8004788:	69ba      	ldr	r2, [r7, #24]
 800478a:	4313      	orrs	r3, r2
 800478c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f003 0303 	and.w	r3, r3, #3
 800479c:	2b02      	cmp	r3, #2
 800479e:	d123      	bne.n	80047e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	08da      	lsrs	r2, r3, #3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	3208      	adds	r2, #8
 80047a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	f003 0307 	and.w	r3, r3, #7
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	220f      	movs	r2, #15
 80047b8:	fa02 f303 	lsl.w	r3, r2, r3
 80047bc:	43db      	mvns	r3, r3
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	4013      	ands	r3, r2
 80047c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	691a      	ldr	r2, [r3, #16]
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	f003 0307 	and.w	r3, r3, #7
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	fa02 f303 	lsl.w	r3, r2, r3
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	08da      	lsrs	r2, r3, #3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	3208      	adds	r2, #8
 80047e2:	69b9      	ldr	r1, [r7, #24]
 80047e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	005b      	lsls	r3, r3, #1
 80047f2:	2203      	movs	r2, #3
 80047f4:	fa02 f303 	lsl.w	r3, r2, r3
 80047f8:	43db      	mvns	r3, r3
 80047fa:	69ba      	ldr	r2, [r7, #24]
 80047fc:	4013      	ands	r3, r2
 80047fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f003 0203 	and.w	r2, r3, #3
 8004808:	69fb      	ldr	r3, [r7, #28]
 800480a:	005b      	lsls	r3, r3, #1
 800480c:	fa02 f303 	lsl.w	r3, r2, r3
 8004810:	69ba      	ldr	r2, [r7, #24]
 8004812:	4313      	orrs	r3, r2
 8004814:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004824:	2b00      	cmp	r3, #0
 8004826:	f000 80b4 	beq.w	8004992 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800482a:	2300      	movs	r3, #0
 800482c:	60fb      	str	r3, [r7, #12]
 800482e:	4b60      	ldr	r3, [pc, #384]	; (80049b0 <HAL_GPIO_Init+0x30c>)
 8004830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004832:	4a5f      	ldr	r2, [pc, #380]	; (80049b0 <HAL_GPIO_Init+0x30c>)
 8004834:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004838:	6453      	str	r3, [r2, #68]	; 0x44
 800483a:	4b5d      	ldr	r3, [pc, #372]	; (80049b0 <HAL_GPIO_Init+0x30c>)
 800483c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800483e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004842:	60fb      	str	r3, [r7, #12]
 8004844:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004846:	4a5b      	ldr	r2, [pc, #364]	; (80049b4 <HAL_GPIO_Init+0x310>)
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	089b      	lsrs	r3, r3, #2
 800484c:	3302      	adds	r3, #2
 800484e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004852:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	f003 0303 	and.w	r3, r3, #3
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	220f      	movs	r2, #15
 800485e:	fa02 f303 	lsl.w	r3, r2, r3
 8004862:	43db      	mvns	r3, r3
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	4013      	ands	r3, r2
 8004868:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a52      	ldr	r2, [pc, #328]	; (80049b8 <HAL_GPIO_Init+0x314>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d02b      	beq.n	80048ca <HAL_GPIO_Init+0x226>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a51      	ldr	r2, [pc, #324]	; (80049bc <HAL_GPIO_Init+0x318>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d025      	beq.n	80048c6 <HAL_GPIO_Init+0x222>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a50      	ldr	r2, [pc, #320]	; (80049c0 <HAL_GPIO_Init+0x31c>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d01f      	beq.n	80048c2 <HAL_GPIO_Init+0x21e>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a4f      	ldr	r2, [pc, #316]	; (80049c4 <HAL_GPIO_Init+0x320>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d019      	beq.n	80048be <HAL_GPIO_Init+0x21a>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a4e      	ldr	r2, [pc, #312]	; (80049c8 <HAL_GPIO_Init+0x324>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d013      	beq.n	80048ba <HAL_GPIO_Init+0x216>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a4d      	ldr	r2, [pc, #308]	; (80049cc <HAL_GPIO_Init+0x328>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d00d      	beq.n	80048b6 <HAL_GPIO_Init+0x212>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a4c      	ldr	r2, [pc, #304]	; (80049d0 <HAL_GPIO_Init+0x32c>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d007      	beq.n	80048b2 <HAL_GPIO_Init+0x20e>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a4b      	ldr	r2, [pc, #300]	; (80049d4 <HAL_GPIO_Init+0x330>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d101      	bne.n	80048ae <HAL_GPIO_Init+0x20a>
 80048aa:	2307      	movs	r3, #7
 80048ac:	e00e      	b.n	80048cc <HAL_GPIO_Init+0x228>
 80048ae:	2308      	movs	r3, #8
 80048b0:	e00c      	b.n	80048cc <HAL_GPIO_Init+0x228>
 80048b2:	2306      	movs	r3, #6
 80048b4:	e00a      	b.n	80048cc <HAL_GPIO_Init+0x228>
 80048b6:	2305      	movs	r3, #5
 80048b8:	e008      	b.n	80048cc <HAL_GPIO_Init+0x228>
 80048ba:	2304      	movs	r3, #4
 80048bc:	e006      	b.n	80048cc <HAL_GPIO_Init+0x228>
 80048be:	2303      	movs	r3, #3
 80048c0:	e004      	b.n	80048cc <HAL_GPIO_Init+0x228>
 80048c2:	2302      	movs	r3, #2
 80048c4:	e002      	b.n	80048cc <HAL_GPIO_Init+0x228>
 80048c6:	2301      	movs	r3, #1
 80048c8:	e000      	b.n	80048cc <HAL_GPIO_Init+0x228>
 80048ca:	2300      	movs	r3, #0
 80048cc:	69fa      	ldr	r2, [r7, #28]
 80048ce:	f002 0203 	and.w	r2, r2, #3
 80048d2:	0092      	lsls	r2, r2, #2
 80048d4:	4093      	lsls	r3, r2
 80048d6:	69ba      	ldr	r2, [r7, #24]
 80048d8:	4313      	orrs	r3, r2
 80048da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80048dc:	4935      	ldr	r1, [pc, #212]	; (80049b4 <HAL_GPIO_Init+0x310>)
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	089b      	lsrs	r3, r3, #2
 80048e2:	3302      	adds	r3, #2
 80048e4:	69ba      	ldr	r2, [r7, #24]
 80048e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048ea:	4b3b      	ldr	r3, [pc, #236]	; (80049d8 <HAL_GPIO_Init+0x334>)
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	43db      	mvns	r3, r3
 80048f4:	69ba      	ldr	r2, [r7, #24]
 80048f6:	4013      	ands	r3, r2
 80048f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d003      	beq.n	800490e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004906:	69ba      	ldr	r2, [r7, #24]
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	4313      	orrs	r3, r2
 800490c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800490e:	4a32      	ldr	r2, [pc, #200]	; (80049d8 <HAL_GPIO_Init+0x334>)
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004914:	4b30      	ldr	r3, [pc, #192]	; (80049d8 <HAL_GPIO_Init+0x334>)
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	43db      	mvns	r3, r3
 800491e:	69ba      	ldr	r2, [r7, #24]
 8004920:	4013      	ands	r3, r2
 8004922:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800492c:	2b00      	cmp	r3, #0
 800492e:	d003      	beq.n	8004938 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	4313      	orrs	r3, r2
 8004936:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004938:	4a27      	ldr	r2, [pc, #156]	; (80049d8 <HAL_GPIO_Init+0x334>)
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800493e:	4b26      	ldr	r3, [pc, #152]	; (80049d8 <HAL_GPIO_Init+0x334>)
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	43db      	mvns	r3, r3
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	4013      	ands	r3, r2
 800494c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d003      	beq.n	8004962 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800495a:	69ba      	ldr	r2, [r7, #24]
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	4313      	orrs	r3, r2
 8004960:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004962:	4a1d      	ldr	r2, [pc, #116]	; (80049d8 <HAL_GPIO_Init+0x334>)
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004968:	4b1b      	ldr	r3, [pc, #108]	; (80049d8 <HAL_GPIO_Init+0x334>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	43db      	mvns	r3, r3
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	4013      	ands	r3, r2
 8004976:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d003      	beq.n	800498c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004984:	69ba      	ldr	r2, [r7, #24]
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	4313      	orrs	r3, r2
 800498a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800498c:	4a12      	ldr	r2, [pc, #72]	; (80049d8 <HAL_GPIO_Init+0x334>)
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	3301      	adds	r3, #1
 8004996:	61fb      	str	r3, [r7, #28]
 8004998:	69fb      	ldr	r3, [r7, #28]
 800499a:	2b0f      	cmp	r3, #15
 800499c:	f67f ae90 	bls.w	80046c0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80049a0:	bf00      	nop
 80049a2:	bf00      	nop
 80049a4:	3724      	adds	r7, #36	; 0x24
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	40023800 	.word	0x40023800
 80049b4:	40013800 	.word	0x40013800
 80049b8:	40020000 	.word	0x40020000
 80049bc:	40020400 	.word	0x40020400
 80049c0:	40020800 	.word	0x40020800
 80049c4:	40020c00 	.word	0x40020c00
 80049c8:	40021000 	.word	0x40021000
 80049cc:	40021400 	.word	0x40021400
 80049d0:	40021800 	.word	0x40021800
 80049d4:	40021c00 	.word	0x40021c00
 80049d8:	40013c00 	.word	0x40013c00

080049dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	460b      	mov	r3, r1
 80049e6:	807b      	strh	r3, [r7, #2]
 80049e8:	4613      	mov	r3, r2
 80049ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049ec:	787b      	ldrb	r3, [r7, #1]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d003      	beq.n	80049fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049f2:	887a      	ldrh	r2, [r7, #2]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80049f8:	e003      	b.n	8004a02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80049fa:	887b      	ldrh	r3, [r7, #2]
 80049fc:	041a      	lsls	r2, r3, #16
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	619a      	str	r2, [r3, #24]
}
 8004a02:	bf00      	nop
 8004a04:	370c      	adds	r7, #12
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr

08004a0e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a0e:	b480      	push	{r7}
 8004a10:	b085      	sub	sp, #20
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
 8004a16:	460b      	mov	r3, r1
 8004a18:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004a20:	887a      	ldrh	r2, [r7, #2]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	4013      	ands	r3, r2
 8004a26:	041a      	lsls	r2, r3, #16
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	43d9      	mvns	r1, r3
 8004a2c:	887b      	ldrh	r3, [r7, #2]
 8004a2e:	400b      	ands	r3, r1
 8004a30:	431a      	orrs	r2, r3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	619a      	str	r2, [r3, #24]
}
 8004a36:	bf00      	nop
 8004a38:	3714      	adds	r7, #20
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
	...

08004a44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004a4e:	4b08      	ldr	r3, [pc, #32]	; (8004a70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a50:	695a      	ldr	r2, [r3, #20]
 8004a52:	88fb      	ldrh	r3, [r7, #6]
 8004a54:	4013      	ands	r3, r2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d006      	beq.n	8004a68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004a5a:	4a05      	ldr	r2, [pc, #20]	; (8004a70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a5c:	88fb      	ldrh	r3, [r7, #6]
 8004a5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004a60:	88fb      	ldrh	r3, [r7, #6]
 8004a62:	4618      	mov	r0, r3
 8004a64:	f7fd fd0a 	bl	800247c <HAL_GPIO_EXTI_Callback>
  }
}
 8004a68:	bf00      	nop
 8004a6a:	3708      	adds	r7, #8
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	40013c00 	.word	0x40013c00

08004a74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b086      	sub	sp, #24
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d101      	bne.n	8004a86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e267      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0301 	and.w	r3, r3, #1
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d075      	beq.n	8004b7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a92:	4b88      	ldr	r3, [pc, #544]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 030c 	and.w	r3, r3, #12
 8004a9a:	2b04      	cmp	r3, #4
 8004a9c:	d00c      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a9e:	4b85      	ldr	r3, [pc, #532]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004aa6:	2b08      	cmp	r3, #8
 8004aa8:	d112      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004aaa:	4b82      	ldr	r3, [pc, #520]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ab2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ab6:	d10b      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ab8:	4b7e      	ldr	r3, [pc, #504]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d05b      	beq.n	8004b7c <HAL_RCC_OscConfig+0x108>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d157      	bne.n	8004b7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e242      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ad8:	d106      	bne.n	8004ae8 <HAL_RCC_OscConfig+0x74>
 8004ada:	4b76      	ldr	r3, [pc, #472]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a75      	ldr	r2, [pc, #468]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004ae0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	e01d      	b.n	8004b24 <HAL_RCC_OscConfig+0xb0>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004af0:	d10c      	bne.n	8004b0c <HAL_RCC_OscConfig+0x98>
 8004af2:	4b70      	ldr	r3, [pc, #448]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a6f      	ldr	r2, [pc, #444]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004af8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004afc:	6013      	str	r3, [r2, #0]
 8004afe:	4b6d      	ldr	r3, [pc, #436]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a6c      	ldr	r2, [pc, #432]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004b04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b08:	6013      	str	r3, [r2, #0]
 8004b0a:	e00b      	b.n	8004b24 <HAL_RCC_OscConfig+0xb0>
 8004b0c:	4b69      	ldr	r3, [pc, #420]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a68      	ldr	r2, [pc, #416]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004b12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b16:	6013      	str	r3, [r2, #0]
 8004b18:	4b66      	ldr	r3, [pc, #408]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a65      	ldr	r2, [pc, #404]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004b1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d013      	beq.n	8004b54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b2c:	f7fe fb68 	bl	8003200 <HAL_GetTick>
 8004b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b32:	e008      	b.n	8004b46 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b34:	f7fe fb64 	bl	8003200 <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	2b64      	cmp	r3, #100	; 0x64
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e207      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b46:	4b5b      	ldr	r3, [pc, #364]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d0f0      	beq.n	8004b34 <HAL_RCC_OscConfig+0xc0>
 8004b52:	e014      	b.n	8004b7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b54:	f7fe fb54 	bl	8003200 <HAL_GetTick>
 8004b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b5a:	e008      	b.n	8004b6e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b5c:	f7fe fb50 	bl	8003200 <HAL_GetTick>
 8004b60:	4602      	mov	r2, r0
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	2b64      	cmp	r3, #100	; 0x64
 8004b68:	d901      	bls.n	8004b6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b6a:	2303      	movs	r3, #3
 8004b6c:	e1f3      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b6e:	4b51      	ldr	r3, [pc, #324]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d1f0      	bne.n	8004b5c <HAL_RCC_OscConfig+0xe8>
 8004b7a:	e000      	b.n	8004b7e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d063      	beq.n	8004c52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b8a:	4b4a      	ldr	r3, [pc, #296]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	f003 030c 	and.w	r3, r3, #12
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00b      	beq.n	8004bae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b96:	4b47      	ldr	r3, [pc, #284]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b9e:	2b08      	cmp	r3, #8
 8004ba0:	d11c      	bne.n	8004bdc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ba2:	4b44      	ldr	r3, [pc, #272]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d116      	bne.n	8004bdc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bae:	4b41      	ldr	r3, [pc, #260]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d005      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x152>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d001      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e1c7      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bc6:	4b3b      	ldr	r3, [pc, #236]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	691b      	ldr	r3, [r3, #16]
 8004bd2:	00db      	lsls	r3, r3, #3
 8004bd4:	4937      	ldr	r1, [pc, #220]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bda:	e03a      	b.n	8004c52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d020      	beq.n	8004c26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004be4:	4b34      	ldr	r3, [pc, #208]	; (8004cb8 <HAL_RCC_OscConfig+0x244>)
 8004be6:	2201      	movs	r2, #1
 8004be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bea:	f7fe fb09 	bl	8003200 <HAL_GetTick>
 8004bee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bf0:	e008      	b.n	8004c04 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bf2:	f7fe fb05 	bl	8003200 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b02      	cmp	r3, #2
 8004bfe:	d901      	bls.n	8004c04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e1a8      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c04:	4b2b      	ldr	r3, [pc, #172]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0302 	and.w	r3, r3, #2
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d0f0      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c10:	4b28      	ldr	r3, [pc, #160]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	00db      	lsls	r3, r3, #3
 8004c1e:	4925      	ldr	r1, [pc, #148]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	600b      	str	r3, [r1, #0]
 8004c24:	e015      	b.n	8004c52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c26:	4b24      	ldr	r3, [pc, #144]	; (8004cb8 <HAL_RCC_OscConfig+0x244>)
 8004c28:	2200      	movs	r2, #0
 8004c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c2c:	f7fe fae8 	bl	8003200 <HAL_GetTick>
 8004c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c32:	e008      	b.n	8004c46 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c34:	f7fe fae4 	bl	8003200 <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	2b02      	cmp	r3, #2
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e187      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c46:	4b1b      	ldr	r3, [pc, #108]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 0302 	and.w	r3, r3, #2
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d1f0      	bne.n	8004c34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 0308 	and.w	r3, r3, #8
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d036      	beq.n	8004ccc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d016      	beq.n	8004c94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c66:	4b15      	ldr	r3, [pc, #84]	; (8004cbc <HAL_RCC_OscConfig+0x248>)
 8004c68:	2201      	movs	r2, #1
 8004c6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c6c:	f7fe fac8 	bl	8003200 <HAL_GetTick>
 8004c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c72:	e008      	b.n	8004c86 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c74:	f7fe fac4 	bl	8003200 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	2b02      	cmp	r3, #2
 8004c80:	d901      	bls.n	8004c86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e167      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c86:	4b0b      	ldr	r3, [pc, #44]	; (8004cb4 <HAL_RCC_OscConfig+0x240>)
 8004c88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c8a:	f003 0302 	and.w	r3, r3, #2
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d0f0      	beq.n	8004c74 <HAL_RCC_OscConfig+0x200>
 8004c92:	e01b      	b.n	8004ccc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c94:	4b09      	ldr	r3, [pc, #36]	; (8004cbc <HAL_RCC_OscConfig+0x248>)
 8004c96:	2200      	movs	r2, #0
 8004c98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c9a:	f7fe fab1 	bl	8003200 <HAL_GetTick>
 8004c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ca0:	e00e      	b.n	8004cc0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ca2:	f7fe faad 	bl	8003200 <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d907      	bls.n	8004cc0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e150      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
 8004cb4:	40023800 	.word	0x40023800
 8004cb8:	42470000 	.word	0x42470000
 8004cbc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cc0:	4b88      	ldr	r3, [pc, #544]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004cc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d1ea      	bne.n	8004ca2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0304 	and.w	r3, r3, #4
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f000 8097 	beq.w	8004e08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cde:	4b81      	ldr	r3, [pc, #516]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d10f      	bne.n	8004d0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cea:	2300      	movs	r3, #0
 8004cec:	60bb      	str	r3, [r7, #8]
 8004cee:	4b7d      	ldr	r3, [pc, #500]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf2:	4a7c      	ldr	r2, [pc, #496]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cf8:	6413      	str	r3, [r2, #64]	; 0x40
 8004cfa:	4b7a      	ldr	r3, [pc, #488]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d02:	60bb      	str	r3, [r7, #8]
 8004d04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d06:	2301      	movs	r3, #1
 8004d08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d0a:	4b77      	ldr	r3, [pc, #476]	; (8004ee8 <HAL_RCC_OscConfig+0x474>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d118      	bne.n	8004d48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d16:	4b74      	ldr	r3, [pc, #464]	; (8004ee8 <HAL_RCC_OscConfig+0x474>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a73      	ldr	r2, [pc, #460]	; (8004ee8 <HAL_RCC_OscConfig+0x474>)
 8004d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d22:	f7fe fa6d 	bl	8003200 <HAL_GetTick>
 8004d26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d28:	e008      	b.n	8004d3c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d2a:	f7fe fa69 	bl	8003200 <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d901      	bls.n	8004d3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004d38:	2303      	movs	r3, #3
 8004d3a:	e10c      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d3c:	4b6a      	ldr	r3, [pc, #424]	; (8004ee8 <HAL_RCC_OscConfig+0x474>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d0f0      	beq.n	8004d2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d106      	bne.n	8004d5e <HAL_RCC_OscConfig+0x2ea>
 8004d50:	4b64      	ldr	r3, [pc, #400]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d54:	4a63      	ldr	r2, [pc, #396]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004d56:	f043 0301 	orr.w	r3, r3, #1
 8004d5a:	6713      	str	r3, [r2, #112]	; 0x70
 8004d5c:	e01c      	b.n	8004d98 <HAL_RCC_OscConfig+0x324>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	2b05      	cmp	r3, #5
 8004d64:	d10c      	bne.n	8004d80 <HAL_RCC_OscConfig+0x30c>
 8004d66:	4b5f      	ldr	r3, [pc, #380]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d6a:	4a5e      	ldr	r2, [pc, #376]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004d6c:	f043 0304 	orr.w	r3, r3, #4
 8004d70:	6713      	str	r3, [r2, #112]	; 0x70
 8004d72:	4b5c      	ldr	r3, [pc, #368]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d76:	4a5b      	ldr	r2, [pc, #364]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004d78:	f043 0301 	orr.w	r3, r3, #1
 8004d7c:	6713      	str	r3, [r2, #112]	; 0x70
 8004d7e:	e00b      	b.n	8004d98 <HAL_RCC_OscConfig+0x324>
 8004d80:	4b58      	ldr	r3, [pc, #352]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004d82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d84:	4a57      	ldr	r2, [pc, #348]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004d86:	f023 0301 	bic.w	r3, r3, #1
 8004d8a:	6713      	str	r3, [r2, #112]	; 0x70
 8004d8c:	4b55      	ldr	r3, [pc, #340]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d90:	4a54      	ldr	r2, [pc, #336]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004d92:	f023 0304 	bic.w	r3, r3, #4
 8004d96:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d015      	beq.n	8004dcc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004da0:	f7fe fa2e 	bl	8003200 <HAL_GetTick>
 8004da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004da6:	e00a      	b.n	8004dbe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004da8:	f7fe fa2a 	bl	8003200 <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e0cb      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dbe:	4b49      	ldr	r3, [pc, #292]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004dc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dc2:	f003 0302 	and.w	r3, r3, #2
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d0ee      	beq.n	8004da8 <HAL_RCC_OscConfig+0x334>
 8004dca:	e014      	b.n	8004df6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dcc:	f7fe fa18 	bl	8003200 <HAL_GetTick>
 8004dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dd2:	e00a      	b.n	8004dea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dd4:	f7fe fa14 	bl	8003200 <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d901      	bls.n	8004dea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e0b5      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dea:	4b3e      	ldr	r3, [pc, #248]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dee:	f003 0302 	and.w	r3, r3, #2
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d1ee      	bne.n	8004dd4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004df6:	7dfb      	ldrb	r3, [r7, #23]
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d105      	bne.n	8004e08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dfc:	4b39      	ldr	r3, [pc, #228]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e00:	4a38      	ldr	r2, [pc, #224]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004e02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e06:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	f000 80a1 	beq.w	8004f54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e12:	4b34      	ldr	r3, [pc, #208]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f003 030c 	and.w	r3, r3, #12
 8004e1a:	2b08      	cmp	r3, #8
 8004e1c:	d05c      	beq.n	8004ed8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	2b02      	cmp	r3, #2
 8004e24:	d141      	bne.n	8004eaa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e26:	4b31      	ldr	r3, [pc, #196]	; (8004eec <HAL_RCC_OscConfig+0x478>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e2c:	f7fe f9e8 	bl	8003200 <HAL_GetTick>
 8004e30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e32:	e008      	b.n	8004e46 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e34:	f7fe f9e4 	bl	8003200 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d901      	bls.n	8004e46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e087      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e46:	4b27      	ldr	r3, [pc, #156]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d1f0      	bne.n	8004e34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	69da      	ldr	r2, [r3, #28]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a1b      	ldr	r3, [r3, #32]
 8004e5a:	431a      	orrs	r2, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e60:	019b      	lsls	r3, r3, #6
 8004e62:	431a      	orrs	r2, r3
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e68:	085b      	lsrs	r3, r3, #1
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	041b      	lsls	r3, r3, #16
 8004e6e:	431a      	orrs	r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e74:	061b      	lsls	r3, r3, #24
 8004e76:	491b      	ldr	r1, [pc, #108]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e7c:	4b1b      	ldr	r3, [pc, #108]	; (8004eec <HAL_RCC_OscConfig+0x478>)
 8004e7e:	2201      	movs	r2, #1
 8004e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e82:	f7fe f9bd 	bl	8003200 <HAL_GetTick>
 8004e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e88:	e008      	b.n	8004e9c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e8a:	f7fe f9b9 	bl	8003200 <HAL_GetTick>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	2b02      	cmp	r3, #2
 8004e96:	d901      	bls.n	8004e9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e98:	2303      	movs	r3, #3
 8004e9a:	e05c      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e9c:	4b11      	ldr	r3, [pc, #68]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d0f0      	beq.n	8004e8a <HAL_RCC_OscConfig+0x416>
 8004ea8:	e054      	b.n	8004f54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eaa:	4b10      	ldr	r3, [pc, #64]	; (8004eec <HAL_RCC_OscConfig+0x478>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb0:	f7fe f9a6 	bl	8003200 <HAL_GetTick>
 8004eb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eb6:	e008      	b.n	8004eca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004eb8:	f7fe f9a2 	bl	8003200 <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	2b02      	cmp	r3, #2
 8004ec4:	d901      	bls.n	8004eca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	e045      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eca:	4b06      	ldr	r3, [pc, #24]	; (8004ee4 <HAL_RCC_OscConfig+0x470>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d1f0      	bne.n	8004eb8 <HAL_RCC_OscConfig+0x444>
 8004ed6:	e03d      	b.n	8004f54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	699b      	ldr	r3, [r3, #24]
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d107      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e038      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
 8004ee4:	40023800 	.word	0x40023800
 8004ee8:	40007000 	.word	0x40007000
 8004eec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ef0:	4b1b      	ldr	r3, [pc, #108]	; (8004f60 <HAL_RCC_OscConfig+0x4ec>)
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d028      	beq.n	8004f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d121      	bne.n	8004f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d11a      	bne.n	8004f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f1a:	68fa      	ldr	r2, [r7, #12]
 8004f1c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004f20:	4013      	ands	r3, r2
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004f26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d111      	bne.n	8004f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f36:	085b      	lsrs	r3, r3, #1
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d107      	bne.n	8004f50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d001      	beq.n	8004f54 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e000      	b.n	8004f56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004f54:	2300      	movs	r3, #0
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3718      	adds	r7, #24
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	40023800 	.word	0x40023800

08004f64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d101      	bne.n	8004f78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e0cc      	b.n	8005112 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f78:	4b68      	ldr	r3, [pc, #416]	; (800511c <HAL_RCC_ClockConfig+0x1b8>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0307 	and.w	r3, r3, #7
 8004f80:	683a      	ldr	r2, [r7, #0]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d90c      	bls.n	8004fa0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f86:	4b65      	ldr	r3, [pc, #404]	; (800511c <HAL_RCC_ClockConfig+0x1b8>)
 8004f88:	683a      	ldr	r2, [r7, #0]
 8004f8a:	b2d2      	uxtb	r2, r2
 8004f8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f8e:	4b63      	ldr	r3, [pc, #396]	; (800511c <HAL_RCC_ClockConfig+0x1b8>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0307 	and.w	r3, r3, #7
 8004f96:	683a      	ldr	r2, [r7, #0]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d001      	beq.n	8004fa0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e0b8      	b.n	8005112 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 0302 	and.w	r3, r3, #2
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d020      	beq.n	8004fee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 0304 	and.w	r3, r3, #4
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d005      	beq.n	8004fc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fb8:	4b59      	ldr	r3, [pc, #356]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	4a58      	ldr	r2, [pc, #352]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 8004fbe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004fc2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 0308 	and.w	r3, r3, #8
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d005      	beq.n	8004fdc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fd0:	4b53      	ldr	r3, [pc, #332]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	4a52      	ldr	r2, [pc, #328]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004fda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fdc:	4b50      	ldr	r3, [pc, #320]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	494d      	ldr	r1, [pc, #308]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 8004fea:	4313      	orrs	r3, r2
 8004fec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 0301 	and.w	r3, r3, #1
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d044      	beq.n	8005084 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d107      	bne.n	8005012 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005002:	4b47      	ldr	r3, [pc, #284]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d119      	bne.n	8005042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e07f      	b.n	8005112 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	2b02      	cmp	r3, #2
 8005018:	d003      	beq.n	8005022 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800501e:	2b03      	cmp	r3, #3
 8005020:	d107      	bne.n	8005032 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005022:	4b3f      	ldr	r3, [pc, #252]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d109      	bne.n	8005042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e06f      	b.n	8005112 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005032:	4b3b      	ldr	r3, [pc, #236]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0302 	and.w	r3, r3, #2
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e067      	b.n	8005112 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005042:	4b37      	ldr	r3, [pc, #220]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	f023 0203 	bic.w	r2, r3, #3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	4934      	ldr	r1, [pc, #208]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 8005050:	4313      	orrs	r3, r2
 8005052:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005054:	f7fe f8d4 	bl	8003200 <HAL_GetTick>
 8005058:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800505a:	e00a      	b.n	8005072 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800505c:	f7fe f8d0 	bl	8003200 <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	f241 3288 	movw	r2, #5000	; 0x1388
 800506a:	4293      	cmp	r3, r2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e04f      	b.n	8005112 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005072:	4b2b      	ldr	r3, [pc, #172]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f003 020c 	and.w	r2, r3, #12
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	429a      	cmp	r2, r3
 8005082:	d1eb      	bne.n	800505c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005084:	4b25      	ldr	r3, [pc, #148]	; (800511c <HAL_RCC_ClockConfig+0x1b8>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0307 	and.w	r3, r3, #7
 800508c:	683a      	ldr	r2, [r7, #0]
 800508e:	429a      	cmp	r2, r3
 8005090:	d20c      	bcs.n	80050ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005092:	4b22      	ldr	r3, [pc, #136]	; (800511c <HAL_RCC_ClockConfig+0x1b8>)
 8005094:	683a      	ldr	r2, [r7, #0]
 8005096:	b2d2      	uxtb	r2, r2
 8005098:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800509a:	4b20      	ldr	r3, [pc, #128]	; (800511c <HAL_RCC_ClockConfig+0x1b8>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 0307 	and.w	r3, r3, #7
 80050a2:	683a      	ldr	r2, [r7, #0]
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d001      	beq.n	80050ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e032      	b.n	8005112 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 0304 	and.w	r3, r3, #4
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d008      	beq.n	80050ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050b8:	4b19      	ldr	r3, [pc, #100]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	4916      	ldr	r1, [pc, #88]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0308 	and.w	r3, r3, #8
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d009      	beq.n	80050ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050d6:	4b12      	ldr	r3, [pc, #72]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	00db      	lsls	r3, r3, #3
 80050e4:	490e      	ldr	r1, [pc, #56]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 80050e6:	4313      	orrs	r3, r2
 80050e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80050ea:	f000 f821 	bl	8005130 <HAL_RCC_GetSysClockFreq>
 80050ee:	4602      	mov	r2, r0
 80050f0:	4b0b      	ldr	r3, [pc, #44]	; (8005120 <HAL_RCC_ClockConfig+0x1bc>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	091b      	lsrs	r3, r3, #4
 80050f6:	f003 030f 	and.w	r3, r3, #15
 80050fa:	490a      	ldr	r1, [pc, #40]	; (8005124 <HAL_RCC_ClockConfig+0x1c0>)
 80050fc:	5ccb      	ldrb	r3, [r1, r3]
 80050fe:	fa22 f303 	lsr.w	r3, r2, r3
 8005102:	4a09      	ldr	r2, [pc, #36]	; (8005128 <HAL_RCC_ClockConfig+0x1c4>)
 8005104:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005106:	4b09      	ldr	r3, [pc, #36]	; (800512c <HAL_RCC_ClockConfig+0x1c8>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4618      	mov	r0, r3
 800510c:	f7fe f834 	bl	8003178 <HAL_InitTick>

  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	40023c00 	.word	0x40023c00
 8005120:	40023800 	.word	0x40023800
 8005124:	0800a1e8 	.word	0x0800a1e8
 8005128:	20000000 	.word	0x20000000
 800512c:	20000004 	.word	0x20000004

08005130 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005130:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005134:	b094      	sub	sp, #80	; 0x50
 8005136:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005138:	2300      	movs	r3, #0
 800513a:	647b      	str	r3, [r7, #68]	; 0x44
 800513c:	2300      	movs	r3, #0
 800513e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005140:	2300      	movs	r3, #0
 8005142:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005144:	2300      	movs	r3, #0
 8005146:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005148:	4b79      	ldr	r3, [pc, #484]	; (8005330 <HAL_RCC_GetSysClockFreq+0x200>)
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	f003 030c 	and.w	r3, r3, #12
 8005150:	2b08      	cmp	r3, #8
 8005152:	d00d      	beq.n	8005170 <HAL_RCC_GetSysClockFreq+0x40>
 8005154:	2b08      	cmp	r3, #8
 8005156:	f200 80e1 	bhi.w	800531c <HAL_RCC_GetSysClockFreq+0x1ec>
 800515a:	2b00      	cmp	r3, #0
 800515c:	d002      	beq.n	8005164 <HAL_RCC_GetSysClockFreq+0x34>
 800515e:	2b04      	cmp	r3, #4
 8005160:	d003      	beq.n	800516a <HAL_RCC_GetSysClockFreq+0x3a>
 8005162:	e0db      	b.n	800531c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005164:	4b73      	ldr	r3, [pc, #460]	; (8005334 <HAL_RCC_GetSysClockFreq+0x204>)
 8005166:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005168:	e0db      	b.n	8005322 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800516a:	4b73      	ldr	r3, [pc, #460]	; (8005338 <HAL_RCC_GetSysClockFreq+0x208>)
 800516c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800516e:	e0d8      	b.n	8005322 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005170:	4b6f      	ldr	r3, [pc, #444]	; (8005330 <HAL_RCC_GetSysClockFreq+0x200>)
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005178:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800517a:	4b6d      	ldr	r3, [pc, #436]	; (8005330 <HAL_RCC_GetSysClockFreq+0x200>)
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005182:	2b00      	cmp	r3, #0
 8005184:	d063      	beq.n	800524e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005186:	4b6a      	ldr	r3, [pc, #424]	; (8005330 <HAL_RCC_GetSysClockFreq+0x200>)
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	099b      	lsrs	r3, r3, #6
 800518c:	2200      	movs	r2, #0
 800518e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005190:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005194:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005198:	633b      	str	r3, [r7, #48]	; 0x30
 800519a:	2300      	movs	r3, #0
 800519c:	637b      	str	r3, [r7, #52]	; 0x34
 800519e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80051a2:	4622      	mov	r2, r4
 80051a4:	462b      	mov	r3, r5
 80051a6:	f04f 0000 	mov.w	r0, #0
 80051aa:	f04f 0100 	mov.w	r1, #0
 80051ae:	0159      	lsls	r1, r3, #5
 80051b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051b4:	0150      	lsls	r0, r2, #5
 80051b6:	4602      	mov	r2, r0
 80051b8:	460b      	mov	r3, r1
 80051ba:	4621      	mov	r1, r4
 80051bc:	1a51      	subs	r1, r2, r1
 80051be:	6139      	str	r1, [r7, #16]
 80051c0:	4629      	mov	r1, r5
 80051c2:	eb63 0301 	sbc.w	r3, r3, r1
 80051c6:	617b      	str	r3, [r7, #20]
 80051c8:	f04f 0200 	mov.w	r2, #0
 80051cc:	f04f 0300 	mov.w	r3, #0
 80051d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051d4:	4659      	mov	r1, fp
 80051d6:	018b      	lsls	r3, r1, #6
 80051d8:	4651      	mov	r1, sl
 80051da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80051de:	4651      	mov	r1, sl
 80051e0:	018a      	lsls	r2, r1, #6
 80051e2:	4651      	mov	r1, sl
 80051e4:	ebb2 0801 	subs.w	r8, r2, r1
 80051e8:	4659      	mov	r1, fp
 80051ea:	eb63 0901 	sbc.w	r9, r3, r1
 80051ee:	f04f 0200 	mov.w	r2, #0
 80051f2:	f04f 0300 	mov.w	r3, #0
 80051f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005202:	4690      	mov	r8, r2
 8005204:	4699      	mov	r9, r3
 8005206:	4623      	mov	r3, r4
 8005208:	eb18 0303 	adds.w	r3, r8, r3
 800520c:	60bb      	str	r3, [r7, #8]
 800520e:	462b      	mov	r3, r5
 8005210:	eb49 0303 	adc.w	r3, r9, r3
 8005214:	60fb      	str	r3, [r7, #12]
 8005216:	f04f 0200 	mov.w	r2, #0
 800521a:	f04f 0300 	mov.w	r3, #0
 800521e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005222:	4629      	mov	r1, r5
 8005224:	024b      	lsls	r3, r1, #9
 8005226:	4621      	mov	r1, r4
 8005228:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800522c:	4621      	mov	r1, r4
 800522e:	024a      	lsls	r2, r1, #9
 8005230:	4610      	mov	r0, r2
 8005232:	4619      	mov	r1, r3
 8005234:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005236:	2200      	movs	r2, #0
 8005238:	62bb      	str	r3, [r7, #40]	; 0x28
 800523a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800523c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005240:	f7fb fcb2 	bl	8000ba8 <__aeabi_uldivmod>
 8005244:	4602      	mov	r2, r0
 8005246:	460b      	mov	r3, r1
 8005248:	4613      	mov	r3, r2
 800524a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800524c:	e058      	b.n	8005300 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800524e:	4b38      	ldr	r3, [pc, #224]	; (8005330 <HAL_RCC_GetSysClockFreq+0x200>)
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	099b      	lsrs	r3, r3, #6
 8005254:	2200      	movs	r2, #0
 8005256:	4618      	mov	r0, r3
 8005258:	4611      	mov	r1, r2
 800525a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800525e:	623b      	str	r3, [r7, #32]
 8005260:	2300      	movs	r3, #0
 8005262:	627b      	str	r3, [r7, #36]	; 0x24
 8005264:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005268:	4642      	mov	r2, r8
 800526a:	464b      	mov	r3, r9
 800526c:	f04f 0000 	mov.w	r0, #0
 8005270:	f04f 0100 	mov.w	r1, #0
 8005274:	0159      	lsls	r1, r3, #5
 8005276:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800527a:	0150      	lsls	r0, r2, #5
 800527c:	4602      	mov	r2, r0
 800527e:	460b      	mov	r3, r1
 8005280:	4641      	mov	r1, r8
 8005282:	ebb2 0a01 	subs.w	sl, r2, r1
 8005286:	4649      	mov	r1, r9
 8005288:	eb63 0b01 	sbc.w	fp, r3, r1
 800528c:	f04f 0200 	mov.w	r2, #0
 8005290:	f04f 0300 	mov.w	r3, #0
 8005294:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005298:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800529c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80052a0:	ebb2 040a 	subs.w	r4, r2, sl
 80052a4:	eb63 050b 	sbc.w	r5, r3, fp
 80052a8:	f04f 0200 	mov.w	r2, #0
 80052ac:	f04f 0300 	mov.w	r3, #0
 80052b0:	00eb      	lsls	r3, r5, #3
 80052b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052b6:	00e2      	lsls	r2, r4, #3
 80052b8:	4614      	mov	r4, r2
 80052ba:	461d      	mov	r5, r3
 80052bc:	4643      	mov	r3, r8
 80052be:	18e3      	adds	r3, r4, r3
 80052c0:	603b      	str	r3, [r7, #0]
 80052c2:	464b      	mov	r3, r9
 80052c4:	eb45 0303 	adc.w	r3, r5, r3
 80052c8:	607b      	str	r3, [r7, #4]
 80052ca:	f04f 0200 	mov.w	r2, #0
 80052ce:	f04f 0300 	mov.w	r3, #0
 80052d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80052d6:	4629      	mov	r1, r5
 80052d8:	028b      	lsls	r3, r1, #10
 80052da:	4621      	mov	r1, r4
 80052dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80052e0:	4621      	mov	r1, r4
 80052e2:	028a      	lsls	r2, r1, #10
 80052e4:	4610      	mov	r0, r2
 80052e6:	4619      	mov	r1, r3
 80052e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052ea:	2200      	movs	r2, #0
 80052ec:	61bb      	str	r3, [r7, #24]
 80052ee:	61fa      	str	r2, [r7, #28]
 80052f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052f4:	f7fb fc58 	bl	8000ba8 <__aeabi_uldivmod>
 80052f8:	4602      	mov	r2, r0
 80052fa:	460b      	mov	r3, r1
 80052fc:	4613      	mov	r3, r2
 80052fe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005300:	4b0b      	ldr	r3, [pc, #44]	; (8005330 <HAL_RCC_GetSysClockFreq+0x200>)
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	0c1b      	lsrs	r3, r3, #16
 8005306:	f003 0303 	and.w	r3, r3, #3
 800530a:	3301      	adds	r3, #1
 800530c:	005b      	lsls	r3, r3, #1
 800530e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005310:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005312:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005314:	fbb2 f3f3 	udiv	r3, r2, r3
 8005318:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800531a:	e002      	b.n	8005322 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800531c:	4b05      	ldr	r3, [pc, #20]	; (8005334 <HAL_RCC_GetSysClockFreq+0x204>)
 800531e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005320:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005322:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005324:	4618      	mov	r0, r3
 8005326:	3750      	adds	r7, #80	; 0x50
 8005328:	46bd      	mov	sp, r7
 800532a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800532e:	bf00      	nop
 8005330:	40023800 	.word	0x40023800
 8005334:	00f42400 	.word	0x00f42400
 8005338:	007a1200 	.word	0x007a1200

0800533c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800533c:	b480      	push	{r7}
 800533e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005340:	4b03      	ldr	r3, [pc, #12]	; (8005350 <HAL_RCC_GetHCLKFreq+0x14>)
 8005342:	681b      	ldr	r3, [r3, #0]
}
 8005344:	4618      	mov	r0, r3
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop
 8005350:	20000000 	.word	0x20000000

08005354 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005358:	f7ff fff0 	bl	800533c <HAL_RCC_GetHCLKFreq>
 800535c:	4602      	mov	r2, r0
 800535e:	4b05      	ldr	r3, [pc, #20]	; (8005374 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	0a9b      	lsrs	r3, r3, #10
 8005364:	f003 0307 	and.w	r3, r3, #7
 8005368:	4903      	ldr	r1, [pc, #12]	; (8005378 <HAL_RCC_GetPCLK1Freq+0x24>)
 800536a:	5ccb      	ldrb	r3, [r1, r3]
 800536c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005370:	4618      	mov	r0, r3
 8005372:	bd80      	pop	{r7, pc}
 8005374:	40023800 	.word	0x40023800
 8005378:	0800a1f8 	.word	0x0800a1f8

0800537c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005380:	f7ff ffdc 	bl	800533c <HAL_RCC_GetHCLKFreq>
 8005384:	4602      	mov	r2, r0
 8005386:	4b05      	ldr	r3, [pc, #20]	; (800539c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	0b5b      	lsrs	r3, r3, #13
 800538c:	f003 0307 	and.w	r3, r3, #7
 8005390:	4903      	ldr	r1, [pc, #12]	; (80053a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005392:	5ccb      	ldrb	r3, [r1, r3]
 8005394:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005398:	4618      	mov	r0, r3
 800539a:	bd80      	pop	{r7, pc}
 800539c:	40023800 	.word	0x40023800
 80053a0:	0800a1f8 	.word	0x0800a1f8

080053a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d101      	bne.n	80053b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e041      	b.n	800543a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d106      	bne.n	80053d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f7fd fc92 	bl	8002cf4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2202      	movs	r2, #2
 80053d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	3304      	adds	r3, #4
 80053e0:	4619      	mov	r1, r3
 80053e2:	4610      	mov	r0, r2
 80053e4:	f000 fc62 	bl	8005cac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005438:	2300      	movs	r3, #0
}
 800543a:	4618      	mov	r0, r3
 800543c:	3708      	adds	r7, #8
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
	...

08005444 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005444:	b480      	push	{r7}
 8005446:	b085      	sub	sp, #20
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005452:	b2db      	uxtb	r3, r3
 8005454:	2b01      	cmp	r3, #1
 8005456:	d001      	beq.n	800545c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e04e      	b.n	80054fa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2202      	movs	r2, #2
 8005460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68da      	ldr	r2, [r3, #12]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f042 0201 	orr.w	r2, r2, #1
 8005472:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a23      	ldr	r2, [pc, #140]	; (8005508 <HAL_TIM_Base_Start_IT+0xc4>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d022      	beq.n	80054c4 <HAL_TIM_Base_Start_IT+0x80>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005486:	d01d      	beq.n	80054c4 <HAL_TIM_Base_Start_IT+0x80>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a1f      	ldr	r2, [pc, #124]	; (800550c <HAL_TIM_Base_Start_IT+0xc8>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d018      	beq.n	80054c4 <HAL_TIM_Base_Start_IT+0x80>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a1e      	ldr	r2, [pc, #120]	; (8005510 <HAL_TIM_Base_Start_IT+0xcc>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d013      	beq.n	80054c4 <HAL_TIM_Base_Start_IT+0x80>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a1c      	ldr	r2, [pc, #112]	; (8005514 <HAL_TIM_Base_Start_IT+0xd0>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d00e      	beq.n	80054c4 <HAL_TIM_Base_Start_IT+0x80>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a1b      	ldr	r2, [pc, #108]	; (8005518 <HAL_TIM_Base_Start_IT+0xd4>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d009      	beq.n	80054c4 <HAL_TIM_Base_Start_IT+0x80>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a19      	ldr	r2, [pc, #100]	; (800551c <HAL_TIM_Base_Start_IT+0xd8>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d004      	beq.n	80054c4 <HAL_TIM_Base_Start_IT+0x80>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a18      	ldr	r2, [pc, #96]	; (8005520 <HAL_TIM_Base_Start_IT+0xdc>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d111      	bne.n	80054e8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f003 0307 	and.w	r3, r3, #7
 80054ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2b06      	cmp	r3, #6
 80054d4:	d010      	beq.n	80054f8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f042 0201 	orr.w	r2, r2, #1
 80054e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054e6:	e007      	b.n	80054f8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 0201 	orr.w	r2, r2, #1
 80054f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3714      	adds	r7, #20
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	40010000 	.word	0x40010000
 800550c:	40000400 	.word	0x40000400
 8005510:	40000800 	.word	0x40000800
 8005514:	40000c00 	.word	0x40000c00
 8005518:	40010400 	.word	0x40010400
 800551c:	40014000 	.word	0x40014000
 8005520:	40001800 	.word	0x40001800

08005524 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b082      	sub	sp, #8
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d101      	bne.n	8005536 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e041      	b.n	80055ba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800553c:	b2db      	uxtb	r3, r3
 800553e:	2b00      	cmp	r3, #0
 8005540:	d106      	bne.n	8005550 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 f839 	bl	80055c2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2202      	movs	r2, #2
 8005554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	3304      	adds	r3, #4
 8005560:	4619      	mov	r1, r3
 8005562:	4610      	mov	r0, r2
 8005564:	f000 fba2 	bl	8005cac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3708      	adds	r7, #8
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}

080055c2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80055c2:	b480      	push	{r7}
 80055c4:	b083      	sub	sp, #12
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80055ca:	bf00      	nop
 80055cc:	370c      	adds	r7, #12
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
	...

080055d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d109      	bne.n	80055fc <HAL_TIM_PWM_Start+0x24>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	bf14      	ite	ne
 80055f4:	2301      	movne	r3, #1
 80055f6:	2300      	moveq	r3, #0
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	e022      	b.n	8005642 <HAL_TIM_PWM_Start+0x6a>
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	2b04      	cmp	r3, #4
 8005600:	d109      	bne.n	8005616 <HAL_TIM_PWM_Start+0x3e>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005608:	b2db      	uxtb	r3, r3
 800560a:	2b01      	cmp	r3, #1
 800560c:	bf14      	ite	ne
 800560e:	2301      	movne	r3, #1
 8005610:	2300      	moveq	r3, #0
 8005612:	b2db      	uxtb	r3, r3
 8005614:	e015      	b.n	8005642 <HAL_TIM_PWM_Start+0x6a>
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	2b08      	cmp	r3, #8
 800561a:	d109      	bne.n	8005630 <HAL_TIM_PWM_Start+0x58>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005622:	b2db      	uxtb	r3, r3
 8005624:	2b01      	cmp	r3, #1
 8005626:	bf14      	ite	ne
 8005628:	2301      	movne	r3, #1
 800562a:	2300      	moveq	r3, #0
 800562c:	b2db      	uxtb	r3, r3
 800562e:	e008      	b.n	8005642 <HAL_TIM_PWM_Start+0x6a>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005636:	b2db      	uxtb	r3, r3
 8005638:	2b01      	cmp	r3, #1
 800563a:	bf14      	ite	ne
 800563c:	2301      	movne	r3, #1
 800563e:	2300      	moveq	r3, #0
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	d001      	beq.n	800564a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e07c      	b.n	8005744 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d104      	bne.n	800565a <HAL_TIM_PWM_Start+0x82>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2202      	movs	r2, #2
 8005654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005658:	e013      	b.n	8005682 <HAL_TIM_PWM_Start+0xaa>
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	2b04      	cmp	r3, #4
 800565e:	d104      	bne.n	800566a <HAL_TIM_PWM_Start+0x92>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2202      	movs	r2, #2
 8005664:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005668:	e00b      	b.n	8005682 <HAL_TIM_PWM_Start+0xaa>
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	2b08      	cmp	r3, #8
 800566e:	d104      	bne.n	800567a <HAL_TIM_PWM_Start+0xa2>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2202      	movs	r2, #2
 8005674:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005678:	e003      	b.n	8005682 <HAL_TIM_PWM_Start+0xaa>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2202      	movs	r2, #2
 800567e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	2201      	movs	r2, #1
 8005688:	6839      	ldr	r1, [r7, #0]
 800568a:	4618      	mov	r0, r3
 800568c:	f000 fe04 	bl	8006298 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a2d      	ldr	r2, [pc, #180]	; (800574c <HAL_TIM_PWM_Start+0x174>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d004      	beq.n	80056a4 <HAL_TIM_PWM_Start+0xcc>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a2c      	ldr	r2, [pc, #176]	; (8005750 <HAL_TIM_PWM_Start+0x178>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d101      	bne.n	80056a8 <HAL_TIM_PWM_Start+0xd0>
 80056a4:	2301      	movs	r3, #1
 80056a6:	e000      	b.n	80056aa <HAL_TIM_PWM_Start+0xd2>
 80056a8:	2300      	movs	r3, #0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d007      	beq.n	80056be <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80056bc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a22      	ldr	r2, [pc, #136]	; (800574c <HAL_TIM_PWM_Start+0x174>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d022      	beq.n	800570e <HAL_TIM_PWM_Start+0x136>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056d0:	d01d      	beq.n	800570e <HAL_TIM_PWM_Start+0x136>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a1f      	ldr	r2, [pc, #124]	; (8005754 <HAL_TIM_PWM_Start+0x17c>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d018      	beq.n	800570e <HAL_TIM_PWM_Start+0x136>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a1d      	ldr	r2, [pc, #116]	; (8005758 <HAL_TIM_PWM_Start+0x180>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d013      	beq.n	800570e <HAL_TIM_PWM_Start+0x136>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a1c      	ldr	r2, [pc, #112]	; (800575c <HAL_TIM_PWM_Start+0x184>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d00e      	beq.n	800570e <HAL_TIM_PWM_Start+0x136>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a16      	ldr	r2, [pc, #88]	; (8005750 <HAL_TIM_PWM_Start+0x178>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d009      	beq.n	800570e <HAL_TIM_PWM_Start+0x136>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a18      	ldr	r2, [pc, #96]	; (8005760 <HAL_TIM_PWM_Start+0x188>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d004      	beq.n	800570e <HAL_TIM_PWM_Start+0x136>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a16      	ldr	r2, [pc, #88]	; (8005764 <HAL_TIM_PWM_Start+0x18c>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d111      	bne.n	8005732 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f003 0307 	and.w	r3, r3, #7
 8005718:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2b06      	cmp	r3, #6
 800571e:	d010      	beq.n	8005742 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f042 0201 	orr.w	r2, r2, #1
 800572e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005730:	e007      	b.n	8005742 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f042 0201 	orr.w	r2, r2, #1
 8005740:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005742:	2300      	movs	r3, #0
}
 8005744:	4618      	mov	r0, r3
 8005746:	3710      	adds	r7, #16
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}
 800574c:	40010000 	.word	0x40010000
 8005750:	40010400 	.word	0x40010400
 8005754:	40000400 	.word	0x40000400
 8005758:	40000800 	.word	0x40000800
 800575c:	40000c00 	.word	0x40000c00
 8005760:	40014000 	.word	0x40014000
 8005764:	40001800 	.word	0x40001800

08005768 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	691b      	ldr	r3, [r3, #16]
 800577e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	f003 0302 	and.w	r3, r3, #2
 8005786:	2b00      	cmp	r3, #0
 8005788:	d020      	beq.n	80057cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f003 0302 	and.w	r3, r3, #2
 8005790:	2b00      	cmp	r3, #0
 8005792:	d01b      	beq.n	80057cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f06f 0202 	mvn.w	r2, #2
 800579c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2201      	movs	r2, #1
 80057a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	699b      	ldr	r3, [r3, #24]
 80057aa:	f003 0303 	and.w	r3, r3, #3
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d003      	beq.n	80057ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 fa5b 	bl	8005c6e <HAL_TIM_IC_CaptureCallback>
 80057b8:	e005      	b.n	80057c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 fa4d 	bl	8005c5a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 fa5e 	bl	8005c82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	f003 0304 	and.w	r3, r3, #4
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d020      	beq.n	8005818 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f003 0304 	and.w	r3, r3, #4
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d01b      	beq.n	8005818 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f06f 0204 	mvn.w	r2, #4
 80057e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2202      	movs	r2, #2
 80057ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d003      	beq.n	8005806 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 fa35 	bl	8005c6e <HAL_TIM_IC_CaptureCallback>
 8005804:	e005      	b.n	8005812 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 fa27 	bl	8005c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 fa38 	bl	8005c82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	f003 0308 	and.w	r3, r3, #8
 800581e:	2b00      	cmp	r3, #0
 8005820:	d020      	beq.n	8005864 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f003 0308 	and.w	r3, r3, #8
 8005828:	2b00      	cmp	r3, #0
 800582a:	d01b      	beq.n	8005864 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f06f 0208 	mvn.w	r2, #8
 8005834:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2204      	movs	r2, #4
 800583a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	69db      	ldr	r3, [r3, #28]
 8005842:	f003 0303 	and.w	r3, r3, #3
 8005846:	2b00      	cmp	r3, #0
 8005848:	d003      	beq.n	8005852 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 fa0f 	bl	8005c6e <HAL_TIM_IC_CaptureCallback>
 8005850:	e005      	b.n	800585e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 fa01 	bl	8005c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f000 fa12 	bl	8005c82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2200      	movs	r2, #0
 8005862:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	f003 0310 	and.w	r3, r3, #16
 800586a:	2b00      	cmp	r3, #0
 800586c:	d020      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f003 0310 	and.w	r3, r3, #16
 8005874:	2b00      	cmp	r3, #0
 8005876:	d01b      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f06f 0210 	mvn.w	r2, #16
 8005880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2208      	movs	r2, #8
 8005886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	69db      	ldr	r3, [r3, #28]
 800588e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005892:	2b00      	cmp	r3, #0
 8005894:	d003      	beq.n	800589e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 f9e9 	bl	8005c6e <HAL_TIM_IC_CaptureCallback>
 800589c:	e005      	b.n	80058aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 f9db 	bl	8005c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f000 f9ec 	bl	8005c82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00c      	beq.n	80058d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f003 0301 	and.w	r3, r3, #1
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d007      	beq.n	80058d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f06f 0201 	mvn.w	r2, #1
 80058cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f7fc fdca 	bl	8002468 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00c      	beq.n	80058f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d007      	beq.n	80058f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80058f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 fd7c 	bl	80063f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00c      	beq.n	800591c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005908:	2b00      	cmp	r3, #0
 800590a:	d007      	beq.n	800591c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005914:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 f9bd 	bl	8005c96 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	f003 0320 	and.w	r3, r3, #32
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00c      	beq.n	8005940 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	f003 0320 	and.w	r3, r3, #32
 800592c:	2b00      	cmp	r3, #0
 800592e:	d007      	beq.n	8005940 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f06f 0220 	mvn.w	r2, #32
 8005938:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 fd4e 	bl	80063dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005940:	bf00      	nop
 8005942:	3710      	adds	r7, #16
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b086      	sub	sp, #24
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005954:	2300      	movs	r3, #0
 8005956:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800595e:	2b01      	cmp	r3, #1
 8005960:	d101      	bne.n	8005966 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005962:	2302      	movs	r3, #2
 8005964:	e0ae      	b.n	8005ac4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2201      	movs	r2, #1
 800596a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2b0c      	cmp	r3, #12
 8005972:	f200 809f 	bhi.w	8005ab4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005976:	a201      	add	r2, pc, #4	; (adr r2, 800597c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800597c:	080059b1 	.word	0x080059b1
 8005980:	08005ab5 	.word	0x08005ab5
 8005984:	08005ab5 	.word	0x08005ab5
 8005988:	08005ab5 	.word	0x08005ab5
 800598c:	080059f1 	.word	0x080059f1
 8005990:	08005ab5 	.word	0x08005ab5
 8005994:	08005ab5 	.word	0x08005ab5
 8005998:	08005ab5 	.word	0x08005ab5
 800599c:	08005a33 	.word	0x08005a33
 80059a0:	08005ab5 	.word	0x08005ab5
 80059a4:	08005ab5 	.word	0x08005ab5
 80059a8:	08005ab5 	.word	0x08005ab5
 80059ac:	08005a73 	.word	0x08005a73
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68b9      	ldr	r1, [r7, #8]
 80059b6:	4618      	mov	r0, r3
 80059b8:	f000 fa24 	bl	8005e04 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	699a      	ldr	r2, [r3, #24]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f042 0208 	orr.w	r2, r2, #8
 80059ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	699a      	ldr	r2, [r3, #24]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f022 0204 	bic.w	r2, r2, #4
 80059da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	6999      	ldr	r1, [r3, #24]
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	691a      	ldr	r2, [r3, #16]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	430a      	orrs	r2, r1
 80059ec:	619a      	str	r2, [r3, #24]
      break;
 80059ee:	e064      	b.n	8005aba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68b9      	ldr	r1, [r7, #8]
 80059f6:	4618      	mov	r0, r3
 80059f8:	f000 fa74 	bl	8005ee4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	699a      	ldr	r2, [r3, #24]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	699a      	ldr	r2, [r3, #24]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	6999      	ldr	r1, [r3, #24]
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	691b      	ldr	r3, [r3, #16]
 8005a26:	021a      	lsls	r2, r3, #8
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	430a      	orrs	r2, r1
 8005a2e:	619a      	str	r2, [r3, #24]
      break;
 8005a30:	e043      	b.n	8005aba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	68b9      	ldr	r1, [r7, #8]
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f000 fac9 	bl	8005fd0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	69da      	ldr	r2, [r3, #28]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f042 0208 	orr.w	r2, r2, #8
 8005a4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	69da      	ldr	r2, [r3, #28]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f022 0204 	bic.w	r2, r2, #4
 8005a5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	69d9      	ldr	r1, [r3, #28]
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	691a      	ldr	r2, [r3, #16]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	430a      	orrs	r2, r1
 8005a6e:	61da      	str	r2, [r3, #28]
      break;
 8005a70:	e023      	b.n	8005aba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68b9      	ldr	r1, [r7, #8]
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f000 fb1d 	bl	80060b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	69da      	ldr	r2, [r3, #28]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	69da      	ldr	r2, [r3, #28]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	69d9      	ldr	r1, [r3, #28]
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	021a      	lsls	r2, r3, #8
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	430a      	orrs	r2, r1
 8005ab0:	61da      	str	r2, [r3, #28]
      break;
 8005ab2:	e002      	b.n	8005aba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	75fb      	strb	r3, [r7, #23]
      break;
 8005ab8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ac2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3718      	adds	r7, #24
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}

08005acc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d101      	bne.n	8005ae8 <HAL_TIM_ConfigClockSource+0x1c>
 8005ae4:	2302      	movs	r3, #2
 8005ae6:	e0b4      	b.n	8005c52 <HAL_TIM_ConfigClockSource+0x186>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2202      	movs	r2, #2
 8005af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005b06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68ba      	ldr	r2, [r7, #8]
 8005b16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b20:	d03e      	beq.n	8005ba0 <HAL_TIM_ConfigClockSource+0xd4>
 8005b22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b26:	f200 8087 	bhi.w	8005c38 <HAL_TIM_ConfigClockSource+0x16c>
 8005b2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b2e:	f000 8086 	beq.w	8005c3e <HAL_TIM_ConfigClockSource+0x172>
 8005b32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b36:	d87f      	bhi.n	8005c38 <HAL_TIM_ConfigClockSource+0x16c>
 8005b38:	2b70      	cmp	r3, #112	; 0x70
 8005b3a:	d01a      	beq.n	8005b72 <HAL_TIM_ConfigClockSource+0xa6>
 8005b3c:	2b70      	cmp	r3, #112	; 0x70
 8005b3e:	d87b      	bhi.n	8005c38 <HAL_TIM_ConfigClockSource+0x16c>
 8005b40:	2b60      	cmp	r3, #96	; 0x60
 8005b42:	d050      	beq.n	8005be6 <HAL_TIM_ConfigClockSource+0x11a>
 8005b44:	2b60      	cmp	r3, #96	; 0x60
 8005b46:	d877      	bhi.n	8005c38 <HAL_TIM_ConfigClockSource+0x16c>
 8005b48:	2b50      	cmp	r3, #80	; 0x50
 8005b4a:	d03c      	beq.n	8005bc6 <HAL_TIM_ConfigClockSource+0xfa>
 8005b4c:	2b50      	cmp	r3, #80	; 0x50
 8005b4e:	d873      	bhi.n	8005c38 <HAL_TIM_ConfigClockSource+0x16c>
 8005b50:	2b40      	cmp	r3, #64	; 0x40
 8005b52:	d058      	beq.n	8005c06 <HAL_TIM_ConfigClockSource+0x13a>
 8005b54:	2b40      	cmp	r3, #64	; 0x40
 8005b56:	d86f      	bhi.n	8005c38 <HAL_TIM_ConfigClockSource+0x16c>
 8005b58:	2b30      	cmp	r3, #48	; 0x30
 8005b5a:	d064      	beq.n	8005c26 <HAL_TIM_ConfigClockSource+0x15a>
 8005b5c:	2b30      	cmp	r3, #48	; 0x30
 8005b5e:	d86b      	bhi.n	8005c38 <HAL_TIM_ConfigClockSource+0x16c>
 8005b60:	2b20      	cmp	r3, #32
 8005b62:	d060      	beq.n	8005c26 <HAL_TIM_ConfigClockSource+0x15a>
 8005b64:	2b20      	cmp	r3, #32
 8005b66:	d867      	bhi.n	8005c38 <HAL_TIM_ConfigClockSource+0x16c>
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d05c      	beq.n	8005c26 <HAL_TIM_ConfigClockSource+0x15a>
 8005b6c:	2b10      	cmp	r3, #16
 8005b6e:	d05a      	beq.n	8005c26 <HAL_TIM_ConfigClockSource+0x15a>
 8005b70:	e062      	b.n	8005c38 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b82:	f000 fb69 	bl	8006258 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005b94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68ba      	ldr	r2, [r7, #8]
 8005b9c:	609a      	str	r2, [r3, #8]
      break;
 8005b9e:	e04f      	b.n	8005c40 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005bb0:	f000 fb52 	bl	8006258 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	689a      	ldr	r2, [r3, #8]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005bc2:	609a      	str	r2, [r3, #8]
      break;
 8005bc4:	e03c      	b.n	8005c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	f000 fac6 	bl	8006164 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	2150      	movs	r1, #80	; 0x50
 8005bde:	4618      	mov	r0, r3
 8005be0:	f000 fb1f 	bl	8006222 <TIM_ITRx_SetConfig>
      break;
 8005be4:	e02c      	b.n	8005c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	f000 fae5 	bl	80061c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	2160      	movs	r1, #96	; 0x60
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f000 fb0f 	bl	8006222 <TIM_ITRx_SetConfig>
      break;
 8005c04:	e01c      	b.n	8005c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c12:	461a      	mov	r2, r3
 8005c14:	f000 faa6 	bl	8006164 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2140      	movs	r1, #64	; 0x40
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f000 faff 	bl	8006222 <TIM_ITRx_SetConfig>
      break;
 8005c24:	e00c      	b.n	8005c40 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4619      	mov	r1, r3
 8005c30:	4610      	mov	r0, r2
 8005c32:	f000 faf6 	bl	8006222 <TIM_ITRx_SetConfig>
      break;
 8005c36:	e003      	b.n	8005c40 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8005c3c:	e000      	b.n	8005c40 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005c3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3710      	adds	r7, #16
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}

08005c5a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c5a:	b480      	push	{r7}
 8005c5c:	b083      	sub	sp, #12
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c62:	bf00      	nop
 8005c64:	370c      	adds	r7, #12
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr

08005c6e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c6e:	b480      	push	{r7}
 8005c70:	b083      	sub	sp, #12
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c76:	bf00      	nop
 8005c78:	370c      	adds	r7, #12
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr

08005c82 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c82:	b480      	push	{r7}
 8005c84:	b083      	sub	sp, #12
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c8a:	bf00      	nop
 8005c8c:	370c      	adds	r7, #12
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr

08005c96 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c96:	b480      	push	{r7}
 8005c98:	b083      	sub	sp, #12
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c9e:	bf00      	nop
 8005ca0:	370c      	adds	r7, #12
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr
	...

08005cac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b085      	sub	sp, #20
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
 8005cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a46      	ldr	r2, [pc, #280]	; (8005dd8 <TIM_Base_SetConfig+0x12c>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d013      	beq.n	8005cec <TIM_Base_SetConfig+0x40>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cca:	d00f      	beq.n	8005cec <TIM_Base_SetConfig+0x40>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a43      	ldr	r2, [pc, #268]	; (8005ddc <TIM_Base_SetConfig+0x130>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d00b      	beq.n	8005cec <TIM_Base_SetConfig+0x40>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a42      	ldr	r2, [pc, #264]	; (8005de0 <TIM_Base_SetConfig+0x134>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d007      	beq.n	8005cec <TIM_Base_SetConfig+0x40>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	4a41      	ldr	r2, [pc, #260]	; (8005de4 <TIM_Base_SetConfig+0x138>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d003      	beq.n	8005cec <TIM_Base_SetConfig+0x40>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	4a40      	ldr	r2, [pc, #256]	; (8005de8 <TIM_Base_SetConfig+0x13c>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d108      	bne.n	8005cfe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cf2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a35      	ldr	r2, [pc, #212]	; (8005dd8 <TIM_Base_SetConfig+0x12c>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d02b      	beq.n	8005d5e <TIM_Base_SetConfig+0xb2>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d0c:	d027      	beq.n	8005d5e <TIM_Base_SetConfig+0xb2>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a32      	ldr	r2, [pc, #200]	; (8005ddc <TIM_Base_SetConfig+0x130>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d023      	beq.n	8005d5e <TIM_Base_SetConfig+0xb2>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	4a31      	ldr	r2, [pc, #196]	; (8005de0 <TIM_Base_SetConfig+0x134>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d01f      	beq.n	8005d5e <TIM_Base_SetConfig+0xb2>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a30      	ldr	r2, [pc, #192]	; (8005de4 <TIM_Base_SetConfig+0x138>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d01b      	beq.n	8005d5e <TIM_Base_SetConfig+0xb2>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a2f      	ldr	r2, [pc, #188]	; (8005de8 <TIM_Base_SetConfig+0x13c>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d017      	beq.n	8005d5e <TIM_Base_SetConfig+0xb2>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4a2e      	ldr	r2, [pc, #184]	; (8005dec <TIM_Base_SetConfig+0x140>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d013      	beq.n	8005d5e <TIM_Base_SetConfig+0xb2>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a2d      	ldr	r2, [pc, #180]	; (8005df0 <TIM_Base_SetConfig+0x144>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d00f      	beq.n	8005d5e <TIM_Base_SetConfig+0xb2>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a2c      	ldr	r2, [pc, #176]	; (8005df4 <TIM_Base_SetConfig+0x148>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d00b      	beq.n	8005d5e <TIM_Base_SetConfig+0xb2>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4a2b      	ldr	r2, [pc, #172]	; (8005df8 <TIM_Base_SetConfig+0x14c>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d007      	beq.n	8005d5e <TIM_Base_SetConfig+0xb2>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	4a2a      	ldr	r2, [pc, #168]	; (8005dfc <TIM_Base_SetConfig+0x150>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d003      	beq.n	8005d5e <TIM_Base_SetConfig+0xb2>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	4a29      	ldr	r2, [pc, #164]	; (8005e00 <TIM_Base_SetConfig+0x154>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d108      	bne.n	8005d70 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	695b      	ldr	r3, [r3, #20]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	68fa      	ldr	r2, [r7, #12]
 8005d82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	689a      	ldr	r2, [r3, #8]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	4a10      	ldr	r2, [pc, #64]	; (8005dd8 <TIM_Base_SetConfig+0x12c>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d003      	beq.n	8005da4 <TIM_Base_SetConfig+0xf8>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	4a12      	ldr	r2, [pc, #72]	; (8005de8 <TIM_Base_SetConfig+0x13c>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d103      	bne.n	8005dac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	691a      	ldr	r2, [r3, #16]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	691b      	ldr	r3, [r3, #16]
 8005db6:	f003 0301 	and.w	r3, r3, #1
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d105      	bne.n	8005dca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	f023 0201 	bic.w	r2, r3, #1
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	611a      	str	r2, [r3, #16]
  }
}
 8005dca:	bf00      	nop
 8005dcc:	3714      	adds	r7, #20
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	40010000 	.word	0x40010000
 8005ddc:	40000400 	.word	0x40000400
 8005de0:	40000800 	.word	0x40000800
 8005de4:	40000c00 	.word	0x40000c00
 8005de8:	40010400 	.word	0x40010400
 8005dec:	40014000 	.word	0x40014000
 8005df0:	40014400 	.word	0x40014400
 8005df4:	40014800 	.word	0x40014800
 8005df8:	40001800 	.word	0x40001800
 8005dfc:	40001c00 	.word	0x40001c00
 8005e00:	40002000 	.word	0x40002000

08005e04 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b087      	sub	sp, #28
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6a1b      	ldr	r3, [r3, #32]
 8005e12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6a1b      	ldr	r3, [r3, #32]
 8005e18:	f023 0201 	bic.w	r2, r3, #1
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f023 0303 	bic.w	r3, r3, #3
 8005e3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	68fa      	ldr	r2, [r7, #12]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	f023 0302 	bic.w	r3, r3, #2
 8005e4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	697a      	ldr	r2, [r7, #20]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a20      	ldr	r2, [pc, #128]	; (8005edc <TIM_OC1_SetConfig+0xd8>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d003      	beq.n	8005e68 <TIM_OC1_SetConfig+0x64>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a1f      	ldr	r2, [pc, #124]	; (8005ee0 <TIM_OC1_SetConfig+0xdc>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d10c      	bne.n	8005e82 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	f023 0308 	bic.w	r3, r3, #8
 8005e6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	697a      	ldr	r2, [r7, #20]
 8005e76:	4313      	orrs	r3, r2
 8005e78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	f023 0304 	bic.w	r3, r3, #4
 8005e80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a15      	ldr	r2, [pc, #84]	; (8005edc <TIM_OC1_SetConfig+0xd8>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d003      	beq.n	8005e92 <TIM_OC1_SetConfig+0x8e>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a14      	ldr	r2, [pc, #80]	; (8005ee0 <TIM_OC1_SetConfig+0xdc>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d111      	bne.n	8005eb6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005e92:	693b      	ldr	r3, [r7, #16]
 8005e94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ea0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	693a      	ldr	r2, [r7, #16]
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	699b      	ldr	r3, [r3, #24]
 8005eb0:	693a      	ldr	r2, [r7, #16]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	693a      	ldr	r2, [r7, #16]
 8005eba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	685a      	ldr	r2, [r3, #4]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	697a      	ldr	r2, [r7, #20]
 8005ece:	621a      	str	r2, [r3, #32]
}
 8005ed0:	bf00      	nop
 8005ed2:	371c      	adds	r7, #28
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr
 8005edc:	40010000 	.word	0x40010000
 8005ee0:	40010400 	.word	0x40010400

08005ee4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b087      	sub	sp, #28
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a1b      	ldr	r3, [r3, #32]
 8005ef2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a1b      	ldr	r3, [r3, #32]
 8005ef8:	f023 0210 	bic.w	r2, r3, #16
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	699b      	ldr	r3, [r3, #24]
 8005f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	021b      	lsls	r3, r3, #8
 8005f22:	68fa      	ldr	r2, [r7, #12]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	f023 0320 	bic.w	r3, r3, #32
 8005f2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	011b      	lsls	r3, r3, #4
 8005f36:	697a      	ldr	r2, [r7, #20]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	4a22      	ldr	r2, [pc, #136]	; (8005fc8 <TIM_OC2_SetConfig+0xe4>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d003      	beq.n	8005f4c <TIM_OC2_SetConfig+0x68>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a21      	ldr	r2, [pc, #132]	; (8005fcc <TIM_OC2_SetConfig+0xe8>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d10d      	bne.n	8005f68 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	011b      	lsls	r3, r3, #4
 8005f5a:	697a      	ldr	r2, [r7, #20]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f66:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	4a17      	ldr	r2, [pc, #92]	; (8005fc8 <TIM_OC2_SetConfig+0xe4>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d003      	beq.n	8005f78 <TIM_OC2_SetConfig+0x94>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a16      	ldr	r2, [pc, #88]	; (8005fcc <TIM_OC2_SetConfig+0xe8>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d113      	bne.n	8005fa0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	695b      	ldr	r3, [r3, #20]
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	693a      	ldr	r2, [r7, #16]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	699b      	ldr	r3, [r3, #24]
 8005f98:	009b      	lsls	r3, r3, #2
 8005f9a:	693a      	ldr	r2, [r7, #16]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	693a      	ldr	r2, [r7, #16]
 8005fa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	68fa      	ldr	r2, [r7, #12]
 8005faa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	685a      	ldr	r2, [r3, #4]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	697a      	ldr	r2, [r7, #20]
 8005fb8:	621a      	str	r2, [r3, #32]
}
 8005fba:	bf00      	nop
 8005fbc:	371c      	adds	r7, #28
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc4:	4770      	bx	lr
 8005fc6:	bf00      	nop
 8005fc8:	40010000 	.word	0x40010000
 8005fcc:	40010400 	.word	0x40010400

08005fd0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b087      	sub	sp, #28
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a1b      	ldr	r3, [r3, #32]
 8005fde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6a1b      	ldr	r3, [r3, #32]
 8005fe4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	69db      	ldr	r3, [r3, #28]
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ffe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f023 0303 	bic.w	r3, r3, #3
 8006006:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	4313      	orrs	r3, r2
 8006010:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006018:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	021b      	lsls	r3, r3, #8
 8006020:	697a      	ldr	r2, [r7, #20]
 8006022:	4313      	orrs	r3, r2
 8006024:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4a21      	ldr	r2, [pc, #132]	; (80060b0 <TIM_OC3_SetConfig+0xe0>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d003      	beq.n	8006036 <TIM_OC3_SetConfig+0x66>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a20      	ldr	r2, [pc, #128]	; (80060b4 <TIM_OC3_SetConfig+0xe4>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d10d      	bne.n	8006052 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800603c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	021b      	lsls	r3, r3, #8
 8006044:	697a      	ldr	r2, [r7, #20]
 8006046:	4313      	orrs	r3, r2
 8006048:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006050:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	4a16      	ldr	r2, [pc, #88]	; (80060b0 <TIM_OC3_SetConfig+0xe0>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d003      	beq.n	8006062 <TIM_OC3_SetConfig+0x92>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a15      	ldr	r2, [pc, #84]	; (80060b4 <TIM_OC3_SetConfig+0xe4>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d113      	bne.n	800608a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006068:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006070:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	695b      	ldr	r3, [r3, #20]
 8006076:	011b      	lsls	r3, r3, #4
 8006078:	693a      	ldr	r2, [r7, #16]
 800607a:	4313      	orrs	r3, r2
 800607c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	699b      	ldr	r3, [r3, #24]
 8006082:	011b      	lsls	r3, r3, #4
 8006084:	693a      	ldr	r2, [r7, #16]
 8006086:	4313      	orrs	r3, r2
 8006088:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	693a      	ldr	r2, [r7, #16]
 800608e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	685a      	ldr	r2, [r3, #4]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	697a      	ldr	r2, [r7, #20]
 80060a2:	621a      	str	r2, [r3, #32]
}
 80060a4:	bf00      	nop
 80060a6:	371c      	adds	r7, #28
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr
 80060b0:	40010000 	.word	0x40010000
 80060b4:	40010400 	.word	0x40010400

080060b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b087      	sub	sp, #28
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a1b      	ldr	r3, [r3, #32]
 80060c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a1b      	ldr	r3, [r3, #32]
 80060cc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	69db      	ldr	r3, [r3, #28]
 80060de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	021b      	lsls	r3, r3, #8
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006102:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	031b      	lsls	r3, r3, #12
 800610a:	693a      	ldr	r2, [r7, #16]
 800610c:	4313      	orrs	r3, r2
 800610e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	4a12      	ldr	r2, [pc, #72]	; (800615c <TIM_OC4_SetConfig+0xa4>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d003      	beq.n	8006120 <TIM_OC4_SetConfig+0x68>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	4a11      	ldr	r2, [pc, #68]	; (8006160 <TIM_OC4_SetConfig+0xa8>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d109      	bne.n	8006134 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006126:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	695b      	ldr	r3, [r3, #20]
 800612c:	019b      	lsls	r3, r3, #6
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	4313      	orrs	r3, r2
 8006132:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	697a      	ldr	r2, [r7, #20]
 8006138:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	685a      	ldr	r2, [r3, #4]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	693a      	ldr	r2, [r7, #16]
 800614c:	621a      	str	r2, [r3, #32]
}
 800614e:	bf00      	nop
 8006150:	371c      	adds	r7, #28
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	40010000 	.word	0x40010000
 8006160:	40010400 	.word	0x40010400

08006164 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006164:	b480      	push	{r7}
 8006166:	b087      	sub	sp, #28
 8006168:	af00      	add	r7, sp, #0
 800616a:	60f8      	str	r0, [r7, #12]
 800616c:	60b9      	str	r1, [r7, #8]
 800616e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6a1b      	ldr	r3, [r3, #32]
 8006174:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	6a1b      	ldr	r3, [r3, #32]
 800617a:	f023 0201 	bic.w	r2, r3, #1
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800618e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	011b      	lsls	r3, r3, #4
 8006194:	693a      	ldr	r2, [r7, #16]
 8006196:	4313      	orrs	r3, r2
 8006198:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	f023 030a 	bic.w	r3, r3, #10
 80061a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80061a2:	697a      	ldr	r2, [r7, #20]
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	693a      	ldr	r2, [r7, #16]
 80061ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	621a      	str	r2, [r3, #32]
}
 80061b6:	bf00      	nop
 80061b8:	371c      	adds	r7, #28
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr

080061c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061c2:	b480      	push	{r7}
 80061c4:	b087      	sub	sp, #28
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	60f8      	str	r0, [r7, #12]
 80061ca:	60b9      	str	r1, [r7, #8]
 80061cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6a1b      	ldr	r3, [r3, #32]
 80061d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6a1b      	ldr	r3, [r3, #32]
 80061d8:	f023 0210 	bic.w	r2, r3, #16
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	699b      	ldr	r3, [r3, #24]
 80061e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80061ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	031b      	lsls	r3, r3, #12
 80061f2:	693a      	ldr	r2, [r7, #16]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80061fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	011b      	lsls	r3, r3, #4
 8006204:	697a      	ldr	r2, [r7, #20]
 8006206:	4313      	orrs	r3, r2
 8006208:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	693a      	ldr	r2, [r7, #16]
 800620e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	697a      	ldr	r2, [r7, #20]
 8006214:	621a      	str	r2, [r3, #32]
}
 8006216:	bf00      	nop
 8006218:	371c      	adds	r7, #28
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr

08006222 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006222:	b480      	push	{r7}
 8006224:	b085      	sub	sp, #20
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
 800622a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006238:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800623a:	683a      	ldr	r2, [r7, #0]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	4313      	orrs	r3, r2
 8006240:	f043 0307 	orr.w	r3, r3, #7
 8006244:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	68fa      	ldr	r2, [r7, #12]
 800624a:	609a      	str	r2, [r3, #8]
}
 800624c:	bf00      	nop
 800624e:	3714      	adds	r7, #20
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006258:	b480      	push	{r7}
 800625a:	b087      	sub	sp, #28
 800625c:	af00      	add	r7, sp, #0
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	60b9      	str	r1, [r7, #8]
 8006262:	607a      	str	r2, [r7, #4]
 8006264:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006272:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	021a      	lsls	r2, r3, #8
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	431a      	orrs	r2, r3
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	4313      	orrs	r3, r2
 8006280:	697a      	ldr	r2, [r7, #20]
 8006282:	4313      	orrs	r3, r2
 8006284:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	697a      	ldr	r2, [r7, #20]
 800628a:	609a      	str	r2, [r3, #8]
}
 800628c:	bf00      	nop
 800628e:	371c      	adds	r7, #28
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006298:	b480      	push	{r7}
 800629a:	b087      	sub	sp, #28
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	60b9      	str	r1, [r7, #8]
 80062a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	f003 031f 	and.w	r3, r3, #31
 80062aa:	2201      	movs	r2, #1
 80062ac:	fa02 f303 	lsl.w	r3, r2, r3
 80062b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6a1a      	ldr	r2, [r3, #32]
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	43db      	mvns	r3, r3
 80062ba:	401a      	ands	r2, r3
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6a1a      	ldr	r2, [r3, #32]
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	f003 031f 	and.w	r3, r3, #31
 80062ca:	6879      	ldr	r1, [r7, #4]
 80062cc:	fa01 f303 	lsl.w	r3, r1, r3
 80062d0:	431a      	orrs	r2, r3
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	621a      	str	r2, [r3, #32]
}
 80062d6:	bf00      	nop
 80062d8:	371c      	adds	r7, #28
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr
	...

080062e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d101      	bne.n	80062fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80062f8:	2302      	movs	r3, #2
 80062fa:	e05a      	b.n	80063b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2202      	movs	r2, #2
 8006308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006322:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	68fa      	ldr	r2, [r7, #12]
 800632a:	4313      	orrs	r3, r2
 800632c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	68fa      	ldr	r2, [r7, #12]
 8006334:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a21      	ldr	r2, [pc, #132]	; (80063c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d022      	beq.n	8006386 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006348:	d01d      	beq.n	8006386 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a1d      	ldr	r2, [pc, #116]	; (80063c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d018      	beq.n	8006386 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a1b      	ldr	r2, [pc, #108]	; (80063c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d013      	beq.n	8006386 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a1a      	ldr	r2, [pc, #104]	; (80063cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d00e      	beq.n	8006386 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a18      	ldr	r2, [pc, #96]	; (80063d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d009      	beq.n	8006386 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a17      	ldr	r2, [pc, #92]	; (80063d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d004      	beq.n	8006386 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a15      	ldr	r2, [pc, #84]	; (80063d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d10c      	bne.n	80063a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800638c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	68ba      	ldr	r2, [r7, #8]
 8006394:	4313      	orrs	r3, r2
 8006396:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68ba      	ldr	r2, [r7, #8]
 800639e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2201      	movs	r2, #1
 80063a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80063b0:	2300      	movs	r3, #0
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3714      	adds	r7, #20
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr
 80063be:	bf00      	nop
 80063c0:	40010000 	.word	0x40010000
 80063c4:	40000400 	.word	0x40000400
 80063c8:	40000800 	.word	0x40000800
 80063cc:	40000c00 	.word	0x40000c00
 80063d0:	40010400 	.word	0x40010400
 80063d4:	40014000 	.word	0x40014000
 80063d8:	40001800 	.word	0x40001800

080063dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063dc:	b480      	push	{r7}
 80063de:	b083      	sub	sp, #12
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063e4:	bf00      	nop
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b083      	sub	sp, #12
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063f8:	bf00      	nop
 80063fa:	370c      	adds	r7, #12
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b082      	sub	sp, #8
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d101      	bne.n	8006416 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e042      	b.n	800649c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800641c:	b2db      	uxtb	r3, r3
 800641e:	2b00      	cmp	r3, #0
 8006420:	d106      	bne.n	8006430 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f7fc fe10 	bl	8003050 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2224      	movs	r2, #36	; 0x24
 8006434:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68da      	ldr	r2, [r3, #12]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006446:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 fdbd 	bl	8006fc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	691a      	ldr	r2, [r3, #16]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800645c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	695a      	ldr	r2, [r3, #20]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800646c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	68da      	ldr	r2, [r3, #12]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800647c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2220      	movs	r2, #32
 8006488:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2220      	movs	r2, #32
 8006490:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800649a:	2300      	movs	r3, #0
}
 800649c:	4618      	mov	r0, r3
 800649e:	3708      	adds	r7, #8
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b08a      	sub	sp, #40	; 0x28
 80064a8:	af02      	add	r7, sp, #8
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	603b      	str	r3, [r7, #0]
 80064b0:	4613      	mov	r3, r2
 80064b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80064b4:	2300      	movs	r3, #0
 80064b6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	2b20      	cmp	r3, #32
 80064c2:	d175      	bne.n	80065b0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d002      	beq.n	80064d0 <HAL_UART_Transmit+0x2c>
 80064ca:	88fb      	ldrh	r3, [r7, #6]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d101      	bne.n	80064d4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e06e      	b.n	80065b2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2200      	movs	r2, #0
 80064d8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2221      	movs	r2, #33	; 0x21
 80064de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064e2:	f7fc fe8d 	bl	8003200 <HAL_GetTick>
 80064e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	88fa      	ldrh	r2, [r7, #6]
 80064ec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	88fa      	ldrh	r2, [r7, #6]
 80064f2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064fc:	d108      	bne.n	8006510 <HAL_UART_Transmit+0x6c>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d104      	bne.n	8006510 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006506:	2300      	movs	r3, #0
 8006508:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	61bb      	str	r3, [r7, #24]
 800650e:	e003      	b.n	8006518 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006514:	2300      	movs	r3, #0
 8006516:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006518:	e02e      	b.n	8006578 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	9300      	str	r3, [sp, #0]
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	2200      	movs	r2, #0
 8006522:	2180      	movs	r1, #128	; 0x80
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f000 fb1f 	bl	8006b68 <UART_WaitOnFlagUntilTimeout>
 800652a:	4603      	mov	r3, r0
 800652c:	2b00      	cmp	r3, #0
 800652e:	d005      	beq.n	800653c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2220      	movs	r2, #32
 8006534:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8006538:	2303      	movs	r3, #3
 800653a:	e03a      	b.n	80065b2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d10b      	bne.n	800655a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	881b      	ldrh	r3, [r3, #0]
 8006546:	461a      	mov	r2, r3
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006550:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006552:	69bb      	ldr	r3, [r7, #24]
 8006554:	3302      	adds	r3, #2
 8006556:	61bb      	str	r3, [r7, #24]
 8006558:	e007      	b.n	800656a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	781a      	ldrb	r2, [r3, #0]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006564:	69fb      	ldr	r3, [r7, #28]
 8006566:	3301      	adds	r3, #1
 8006568:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800656e:	b29b      	uxth	r3, r3
 8006570:	3b01      	subs	r3, #1
 8006572:	b29a      	uxth	r2, r3
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800657c:	b29b      	uxth	r3, r3
 800657e:	2b00      	cmp	r3, #0
 8006580:	d1cb      	bne.n	800651a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	9300      	str	r3, [sp, #0]
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	2200      	movs	r2, #0
 800658a:	2140      	movs	r1, #64	; 0x40
 800658c:	68f8      	ldr	r0, [r7, #12]
 800658e:	f000 faeb 	bl	8006b68 <UART_WaitOnFlagUntilTimeout>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d005      	beq.n	80065a4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2220      	movs	r2, #32
 800659c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80065a0:	2303      	movs	r3, #3
 80065a2:	e006      	b.n	80065b2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2220      	movs	r2, #32
 80065a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80065ac:	2300      	movs	r3, #0
 80065ae:	e000      	b.n	80065b2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80065b0:	2302      	movs	r3, #2
  }
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3720      	adds	r7, #32
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}

080065ba <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80065ba:	b580      	push	{r7, lr}
 80065bc:	b084      	sub	sp, #16
 80065be:	af00      	add	r7, sp, #0
 80065c0:	60f8      	str	r0, [r7, #12]
 80065c2:	60b9      	str	r1, [r7, #8]
 80065c4:	4613      	mov	r3, r2
 80065c6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80065ce:	b2db      	uxtb	r3, r3
 80065d0:	2b20      	cmp	r3, #32
 80065d2:	d112      	bne.n	80065fa <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d002      	beq.n	80065e0 <HAL_UART_Receive_IT+0x26>
 80065da:	88fb      	ldrh	r3, [r7, #6]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d101      	bne.n	80065e4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e00b      	b.n	80065fc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2200      	movs	r2, #0
 80065e8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80065ea:	88fb      	ldrh	r3, [r7, #6]
 80065ec:	461a      	mov	r2, r3
 80065ee:	68b9      	ldr	r1, [r7, #8]
 80065f0:	68f8      	ldr	r0, [r7, #12]
 80065f2:	f000 fb12 	bl	8006c1a <UART_Start_Receive_IT>
 80065f6:	4603      	mov	r3, r0
 80065f8:	e000      	b.n	80065fc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80065fa:	2302      	movs	r3, #2
  }
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3710      	adds	r7, #16
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b0ba      	sub	sp, #232	; 0xe8
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800662a:	2300      	movs	r3, #0
 800662c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006630:	2300      	movs	r3, #0
 8006632:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800663a:	f003 030f 	and.w	r3, r3, #15
 800663e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006642:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10f      	bne.n	800666a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800664a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800664e:	f003 0320 	and.w	r3, r3, #32
 8006652:	2b00      	cmp	r3, #0
 8006654:	d009      	beq.n	800666a <HAL_UART_IRQHandler+0x66>
 8006656:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800665a:	f003 0320 	and.w	r3, r3, #32
 800665e:	2b00      	cmp	r3, #0
 8006660:	d003      	beq.n	800666a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f000 fbf2 	bl	8006e4c <UART_Receive_IT>
      return;
 8006668:	e25b      	b.n	8006b22 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800666a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800666e:	2b00      	cmp	r3, #0
 8006670:	f000 80de 	beq.w	8006830 <HAL_UART_IRQHandler+0x22c>
 8006674:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006678:	f003 0301 	and.w	r3, r3, #1
 800667c:	2b00      	cmp	r3, #0
 800667e:	d106      	bne.n	800668e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006684:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006688:	2b00      	cmp	r3, #0
 800668a:	f000 80d1 	beq.w	8006830 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800668e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006692:	f003 0301 	and.w	r3, r3, #1
 8006696:	2b00      	cmp	r3, #0
 8006698:	d00b      	beq.n	80066b2 <HAL_UART_IRQHandler+0xae>
 800669a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800669e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d005      	beq.n	80066b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066aa:	f043 0201 	orr.w	r2, r3, #1
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066b6:	f003 0304 	and.w	r3, r3, #4
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d00b      	beq.n	80066d6 <HAL_UART_IRQHandler+0xd2>
 80066be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d005      	beq.n	80066d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066ce:	f043 0202 	orr.w	r2, r3, #2
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066da:	f003 0302 	and.w	r3, r3, #2
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d00b      	beq.n	80066fa <HAL_UART_IRQHandler+0xf6>
 80066e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066e6:	f003 0301 	and.w	r3, r3, #1
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d005      	beq.n	80066fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066f2:	f043 0204 	orr.w	r2, r3, #4
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80066fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066fe:	f003 0308 	and.w	r3, r3, #8
 8006702:	2b00      	cmp	r3, #0
 8006704:	d011      	beq.n	800672a <HAL_UART_IRQHandler+0x126>
 8006706:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800670a:	f003 0320 	and.w	r3, r3, #32
 800670e:	2b00      	cmp	r3, #0
 8006710:	d105      	bne.n	800671e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006712:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006716:	f003 0301 	and.w	r3, r3, #1
 800671a:	2b00      	cmp	r3, #0
 800671c:	d005      	beq.n	800672a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006722:	f043 0208 	orr.w	r2, r3, #8
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800672e:	2b00      	cmp	r3, #0
 8006730:	f000 81f2 	beq.w	8006b18 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006738:	f003 0320 	and.w	r3, r3, #32
 800673c:	2b00      	cmp	r3, #0
 800673e:	d008      	beq.n	8006752 <HAL_UART_IRQHandler+0x14e>
 8006740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006744:	f003 0320 	and.w	r3, r3, #32
 8006748:	2b00      	cmp	r3, #0
 800674a:	d002      	beq.n	8006752 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 fb7d 	bl	8006e4c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	695b      	ldr	r3, [r3, #20]
 8006758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800675c:	2b40      	cmp	r3, #64	; 0x40
 800675e:	bf0c      	ite	eq
 8006760:	2301      	moveq	r3, #1
 8006762:	2300      	movne	r3, #0
 8006764:	b2db      	uxtb	r3, r3
 8006766:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800676e:	f003 0308 	and.w	r3, r3, #8
 8006772:	2b00      	cmp	r3, #0
 8006774:	d103      	bne.n	800677e <HAL_UART_IRQHandler+0x17a>
 8006776:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800677a:	2b00      	cmp	r3, #0
 800677c:	d04f      	beq.n	800681e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f000 fa85 	bl	8006c8e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800678e:	2b40      	cmp	r3, #64	; 0x40
 8006790:	d141      	bne.n	8006816 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	3314      	adds	r3, #20
 8006798:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80067a0:	e853 3f00 	ldrex	r3, [r3]
 80067a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80067a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80067ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	3314      	adds	r3, #20
 80067ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80067be:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80067c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80067ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80067ce:	e841 2300 	strex	r3, r2, [r1]
 80067d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80067d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d1d9      	bne.n	8006792 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d013      	beq.n	800680e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067ea:	4a7e      	ldr	r2, [pc, #504]	; (80069e4 <HAL_UART_IRQHandler+0x3e0>)
 80067ec:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7fd fcca 	bl	800418c <HAL_DMA_Abort_IT>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d016      	beq.n	800682c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006802:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006808:	4610      	mov	r0, r2
 800680a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800680c:	e00e      	b.n	800682c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 f994 	bl	8006b3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006814:	e00a      	b.n	800682c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f000 f990 	bl	8006b3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800681c:	e006      	b.n	800682c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 f98c 	bl	8006b3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800682a:	e175      	b.n	8006b18 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800682c:	bf00      	nop
    return;
 800682e:	e173      	b.n	8006b18 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006834:	2b01      	cmp	r3, #1
 8006836:	f040 814f 	bne.w	8006ad8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800683a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800683e:	f003 0310 	and.w	r3, r3, #16
 8006842:	2b00      	cmp	r3, #0
 8006844:	f000 8148 	beq.w	8006ad8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800684c:	f003 0310 	and.w	r3, r3, #16
 8006850:	2b00      	cmp	r3, #0
 8006852:	f000 8141 	beq.w	8006ad8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006856:	2300      	movs	r3, #0
 8006858:	60bb      	str	r3, [r7, #8]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	60bb      	str	r3, [r7, #8]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	60bb      	str	r3, [r7, #8]
 800686a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	695b      	ldr	r3, [r3, #20]
 8006872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006876:	2b40      	cmp	r3, #64	; 0x40
 8006878:	f040 80b6 	bne.w	80069e8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006888:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800688c:	2b00      	cmp	r3, #0
 800688e:	f000 8145 	beq.w	8006b1c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006896:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800689a:	429a      	cmp	r2, r3
 800689c:	f080 813e 	bcs.w	8006b1c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80068a6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068ac:	69db      	ldr	r3, [r3, #28]
 80068ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068b2:	f000 8088 	beq.w	80069c6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	330c      	adds	r3, #12
 80068bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80068c4:	e853 3f00 	ldrex	r3, [r3]
 80068c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80068cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80068d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	330c      	adds	r3, #12
 80068de:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80068e2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80068e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80068ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80068f2:	e841 2300 	strex	r3, r2, [r1]
 80068f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80068fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d1d9      	bne.n	80068b6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	3314      	adds	r3, #20
 8006908:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800690a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800690c:	e853 3f00 	ldrex	r3, [r3]
 8006910:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006912:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006914:	f023 0301 	bic.w	r3, r3, #1
 8006918:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	3314      	adds	r3, #20
 8006922:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006926:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800692a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800692e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006932:	e841 2300 	strex	r3, r2, [r1]
 8006936:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006938:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800693a:	2b00      	cmp	r3, #0
 800693c:	d1e1      	bne.n	8006902 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	3314      	adds	r3, #20
 8006944:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006946:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006948:	e853 3f00 	ldrex	r3, [r3]
 800694c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800694e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006950:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006954:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	3314      	adds	r3, #20
 800695e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006962:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006964:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006966:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006968:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800696a:	e841 2300 	strex	r3, r2, [r1]
 800696e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006970:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006972:	2b00      	cmp	r3, #0
 8006974:	d1e3      	bne.n	800693e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2220      	movs	r2, #32
 800697a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	330c      	adds	r3, #12
 800698a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800698e:	e853 3f00 	ldrex	r3, [r3]
 8006992:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006994:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006996:	f023 0310 	bic.w	r3, r3, #16
 800699a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	330c      	adds	r3, #12
 80069a4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80069a8:	65ba      	str	r2, [r7, #88]	; 0x58
 80069aa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80069ae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80069b0:	e841 2300 	strex	r3, r2, [r1]
 80069b4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80069b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d1e3      	bne.n	8006984 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069c0:	4618      	mov	r0, r3
 80069c2:	f7fd fb73 	bl	80040ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2202      	movs	r2, #2
 80069ca:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	1ad3      	subs	r3, r2, r3
 80069d8:	b29b      	uxth	r3, r3
 80069da:	4619      	mov	r1, r3
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 f8b7 	bl	8006b50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80069e2:	e09b      	b.n	8006b1c <HAL_UART_IRQHandler+0x518>
 80069e4:	08006d55 	.word	0x08006d55
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	1ad3      	subs	r3, r2, r3
 80069f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	f000 808e 	beq.w	8006b20 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006a04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	f000 8089 	beq.w	8006b20 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	330c      	adds	r3, #12
 8006a14:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a18:	e853 3f00 	ldrex	r3, [r3]
 8006a1c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006a1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a20:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a24:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	330c      	adds	r3, #12
 8006a2e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006a32:	647a      	str	r2, [r7, #68]	; 0x44
 8006a34:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a36:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006a38:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a3a:	e841 2300 	strex	r3, r2, [r1]
 8006a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006a40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d1e3      	bne.n	8006a0e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	3314      	adds	r3, #20
 8006a4c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a50:	e853 3f00 	ldrex	r3, [r3]
 8006a54:	623b      	str	r3, [r7, #32]
   return(result);
 8006a56:	6a3b      	ldr	r3, [r7, #32]
 8006a58:	f023 0301 	bic.w	r3, r3, #1
 8006a5c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	3314      	adds	r3, #20
 8006a66:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006a6a:	633a      	str	r2, [r7, #48]	; 0x30
 8006a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a72:	e841 2300 	strex	r3, r2, [r1]
 8006a76:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d1e3      	bne.n	8006a46 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2220      	movs	r2, #32
 8006a82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	330c      	adds	r3, #12
 8006a92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	e853 3f00 	ldrex	r3, [r3]
 8006a9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f023 0310 	bic.w	r3, r3, #16
 8006aa2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	330c      	adds	r3, #12
 8006aac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006ab0:	61fa      	str	r2, [r7, #28]
 8006ab2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab4:	69b9      	ldr	r1, [r7, #24]
 8006ab6:	69fa      	ldr	r2, [r7, #28]
 8006ab8:	e841 2300 	strex	r3, r2, [r1]
 8006abc:	617b      	str	r3, [r7, #20]
   return(result);
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d1e3      	bne.n	8006a8c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2202      	movs	r2, #2
 8006ac8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006aca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006ace:	4619      	mov	r1, r3
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f000 f83d 	bl	8006b50 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006ad6:	e023      	b.n	8006b20 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006adc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d009      	beq.n	8006af8 <HAL_UART_IRQHandler+0x4f4>
 8006ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ae8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d003      	beq.n	8006af8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f000 f943 	bl	8006d7c <UART_Transmit_IT>
    return;
 8006af6:	e014      	b.n	8006b22 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d00e      	beq.n	8006b22 <HAL_UART_IRQHandler+0x51e>
 8006b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d008      	beq.n	8006b22 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 f983 	bl	8006e1c <UART_EndTransmit_IT>
    return;
 8006b16:	e004      	b.n	8006b22 <HAL_UART_IRQHandler+0x51e>
    return;
 8006b18:	bf00      	nop
 8006b1a:	e002      	b.n	8006b22 <HAL_UART_IRQHandler+0x51e>
      return;
 8006b1c:	bf00      	nop
 8006b1e:	e000      	b.n	8006b22 <HAL_UART_IRQHandler+0x51e>
      return;
 8006b20:	bf00      	nop
  }
}
 8006b22:	37e8      	adds	r7, #232	; 0xe8
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006b44:	bf00      	nop
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	460b      	mov	r3, r1
 8006b5a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006b5c:	bf00      	nop
 8006b5e:	370c      	adds	r7, #12
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b086      	sub	sp, #24
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	60b9      	str	r1, [r7, #8]
 8006b72:	603b      	str	r3, [r7, #0]
 8006b74:	4613      	mov	r3, r2
 8006b76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b78:	e03b      	b.n	8006bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b7a:	6a3b      	ldr	r3, [r7, #32]
 8006b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b80:	d037      	beq.n	8006bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b82:	f7fc fb3d 	bl	8003200 <HAL_GetTick>
 8006b86:	4602      	mov	r2, r0
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	1ad3      	subs	r3, r2, r3
 8006b8c:	6a3a      	ldr	r2, [r7, #32]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d302      	bcc.n	8006b98 <UART_WaitOnFlagUntilTimeout+0x30>
 8006b92:	6a3b      	ldr	r3, [r7, #32]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d101      	bne.n	8006b9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006b98:	2303      	movs	r3, #3
 8006b9a:	e03a      	b.n	8006c12 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	f003 0304 	and.w	r3, r3, #4
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d023      	beq.n	8006bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	2b80      	cmp	r3, #128	; 0x80
 8006bae:	d020      	beq.n	8006bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	2b40      	cmp	r3, #64	; 0x40
 8006bb4:	d01d      	beq.n	8006bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 0308 	and.w	r3, r3, #8
 8006bc0:	2b08      	cmp	r3, #8
 8006bc2:	d116      	bne.n	8006bf2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	617b      	str	r3, [r7, #20]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	617b      	str	r3, [r7, #20]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	617b      	str	r3, [r7, #20]
 8006bd8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006bda:	68f8      	ldr	r0, [r7, #12]
 8006bdc:	f000 f857 	bl	8006c8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2208      	movs	r2, #8
 8006be4:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2200      	movs	r2, #0
 8006bea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e00f      	b.n	8006c12 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	68ba      	ldr	r2, [r7, #8]
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	bf0c      	ite	eq
 8006c02:	2301      	moveq	r3, #1
 8006c04:	2300      	movne	r3, #0
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	461a      	mov	r2, r3
 8006c0a:	79fb      	ldrb	r3, [r7, #7]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d0b4      	beq.n	8006b7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3718      	adds	r7, #24
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}

08006c1a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b085      	sub	sp, #20
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	60f8      	str	r0, [r7, #12]
 8006c22:	60b9      	str	r1, [r7, #8]
 8006c24:	4613      	mov	r3, r2
 8006c26:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	68ba      	ldr	r2, [r7, #8]
 8006c2c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	88fa      	ldrh	r2, [r7, #6]
 8006c32:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	88fa      	ldrh	r2, [r7, #6]
 8006c38:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2222      	movs	r2, #34	; 0x22
 8006c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	691b      	ldr	r3, [r3, #16]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d007      	beq.n	8006c60 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68da      	ldr	r2, [r3, #12]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c5e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	695a      	ldr	r2, [r3, #20]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f042 0201 	orr.w	r2, r2, #1
 8006c6e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	68da      	ldr	r2, [r3, #12]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f042 0220 	orr.w	r2, r2, #32
 8006c7e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006c80:	2300      	movs	r3, #0
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3714      	adds	r7, #20
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr

08006c8e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c8e:	b480      	push	{r7}
 8006c90:	b095      	sub	sp, #84	; 0x54
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	330c      	adds	r3, #12
 8006c9c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ca0:	e853 3f00 	ldrex	r3, [r3]
 8006ca4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ca8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006cac:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	330c      	adds	r3, #12
 8006cb4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006cb6:	643a      	str	r2, [r7, #64]	; 0x40
 8006cb8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cba:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006cbc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006cbe:	e841 2300 	strex	r3, r2, [r1]
 8006cc2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d1e5      	bne.n	8006c96 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	3314      	adds	r3, #20
 8006cd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd2:	6a3b      	ldr	r3, [r7, #32]
 8006cd4:	e853 3f00 	ldrex	r3, [r3]
 8006cd8:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cda:	69fb      	ldr	r3, [r7, #28]
 8006cdc:	f023 0301 	bic.w	r3, r3, #1
 8006ce0:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	3314      	adds	r3, #20
 8006ce8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006cea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006cec:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006cf0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006cf2:	e841 2300 	strex	r3, r2, [r1]
 8006cf6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d1e5      	bne.n	8006cca <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	d119      	bne.n	8006d3a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	330c      	adds	r3, #12
 8006d0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	e853 3f00 	ldrex	r3, [r3]
 8006d14:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	f023 0310 	bic.w	r3, r3, #16
 8006d1c:	647b      	str	r3, [r7, #68]	; 0x44
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	330c      	adds	r3, #12
 8006d24:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d26:	61ba      	str	r2, [r7, #24]
 8006d28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d2a:	6979      	ldr	r1, [r7, #20]
 8006d2c:	69ba      	ldr	r2, [r7, #24]
 8006d2e:	e841 2300 	strex	r3, r2, [r1]
 8006d32:	613b      	str	r3, [r7, #16]
   return(result);
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1e5      	bne.n	8006d06 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2220      	movs	r2, #32
 8006d3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006d48:	bf00      	nop
 8006d4a:	3754      	adds	r7, #84	; 0x54
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2200      	movs	r2, #0
 8006d66:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d6e:	68f8      	ldr	r0, [r7, #12]
 8006d70:	f7ff fee4 	bl	8006b3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d74:	bf00      	nop
 8006d76:	3710      	adds	r7, #16
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b085      	sub	sp, #20
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	2b21      	cmp	r3, #33	; 0x21
 8006d8e:	d13e      	bne.n	8006e0e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d98:	d114      	bne.n	8006dc4 <UART_Transmit_IT+0x48>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d110      	bne.n	8006dc4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6a1b      	ldr	r3, [r3, #32]
 8006da6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	881b      	ldrh	r3, [r3, #0]
 8006dac:	461a      	mov	r2, r3
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006db6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6a1b      	ldr	r3, [r3, #32]
 8006dbc:	1c9a      	adds	r2, r3, #2
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	621a      	str	r2, [r3, #32]
 8006dc2:	e008      	b.n	8006dd6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6a1b      	ldr	r3, [r3, #32]
 8006dc8:	1c59      	adds	r1, r3, #1
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	6211      	str	r1, [r2, #32]
 8006dce:	781a      	ldrb	r2, [r3, #0]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	3b01      	subs	r3, #1
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	4619      	mov	r1, r3
 8006de4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d10f      	bne.n	8006e0a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68da      	ldr	r2, [r3, #12]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006df8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	68da      	ldr	r2, [r3, #12]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e08:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	e000      	b.n	8006e10 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e0e:	2302      	movs	r3, #2
  }
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3714      	adds	r7, #20
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr

08006e1c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b082      	sub	sp, #8
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	68da      	ldr	r2, [r3, #12]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e32:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2220      	movs	r2, #32
 8006e38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f7ff fe73 	bl	8006b28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006e42:	2300      	movs	r3, #0
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3708      	adds	r7, #8
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}

08006e4c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b08c      	sub	sp, #48	; 0x30
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006e5a:	b2db      	uxtb	r3, r3
 8006e5c:	2b22      	cmp	r3, #34	; 0x22
 8006e5e:	f040 80ae 	bne.w	8006fbe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e6a:	d117      	bne.n	8006e9c <UART_Receive_IT+0x50>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	691b      	ldr	r3, [r3, #16]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d113      	bne.n	8006e9c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006e74:	2300      	movs	r3, #0
 8006e76:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e7c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	b29b      	uxth	r3, r3
 8006e86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e8a:	b29a      	uxth	r2, r3
 8006e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e8e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e94:	1c9a      	adds	r2, r3, #2
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	629a      	str	r2, [r3, #40]	; 0x28
 8006e9a:	e026      	b.n	8006eea <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006eae:	d007      	beq.n	8006ec0 <UART_Receive_IT+0x74>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d10a      	bne.n	8006ece <UART_Receive_IT+0x82>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	691b      	ldr	r3, [r3, #16]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d106      	bne.n	8006ece <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	b2da      	uxtb	r2, r3
 8006ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eca:	701a      	strb	r2, [r3, #0]
 8006ecc:	e008      	b.n	8006ee0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	b2db      	uxtb	r3, r3
 8006ed6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006eda:	b2da      	uxtb	r2, r3
 8006edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ede:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ee4:	1c5a      	adds	r2, r3, #1
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	3b01      	subs	r3, #1
 8006ef2:	b29b      	uxth	r3, r3
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	4619      	mov	r1, r3
 8006ef8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d15d      	bne.n	8006fba <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	68da      	ldr	r2, [r3, #12]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f022 0220 	bic.w	r2, r2, #32
 8006f0c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	68da      	ldr	r2, [r3, #12]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f1c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	695a      	ldr	r2, [r3, #20]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f022 0201 	bic.w	r2, r2, #1
 8006f2c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2220      	movs	r2, #32
 8006f32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d135      	bne.n	8006fb0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	330c      	adds	r3, #12
 8006f50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	e853 3f00 	ldrex	r3, [r3]
 8006f58:	613b      	str	r3, [r7, #16]
   return(result);
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	f023 0310 	bic.w	r3, r3, #16
 8006f60:	627b      	str	r3, [r7, #36]	; 0x24
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	330c      	adds	r3, #12
 8006f68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f6a:	623a      	str	r2, [r7, #32]
 8006f6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f6e:	69f9      	ldr	r1, [r7, #28]
 8006f70:	6a3a      	ldr	r2, [r7, #32]
 8006f72:	e841 2300 	strex	r3, r2, [r1]
 8006f76:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d1e5      	bne.n	8006f4a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 0310 	and.w	r3, r3, #16
 8006f88:	2b10      	cmp	r3, #16
 8006f8a:	d10a      	bne.n	8006fa2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	60fb      	str	r3, [r7, #12]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	60fb      	str	r3, [r7, #12]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	60fb      	str	r3, [r7, #12]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f7ff fdd1 	bl	8006b50 <HAL_UARTEx_RxEventCallback>
 8006fae:	e002      	b.n	8006fb6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f7fb fa3b 	bl	800242c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	e002      	b.n	8006fc0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	e000      	b.n	8006fc0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006fbe:	2302      	movs	r3, #2
  }
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3730      	adds	r7, #48	; 0x30
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fcc:	b0c0      	sub	sp, #256	; 0x100
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	691b      	ldr	r3, [r3, #16]
 8006fdc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fe4:	68d9      	ldr	r1, [r3, #12]
 8006fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	ea40 0301 	orr.w	r3, r0, r1
 8006ff0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ff6:	689a      	ldr	r2, [r3, #8]
 8006ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ffc:	691b      	ldr	r3, [r3, #16]
 8006ffe:	431a      	orrs	r2, r3
 8007000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007004:	695b      	ldr	r3, [r3, #20]
 8007006:	431a      	orrs	r2, r3
 8007008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800700c:	69db      	ldr	r3, [r3, #28]
 800700e:	4313      	orrs	r3, r2
 8007010:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	68db      	ldr	r3, [r3, #12]
 800701c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007020:	f021 010c 	bic.w	r1, r1, #12
 8007024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800702e:	430b      	orrs	r3, r1
 8007030:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	695b      	ldr	r3, [r3, #20]
 800703a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800703e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007042:	6999      	ldr	r1, [r3, #24]
 8007044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	ea40 0301 	orr.w	r3, r0, r1
 800704e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	4b8f      	ldr	r3, [pc, #572]	; (8007294 <UART_SetConfig+0x2cc>)
 8007058:	429a      	cmp	r2, r3
 800705a:	d005      	beq.n	8007068 <UART_SetConfig+0xa0>
 800705c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	4b8d      	ldr	r3, [pc, #564]	; (8007298 <UART_SetConfig+0x2d0>)
 8007064:	429a      	cmp	r2, r3
 8007066:	d104      	bne.n	8007072 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007068:	f7fe f988 	bl	800537c <HAL_RCC_GetPCLK2Freq>
 800706c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007070:	e003      	b.n	800707a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007072:	f7fe f96f 	bl	8005354 <HAL_RCC_GetPCLK1Freq>
 8007076:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800707a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800707e:	69db      	ldr	r3, [r3, #28]
 8007080:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007084:	f040 810c 	bne.w	80072a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007088:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800708c:	2200      	movs	r2, #0
 800708e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007092:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007096:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800709a:	4622      	mov	r2, r4
 800709c:	462b      	mov	r3, r5
 800709e:	1891      	adds	r1, r2, r2
 80070a0:	65b9      	str	r1, [r7, #88]	; 0x58
 80070a2:	415b      	adcs	r3, r3
 80070a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80070a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80070aa:	4621      	mov	r1, r4
 80070ac:	eb12 0801 	adds.w	r8, r2, r1
 80070b0:	4629      	mov	r1, r5
 80070b2:	eb43 0901 	adc.w	r9, r3, r1
 80070b6:	f04f 0200 	mov.w	r2, #0
 80070ba:	f04f 0300 	mov.w	r3, #0
 80070be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80070c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80070c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80070ca:	4690      	mov	r8, r2
 80070cc:	4699      	mov	r9, r3
 80070ce:	4623      	mov	r3, r4
 80070d0:	eb18 0303 	adds.w	r3, r8, r3
 80070d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80070d8:	462b      	mov	r3, r5
 80070da:	eb49 0303 	adc.w	r3, r9, r3
 80070de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80070e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80070ee:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80070f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80070f6:	460b      	mov	r3, r1
 80070f8:	18db      	adds	r3, r3, r3
 80070fa:	653b      	str	r3, [r7, #80]	; 0x50
 80070fc:	4613      	mov	r3, r2
 80070fe:	eb42 0303 	adc.w	r3, r2, r3
 8007102:	657b      	str	r3, [r7, #84]	; 0x54
 8007104:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007108:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800710c:	f7f9 fd4c 	bl	8000ba8 <__aeabi_uldivmod>
 8007110:	4602      	mov	r2, r0
 8007112:	460b      	mov	r3, r1
 8007114:	4b61      	ldr	r3, [pc, #388]	; (800729c <UART_SetConfig+0x2d4>)
 8007116:	fba3 2302 	umull	r2, r3, r3, r2
 800711a:	095b      	lsrs	r3, r3, #5
 800711c:	011c      	lsls	r4, r3, #4
 800711e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007122:	2200      	movs	r2, #0
 8007124:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007128:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800712c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007130:	4642      	mov	r2, r8
 8007132:	464b      	mov	r3, r9
 8007134:	1891      	adds	r1, r2, r2
 8007136:	64b9      	str	r1, [r7, #72]	; 0x48
 8007138:	415b      	adcs	r3, r3
 800713a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800713c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007140:	4641      	mov	r1, r8
 8007142:	eb12 0a01 	adds.w	sl, r2, r1
 8007146:	4649      	mov	r1, r9
 8007148:	eb43 0b01 	adc.w	fp, r3, r1
 800714c:	f04f 0200 	mov.w	r2, #0
 8007150:	f04f 0300 	mov.w	r3, #0
 8007154:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007158:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800715c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007160:	4692      	mov	sl, r2
 8007162:	469b      	mov	fp, r3
 8007164:	4643      	mov	r3, r8
 8007166:	eb1a 0303 	adds.w	r3, sl, r3
 800716a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800716e:	464b      	mov	r3, r9
 8007170:	eb4b 0303 	adc.w	r3, fp, r3
 8007174:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007184:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007188:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800718c:	460b      	mov	r3, r1
 800718e:	18db      	adds	r3, r3, r3
 8007190:	643b      	str	r3, [r7, #64]	; 0x40
 8007192:	4613      	mov	r3, r2
 8007194:	eb42 0303 	adc.w	r3, r2, r3
 8007198:	647b      	str	r3, [r7, #68]	; 0x44
 800719a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800719e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80071a2:	f7f9 fd01 	bl	8000ba8 <__aeabi_uldivmod>
 80071a6:	4602      	mov	r2, r0
 80071a8:	460b      	mov	r3, r1
 80071aa:	4611      	mov	r1, r2
 80071ac:	4b3b      	ldr	r3, [pc, #236]	; (800729c <UART_SetConfig+0x2d4>)
 80071ae:	fba3 2301 	umull	r2, r3, r3, r1
 80071b2:	095b      	lsrs	r3, r3, #5
 80071b4:	2264      	movs	r2, #100	; 0x64
 80071b6:	fb02 f303 	mul.w	r3, r2, r3
 80071ba:	1acb      	subs	r3, r1, r3
 80071bc:	00db      	lsls	r3, r3, #3
 80071be:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80071c2:	4b36      	ldr	r3, [pc, #216]	; (800729c <UART_SetConfig+0x2d4>)
 80071c4:	fba3 2302 	umull	r2, r3, r3, r2
 80071c8:	095b      	lsrs	r3, r3, #5
 80071ca:	005b      	lsls	r3, r3, #1
 80071cc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80071d0:	441c      	add	r4, r3
 80071d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071d6:	2200      	movs	r2, #0
 80071d8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80071dc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80071e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80071e4:	4642      	mov	r2, r8
 80071e6:	464b      	mov	r3, r9
 80071e8:	1891      	adds	r1, r2, r2
 80071ea:	63b9      	str	r1, [r7, #56]	; 0x38
 80071ec:	415b      	adcs	r3, r3
 80071ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80071f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80071f4:	4641      	mov	r1, r8
 80071f6:	1851      	adds	r1, r2, r1
 80071f8:	6339      	str	r1, [r7, #48]	; 0x30
 80071fa:	4649      	mov	r1, r9
 80071fc:	414b      	adcs	r3, r1
 80071fe:	637b      	str	r3, [r7, #52]	; 0x34
 8007200:	f04f 0200 	mov.w	r2, #0
 8007204:	f04f 0300 	mov.w	r3, #0
 8007208:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800720c:	4659      	mov	r1, fp
 800720e:	00cb      	lsls	r3, r1, #3
 8007210:	4651      	mov	r1, sl
 8007212:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007216:	4651      	mov	r1, sl
 8007218:	00ca      	lsls	r2, r1, #3
 800721a:	4610      	mov	r0, r2
 800721c:	4619      	mov	r1, r3
 800721e:	4603      	mov	r3, r0
 8007220:	4642      	mov	r2, r8
 8007222:	189b      	adds	r3, r3, r2
 8007224:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007228:	464b      	mov	r3, r9
 800722a:	460a      	mov	r2, r1
 800722c:	eb42 0303 	adc.w	r3, r2, r3
 8007230:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	2200      	movs	r2, #0
 800723c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007240:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007244:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007248:	460b      	mov	r3, r1
 800724a:	18db      	adds	r3, r3, r3
 800724c:	62bb      	str	r3, [r7, #40]	; 0x28
 800724e:	4613      	mov	r3, r2
 8007250:	eb42 0303 	adc.w	r3, r2, r3
 8007254:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007256:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800725a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800725e:	f7f9 fca3 	bl	8000ba8 <__aeabi_uldivmod>
 8007262:	4602      	mov	r2, r0
 8007264:	460b      	mov	r3, r1
 8007266:	4b0d      	ldr	r3, [pc, #52]	; (800729c <UART_SetConfig+0x2d4>)
 8007268:	fba3 1302 	umull	r1, r3, r3, r2
 800726c:	095b      	lsrs	r3, r3, #5
 800726e:	2164      	movs	r1, #100	; 0x64
 8007270:	fb01 f303 	mul.w	r3, r1, r3
 8007274:	1ad3      	subs	r3, r2, r3
 8007276:	00db      	lsls	r3, r3, #3
 8007278:	3332      	adds	r3, #50	; 0x32
 800727a:	4a08      	ldr	r2, [pc, #32]	; (800729c <UART_SetConfig+0x2d4>)
 800727c:	fba2 2303 	umull	r2, r3, r2, r3
 8007280:	095b      	lsrs	r3, r3, #5
 8007282:	f003 0207 	and.w	r2, r3, #7
 8007286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4422      	add	r2, r4
 800728e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007290:	e106      	b.n	80074a0 <UART_SetConfig+0x4d8>
 8007292:	bf00      	nop
 8007294:	40011000 	.word	0x40011000
 8007298:	40011400 	.word	0x40011400
 800729c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80072a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80072a4:	2200      	movs	r2, #0
 80072a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80072aa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80072ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80072b2:	4642      	mov	r2, r8
 80072b4:	464b      	mov	r3, r9
 80072b6:	1891      	adds	r1, r2, r2
 80072b8:	6239      	str	r1, [r7, #32]
 80072ba:	415b      	adcs	r3, r3
 80072bc:	627b      	str	r3, [r7, #36]	; 0x24
 80072be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80072c2:	4641      	mov	r1, r8
 80072c4:	1854      	adds	r4, r2, r1
 80072c6:	4649      	mov	r1, r9
 80072c8:	eb43 0501 	adc.w	r5, r3, r1
 80072cc:	f04f 0200 	mov.w	r2, #0
 80072d0:	f04f 0300 	mov.w	r3, #0
 80072d4:	00eb      	lsls	r3, r5, #3
 80072d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072da:	00e2      	lsls	r2, r4, #3
 80072dc:	4614      	mov	r4, r2
 80072de:	461d      	mov	r5, r3
 80072e0:	4643      	mov	r3, r8
 80072e2:	18e3      	adds	r3, r4, r3
 80072e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80072e8:	464b      	mov	r3, r9
 80072ea:	eb45 0303 	adc.w	r3, r5, r3
 80072ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80072f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80072fe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007302:	f04f 0200 	mov.w	r2, #0
 8007306:	f04f 0300 	mov.w	r3, #0
 800730a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800730e:	4629      	mov	r1, r5
 8007310:	008b      	lsls	r3, r1, #2
 8007312:	4621      	mov	r1, r4
 8007314:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007318:	4621      	mov	r1, r4
 800731a:	008a      	lsls	r2, r1, #2
 800731c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007320:	f7f9 fc42 	bl	8000ba8 <__aeabi_uldivmod>
 8007324:	4602      	mov	r2, r0
 8007326:	460b      	mov	r3, r1
 8007328:	4b60      	ldr	r3, [pc, #384]	; (80074ac <UART_SetConfig+0x4e4>)
 800732a:	fba3 2302 	umull	r2, r3, r3, r2
 800732e:	095b      	lsrs	r3, r3, #5
 8007330:	011c      	lsls	r4, r3, #4
 8007332:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007336:	2200      	movs	r2, #0
 8007338:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800733c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007340:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007344:	4642      	mov	r2, r8
 8007346:	464b      	mov	r3, r9
 8007348:	1891      	adds	r1, r2, r2
 800734a:	61b9      	str	r1, [r7, #24]
 800734c:	415b      	adcs	r3, r3
 800734e:	61fb      	str	r3, [r7, #28]
 8007350:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007354:	4641      	mov	r1, r8
 8007356:	1851      	adds	r1, r2, r1
 8007358:	6139      	str	r1, [r7, #16]
 800735a:	4649      	mov	r1, r9
 800735c:	414b      	adcs	r3, r1
 800735e:	617b      	str	r3, [r7, #20]
 8007360:	f04f 0200 	mov.w	r2, #0
 8007364:	f04f 0300 	mov.w	r3, #0
 8007368:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800736c:	4659      	mov	r1, fp
 800736e:	00cb      	lsls	r3, r1, #3
 8007370:	4651      	mov	r1, sl
 8007372:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007376:	4651      	mov	r1, sl
 8007378:	00ca      	lsls	r2, r1, #3
 800737a:	4610      	mov	r0, r2
 800737c:	4619      	mov	r1, r3
 800737e:	4603      	mov	r3, r0
 8007380:	4642      	mov	r2, r8
 8007382:	189b      	adds	r3, r3, r2
 8007384:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007388:	464b      	mov	r3, r9
 800738a:	460a      	mov	r2, r1
 800738c:	eb42 0303 	adc.w	r3, r2, r3
 8007390:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	2200      	movs	r2, #0
 800739c:	67bb      	str	r3, [r7, #120]	; 0x78
 800739e:	67fa      	str	r2, [r7, #124]	; 0x7c
 80073a0:	f04f 0200 	mov.w	r2, #0
 80073a4:	f04f 0300 	mov.w	r3, #0
 80073a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80073ac:	4649      	mov	r1, r9
 80073ae:	008b      	lsls	r3, r1, #2
 80073b0:	4641      	mov	r1, r8
 80073b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073b6:	4641      	mov	r1, r8
 80073b8:	008a      	lsls	r2, r1, #2
 80073ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80073be:	f7f9 fbf3 	bl	8000ba8 <__aeabi_uldivmod>
 80073c2:	4602      	mov	r2, r0
 80073c4:	460b      	mov	r3, r1
 80073c6:	4611      	mov	r1, r2
 80073c8:	4b38      	ldr	r3, [pc, #224]	; (80074ac <UART_SetConfig+0x4e4>)
 80073ca:	fba3 2301 	umull	r2, r3, r3, r1
 80073ce:	095b      	lsrs	r3, r3, #5
 80073d0:	2264      	movs	r2, #100	; 0x64
 80073d2:	fb02 f303 	mul.w	r3, r2, r3
 80073d6:	1acb      	subs	r3, r1, r3
 80073d8:	011b      	lsls	r3, r3, #4
 80073da:	3332      	adds	r3, #50	; 0x32
 80073dc:	4a33      	ldr	r2, [pc, #204]	; (80074ac <UART_SetConfig+0x4e4>)
 80073de:	fba2 2303 	umull	r2, r3, r2, r3
 80073e2:	095b      	lsrs	r3, r3, #5
 80073e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80073e8:	441c      	add	r4, r3
 80073ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073ee:	2200      	movs	r2, #0
 80073f0:	673b      	str	r3, [r7, #112]	; 0x70
 80073f2:	677a      	str	r2, [r7, #116]	; 0x74
 80073f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80073f8:	4642      	mov	r2, r8
 80073fa:	464b      	mov	r3, r9
 80073fc:	1891      	adds	r1, r2, r2
 80073fe:	60b9      	str	r1, [r7, #8]
 8007400:	415b      	adcs	r3, r3
 8007402:	60fb      	str	r3, [r7, #12]
 8007404:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007408:	4641      	mov	r1, r8
 800740a:	1851      	adds	r1, r2, r1
 800740c:	6039      	str	r1, [r7, #0]
 800740e:	4649      	mov	r1, r9
 8007410:	414b      	adcs	r3, r1
 8007412:	607b      	str	r3, [r7, #4]
 8007414:	f04f 0200 	mov.w	r2, #0
 8007418:	f04f 0300 	mov.w	r3, #0
 800741c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007420:	4659      	mov	r1, fp
 8007422:	00cb      	lsls	r3, r1, #3
 8007424:	4651      	mov	r1, sl
 8007426:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800742a:	4651      	mov	r1, sl
 800742c:	00ca      	lsls	r2, r1, #3
 800742e:	4610      	mov	r0, r2
 8007430:	4619      	mov	r1, r3
 8007432:	4603      	mov	r3, r0
 8007434:	4642      	mov	r2, r8
 8007436:	189b      	adds	r3, r3, r2
 8007438:	66bb      	str	r3, [r7, #104]	; 0x68
 800743a:	464b      	mov	r3, r9
 800743c:	460a      	mov	r2, r1
 800743e:	eb42 0303 	adc.w	r3, r2, r3
 8007442:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	663b      	str	r3, [r7, #96]	; 0x60
 800744e:	667a      	str	r2, [r7, #100]	; 0x64
 8007450:	f04f 0200 	mov.w	r2, #0
 8007454:	f04f 0300 	mov.w	r3, #0
 8007458:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800745c:	4649      	mov	r1, r9
 800745e:	008b      	lsls	r3, r1, #2
 8007460:	4641      	mov	r1, r8
 8007462:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007466:	4641      	mov	r1, r8
 8007468:	008a      	lsls	r2, r1, #2
 800746a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800746e:	f7f9 fb9b 	bl	8000ba8 <__aeabi_uldivmod>
 8007472:	4602      	mov	r2, r0
 8007474:	460b      	mov	r3, r1
 8007476:	4b0d      	ldr	r3, [pc, #52]	; (80074ac <UART_SetConfig+0x4e4>)
 8007478:	fba3 1302 	umull	r1, r3, r3, r2
 800747c:	095b      	lsrs	r3, r3, #5
 800747e:	2164      	movs	r1, #100	; 0x64
 8007480:	fb01 f303 	mul.w	r3, r1, r3
 8007484:	1ad3      	subs	r3, r2, r3
 8007486:	011b      	lsls	r3, r3, #4
 8007488:	3332      	adds	r3, #50	; 0x32
 800748a:	4a08      	ldr	r2, [pc, #32]	; (80074ac <UART_SetConfig+0x4e4>)
 800748c:	fba2 2303 	umull	r2, r3, r2, r3
 8007490:	095b      	lsrs	r3, r3, #5
 8007492:	f003 020f 	and.w	r2, r3, #15
 8007496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4422      	add	r2, r4
 800749e:	609a      	str	r2, [r3, #8]
}
 80074a0:	bf00      	nop
 80074a2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80074a6:	46bd      	mov	sp, r7
 80074a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074ac:	51eb851f 	.word	0x51eb851f

080074b0 <__cvt>:
 80074b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074b4:	ec55 4b10 	vmov	r4, r5, d0
 80074b8:	2d00      	cmp	r5, #0
 80074ba:	460e      	mov	r6, r1
 80074bc:	4619      	mov	r1, r3
 80074be:	462b      	mov	r3, r5
 80074c0:	bfbb      	ittet	lt
 80074c2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80074c6:	461d      	movlt	r5, r3
 80074c8:	2300      	movge	r3, #0
 80074ca:	232d      	movlt	r3, #45	; 0x2d
 80074cc:	700b      	strb	r3, [r1, #0]
 80074ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074d0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80074d4:	4691      	mov	r9, r2
 80074d6:	f023 0820 	bic.w	r8, r3, #32
 80074da:	bfbc      	itt	lt
 80074dc:	4622      	movlt	r2, r4
 80074de:	4614      	movlt	r4, r2
 80074e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80074e4:	d005      	beq.n	80074f2 <__cvt+0x42>
 80074e6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80074ea:	d100      	bne.n	80074ee <__cvt+0x3e>
 80074ec:	3601      	adds	r6, #1
 80074ee:	2102      	movs	r1, #2
 80074f0:	e000      	b.n	80074f4 <__cvt+0x44>
 80074f2:	2103      	movs	r1, #3
 80074f4:	ab03      	add	r3, sp, #12
 80074f6:	9301      	str	r3, [sp, #4]
 80074f8:	ab02      	add	r3, sp, #8
 80074fa:	9300      	str	r3, [sp, #0]
 80074fc:	ec45 4b10 	vmov	d0, r4, r5
 8007500:	4653      	mov	r3, sl
 8007502:	4632      	mov	r2, r6
 8007504:	f000 fe68 	bl	80081d8 <_dtoa_r>
 8007508:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800750c:	4607      	mov	r7, r0
 800750e:	d102      	bne.n	8007516 <__cvt+0x66>
 8007510:	f019 0f01 	tst.w	r9, #1
 8007514:	d022      	beq.n	800755c <__cvt+0xac>
 8007516:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800751a:	eb07 0906 	add.w	r9, r7, r6
 800751e:	d110      	bne.n	8007542 <__cvt+0x92>
 8007520:	783b      	ldrb	r3, [r7, #0]
 8007522:	2b30      	cmp	r3, #48	; 0x30
 8007524:	d10a      	bne.n	800753c <__cvt+0x8c>
 8007526:	2200      	movs	r2, #0
 8007528:	2300      	movs	r3, #0
 800752a:	4620      	mov	r0, r4
 800752c:	4629      	mov	r1, r5
 800752e:	f7f9 facb 	bl	8000ac8 <__aeabi_dcmpeq>
 8007532:	b918      	cbnz	r0, 800753c <__cvt+0x8c>
 8007534:	f1c6 0601 	rsb	r6, r6, #1
 8007538:	f8ca 6000 	str.w	r6, [sl]
 800753c:	f8da 3000 	ldr.w	r3, [sl]
 8007540:	4499      	add	r9, r3
 8007542:	2200      	movs	r2, #0
 8007544:	2300      	movs	r3, #0
 8007546:	4620      	mov	r0, r4
 8007548:	4629      	mov	r1, r5
 800754a:	f7f9 fabd 	bl	8000ac8 <__aeabi_dcmpeq>
 800754e:	b108      	cbz	r0, 8007554 <__cvt+0xa4>
 8007550:	f8cd 900c 	str.w	r9, [sp, #12]
 8007554:	2230      	movs	r2, #48	; 0x30
 8007556:	9b03      	ldr	r3, [sp, #12]
 8007558:	454b      	cmp	r3, r9
 800755a:	d307      	bcc.n	800756c <__cvt+0xbc>
 800755c:	9b03      	ldr	r3, [sp, #12]
 800755e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007560:	1bdb      	subs	r3, r3, r7
 8007562:	4638      	mov	r0, r7
 8007564:	6013      	str	r3, [r2, #0]
 8007566:	b004      	add	sp, #16
 8007568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800756c:	1c59      	adds	r1, r3, #1
 800756e:	9103      	str	r1, [sp, #12]
 8007570:	701a      	strb	r2, [r3, #0]
 8007572:	e7f0      	b.n	8007556 <__cvt+0xa6>

08007574 <__exponent>:
 8007574:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007576:	4603      	mov	r3, r0
 8007578:	2900      	cmp	r1, #0
 800757a:	bfb8      	it	lt
 800757c:	4249      	neglt	r1, r1
 800757e:	f803 2b02 	strb.w	r2, [r3], #2
 8007582:	bfb4      	ite	lt
 8007584:	222d      	movlt	r2, #45	; 0x2d
 8007586:	222b      	movge	r2, #43	; 0x2b
 8007588:	2909      	cmp	r1, #9
 800758a:	7042      	strb	r2, [r0, #1]
 800758c:	dd2a      	ble.n	80075e4 <__exponent+0x70>
 800758e:	f10d 0207 	add.w	r2, sp, #7
 8007592:	4617      	mov	r7, r2
 8007594:	260a      	movs	r6, #10
 8007596:	4694      	mov	ip, r2
 8007598:	fb91 f5f6 	sdiv	r5, r1, r6
 800759c:	fb06 1415 	mls	r4, r6, r5, r1
 80075a0:	3430      	adds	r4, #48	; 0x30
 80075a2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80075a6:	460c      	mov	r4, r1
 80075a8:	2c63      	cmp	r4, #99	; 0x63
 80075aa:	f102 32ff 	add.w	r2, r2, #4294967295
 80075ae:	4629      	mov	r1, r5
 80075b0:	dcf1      	bgt.n	8007596 <__exponent+0x22>
 80075b2:	3130      	adds	r1, #48	; 0x30
 80075b4:	f1ac 0402 	sub.w	r4, ip, #2
 80075b8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80075bc:	1c41      	adds	r1, r0, #1
 80075be:	4622      	mov	r2, r4
 80075c0:	42ba      	cmp	r2, r7
 80075c2:	d30a      	bcc.n	80075da <__exponent+0x66>
 80075c4:	f10d 0209 	add.w	r2, sp, #9
 80075c8:	eba2 020c 	sub.w	r2, r2, ip
 80075cc:	42bc      	cmp	r4, r7
 80075ce:	bf88      	it	hi
 80075d0:	2200      	movhi	r2, #0
 80075d2:	4413      	add	r3, r2
 80075d4:	1a18      	subs	r0, r3, r0
 80075d6:	b003      	add	sp, #12
 80075d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075da:	f812 5b01 	ldrb.w	r5, [r2], #1
 80075de:	f801 5f01 	strb.w	r5, [r1, #1]!
 80075e2:	e7ed      	b.n	80075c0 <__exponent+0x4c>
 80075e4:	2330      	movs	r3, #48	; 0x30
 80075e6:	3130      	adds	r1, #48	; 0x30
 80075e8:	7083      	strb	r3, [r0, #2]
 80075ea:	70c1      	strb	r1, [r0, #3]
 80075ec:	1d03      	adds	r3, r0, #4
 80075ee:	e7f1      	b.n	80075d4 <__exponent+0x60>

080075f0 <_printf_float>:
 80075f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075f4:	ed2d 8b02 	vpush	{d8}
 80075f8:	b08d      	sub	sp, #52	; 0x34
 80075fa:	460c      	mov	r4, r1
 80075fc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007600:	4616      	mov	r6, r2
 8007602:	461f      	mov	r7, r3
 8007604:	4605      	mov	r5, r0
 8007606:	f000 fce7 	bl	8007fd8 <_localeconv_r>
 800760a:	f8d0 a000 	ldr.w	sl, [r0]
 800760e:	4650      	mov	r0, sl
 8007610:	f7f8 fe2e 	bl	8000270 <strlen>
 8007614:	2300      	movs	r3, #0
 8007616:	930a      	str	r3, [sp, #40]	; 0x28
 8007618:	6823      	ldr	r3, [r4, #0]
 800761a:	9305      	str	r3, [sp, #20]
 800761c:	f8d8 3000 	ldr.w	r3, [r8]
 8007620:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007624:	3307      	adds	r3, #7
 8007626:	f023 0307 	bic.w	r3, r3, #7
 800762a:	f103 0208 	add.w	r2, r3, #8
 800762e:	f8c8 2000 	str.w	r2, [r8]
 8007632:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007636:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800763a:	9307      	str	r3, [sp, #28]
 800763c:	f8cd 8018 	str.w	r8, [sp, #24]
 8007640:	ee08 0a10 	vmov	s16, r0
 8007644:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007648:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800764c:	4b9e      	ldr	r3, [pc, #632]	; (80078c8 <_printf_float+0x2d8>)
 800764e:	f04f 32ff 	mov.w	r2, #4294967295
 8007652:	f7f9 fa6b 	bl	8000b2c <__aeabi_dcmpun>
 8007656:	bb88      	cbnz	r0, 80076bc <_printf_float+0xcc>
 8007658:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800765c:	4b9a      	ldr	r3, [pc, #616]	; (80078c8 <_printf_float+0x2d8>)
 800765e:	f04f 32ff 	mov.w	r2, #4294967295
 8007662:	f7f9 fa45 	bl	8000af0 <__aeabi_dcmple>
 8007666:	bb48      	cbnz	r0, 80076bc <_printf_float+0xcc>
 8007668:	2200      	movs	r2, #0
 800766a:	2300      	movs	r3, #0
 800766c:	4640      	mov	r0, r8
 800766e:	4649      	mov	r1, r9
 8007670:	f7f9 fa34 	bl	8000adc <__aeabi_dcmplt>
 8007674:	b110      	cbz	r0, 800767c <_printf_float+0x8c>
 8007676:	232d      	movs	r3, #45	; 0x2d
 8007678:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800767c:	4a93      	ldr	r2, [pc, #588]	; (80078cc <_printf_float+0x2dc>)
 800767e:	4b94      	ldr	r3, [pc, #592]	; (80078d0 <_printf_float+0x2e0>)
 8007680:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007684:	bf94      	ite	ls
 8007686:	4690      	movls	r8, r2
 8007688:	4698      	movhi	r8, r3
 800768a:	2303      	movs	r3, #3
 800768c:	6123      	str	r3, [r4, #16]
 800768e:	9b05      	ldr	r3, [sp, #20]
 8007690:	f023 0304 	bic.w	r3, r3, #4
 8007694:	6023      	str	r3, [r4, #0]
 8007696:	f04f 0900 	mov.w	r9, #0
 800769a:	9700      	str	r7, [sp, #0]
 800769c:	4633      	mov	r3, r6
 800769e:	aa0b      	add	r2, sp, #44	; 0x2c
 80076a0:	4621      	mov	r1, r4
 80076a2:	4628      	mov	r0, r5
 80076a4:	f000 f9da 	bl	8007a5c <_printf_common>
 80076a8:	3001      	adds	r0, #1
 80076aa:	f040 8090 	bne.w	80077ce <_printf_float+0x1de>
 80076ae:	f04f 30ff 	mov.w	r0, #4294967295
 80076b2:	b00d      	add	sp, #52	; 0x34
 80076b4:	ecbd 8b02 	vpop	{d8}
 80076b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076bc:	4642      	mov	r2, r8
 80076be:	464b      	mov	r3, r9
 80076c0:	4640      	mov	r0, r8
 80076c2:	4649      	mov	r1, r9
 80076c4:	f7f9 fa32 	bl	8000b2c <__aeabi_dcmpun>
 80076c8:	b140      	cbz	r0, 80076dc <_printf_float+0xec>
 80076ca:	464b      	mov	r3, r9
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	bfbc      	itt	lt
 80076d0:	232d      	movlt	r3, #45	; 0x2d
 80076d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80076d6:	4a7f      	ldr	r2, [pc, #508]	; (80078d4 <_printf_float+0x2e4>)
 80076d8:	4b7f      	ldr	r3, [pc, #508]	; (80078d8 <_printf_float+0x2e8>)
 80076da:	e7d1      	b.n	8007680 <_printf_float+0x90>
 80076dc:	6863      	ldr	r3, [r4, #4]
 80076de:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80076e2:	9206      	str	r2, [sp, #24]
 80076e4:	1c5a      	adds	r2, r3, #1
 80076e6:	d13f      	bne.n	8007768 <_printf_float+0x178>
 80076e8:	2306      	movs	r3, #6
 80076ea:	6063      	str	r3, [r4, #4]
 80076ec:	9b05      	ldr	r3, [sp, #20]
 80076ee:	6861      	ldr	r1, [r4, #4]
 80076f0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80076f4:	2300      	movs	r3, #0
 80076f6:	9303      	str	r3, [sp, #12]
 80076f8:	ab0a      	add	r3, sp, #40	; 0x28
 80076fa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80076fe:	ab09      	add	r3, sp, #36	; 0x24
 8007700:	ec49 8b10 	vmov	d0, r8, r9
 8007704:	9300      	str	r3, [sp, #0]
 8007706:	6022      	str	r2, [r4, #0]
 8007708:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800770c:	4628      	mov	r0, r5
 800770e:	f7ff fecf 	bl	80074b0 <__cvt>
 8007712:	9b06      	ldr	r3, [sp, #24]
 8007714:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007716:	2b47      	cmp	r3, #71	; 0x47
 8007718:	4680      	mov	r8, r0
 800771a:	d108      	bne.n	800772e <_printf_float+0x13e>
 800771c:	1cc8      	adds	r0, r1, #3
 800771e:	db02      	blt.n	8007726 <_printf_float+0x136>
 8007720:	6863      	ldr	r3, [r4, #4]
 8007722:	4299      	cmp	r1, r3
 8007724:	dd41      	ble.n	80077aa <_printf_float+0x1ba>
 8007726:	f1ab 0302 	sub.w	r3, fp, #2
 800772a:	fa5f fb83 	uxtb.w	fp, r3
 800772e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007732:	d820      	bhi.n	8007776 <_printf_float+0x186>
 8007734:	3901      	subs	r1, #1
 8007736:	465a      	mov	r2, fp
 8007738:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800773c:	9109      	str	r1, [sp, #36]	; 0x24
 800773e:	f7ff ff19 	bl	8007574 <__exponent>
 8007742:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007744:	1813      	adds	r3, r2, r0
 8007746:	2a01      	cmp	r2, #1
 8007748:	4681      	mov	r9, r0
 800774a:	6123      	str	r3, [r4, #16]
 800774c:	dc02      	bgt.n	8007754 <_printf_float+0x164>
 800774e:	6822      	ldr	r2, [r4, #0]
 8007750:	07d2      	lsls	r2, r2, #31
 8007752:	d501      	bpl.n	8007758 <_printf_float+0x168>
 8007754:	3301      	adds	r3, #1
 8007756:	6123      	str	r3, [r4, #16]
 8007758:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800775c:	2b00      	cmp	r3, #0
 800775e:	d09c      	beq.n	800769a <_printf_float+0xaa>
 8007760:	232d      	movs	r3, #45	; 0x2d
 8007762:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007766:	e798      	b.n	800769a <_printf_float+0xaa>
 8007768:	9a06      	ldr	r2, [sp, #24]
 800776a:	2a47      	cmp	r2, #71	; 0x47
 800776c:	d1be      	bne.n	80076ec <_printf_float+0xfc>
 800776e:	2b00      	cmp	r3, #0
 8007770:	d1bc      	bne.n	80076ec <_printf_float+0xfc>
 8007772:	2301      	movs	r3, #1
 8007774:	e7b9      	b.n	80076ea <_printf_float+0xfa>
 8007776:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800777a:	d118      	bne.n	80077ae <_printf_float+0x1be>
 800777c:	2900      	cmp	r1, #0
 800777e:	6863      	ldr	r3, [r4, #4]
 8007780:	dd0b      	ble.n	800779a <_printf_float+0x1aa>
 8007782:	6121      	str	r1, [r4, #16]
 8007784:	b913      	cbnz	r3, 800778c <_printf_float+0x19c>
 8007786:	6822      	ldr	r2, [r4, #0]
 8007788:	07d0      	lsls	r0, r2, #31
 800778a:	d502      	bpl.n	8007792 <_printf_float+0x1a2>
 800778c:	3301      	adds	r3, #1
 800778e:	440b      	add	r3, r1
 8007790:	6123      	str	r3, [r4, #16]
 8007792:	65a1      	str	r1, [r4, #88]	; 0x58
 8007794:	f04f 0900 	mov.w	r9, #0
 8007798:	e7de      	b.n	8007758 <_printf_float+0x168>
 800779a:	b913      	cbnz	r3, 80077a2 <_printf_float+0x1b2>
 800779c:	6822      	ldr	r2, [r4, #0]
 800779e:	07d2      	lsls	r2, r2, #31
 80077a0:	d501      	bpl.n	80077a6 <_printf_float+0x1b6>
 80077a2:	3302      	adds	r3, #2
 80077a4:	e7f4      	b.n	8007790 <_printf_float+0x1a0>
 80077a6:	2301      	movs	r3, #1
 80077a8:	e7f2      	b.n	8007790 <_printf_float+0x1a0>
 80077aa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80077ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077b0:	4299      	cmp	r1, r3
 80077b2:	db05      	blt.n	80077c0 <_printf_float+0x1d0>
 80077b4:	6823      	ldr	r3, [r4, #0]
 80077b6:	6121      	str	r1, [r4, #16]
 80077b8:	07d8      	lsls	r0, r3, #31
 80077ba:	d5ea      	bpl.n	8007792 <_printf_float+0x1a2>
 80077bc:	1c4b      	adds	r3, r1, #1
 80077be:	e7e7      	b.n	8007790 <_printf_float+0x1a0>
 80077c0:	2900      	cmp	r1, #0
 80077c2:	bfd4      	ite	le
 80077c4:	f1c1 0202 	rsble	r2, r1, #2
 80077c8:	2201      	movgt	r2, #1
 80077ca:	4413      	add	r3, r2
 80077cc:	e7e0      	b.n	8007790 <_printf_float+0x1a0>
 80077ce:	6823      	ldr	r3, [r4, #0]
 80077d0:	055a      	lsls	r2, r3, #21
 80077d2:	d407      	bmi.n	80077e4 <_printf_float+0x1f4>
 80077d4:	6923      	ldr	r3, [r4, #16]
 80077d6:	4642      	mov	r2, r8
 80077d8:	4631      	mov	r1, r6
 80077da:	4628      	mov	r0, r5
 80077dc:	47b8      	blx	r7
 80077de:	3001      	adds	r0, #1
 80077e0:	d12c      	bne.n	800783c <_printf_float+0x24c>
 80077e2:	e764      	b.n	80076ae <_printf_float+0xbe>
 80077e4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80077e8:	f240 80e0 	bls.w	80079ac <_printf_float+0x3bc>
 80077ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80077f0:	2200      	movs	r2, #0
 80077f2:	2300      	movs	r3, #0
 80077f4:	f7f9 f968 	bl	8000ac8 <__aeabi_dcmpeq>
 80077f8:	2800      	cmp	r0, #0
 80077fa:	d034      	beq.n	8007866 <_printf_float+0x276>
 80077fc:	4a37      	ldr	r2, [pc, #220]	; (80078dc <_printf_float+0x2ec>)
 80077fe:	2301      	movs	r3, #1
 8007800:	4631      	mov	r1, r6
 8007802:	4628      	mov	r0, r5
 8007804:	47b8      	blx	r7
 8007806:	3001      	adds	r0, #1
 8007808:	f43f af51 	beq.w	80076ae <_printf_float+0xbe>
 800780c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007810:	429a      	cmp	r2, r3
 8007812:	db02      	blt.n	800781a <_printf_float+0x22a>
 8007814:	6823      	ldr	r3, [r4, #0]
 8007816:	07d8      	lsls	r0, r3, #31
 8007818:	d510      	bpl.n	800783c <_printf_float+0x24c>
 800781a:	ee18 3a10 	vmov	r3, s16
 800781e:	4652      	mov	r2, sl
 8007820:	4631      	mov	r1, r6
 8007822:	4628      	mov	r0, r5
 8007824:	47b8      	blx	r7
 8007826:	3001      	adds	r0, #1
 8007828:	f43f af41 	beq.w	80076ae <_printf_float+0xbe>
 800782c:	f04f 0800 	mov.w	r8, #0
 8007830:	f104 091a 	add.w	r9, r4, #26
 8007834:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007836:	3b01      	subs	r3, #1
 8007838:	4543      	cmp	r3, r8
 800783a:	dc09      	bgt.n	8007850 <_printf_float+0x260>
 800783c:	6823      	ldr	r3, [r4, #0]
 800783e:	079b      	lsls	r3, r3, #30
 8007840:	f100 8107 	bmi.w	8007a52 <_printf_float+0x462>
 8007844:	68e0      	ldr	r0, [r4, #12]
 8007846:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007848:	4298      	cmp	r0, r3
 800784a:	bfb8      	it	lt
 800784c:	4618      	movlt	r0, r3
 800784e:	e730      	b.n	80076b2 <_printf_float+0xc2>
 8007850:	2301      	movs	r3, #1
 8007852:	464a      	mov	r2, r9
 8007854:	4631      	mov	r1, r6
 8007856:	4628      	mov	r0, r5
 8007858:	47b8      	blx	r7
 800785a:	3001      	adds	r0, #1
 800785c:	f43f af27 	beq.w	80076ae <_printf_float+0xbe>
 8007860:	f108 0801 	add.w	r8, r8, #1
 8007864:	e7e6      	b.n	8007834 <_printf_float+0x244>
 8007866:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007868:	2b00      	cmp	r3, #0
 800786a:	dc39      	bgt.n	80078e0 <_printf_float+0x2f0>
 800786c:	4a1b      	ldr	r2, [pc, #108]	; (80078dc <_printf_float+0x2ec>)
 800786e:	2301      	movs	r3, #1
 8007870:	4631      	mov	r1, r6
 8007872:	4628      	mov	r0, r5
 8007874:	47b8      	blx	r7
 8007876:	3001      	adds	r0, #1
 8007878:	f43f af19 	beq.w	80076ae <_printf_float+0xbe>
 800787c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007880:	4313      	orrs	r3, r2
 8007882:	d102      	bne.n	800788a <_printf_float+0x29a>
 8007884:	6823      	ldr	r3, [r4, #0]
 8007886:	07d9      	lsls	r1, r3, #31
 8007888:	d5d8      	bpl.n	800783c <_printf_float+0x24c>
 800788a:	ee18 3a10 	vmov	r3, s16
 800788e:	4652      	mov	r2, sl
 8007890:	4631      	mov	r1, r6
 8007892:	4628      	mov	r0, r5
 8007894:	47b8      	blx	r7
 8007896:	3001      	adds	r0, #1
 8007898:	f43f af09 	beq.w	80076ae <_printf_float+0xbe>
 800789c:	f04f 0900 	mov.w	r9, #0
 80078a0:	f104 0a1a 	add.w	sl, r4, #26
 80078a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078a6:	425b      	negs	r3, r3
 80078a8:	454b      	cmp	r3, r9
 80078aa:	dc01      	bgt.n	80078b0 <_printf_float+0x2c0>
 80078ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078ae:	e792      	b.n	80077d6 <_printf_float+0x1e6>
 80078b0:	2301      	movs	r3, #1
 80078b2:	4652      	mov	r2, sl
 80078b4:	4631      	mov	r1, r6
 80078b6:	4628      	mov	r0, r5
 80078b8:	47b8      	blx	r7
 80078ba:	3001      	adds	r0, #1
 80078bc:	f43f aef7 	beq.w	80076ae <_printf_float+0xbe>
 80078c0:	f109 0901 	add.w	r9, r9, #1
 80078c4:	e7ee      	b.n	80078a4 <_printf_float+0x2b4>
 80078c6:	bf00      	nop
 80078c8:	7fefffff 	.word	0x7fefffff
 80078cc:	0800a208 	.word	0x0800a208
 80078d0:	0800a20c 	.word	0x0800a20c
 80078d4:	0800a210 	.word	0x0800a210
 80078d8:	0800a214 	.word	0x0800a214
 80078dc:	0800a218 	.word	0x0800a218
 80078e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80078e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80078e4:	429a      	cmp	r2, r3
 80078e6:	bfa8      	it	ge
 80078e8:	461a      	movge	r2, r3
 80078ea:	2a00      	cmp	r2, #0
 80078ec:	4691      	mov	r9, r2
 80078ee:	dc37      	bgt.n	8007960 <_printf_float+0x370>
 80078f0:	f04f 0b00 	mov.w	fp, #0
 80078f4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078f8:	f104 021a 	add.w	r2, r4, #26
 80078fc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80078fe:	9305      	str	r3, [sp, #20]
 8007900:	eba3 0309 	sub.w	r3, r3, r9
 8007904:	455b      	cmp	r3, fp
 8007906:	dc33      	bgt.n	8007970 <_printf_float+0x380>
 8007908:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800790c:	429a      	cmp	r2, r3
 800790e:	db3b      	blt.n	8007988 <_printf_float+0x398>
 8007910:	6823      	ldr	r3, [r4, #0]
 8007912:	07da      	lsls	r2, r3, #31
 8007914:	d438      	bmi.n	8007988 <_printf_float+0x398>
 8007916:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800791a:	eba2 0903 	sub.w	r9, r2, r3
 800791e:	9b05      	ldr	r3, [sp, #20]
 8007920:	1ad2      	subs	r2, r2, r3
 8007922:	4591      	cmp	r9, r2
 8007924:	bfa8      	it	ge
 8007926:	4691      	movge	r9, r2
 8007928:	f1b9 0f00 	cmp.w	r9, #0
 800792c:	dc35      	bgt.n	800799a <_printf_float+0x3aa>
 800792e:	f04f 0800 	mov.w	r8, #0
 8007932:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007936:	f104 0a1a 	add.w	sl, r4, #26
 800793a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800793e:	1a9b      	subs	r3, r3, r2
 8007940:	eba3 0309 	sub.w	r3, r3, r9
 8007944:	4543      	cmp	r3, r8
 8007946:	f77f af79 	ble.w	800783c <_printf_float+0x24c>
 800794a:	2301      	movs	r3, #1
 800794c:	4652      	mov	r2, sl
 800794e:	4631      	mov	r1, r6
 8007950:	4628      	mov	r0, r5
 8007952:	47b8      	blx	r7
 8007954:	3001      	adds	r0, #1
 8007956:	f43f aeaa 	beq.w	80076ae <_printf_float+0xbe>
 800795a:	f108 0801 	add.w	r8, r8, #1
 800795e:	e7ec      	b.n	800793a <_printf_float+0x34a>
 8007960:	4613      	mov	r3, r2
 8007962:	4631      	mov	r1, r6
 8007964:	4642      	mov	r2, r8
 8007966:	4628      	mov	r0, r5
 8007968:	47b8      	blx	r7
 800796a:	3001      	adds	r0, #1
 800796c:	d1c0      	bne.n	80078f0 <_printf_float+0x300>
 800796e:	e69e      	b.n	80076ae <_printf_float+0xbe>
 8007970:	2301      	movs	r3, #1
 8007972:	4631      	mov	r1, r6
 8007974:	4628      	mov	r0, r5
 8007976:	9205      	str	r2, [sp, #20]
 8007978:	47b8      	blx	r7
 800797a:	3001      	adds	r0, #1
 800797c:	f43f ae97 	beq.w	80076ae <_printf_float+0xbe>
 8007980:	9a05      	ldr	r2, [sp, #20]
 8007982:	f10b 0b01 	add.w	fp, fp, #1
 8007986:	e7b9      	b.n	80078fc <_printf_float+0x30c>
 8007988:	ee18 3a10 	vmov	r3, s16
 800798c:	4652      	mov	r2, sl
 800798e:	4631      	mov	r1, r6
 8007990:	4628      	mov	r0, r5
 8007992:	47b8      	blx	r7
 8007994:	3001      	adds	r0, #1
 8007996:	d1be      	bne.n	8007916 <_printf_float+0x326>
 8007998:	e689      	b.n	80076ae <_printf_float+0xbe>
 800799a:	9a05      	ldr	r2, [sp, #20]
 800799c:	464b      	mov	r3, r9
 800799e:	4442      	add	r2, r8
 80079a0:	4631      	mov	r1, r6
 80079a2:	4628      	mov	r0, r5
 80079a4:	47b8      	blx	r7
 80079a6:	3001      	adds	r0, #1
 80079a8:	d1c1      	bne.n	800792e <_printf_float+0x33e>
 80079aa:	e680      	b.n	80076ae <_printf_float+0xbe>
 80079ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079ae:	2a01      	cmp	r2, #1
 80079b0:	dc01      	bgt.n	80079b6 <_printf_float+0x3c6>
 80079b2:	07db      	lsls	r3, r3, #31
 80079b4:	d53a      	bpl.n	8007a2c <_printf_float+0x43c>
 80079b6:	2301      	movs	r3, #1
 80079b8:	4642      	mov	r2, r8
 80079ba:	4631      	mov	r1, r6
 80079bc:	4628      	mov	r0, r5
 80079be:	47b8      	blx	r7
 80079c0:	3001      	adds	r0, #1
 80079c2:	f43f ae74 	beq.w	80076ae <_printf_float+0xbe>
 80079c6:	ee18 3a10 	vmov	r3, s16
 80079ca:	4652      	mov	r2, sl
 80079cc:	4631      	mov	r1, r6
 80079ce:	4628      	mov	r0, r5
 80079d0:	47b8      	blx	r7
 80079d2:	3001      	adds	r0, #1
 80079d4:	f43f ae6b 	beq.w	80076ae <_printf_float+0xbe>
 80079d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80079dc:	2200      	movs	r2, #0
 80079de:	2300      	movs	r3, #0
 80079e0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80079e4:	f7f9 f870 	bl	8000ac8 <__aeabi_dcmpeq>
 80079e8:	b9d8      	cbnz	r0, 8007a22 <_printf_float+0x432>
 80079ea:	f10a 33ff 	add.w	r3, sl, #4294967295
 80079ee:	f108 0201 	add.w	r2, r8, #1
 80079f2:	4631      	mov	r1, r6
 80079f4:	4628      	mov	r0, r5
 80079f6:	47b8      	blx	r7
 80079f8:	3001      	adds	r0, #1
 80079fa:	d10e      	bne.n	8007a1a <_printf_float+0x42a>
 80079fc:	e657      	b.n	80076ae <_printf_float+0xbe>
 80079fe:	2301      	movs	r3, #1
 8007a00:	4652      	mov	r2, sl
 8007a02:	4631      	mov	r1, r6
 8007a04:	4628      	mov	r0, r5
 8007a06:	47b8      	blx	r7
 8007a08:	3001      	adds	r0, #1
 8007a0a:	f43f ae50 	beq.w	80076ae <_printf_float+0xbe>
 8007a0e:	f108 0801 	add.w	r8, r8, #1
 8007a12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a14:	3b01      	subs	r3, #1
 8007a16:	4543      	cmp	r3, r8
 8007a18:	dcf1      	bgt.n	80079fe <_printf_float+0x40e>
 8007a1a:	464b      	mov	r3, r9
 8007a1c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007a20:	e6da      	b.n	80077d8 <_printf_float+0x1e8>
 8007a22:	f04f 0800 	mov.w	r8, #0
 8007a26:	f104 0a1a 	add.w	sl, r4, #26
 8007a2a:	e7f2      	b.n	8007a12 <_printf_float+0x422>
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	4642      	mov	r2, r8
 8007a30:	e7df      	b.n	80079f2 <_printf_float+0x402>
 8007a32:	2301      	movs	r3, #1
 8007a34:	464a      	mov	r2, r9
 8007a36:	4631      	mov	r1, r6
 8007a38:	4628      	mov	r0, r5
 8007a3a:	47b8      	blx	r7
 8007a3c:	3001      	adds	r0, #1
 8007a3e:	f43f ae36 	beq.w	80076ae <_printf_float+0xbe>
 8007a42:	f108 0801 	add.w	r8, r8, #1
 8007a46:	68e3      	ldr	r3, [r4, #12]
 8007a48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a4a:	1a5b      	subs	r3, r3, r1
 8007a4c:	4543      	cmp	r3, r8
 8007a4e:	dcf0      	bgt.n	8007a32 <_printf_float+0x442>
 8007a50:	e6f8      	b.n	8007844 <_printf_float+0x254>
 8007a52:	f04f 0800 	mov.w	r8, #0
 8007a56:	f104 0919 	add.w	r9, r4, #25
 8007a5a:	e7f4      	b.n	8007a46 <_printf_float+0x456>

08007a5c <_printf_common>:
 8007a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a60:	4616      	mov	r6, r2
 8007a62:	4699      	mov	r9, r3
 8007a64:	688a      	ldr	r2, [r1, #8]
 8007a66:	690b      	ldr	r3, [r1, #16]
 8007a68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	bfb8      	it	lt
 8007a70:	4613      	movlt	r3, r2
 8007a72:	6033      	str	r3, [r6, #0]
 8007a74:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007a78:	4607      	mov	r7, r0
 8007a7a:	460c      	mov	r4, r1
 8007a7c:	b10a      	cbz	r2, 8007a82 <_printf_common+0x26>
 8007a7e:	3301      	adds	r3, #1
 8007a80:	6033      	str	r3, [r6, #0]
 8007a82:	6823      	ldr	r3, [r4, #0]
 8007a84:	0699      	lsls	r1, r3, #26
 8007a86:	bf42      	ittt	mi
 8007a88:	6833      	ldrmi	r3, [r6, #0]
 8007a8a:	3302      	addmi	r3, #2
 8007a8c:	6033      	strmi	r3, [r6, #0]
 8007a8e:	6825      	ldr	r5, [r4, #0]
 8007a90:	f015 0506 	ands.w	r5, r5, #6
 8007a94:	d106      	bne.n	8007aa4 <_printf_common+0x48>
 8007a96:	f104 0a19 	add.w	sl, r4, #25
 8007a9a:	68e3      	ldr	r3, [r4, #12]
 8007a9c:	6832      	ldr	r2, [r6, #0]
 8007a9e:	1a9b      	subs	r3, r3, r2
 8007aa0:	42ab      	cmp	r3, r5
 8007aa2:	dc26      	bgt.n	8007af2 <_printf_common+0x96>
 8007aa4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007aa8:	1e13      	subs	r3, r2, #0
 8007aaa:	6822      	ldr	r2, [r4, #0]
 8007aac:	bf18      	it	ne
 8007aae:	2301      	movne	r3, #1
 8007ab0:	0692      	lsls	r2, r2, #26
 8007ab2:	d42b      	bmi.n	8007b0c <_printf_common+0xb0>
 8007ab4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ab8:	4649      	mov	r1, r9
 8007aba:	4638      	mov	r0, r7
 8007abc:	47c0      	blx	r8
 8007abe:	3001      	adds	r0, #1
 8007ac0:	d01e      	beq.n	8007b00 <_printf_common+0xa4>
 8007ac2:	6823      	ldr	r3, [r4, #0]
 8007ac4:	6922      	ldr	r2, [r4, #16]
 8007ac6:	f003 0306 	and.w	r3, r3, #6
 8007aca:	2b04      	cmp	r3, #4
 8007acc:	bf02      	ittt	eq
 8007ace:	68e5      	ldreq	r5, [r4, #12]
 8007ad0:	6833      	ldreq	r3, [r6, #0]
 8007ad2:	1aed      	subeq	r5, r5, r3
 8007ad4:	68a3      	ldr	r3, [r4, #8]
 8007ad6:	bf0c      	ite	eq
 8007ad8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007adc:	2500      	movne	r5, #0
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	bfc4      	itt	gt
 8007ae2:	1a9b      	subgt	r3, r3, r2
 8007ae4:	18ed      	addgt	r5, r5, r3
 8007ae6:	2600      	movs	r6, #0
 8007ae8:	341a      	adds	r4, #26
 8007aea:	42b5      	cmp	r5, r6
 8007aec:	d11a      	bne.n	8007b24 <_printf_common+0xc8>
 8007aee:	2000      	movs	r0, #0
 8007af0:	e008      	b.n	8007b04 <_printf_common+0xa8>
 8007af2:	2301      	movs	r3, #1
 8007af4:	4652      	mov	r2, sl
 8007af6:	4649      	mov	r1, r9
 8007af8:	4638      	mov	r0, r7
 8007afa:	47c0      	blx	r8
 8007afc:	3001      	adds	r0, #1
 8007afe:	d103      	bne.n	8007b08 <_printf_common+0xac>
 8007b00:	f04f 30ff 	mov.w	r0, #4294967295
 8007b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b08:	3501      	adds	r5, #1
 8007b0a:	e7c6      	b.n	8007a9a <_printf_common+0x3e>
 8007b0c:	18e1      	adds	r1, r4, r3
 8007b0e:	1c5a      	adds	r2, r3, #1
 8007b10:	2030      	movs	r0, #48	; 0x30
 8007b12:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007b16:	4422      	add	r2, r4
 8007b18:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007b1c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007b20:	3302      	adds	r3, #2
 8007b22:	e7c7      	b.n	8007ab4 <_printf_common+0x58>
 8007b24:	2301      	movs	r3, #1
 8007b26:	4622      	mov	r2, r4
 8007b28:	4649      	mov	r1, r9
 8007b2a:	4638      	mov	r0, r7
 8007b2c:	47c0      	blx	r8
 8007b2e:	3001      	adds	r0, #1
 8007b30:	d0e6      	beq.n	8007b00 <_printf_common+0xa4>
 8007b32:	3601      	adds	r6, #1
 8007b34:	e7d9      	b.n	8007aea <_printf_common+0x8e>
	...

08007b38 <_printf_i>:
 8007b38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b3c:	7e0f      	ldrb	r7, [r1, #24]
 8007b3e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007b40:	2f78      	cmp	r7, #120	; 0x78
 8007b42:	4691      	mov	r9, r2
 8007b44:	4680      	mov	r8, r0
 8007b46:	460c      	mov	r4, r1
 8007b48:	469a      	mov	sl, r3
 8007b4a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007b4e:	d807      	bhi.n	8007b60 <_printf_i+0x28>
 8007b50:	2f62      	cmp	r7, #98	; 0x62
 8007b52:	d80a      	bhi.n	8007b6a <_printf_i+0x32>
 8007b54:	2f00      	cmp	r7, #0
 8007b56:	f000 80d4 	beq.w	8007d02 <_printf_i+0x1ca>
 8007b5a:	2f58      	cmp	r7, #88	; 0x58
 8007b5c:	f000 80c0 	beq.w	8007ce0 <_printf_i+0x1a8>
 8007b60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007b68:	e03a      	b.n	8007be0 <_printf_i+0xa8>
 8007b6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007b6e:	2b15      	cmp	r3, #21
 8007b70:	d8f6      	bhi.n	8007b60 <_printf_i+0x28>
 8007b72:	a101      	add	r1, pc, #4	; (adr r1, 8007b78 <_printf_i+0x40>)
 8007b74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b78:	08007bd1 	.word	0x08007bd1
 8007b7c:	08007be5 	.word	0x08007be5
 8007b80:	08007b61 	.word	0x08007b61
 8007b84:	08007b61 	.word	0x08007b61
 8007b88:	08007b61 	.word	0x08007b61
 8007b8c:	08007b61 	.word	0x08007b61
 8007b90:	08007be5 	.word	0x08007be5
 8007b94:	08007b61 	.word	0x08007b61
 8007b98:	08007b61 	.word	0x08007b61
 8007b9c:	08007b61 	.word	0x08007b61
 8007ba0:	08007b61 	.word	0x08007b61
 8007ba4:	08007ce9 	.word	0x08007ce9
 8007ba8:	08007c11 	.word	0x08007c11
 8007bac:	08007ca3 	.word	0x08007ca3
 8007bb0:	08007b61 	.word	0x08007b61
 8007bb4:	08007b61 	.word	0x08007b61
 8007bb8:	08007d0b 	.word	0x08007d0b
 8007bbc:	08007b61 	.word	0x08007b61
 8007bc0:	08007c11 	.word	0x08007c11
 8007bc4:	08007b61 	.word	0x08007b61
 8007bc8:	08007b61 	.word	0x08007b61
 8007bcc:	08007cab 	.word	0x08007cab
 8007bd0:	682b      	ldr	r3, [r5, #0]
 8007bd2:	1d1a      	adds	r2, r3, #4
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	602a      	str	r2, [r5, #0]
 8007bd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007bdc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007be0:	2301      	movs	r3, #1
 8007be2:	e09f      	b.n	8007d24 <_printf_i+0x1ec>
 8007be4:	6820      	ldr	r0, [r4, #0]
 8007be6:	682b      	ldr	r3, [r5, #0]
 8007be8:	0607      	lsls	r7, r0, #24
 8007bea:	f103 0104 	add.w	r1, r3, #4
 8007bee:	6029      	str	r1, [r5, #0]
 8007bf0:	d501      	bpl.n	8007bf6 <_printf_i+0xbe>
 8007bf2:	681e      	ldr	r6, [r3, #0]
 8007bf4:	e003      	b.n	8007bfe <_printf_i+0xc6>
 8007bf6:	0646      	lsls	r6, r0, #25
 8007bf8:	d5fb      	bpl.n	8007bf2 <_printf_i+0xba>
 8007bfa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007bfe:	2e00      	cmp	r6, #0
 8007c00:	da03      	bge.n	8007c0a <_printf_i+0xd2>
 8007c02:	232d      	movs	r3, #45	; 0x2d
 8007c04:	4276      	negs	r6, r6
 8007c06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c0a:	485a      	ldr	r0, [pc, #360]	; (8007d74 <_printf_i+0x23c>)
 8007c0c:	230a      	movs	r3, #10
 8007c0e:	e012      	b.n	8007c36 <_printf_i+0xfe>
 8007c10:	682b      	ldr	r3, [r5, #0]
 8007c12:	6820      	ldr	r0, [r4, #0]
 8007c14:	1d19      	adds	r1, r3, #4
 8007c16:	6029      	str	r1, [r5, #0]
 8007c18:	0605      	lsls	r5, r0, #24
 8007c1a:	d501      	bpl.n	8007c20 <_printf_i+0xe8>
 8007c1c:	681e      	ldr	r6, [r3, #0]
 8007c1e:	e002      	b.n	8007c26 <_printf_i+0xee>
 8007c20:	0641      	lsls	r1, r0, #25
 8007c22:	d5fb      	bpl.n	8007c1c <_printf_i+0xe4>
 8007c24:	881e      	ldrh	r6, [r3, #0]
 8007c26:	4853      	ldr	r0, [pc, #332]	; (8007d74 <_printf_i+0x23c>)
 8007c28:	2f6f      	cmp	r7, #111	; 0x6f
 8007c2a:	bf0c      	ite	eq
 8007c2c:	2308      	moveq	r3, #8
 8007c2e:	230a      	movne	r3, #10
 8007c30:	2100      	movs	r1, #0
 8007c32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007c36:	6865      	ldr	r5, [r4, #4]
 8007c38:	60a5      	str	r5, [r4, #8]
 8007c3a:	2d00      	cmp	r5, #0
 8007c3c:	bfa2      	ittt	ge
 8007c3e:	6821      	ldrge	r1, [r4, #0]
 8007c40:	f021 0104 	bicge.w	r1, r1, #4
 8007c44:	6021      	strge	r1, [r4, #0]
 8007c46:	b90e      	cbnz	r6, 8007c4c <_printf_i+0x114>
 8007c48:	2d00      	cmp	r5, #0
 8007c4a:	d04b      	beq.n	8007ce4 <_printf_i+0x1ac>
 8007c4c:	4615      	mov	r5, r2
 8007c4e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007c52:	fb03 6711 	mls	r7, r3, r1, r6
 8007c56:	5dc7      	ldrb	r7, [r0, r7]
 8007c58:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007c5c:	4637      	mov	r7, r6
 8007c5e:	42bb      	cmp	r3, r7
 8007c60:	460e      	mov	r6, r1
 8007c62:	d9f4      	bls.n	8007c4e <_printf_i+0x116>
 8007c64:	2b08      	cmp	r3, #8
 8007c66:	d10b      	bne.n	8007c80 <_printf_i+0x148>
 8007c68:	6823      	ldr	r3, [r4, #0]
 8007c6a:	07de      	lsls	r6, r3, #31
 8007c6c:	d508      	bpl.n	8007c80 <_printf_i+0x148>
 8007c6e:	6923      	ldr	r3, [r4, #16]
 8007c70:	6861      	ldr	r1, [r4, #4]
 8007c72:	4299      	cmp	r1, r3
 8007c74:	bfde      	ittt	le
 8007c76:	2330      	movle	r3, #48	; 0x30
 8007c78:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007c7c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007c80:	1b52      	subs	r2, r2, r5
 8007c82:	6122      	str	r2, [r4, #16]
 8007c84:	f8cd a000 	str.w	sl, [sp]
 8007c88:	464b      	mov	r3, r9
 8007c8a:	aa03      	add	r2, sp, #12
 8007c8c:	4621      	mov	r1, r4
 8007c8e:	4640      	mov	r0, r8
 8007c90:	f7ff fee4 	bl	8007a5c <_printf_common>
 8007c94:	3001      	adds	r0, #1
 8007c96:	d14a      	bne.n	8007d2e <_printf_i+0x1f6>
 8007c98:	f04f 30ff 	mov.w	r0, #4294967295
 8007c9c:	b004      	add	sp, #16
 8007c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ca2:	6823      	ldr	r3, [r4, #0]
 8007ca4:	f043 0320 	orr.w	r3, r3, #32
 8007ca8:	6023      	str	r3, [r4, #0]
 8007caa:	4833      	ldr	r0, [pc, #204]	; (8007d78 <_printf_i+0x240>)
 8007cac:	2778      	movs	r7, #120	; 0x78
 8007cae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007cb2:	6823      	ldr	r3, [r4, #0]
 8007cb4:	6829      	ldr	r1, [r5, #0]
 8007cb6:	061f      	lsls	r7, r3, #24
 8007cb8:	f851 6b04 	ldr.w	r6, [r1], #4
 8007cbc:	d402      	bmi.n	8007cc4 <_printf_i+0x18c>
 8007cbe:	065f      	lsls	r7, r3, #25
 8007cc0:	bf48      	it	mi
 8007cc2:	b2b6      	uxthmi	r6, r6
 8007cc4:	07df      	lsls	r7, r3, #31
 8007cc6:	bf48      	it	mi
 8007cc8:	f043 0320 	orrmi.w	r3, r3, #32
 8007ccc:	6029      	str	r1, [r5, #0]
 8007cce:	bf48      	it	mi
 8007cd0:	6023      	strmi	r3, [r4, #0]
 8007cd2:	b91e      	cbnz	r6, 8007cdc <_printf_i+0x1a4>
 8007cd4:	6823      	ldr	r3, [r4, #0]
 8007cd6:	f023 0320 	bic.w	r3, r3, #32
 8007cda:	6023      	str	r3, [r4, #0]
 8007cdc:	2310      	movs	r3, #16
 8007cde:	e7a7      	b.n	8007c30 <_printf_i+0xf8>
 8007ce0:	4824      	ldr	r0, [pc, #144]	; (8007d74 <_printf_i+0x23c>)
 8007ce2:	e7e4      	b.n	8007cae <_printf_i+0x176>
 8007ce4:	4615      	mov	r5, r2
 8007ce6:	e7bd      	b.n	8007c64 <_printf_i+0x12c>
 8007ce8:	682b      	ldr	r3, [r5, #0]
 8007cea:	6826      	ldr	r6, [r4, #0]
 8007cec:	6961      	ldr	r1, [r4, #20]
 8007cee:	1d18      	adds	r0, r3, #4
 8007cf0:	6028      	str	r0, [r5, #0]
 8007cf2:	0635      	lsls	r5, r6, #24
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	d501      	bpl.n	8007cfc <_printf_i+0x1c4>
 8007cf8:	6019      	str	r1, [r3, #0]
 8007cfa:	e002      	b.n	8007d02 <_printf_i+0x1ca>
 8007cfc:	0670      	lsls	r0, r6, #25
 8007cfe:	d5fb      	bpl.n	8007cf8 <_printf_i+0x1c0>
 8007d00:	8019      	strh	r1, [r3, #0]
 8007d02:	2300      	movs	r3, #0
 8007d04:	6123      	str	r3, [r4, #16]
 8007d06:	4615      	mov	r5, r2
 8007d08:	e7bc      	b.n	8007c84 <_printf_i+0x14c>
 8007d0a:	682b      	ldr	r3, [r5, #0]
 8007d0c:	1d1a      	adds	r2, r3, #4
 8007d0e:	602a      	str	r2, [r5, #0]
 8007d10:	681d      	ldr	r5, [r3, #0]
 8007d12:	6862      	ldr	r2, [r4, #4]
 8007d14:	2100      	movs	r1, #0
 8007d16:	4628      	mov	r0, r5
 8007d18:	f7f8 fa5a 	bl	80001d0 <memchr>
 8007d1c:	b108      	cbz	r0, 8007d22 <_printf_i+0x1ea>
 8007d1e:	1b40      	subs	r0, r0, r5
 8007d20:	6060      	str	r0, [r4, #4]
 8007d22:	6863      	ldr	r3, [r4, #4]
 8007d24:	6123      	str	r3, [r4, #16]
 8007d26:	2300      	movs	r3, #0
 8007d28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d2c:	e7aa      	b.n	8007c84 <_printf_i+0x14c>
 8007d2e:	6923      	ldr	r3, [r4, #16]
 8007d30:	462a      	mov	r2, r5
 8007d32:	4649      	mov	r1, r9
 8007d34:	4640      	mov	r0, r8
 8007d36:	47d0      	blx	sl
 8007d38:	3001      	adds	r0, #1
 8007d3a:	d0ad      	beq.n	8007c98 <_printf_i+0x160>
 8007d3c:	6823      	ldr	r3, [r4, #0]
 8007d3e:	079b      	lsls	r3, r3, #30
 8007d40:	d413      	bmi.n	8007d6a <_printf_i+0x232>
 8007d42:	68e0      	ldr	r0, [r4, #12]
 8007d44:	9b03      	ldr	r3, [sp, #12]
 8007d46:	4298      	cmp	r0, r3
 8007d48:	bfb8      	it	lt
 8007d4a:	4618      	movlt	r0, r3
 8007d4c:	e7a6      	b.n	8007c9c <_printf_i+0x164>
 8007d4e:	2301      	movs	r3, #1
 8007d50:	4632      	mov	r2, r6
 8007d52:	4649      	mov	r1, r9
 8007d54:	4640      	mov	r0, r8
 8007d56:	47d0      	blx	sl
 8007d58:	3001      	adds	r0, #1
 8007d5a:	d09d      	beq.n	8007c98 <_printf_i+0x160>
 8007d5c:	3501      	adds	r5, #1
 8007d5e:	68e3      	ldr	r3, [r4, #12]
 8007d60:	9903      	ldr	r1, [sp, #12]
 8007d62:	1a5b      	subs	r3, r3, r1
 8007d64:	42ab      	cmp	r3, r5
 8007d66:	dcf2      	bgt.n	8007d4e <_printf_i+0x216>
 8007d68:	e7eb      	b.n	8007d42 <_printf_i+0x20a>
 8007d6a:	2500      	movs	r5, #0
 8007d6c:	f104 0619 	add.w	r6, r4, #25
 8007d70:	e7f5      	b.n	8007d5e <_printf_i+0x226>
 8007d72:	bf00      	nop
 8007d74:	0800a21a 	.word	0x0800a21a
 8007d78:	0800a22b 	.word	0x0800a22b

08007d7c <std>:
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	b510      	push	{r4, lr}
 8007d80:	4604      	mov	r4, r0
 8007d82:	e9c0 3300 	strd	r3, r3, [r0]
 8007d86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d8a:	6083      	str	r3, [r0, #8]
 8007d8c:	8181      	strh	r1, [r0, #12]
 8007d8e:	6643      	str	r3, [r0, #100]	; 0x64
 8007d90:	81c2      	strh	r2, [r0, #14]
 8007d92:	6183      	str	r3, [r0, #24]
 8007d94:	4619      	mov	r1, r3
 8007d96:	2208      	movs	r2, #8
 8007d98:	305c      	adds	r0, #92	; 0x5c
 8007d9a:	f000 f914 	bl	8007fc6 <memset>
 8007d9e:	4b0d      	ldr	r3, [pc, #52]	; (8007dd4 <std+0x58>)
 8007da0:	6263      	str	r3, [r4, #36]	; 0x24
 8007da2:	4b0d      	ldr	r3, [pc, #52]	; (8007dd8 <std+0x5c>)
 8007da4:	62a3      	str	r3, [r4, #40]	; 0x28
 8007da6:	4b0d      	ldr	r3, [pc, #52]	; (8007ddc <std+0x60>)
 8007da8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007daa:	4b0d      	ldr	r3, [pc, #52]	; (8007de0 <std+0x64>)
 8007dac:	6323      	str	r3, [r4, #48]	; 0x30
 8007dae:	4b0d      	ldr	r3, [pc, #52]	; (8007de4 <std+0x68>)
 8007db0:	6224      	str	r4, [r4, #32]
 8007db2:	429c      	cmp	r4, r3
 8007db4:	d006      	beq.n	8007dc4 <std+0x48>
 8007db6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007dba:	4294      	cmp	r4, r2
 8007dbc:	d002      	beq.n	8007dc4 <std+0x48>
 8007dbe:	33d0      	adds	r3, #208	; 0xd0
 8007dc0:	429c      	cmp	r4, r3
 8007dc2:	d105      	bne.n	8007dd0 <std+0x54>
 8007dc4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007dc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dcc:	f000 b978 	b.w	80080c0 <__retarget_lock_init_recursive>
 8007dd0:	bd10      	pop	{r4, pc}
 8007dd2:	bf00      	nop
 8007dd4:	08007f41 	.word	0x08007f41
 8007dd8:	08007f63 	.word	0x08007f63
 8007ddc:	08007f9b 	.word	0x08007f9b
 8007de0:	08007fbf 	.word	0x08007fbf
 8007de4:	200004b0 	.word	0x200004b0

08007de8 <stdio_exit_handler>:
 8007de8:	4a02      	ldr	r2, [pc, #8]	; (8007df4 <stdio_exit_handler+0xc>)
 8007dea:	4903      	ldr	r1, [pc, #12]	; (8007df8 <stdio_exit_handler+0x10>)
 8007dec:	4803      	ldr	r0, [pc, #12]	; (8007dfc <stdio_exit_handler+0x14>)
 8007dee:	f000 b869 	b.w	8007ec4 <_fwalk_sglue>
 8007df2:	bf00      	nop
 8007df4:	2000000c 	.word	0x2000000c
 8007df8:	08009a71 	.word	0x08009a71
 8007dfc:	20000018 	.word	0x20000018

08007e00 <cleanup_stdio>:
 8007e00:	6841      	ldr	r1, [r0, #4]
 8007e02:	4b0c      	ldr	r3, [pc, #48]	; (8007e34 <cleanup_stdio+0x34>)
 8007e04:	4299      	cmp	r1, r3
 8007e06:	b510      	push	{r4, lr}
 8007e08:	4604      	mov	r4, r0
 8007e0a:	d001      	beq.n	8007e10 <cleanup_stdio+0x10>
 8007e0c:	f001 fe30 	bl	8009a70 <_fflush_r>
 8007e10:	68a1      	ldr	r1, [r4, #8]
 8007e12:	4b09      	ldr	r3, [pc, #36]	; (8007e38 <cleanup_stdio+0x38>)
 8007e14:	4299      	cmp	r1, r3
 8007e16:	d002      	beq.n	8007e1e <cleanup_stdio+0x1e>
 8007e18:	4620      	mov	r0, r4
 8007e1a:	f001 fe29 	bl	8009a70 <_fflush_r>
 8007e1e:	68e1      	ldr	r1, [r4, #12]
 8007e20:	4b06      	ldr	r3, [pc, #24]	; (8007e3c <cleanup_stdio+0x3c>)
 8007e22:	4299      	cmp	r1, r3
 8007e24:	d004      	beq.n	8007e30 <cleanup_stdio+0x30>
 8007e26:	4620      	mov	r0, r4
 8007e28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e2c:	f001 be20 	b.w	8009a70 <_fflush_r>
 8007e30:	bd10      	pop	{r4, pc}
 8007e32:	bf00      	nop
 8007e34:	200004b0 	.word	0x200004b0
 8007e38:	20000518 	.word	0x20000518
 8007e3c:	20000580 	.word	0x20000580

08007e40 <global_stdio_init.part.0>:
 8007e40:	b510      	push	{r4, lr}
 8007e42:	4b0b      	ldr	r3, [pc, #44]	; (8007e70 <global_stdio_init.part.0+0x30>)
 8007e44:	4c0b      	ldr	r4, [pc, #44]	; (8007e74 <global_stdio_init.part.0+0x34>)
 8007e46:	4a0c      	ldr	r2, [pc, #48]	; (8007e78 <global_stdio_init.part.0+0x38>)
 8007e48:	601a      	str	r2, [r3, #0]
 8007e4a:	4620      	mov	r0, r4
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	2104      	movs	r1, #4
 8007e50:	f7ff ff94 	bl	8007d7c <std>
 8007e54:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007e58:	2201      	movs	r2, #1
 8007e5a:	2109      	movs	r1, #9
 8007e5c:	f7ff ff8e 	bl	8007d7c <std>
 8007e60:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007e64:	2202      	movs	r2, #2
 8007e66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e6a:	2112      	movs	r1, #18
 8007e6c:	f7ff bf86 	b.w	8007d7c <std>
 8007e70:	200005e8 	.word	0x200005e8
 8007e74:	200004b0 	.word	0x200004b0
 8007e78:	08007de9 	.word	0x08007de9

08007e7c <__sfp_lock_acquire>:
 8007e7c:	4801      	ldr	r0, [pc, #4]	; (8007e84 <__sfp_lock_acquire+0x8>)
 8007e7e:	f000 b920 	b.w	80080c2 <__retarget_lock_acquire_recursive>
 8007e82:	bf00      	nop
 8007e84:	200005f1 	.word	0x200005f1

08007e88 <__sfp_lock_release>:
 8007e88:	4801      	ldr	r0, [pc, #4]	; (8007e90 <__sfp_lock_release+0x8>)
 8007e8a:	f000 b91b 	b.w	80080c4 <__retarget_lock_release_recursive>
 8007e8e:	bf00      	nop
 8007e90:	200005f1 	.word	0x200005f1

08007e94 <__sinit>:
 8007e94:	b510      	push	{r4, lr}
 8007e96:	4604      	mov	r4, r0
 8007e98:	f7ff fff0 	bl	8007e7c <__sfp_lock_acquire>
 8007e9c:	6a23      	ldr	r3, [r4, #32]
 8007e9e:	b11b      	cbz	r3, 8007ea8 <__sinit+0x14>
 8007ea0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ea4:	f7ff bff0 	b.w	8007e88 <__sfp_lock_release>
 8007ea8:	4b04      	ldr	r3, [pc, #16]	; (8007ebc <__sinit+0x28>)
 8007eaa:	6223      	str	r3, [r4, #32]
 8007eac:	4b04      	ldr	r3, [pc, #16]	; (8007ec0 <__sinit+0x2c>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d1f5      	bne.n	8007ea0 <__sinit+0xc>
 8007eb4:	f7ff ffc4 	bl	8007e40 <global_stdio_init.part.0>
 8007eb8:	e7f2      	b.n	8007ea0 <__sinit+0xc>
 8007eba:	bf00      	nop
 8007ebc:	08007e01 	.word	0x08007e01
 8007ec0:	200005e8 	.word	0x200005e8

08007ec4 <_fwalk_sglue>:
 8007ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ec8:	4607      	mov	r7, r0
 8007eca:	4688      	mov	r8, r1
 8007ecc:	4614      	mov	r4, r2
 8007ece:	2600      	movs	r6, #0
 8007ed0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ed4:	f1b9 0901 	subs.w	r9, r9, #1
 8007ed8:	d505      	bpl.n	8007ee6 <_fwalk_sglue+0x22>
 8007eda:	6824      	ldr	r4, [r4, #0]
 8007edc:	2c00      	cmp	r4, #0
 8007ede:	d1f7      	bne.n	8007ed0 <_fwalk_sglue+0xc>
 8007ee0:	4630      	mov	r0, r6
 8007ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ee6:	89ab      	ldrh	r3, [r5, #12]
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d907      	bls.n	8007efc <_fwalk_sglue+0x38>
 8007eec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ef0:	3301      	adds	r3, #1
 8007ef2:	d003      	beq.n	8007efc <_fwalk_sglue+0x38>
 8007ef4:	4629      	mov	r1, r5
 8007ef6:	4638      	mov	r0, r7
 8007ef8:	47c0      	blx	r8
 8007efa:	4306      	orrs	r6, r0
 8007efc:	3568      	adds	r5, #104	; 0x68
 8007efe:	e7e9      	b.n	8007ed4 <_fwalk_sglue+0x10>

08007f00 <siprintf>:
 8007f00:	b40e      	push	{r1, r2, r3}
 8007f02:	b500      	push	{lr}
 8007f04:	b09c      	sub	sp, #112	; 0x70
 8007f06:	ab1d      	add	r3, sp, #116	; 0x74
 8007f08:	9002      	str	r0, [sp, #8]
 8007f0a:	9006      	str	r0, [sp, #24]
 8007f0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007f10:	4809      	ldr	r0, [pc, #36]	; (8007f38 <siprintf+0x38>)
 8007f12:	9107      	str	r1, [sp, #28]
 8007f14:	9104      	str	r1, [sp, #16]
 8007f16:	4909      	ldr	r1, [pc, #36]	; (8007f3c <siprintf+0x3c>)
 8007f18:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f1c:	9105      	str	r1, [sp, #20]
 8007f1e:	6800      	ldr	r0, [r0, #0]
 8007f20:	9301      	str	r3, [sp, #4]
 8007f22:	a902      	add	r1, sp, #8
 8007f24:	f001 fc20 	bl	8009768 <_svfiprintf_r>
 8007f28:	9b02      	ldr	r3, [sp, #8]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	701a      	strb	r2, [r3, #0]
 8007f2e:	b01c      	add	sp, #112	; 0x70
 8007f30:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f34:	b003      	add	sp, #12
 8007f36:	4770      	bx	lr
 8007f38:	20000064 	.word	0x20000064
 8007f3c:	ffff0208 	.word	0xffff0208

08007f40 <__sread>:
 8007f40:	b510      	push	{r4, lr}
 8007f42:	460c      	mov	r4, r1
 8007f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f48:	f000 f86c 	bl	8008024 <_read_r>
 8007f4c:	2800      	cmp	r0, #0
 8007f4e:	bfab      	itete	ge
 8007f50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007f52:	89a3      	ldrhlt	r3, [r4, #12]
 8007f54:	181b      	addge	r3, r3, r0
 8007f56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007f5a:	bfac      	ite	ge
 8007f5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007f5e:	81a3      	strhlt	r3, [r4, #12]
 8007f60:	bd10      	pop	{r4, pc}

08007f62 <__swrite>:
 8007f62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f66:	461f      	mov	r7, r3
 8007f68:	898b      	ldrh	r3, [r1, #12]
 8007f6a:	05db      	lsls	r3, r3, #23
 8007f6c:	4605      	mov	r5, r0
 8007f6e:	460c      	mov	r4, r1
 8007f70:	4616      	mov	r6, r2
 8007f72:	d505      	bpl.n	8007f80 <__swrite+0x1e>
 8007f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f78:	2302      	movs	r3, #2
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f000 f840 	bl	8008000 <_lseek_r>
 8007f80:	89a3      	ldrh	r3, [r4, #12]
 8007f82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f8a:	81a3      	strh	r3, [r4, #12]
 8007f8c:	4632      	mov	r2, r6
 8007f8e:	463b      	mov	r3, r7
 8007f90:	4628      	mov	r0, r5
 8007f92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f96:	f000 b857 	b.w	8008048 <_write_r>

08007f9a <__sseek>:
 8007f9a:	b510      	push	{r4, lr}
 8007f9c:	460c      	mov	r4, r1
 8007f9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fa2:	f000 f82d 	bl	8008000 <_lseek_r>
 8007fa6:	1c43      	adds	r3, r0, #1
 8007fa8:	89a3      	ldrh	r3, [r4, #12]
 8007faa:	bf15      	itete	ne
 8007fac:	6560      	strne	r0, [r4, #84]	; 0x54
 8007fae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007fb2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007fb6:	81a3      	strheq	r3, [r4, #12]
 8007fb8:	bf18      	it	ne
 8007fba:	81a3      	strhne	r3, [r4, #12]
 8007fbc:	bd10      	pop	{r4, pc}

08007fbe <__sclose>:
 8007fbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fc2:	f000 b80d 	b.w	8007fe0 <_close_r>

08007fc6 <memset>:
 8007fc6:	4402      	add	r2, r0
 8007fc8:	4603      	mov	r3, r0
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d100      	bne.n	8007fd0 <memset+0xa>
 8007fce:	4770      	bx	lr
 8007fd0:	f803 1b01 	strb.w	r1, [r3], #1
 8007fd4:	e7f9      	b.n	8007fca <memset+0x4>
	...

08007fd8 <_localeconv_r>:
 8007fd8:	4800      	ldr	r0, [pc, #0]	; (8007fdc <_localeconv_r+0x4>)
 8007fda:	4770      	bx	lr
 8007fdc:	20000158 	.word	0x20000158

08007fe0 <_close_r>:
 8007fe0:	b538      	push	{r3, r4, r5, lr}
 8007fe2:	4d06      	ldr	r5, [pc, #24]	; (8007ffc <_close_r+0x1c>)
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	4604      	mov	r4, r0
 8007fe8:	4608      	mov	r0, r1
 8007fea:	602b      	str	r3, [r5, #0]
 8007fec:	f7fa fb5f 	bl	80026ae <_close>
 8007ff0:	1c43      	adds	r3, r0, #1
 8007ff2:	d102      	bne.n	8007ffa <_close_r+0x1a>
 8007ff4:	682b      	ldr	r3, [r5, #0]
 8007ff6:	b103      	cbz	r3, 8007ffa <_close_r+0x1a>
 8007ff8:	6023      	str	r3, [r4, #0]
 8007ffa:	bd38      	pop	{r3, r4, r5, pc}
 8007ffc:	200005ec 	.word	0x200005ec

08008000 <_lseek_r>:
 8008000:	b538      	push	{r3, r4, r5, lr}
 8008002:	4d07      	ldr	r5, [pc, #28]	; (8008020 <_lseek_r+0x20>)
 8008004:	4604      	mov	r4, r0
 8008006:	4608      	mov	r0, r1
 8008008:	4611      	mov	r1, r2
 800800a:	2200      	movs	r2, #0
 800800c:	602a      	str	r2, [r5, #0]
 800800e:	461a      	mov	r2, r3
 8008010:	f7fa fb74 	bl	80026fc <_lseek>
 8008014:	1c43      	adds	r3, r0, #1
 8008016:	d102      	bne.n	800801e <_lseek_r+0x1e>
 8008018:	682b      	ldr	r3, [r5, #0]
 800801a:	b103      	cbz	r3, 800801e <_lseek_r+0x1e>
 800801c:	6023      	str	r3, [r4, #0]
 800801e:	bd38      	pop	{r3, r4, r5, pc}
 8008020:	200005ec 	.word	0x200005ec

08008024 <_read_r>:
 8008024:	b538      	push	{r3, r4, r5, lr}
 8008026:	4d07      	ldr	r5, [pc, #28]	; (8008044 <_read_r+0x20>)
 8008028:	4604      	mov	r4, r0
 800802a:	4608      	mov	r0, r1
 800802c:	4611      	mov	r1, r2
 800802e:	2200      	movs	r2, #0
 8008030:	602a      	str	r2, [r5, #0]
 8008032:	461a      	mov	r2, r3
 8008034:	f7fa fb02 	bl	800263c <_read>
 8008038:	1c43      	adds	r3, r0, #1
 800803a:	d102      	bne.n	8008042 <_read_r+0x1e>
 800803c:	682b      	ldr	r3, [r5, #0]
 800803e:	b103      	cbz	r3, 8008042 <_read_r+0x1e>
 8008040:	6023      	str	r3, [r4, #0]
 8008042:	bd38      	pop	{r3, r4, r5, pc}
 8008044:	200005ec 	.word	0x200005ec

08008048 <_write_r>:
 8008048:	b538      	push	{r3, r4, r5, lr}
 800804a:	4d07      	ldr	r5, [pc, #28]	; (8008068 <_write_r+0x20>)
 800804c:	4604      	mov	r4, r0
 800804e:	4608      	mov	r0, r1
 8008050:	4611      	mov	r1, r2
 8008052:	2200      	movs	r2, #0
 8008054:	602a      	str	r2, [r5, #0]
 8008056:	461a      	mov	r2, r3
 8008058:	f7fa fb0d 	bl	8002676 <_write>
 800805c:	1c43      	adds	r3, r0, #1
 800805e:	d102      	bne.n	8008066 <_write_r+0x1e>
 8008060:	682b      	ldr	r3, [r5, #0]
 8008062:	b103      	cbz	r3, 8008066 <_write_r+0x1e>
 8008064:	6023      	str	r3, [r4, #0]
 8008066:	bd38      	pop	{r3, r4, r5, pc}
 8008068:	200005ec 	.word	0x200005ec

0800806c <__errno>:
 800806c:	4b01      	ldr	r3, [pc, #4]	; (8008074 <__errno+0x8>)
 800806e:	6818      	ldr	r0, [r3, #0]
 8008070:	4770      	bx	lr
 8008072:	bf00      	nop
 8008074:	20000064 	.word	0x20000064

08008078 <__libc_init_array>:
 8008078:	b570      	push	{r4, r5, r6, lr}
 800807a:	4d0d      	ldr	r5, [pc, #52]	; (80080b0 <__libc_init_array+0x38>)
 800807c:	4c0d      	ldr	r4, [pc, #52]	; (80080b4 <__libc_init_array+0x3c>)
 800807e:	1b64      	subs	r4, r4, r5
 8008080:	10a4      	asrs	r4, r4, #2
 8008082:	2600      	movs	r6, #0
 8008084:	42a6      	cmp	r6, r4
 8008086:	d109      	bne.n	800809c <__libc_init_array+0x24>
 8008088:	4d0b      	ldr	r5, [pc, #44]	; (80080b8 <__libc_init_array+0x40>)
 800808a:	4c0c      	ldr	r4, [pc, #48]	; (80080bc <__libc_init_array+0x44>)
 800808c:	f002 f894 	bl	800a1b8 <_init>
 8008090:	1b64      	subs	r4, r4, r5
 8008092:	10a4      	asrs	r4, r4, #2
 8008094:	2600      	movs	r6, #0
 8008096:	42a6      	cmp	r6, r4
 8008098:	d105      	bne.n	80080a6 <__libc_init_array+0x2e>
 800809a:	bd70      	pop	{r4, r5, r6, pc}
 800809c:	f855 3b04 	ldr.w	r3, [r5], #4
 80080a0:	4798      	blx	r3
 80080a2:	3601      	adds	r6, #1
 80080a4:	e7ee      	b.n	8008084 <__libc_init_array+0xc>
 80080a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80080aa:	4798      	blx	r3
 80080ac:	3601      	adds	r6, #1
 80080ae:	e7f2      	b.n	8008096 <__libc_init_array+0x1e>
 80080b0:	0800a584 	.word	0x0800a584
 80080b4:	0800a584 	.word	0x0800a584
 80080b8:	0800a584 	.word	0x0800a584
 80080bc:	0800a588 	.word	0x0800a588

080080c0 <__retarget_lock_init_recursive>:
 80080c0:	4770      	bx	lr

080080c2 <__retarget_lock_acquire_recursive>:
 80080c2:	4770      	bx	lr

080080c4 <__retarget_lock_release_recursive>:
 80080c4:	4770      	bx	lr

080080c6 <quorem>:
 80080c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ca:	6903      	ldr	r3, [r0, #16]
 80080cc:	690c      	ldr	r4, [r1, #16]
 80080ce:	42a3      	cmp	r3, r4
 80080d0:	4607      	mov	r7, r0
 80080d2:	db7e      	blt.n	80081d2 <quorem+0x10c>
 80080d4:	3c01      	subs	r4, #1
 80080d6:	f101 0814 	add.w	r8, r1, #20
 80080da:	f100 0514 	add.w	r5, r0, #20
 80080de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080e2:	9301      	str	r3, [sp, #4]
 80080e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80080e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080ec:	3301      	adds	r3, #1
 80080ee:	429a      	cmp	r2, r3
 80080f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80080f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80080f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80080fc:	d331      	bcc.n	8008162 <quorem+0x9c>
 80080fe:	f04f 0e00 	mov.w	lr, #0
 8008102:	4640      	mov	r0, r8
 8008104:	46ac      	mov	ip, r5
 8008106:	46f2      	mov	sl, lr
 8008108:	f850 2b04 	ldr.w	r2, [r0], #4
 800810c:	b293      	uxth	r3, r2
 800810e:	fb06 e303 	mla	r3, r6, r3, lr
 8008112:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008116:	0c1a      	lsrs	r2, r3, #16
 8008118:	b29b      	uxth	r3, r3
 800811a:	ebaa 0303 	sub.w	r3, sl, r3
 800811e:	f8dc a000 	ldr.w	sl, [ip]
 8008122:	fa13 f38a 	uxtah	r3, r3, sl
 8008126:	fb06 220e 	mla	r2, r6, lr, r2
 800812a:	9300      	str	r3, [sp, #0]
 800812c:	9b00      	ldr	r3, [sp, #0]
 800812e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008132:	b292      	uxth	r2, r2
 8008134:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008138:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800813c:	f8bd 3000 	ldrh.w	r3, [sp]
 8008140:	4581      	cmp	r9, r0
 8008142:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008146:	f84c 3b04 	str.w	r3, [ip], #4
 800814a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800814e:	d2db      	bcs.n	8008108 <quorem+0x42>
 8008150:	f855 300b 	ldr.w	r3, [r5, fp]
 8008154:	b92b      	cbnz	r3, 8008162 <quorem+0x9c>
 8008156:	9b01      	ldr	r3, [sp, #4]
 8008158:	3b04      	subs	r3, #4
 800815a:	429d      	cmp	r5, r3
 800815c:	461a      	mov	r2, r3
 800815e:	d32c      	bcc.n	80081ba <quorem+0xf4>
 8008160:	613c      	str	r4, [r7, #16]
 8008162:	4638      	mov	r0, r7
 8008164:	f001 f9a6 	bl	80094b4 <__mcmp>
 8008168:	2800      	cmp	r0, #0
 800816a:	db22      	blt.n	80081b2 <quorem+0xec>
 800816c:	3601      	adds	r6, #1
 800816e:	4629      	mov	r1, r5
 8008170:	2000      	movs	r0, #0
 8008172:	f858 2b04 	ldr.w	r2, [r8], #4
 8008176:	f8d1 c000 	ldr.w	ip, [r1]
 800817a:	b293      	uxth	r3, r2
 800817c:	1ac3      	subs	r3, r0, r3
 800817e:	0c12      	lsrs	r2, r2, #16
 8008180:	fa13 f38c 	uxtah	r3, r3, ip
 8008184:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008188:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800818c:	b29b      	uxth	r3, r3
 800818e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008192:	45c1      	cmp	r9, r8
 8008194:	f841 3b04 	str.w	r3, [r1], #4
 8008198:	ea4f 4022 	mov.w	r0, r2, asr #16
 800819c:	d2e9      	bcs.n	8008172 <quorem+0xac>
 800819e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081a6:	b922      	cbnz	r2, 80081b2 <quorem+0xec>
 80081a8:	3b04      	subs	r3, #4
 80081aa:	429d      	cmp	r5, r3
 80081ac:	461a      	mov	r2, r3
 80081ae:	d30a      	bcc.n	80081c6 <quorem+0x100>
 80081b0:	613c      	str	r4, [r7, #16]
 80081b2:	4630      	mov	r0, r6
 80081b4:	b003      	add	sp, #12
 80081b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ba:	6812      	ldr	r2, [r2, #0]
 80081bc:	3b04      	subs	r3, #4
 80081be:	2a00      	cmp	r2, #0
 80081c0:	d1ce      	bne.n	8008160 <quorem+0x9a>
 80081c2:	3c01      	subs	r4, #1
 80081c4:	e7c9      	b.n	800815a <quorem+0x94>
 80081c6:	6812      	ldr	r2, [r2, #0]
 80081c8:	3b04      	subs	r3, #4
 80081ca:	2a00      	cmp	r2, #0
 80081cc:	d1f0      	bne.n	80081b0 <quorem+0xea>
 80081ce:	3c01      	subs	r4, #1
 80081d0:	e7eb      	b.n	80081aa <quorem+0xe4>
 80081d2:	2000      	movs	r0, #0
 80081d4:	e7ee      	b.n	80081b4 <quorem+0xee>
	...

080081d8 <_dtoa_r>:
 80081d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081dc:	ed2d 8b04 	vpush	{d8-d9}
 80081e0:	69c5      	ldr	r5, [r0, #28]
 80081e2:	b093      	sub	sp, #76	; 0x4c
 80081e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80081e8:	ec57 6b10 	vmov	r6, r7, d0
 80081ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80081f0:	9107      	str	r1, [sp, #28]
 80081f2:	4604      	mov	r4, r0
 80081f4:	920a      	str	r2, [sp, #40]	; 0x28
 80081f6:	930d      	str	r3, [sp, #52]	; 0x34
 80081f8:	b975      	cbnz	r5, 8008218 <_dtoa_r+0x40>
 80081fa:	2010      	movs	r0, #16
 80081fc:	f000 fe2a 	bl	8008e54 <malloc>
 8008200:	4602      	mov	r2, r0
 8008202:	61e0      	str	r0, [r4, #28]
 8008204:	b920      	cbnz	r0, 8008210 <_dtoa_r+0x38>
 8008206:	4bae      	ldr	r3, [pc, #696]	; (80084c0 <_dtoa_r+0x2e8>)
 8008208:	21ef      	movs	r1, #239	; 0xef
 800820a:	48ae      	ldr	r0, [pc, #696]	; (80084c4 <_dtoa_r+0x2ec>)
 800820c:	f001 fc90 	bl	8009b30 <__assert_func>
 8008210:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008214:	6005      	str	r5, [r0, #0]
 8008216:	60c5      	str	r5, [r0, #12]
 8008218:	69e3      	ldr	r3, [r4, #28]
 800821a:	6819      	ldr	r1, [r3, #0]
 800821c:	b151      	cbz	r1, 8008234 <_dtoa_r+0x5c>
 800821e:	685a      	ldr	r2, [r3, #4]
 8008220:	604a      	str	r2, [r1, #4]
 8008222:	2301      	movs	r3, #1
 8008224:	4093      	lsls	r3, r2
 8008226:	608b      	str	r3, [r1, #8]
 8008228:	4620      	mov	r0, r4
 800822a:	f000 ff07 	bl	800903c <_Bfree>
 800822e:	69e3      	ldr	r3, [r4, #28]
 8008230:	2200      	movs	r2, #0
 8008232:	601a      	str	r2, [r3, #0]
 8008234:	1e3b      	subs	r3, r7, #0
 8008236:	bfbb      	ittet	lt
 8008238:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800823c:	9303      	strlt	r3, [sp, #12]
 800823e:	2300      	movge	r3, #0
 8008240:	2201      	movlt	r2, #1
 8008242:	bfac      	ite	ge
 8008244:	f8c8 3000 	strge.w	r3, [r8]
 8008248:	f8c8 2000 	strlt.w	r2, [r8]
 800824c:	4b9e      	ldr	r3, [pc, #632]	; (80084c8 <_dtoa_r+0x2f0>)
 800824e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008252:	ea33 0308 	bics.w	r3, r3, r8
 8008256:	d11b      	bne.n	8008290 <_dtoa_r+0xb8>
 8008258:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800825a:	f242 730f 	movw	r3, #9999	; 0x270f
 800825e:	6013      	str	r3, [r2, #0]
 8008260:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008264:	4333      	orrs	r3, r6
 8008266:	f000 8593 	beq.w	8008d90 <_dtoa_r+0xbb8>
 800826a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800826c:	b963      	cbnz	r3, 8008288 <_dtoa_r+0xb0>
 800826e:	4b97      	ldr	r3, [pc, #604]	; (80084cc <_dtoa_r+0x2f4>)
 8008270:	e027      	b.n	80082c2 <_dtoa_r+0xea>
 8008272:	4b97      	ldr	r3, [pc, #604]	; (80084d0 <_dtoa_r+0x2f8>)
 8008274:	9300      	str	r3, [sp, #0]
 8008276:	3308      	adds	r3, #8
 8008278:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800827a:	6013      	str	r3, [r2, #0]
 800827c:	9800      	ldr	r0, [sp, #0]
 800827e:	b013      	add	sp, #76	; 0x4c
 8008280:	ecbd 8b04 	vpop	{d8-d9}
 8008284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008288:	4b90      	ldr	r3, [pc, #576]	; (80084cc <_dtoa_r+0x2f4>)
 800828a:	9300      	str	r3, [sp, #0]
 800828c:	3303      	adds	r3, #3
 800828e:	e7f3      	b.n	8008278 <_dtoa_r+0xa0>
 8008290:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008294:	2200      	movs	r2, #0
 8008296:	ec51 0b17 	vmov	r0, r1, d7
 800829a:	eeb0 8a47 	vmov.f32	s16, s14
 800829e:	eef0 8a67 	vmov.f32	s17, s15
 80082a2:	2300      	movs	r3, #0
 80082a4:	f7f8 fc10 	bl	8000ac8 <__aeabi_dcmpeq>
 80082a8:	4681      	mov	r9, r0
 80082aa:	b160      	cbz	r0, 80082c6 <_dtoa_r+0xee>
 80082ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80082ae:	2301      	movs	r3, #1
 80082b0:	6013      	str	r3, [r2, #0]
 80082b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	f000 8568 	beq.w	8008d8a <_dtoa_r+0xbb2>
 80082ba:	4b86      	ldr	r3, [pc, #536]	; (80084d4 <_dtoa_r+0x2fc>)
 80082bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80082be:	6013      	str	r3, [r2, #0]
 80082c0:	3b01      	subs	r3, #1
 80082c2:	9300      	str	r3, [sp, #0]
 80082c4:	e7da      	b.n	800827c <_dtoa_r+0xa4>
 80082c6:	aa10      	add	r2, sp, #64	; 0x40
 80082c8:	a911      	add	r1, sp, #68	; 0x44
 80082ca:	4620      	mov	r0, r4
 80082cc:	eeb0 0a48 	vmov.f32	s0, s16
 80082d0:	eef0 0a68 	vmov.f32	s1, s17
 80082d4:	f001 f994 	bl	8009600 <__d2b>
 80082d8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80082dc:	4682      	mov	sl, r0
 80082de:	2d00      	cmp	r5, #0
 80082e0:	d07f      	beq.n	80083e2 <_dtoa_r+0x20a>
 80082e2:	ee18 3a90 	vmov	r3, s17
 80082e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082ea:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80082ee:	ec51 0b18 	vmov	r0, r1, d8
 80082f2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80082f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80082fa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80082fe:	4619      	mov	r1, r3
 8008300:	2200      	movs	r2, #0
 8008302:	4b75      	ldr	r3, [pc, #468]	; (80084d8 <_dtoa_r+0x300>)
 8008304:	f7f7 ffc0 	bl	8000288 <__aeabi_dsub>
 8008308:	a367      	add	r3, pc, #412	; (adr r3, 80084a8 <_dtoa_r+0x2d0>)
 800830a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830e:	f7f8 f973 	bl	80005f8 <__aeabi_dmul>
 8008312:	a367      	add	r3, pc, #412	; (adr r3, 80084b0 <_dtoa_r+0x2d8>)
 8008314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008318:	f7f7 ffb8 	bl	800028c <__adddf3>
 800831c:	4606      	mov	r6, r0
 800831e:	4628      	mov	r0, r5
 8008320:	460f      	mov	r7, r1
 8008322:	f7f8 f8ff 	bl	8000524 <__aeabi_i2d>
 8008326:	a364      	add	r3, pc, #400	; (adr r3, 80084b8 <_dtoa_r+0x2e0>)
 8008328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832c:	f7f8 f964 	bl	80005f8 <__aeabi_dmul>
 8008330:	4602      	mov	r2, r0
 8008332:	460b      	mov	r3, r1
 8008334:	4630      	mov	r0, r6
 8008336:	4639      	mov	r1, r7
 8008338:	f7f7 ffa8 	bl	800028c <__adddf3>
 800833c:	4606      	mov	r6, r0
 800833e:	460f      	mov	r7, r1
 8008340:	f7f8 fc0a 	bl	8000b58 <__aeabi_d2iz>
 8008344:	2200      	movs	r2, #0
 8008346:	4683      	mov	fp, r0
 8008348:	2300      	movs	r3, #0
 800834a:	4630      	mov	r0, r6
 800834c:	4639      	mov	r1, r7
 800834e:	f7f8 fbc5 	bl	8000adc <__aeabi_dcmplt>
 8008352:	b148      	cbz	r0, 8008368 <_dtoa_r+0x190>
 8008354:	4658      	mov	r0, fp
 8008356:	f7f8 f8e5 	bl	8000524 <__aeabi_i2d>
 800835a:	4632      	mov	r2, r6
 800835c:	463b      	mov	r3, r7
 800835e:	f7f8 fbb3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008362:	b908      	cbnz	r0, 8008368 <_dtoa_r+0x190>
 8008364:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008368:	f1bb 0f16 	cmp.w	fp, #22
 800836c:	d857      	bhi.n	800841e <_dtoa_r+0x246>
 800836e:	4b5b      	ldr	r3, [pc, #364]	; (80084dc <_dtoa_r+0x304>)
 8008370:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008378:	ec51 0b18 	vmov	r0, r1, d8
 800837c:	f7f8 fbae 	bl	8000adc <__aeabi_dcmplt>
 8008380:	2800      	cmp	r0, #0
 8008382:	d04e      	beq.n	8008422 <_dtoa_r+0x24a>
 8008384:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008388:	2300      	movs	r3, #0
 800838a:	930c      	str	r3, [sp, #48]	; 0x30
 800838c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800838e:	1b5b      	subs	r3, r3, r5
 8008390:	1e5a      	subs	r2, r3, #1
 8008392:	bf45      	ittet	mi
 8008394:	f1c3 0301 	rsbmi	r3, r3, #1
 8008398:	9305      	strmi	r3, [sp, #20]
 800839a:	2300      	movpl	r3, #0
 800839c:	2300      	movmi	r3, #0
 800839e:	9206      	str	r2, [sp, #24]
 80083a0:	bf54      	ite	pl
 80083a2:	9305      	strpl	r3, [sp, #20]
 80083a4:	9306      	strmi	r3, [sp, #24]
 80083a6:	f1bb 0f00 	cmp.w	fp, #0
 80083aa:	db3c      	blt.n	8008426 <_dtoa_r+0x24e>
 80083ac:	9b06      	ldr	r3, [sp, #24]
 80083ae:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80083b2:	445b      	add	r3, fp
 80083b4:	9306      	str	r3, [sp, #24]
 80083b6:	2300      	movs	r3, #0
 80083b8:	9308      	str	r3, [sp, #32]
 80083ba:	9b07      	ldr	r3, [sp, #28]
 80083bc:	2b09      	cmp	r3, #9
 80083be:	d868      	bhi.n	8008492 <_dtoa_r+0x2ba>
 80083c0:	2b05      	cmp	r3, #5
 80083c2:	bfc4      	itt	gt
 80083c4:	3b04      	subgt	r3, #4
 80083c6:	9307      	strgt	r3, [sp, #28]
 80083c8:	9b07      	ldr	r3, [sp, #28]
 80083ca:	f1a3 0302 	sub.w	r3, r3, #2
 80083ce:	bfcc      	ite	gt
 80083d0:	2500      	movgt	r5, #0
 80083d2:	2501      	movle	r5, #1
 80083d4:	2b03      	cmp	r3, #3
 80083d6:	f200 8085 	bhi.w	80084e4 <_dtoa_r+0x30c>
 80083da:	e8df f003 	tbb	[pc, r3]
 80083de:	3b2e      	.short	0x3b2e
 80083e0:	5839      	.short	0x5839
 80083e2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80083e6:	441d      	add	r5, r3
 80083e8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80083ec:	2b20      	cmp	r3, #32
 80083ee:	bfc1      	itttt	gt
 80083f0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80083f4:	fa08 f803 	lslgt.w	r8, r8, r3
 80083f8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80083fc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008400:	bfd6      	itet	le
 8008402:	f1c3 0320 	rsble	r3, r3, #32
 8008406:	ea48 0003 	orrgt.w	r0, r8, r3
 800840a:	fa06 f003 	lslle.w	r0, r6, r3
 800840e:	f7f8 f879 	bl	8000504 <__aeabi_ui2d>
 8008412:	2201      	movs	r2, #1
 8008414:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008418:	3d01      	subs	r5, #1
 800841a:	920e      	str	r2, [sp, #56]	; 0x38
 800841c:	e76f      	b.n	80082fe <_dtoa_r+0x126>
 800841e:	2301      	movs	r3, #1
 8008420:	e7b3      	b.n	800838a <_dtoa_r+0x1b2>
 8008422:	900c      	str	r0, [sp, #48]	; 0x30
 8008424:	e7b2      	b.n	800838c <_dtoa_r+0x1b4>
 8008426:	9b05      	ldr	r3, [sp, #20]
 8008428:	eba3 030b 	sub.w	r3, r3, fp
 800842c:	9305      	str	r3, [sp, #20]
 800842e:	f1cb 0300 	rsb	r3, fp, #0
 8008432:	9308      	str	r3, [sp, #32]
 8008434:	2300      	movs	r3, #0
 8008436:	930b      	str	r3, [sp, #44]	; 0x2c
 8008438:	e7bf      	b.n	80083ba <_dtoa_r+0x1e2>
 800843a:	2300      	movs	r3, #0
 800843c:	9309      	str	r3, [sp, #36]	; 0x24
 800843e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008440:	2b00      	cmp	r3, #0
 8008442:	dc52      	bgt.n	80084ea <_dtoa_r+0x312>
 8008444:	2301      	movs	r3, #1
 8008446:	9301      	str	r3, [sp, #4]
 8008448:	9304      	str	r3, [sp, #16]
 800844a:	461a      	mov	r2, r3
 800844c:	920a      	str	r2, [sp, #40]	; 0x28
 800844e:	e00b      	b.n	8008468 <_dtoa_r+0x290>
 8008450:	2301      	movs	r3, #1
 8008452:	e7f3      	b.n	800843c <_dtoa_r+0x264>
 8008454:	2300      	movs	r3, #0
 8008456:	9309      	str	r3, [sp, #36]	; 0x24
 8008458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800845a:	445b      	add	r3, fp
 800845c:	9301      	str	r3, [sp, #4]
 800845e:	3301      	adds	r3, #1
 8008460:	2b01      	cmp	r3, #1
 8008462:	9304      	str	r3, [sp, #16]
 8008464:	bfb8      	it	lt
 8008466:	2301      	movlt	r3, #1
 8008468:	69e0      	ldr	r0, [r4, #28]
 800846a:	2100      	movs	r1, #0
 800846c:	2204      	movs	r2, #4
 800846e:	f102 0614 	add.w	r6, r2, #20
 8008472:	429e      	cmp	r6, r3
 8008474:	d93d      	bls.n	80084f2 <_dtoa_r+0x31a>
 8008476:	6041      	str	r1, [r0, #4]
 8008478:	4620      	mov	r0, r4
 800847a:	f000 fd9f 	bl	8008fbc <_Balloc>
 800847e:	9000      	str	r0, [sp, #0]
 8008480:	2800      	cmp	r0, #0
 8008482:	d139      	bne.n	80084f8 <_dtoa_r+0x320>
 8008484:	4b16      	ldr	r3, [pc, #88]	; (80084e0 <_dtoa_r+0x308>)
 8008486:	4602      	mov	r2, r0
 8008488:	f240 11af 	movw	r1, #431	; 0x1af
 800848c:	e6bd      	b.n	800820a <_dtoa_r+0x32>
 800848e:	2301      	movs	r3, #1
 8008490:	e7e1      	b.n	8008456 <_dtoa_r+0x27e>
 8008492:	2501      	movs	r5, #1
 8008494:	2300      	movs	r3, #0
 8008496:	9307      	str	r3, [sp, #28]
 8008498:	9509      	str	r5, [sp, #36]	; 0x24
 800849a:	f04f 33ff 	mov.w	r3, #4294967295
 800849e:	9301      	str	r3, [sp, #4]
 80084a0:	9304      	str	r3, [sp, #16]
 80084a2:	2200      	movs	r2, #0
 80084a4:	2312      	movs	r3, #18
 80084a6:	e7d1      	b.n	800844c <_dtoa_r+0x274>
 80084a8:	636f4361 	.word	0x636f4361
 80084ac:	3fd287a7 	.word	0x3fd287a7
 80084b0:	8b60c8b3 	.word	0x8b60c8b3
 80084b4:	3fc68a28 	.word	0x3fc68a28
 80084b8:	509f79fb 	.word	0x509f79fb
 80084bc:	3fd34413 	.word	0x3fd34413
 80084c0:	0800a249 	.word	0x0800a249
 80084c4:	0800a260 	.word	0x0800a260
 80084c8:	7ff00000 	.word	0x7ff00000
 80084cc:	0800a245 	.word	0x0800a245
 80084d0:	0800a23c 	.word	0x0800a23c
 80084d4:	0800a219 	.word	0x0800a219
 80084d8:	3ff80000 	.word	0x3ff80000
 80084dc:	0800a350 	.word	0x0800a350
 80084e0:	0800a2b8 	.word	0x0800a2b8
 80084e4:	2301      	movs	r3, #1
 80084e6:	9309      	str	r3, [sp, #36]	; 0x24
 80084e8:	e7d7      	b.n	800849a <_dtoa_r+0x2c2>
 80084ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084ec:	9301      	str	r3, [sp, #4]
 80084ee:	9304      	str	r3, [sp, #16]
 80084f0:	e7ba      	b.n	8008468 <_dtoa_r+0x290>
 80084f2:	3101      	adds	r1, #1
 80084f4:	0052      	lsls	r2, r2, #1
 80084f6:	e7ba      	b.n	800846e <_dtoa_r+0x296>
 80084f8:	69e3      	ldr	r3, [r4, #28]
 80084fa:	9a00      	ldr	r2, [sp, #0]
 80084fc:	601a      	str	r2, [r3, #0]
 80084fe:	9b04      	ldr	r3, [sp, #16]
 8008500:	2b0e      	cmp	r3, #14
 8008502:	f200 80a8 	bhi.w	8008656 <_dtoa_r+0x47e>
 8008506:	2d00      	cmp	r5, #0
 8008508:	f000 80a5 	beq.w	8008656 <_dtoa_r+0x47e>
 800850c:	f1bb 0f00 	cmp.w	fp, #0
 8008510:	dd38      	ble.n	8008584 <_dtoa_r+0x3ac>
 8008512:	4bc0      	ldr	r3, [pc, #768]	; (8008814 <_dtoa_r+0x63c>)
 8008514:	f00b 020f 	and.w	r2, fp, #15
 8008518:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800851c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008520:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008524:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008528:	d019      	beq.n	800855e <_dtoa_r+0x386>
 800852a:	4bbb      	ldr	r3, [pc, #748]	; (8008818 <_dtoa_r+0x640>)
 800852c:	ec51 0b18 	vmov	r0, r1, d8
 8008530:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008534:	f7f8 f98a 	bl	800084c <__aeabi_ddiv>
 8008538:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800853c:	f008 080f 	and.w	r8, r8, #15
 8008540:	2503      	movs	r5, #3
 8008542:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008818 <_dtoa_r+0x640>
 8008546:	f1b8 0f00 	cmp.w	r8, #0
 800854a:	d10a      	bne.n	8008562 <_dtoa_r+0x38a>
 800854c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008550:	4632      	mov	r2, r6
 8008552:	463b      	mov	r3, r7
 8008554:	f7f8 f97a 	bl	800084c <__aeabi_ddiv>
 8008558:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800855c:	e02b      	b.n	80085b6 <_dtoa_r+0x3de>
 800855e:	2502      	movs	r5, #2
 8008560:	e7ef      	b.n	8008542 <_dtoa_r+0x36a>
 8008562:	f018 0f01 	tst.w	r8, #1
 8008566:	d008      	beq.n	800857a <_dtoa_r+0x3a2>
 8008568:	4630      	mov	r0, r6
 800856a:	4639      	mov	r1, r7
 800856c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008570:	f7f8 f842 	bl	80005f8 <__aeabi_dmul>
 8008574:	3501      	adds	r5, #1
 8008576:	4606      	mov	r6, r0
 8008578:	460f      	mov	r7, r1
 800857a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800857e:	f109 0908 	add.w	r9, r9, #8
 8008582:	e7e0      	b.n	8008546 <_dtoa_r+0x36e>
 8008584:	f000 809f 	beq.w	80086c6 <_dtoa_r+0x4ee>
 8008588:	f1cb 0600 	rsb	r6, fp, #0
 800858c:	4ba1      	ldr	r3, [pc, #644]	; (8008814 <_dtoa_r+0x63c>)
 800858e:	4fa2      	ldr	r7, [pc, #648]	; (8008818 <_dtoa_r+0x640>)
 8008590:	f006 020f 	and.w	r2, r6, #15
 8008594:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800859c:	ec51 0b18 	vmov	r0, r1, d8
 80085a0:	f7f8 f82a 	bl	80005f8 <__aeabi_dmul>
 80085a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085a8:	1136      	asrs	r6, r6, #4
 80085aa:	2300      	movs	r3, #0
 80085ac:	2502      	movs	r5, #2
 80085ae:	2e00      	cmp	r6, #0
 80085b0:	d17e      	bne.n	80086b0 <_dtoa_r+0x4d8>
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d1d0      	bne.n	8008558 <_dtoa_r+0x380>
 80085b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085b8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	f000 8084 	beq.w	80086ca <_dtoa_r+0x4f2>
 80085c2:	4b96      	ldr	r3, [pc, #600]	; (800881c <_dtoa_r+0x644>)
 80085c4:	2200      	movs	r2, #0
 80085c6:	4640      	mov	r0, r8
 80085c8:	4649      	mov	r1, r9
 80085ca:	f7f8 fa87 	bl	8000adc <__aeabi_dcmplt>
 80085ce:	2800      	cmp	r0, #0
 80085d0:	d07b      	beq.n	80086ca <_dtoa_r+0x4f2>
 80085d2:	9b04      	ldr	r3, [sp, #16]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d078      	beq.n	80086ca <_dtoa_r+0x4f2>
 80085d8:	9b01      	ldr	r3, [sp, #4]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	dd39      	ble.n	8008652 <_dtoa_r+0x47a>
 80085de:	4b90      	ldr	r3, [pc, #576]	; (8008820 <_dtoa_r+0x648>)
 80085e0:	2200      	movs	r2, #0
 80085e2:	4640      	mov	r0, r8
 80085e4:	4649      	mov	r1, r9
 80085e6:	f7f8 f807 	bl	80005f8 <__aeabi_dmul>
 80085ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085ee:	9e01      	ldr	r6, [sp, #4]
 80085f0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80085f4:	3501      	adds	r5, #1
 80085f6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80085fa:	4628      	mov	r0, r5
 80085fc:	f7f7 ff92 	bl	8000524 <__aeabi_i2d>
 8008600:	4642      	mov	r2, r8
 8008602:	464b      	mov	r3, r9
 8008604:	f7f7 fff8 	bl	80005f8 <__aeabi_dmul>
 8008608:	4b86      	ldr	r3, [pc, #536]	; (8008824 <_dtoa_r+0x64c>)
 800860a:	2200      	movs	r2, #0
 800860c:	f7f7 fe3e 	bl	800028c <__adddf3>
 8008610:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008618:	9303      	str	r3, [sp, #12]
 800861a:	2e00      	cmp	r6, #0
 800861c:	d158      	bne.n	80086d0 <_dtoa_r+0x4f8>
 800861e:	4b82      	ldr	r3, [pc, #520]	; (8008828 <_dtoa_r+0x650>)
 8008620:	2200      	movs	r2, #0
 8008622:	4640      	mov	r0, r8
 8008624:	4649      	mov	r1, r9
 8008626:	f7f7 fe2f 	bl	8000288 <__aeabi_dsub>
 800862a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800862e:	4680      	mov	r8, r0
 8008630:	4689      	mov	r9, r1
 8008632:	f7f8 fa71 	bl	8000b18 <__aeabi_dcmpgt>
 8008636:	2800      	cmp	r0, #0
 8008638:	f040 8296 	bne.w	8008b68 <_dtoa_r+0x990>
 800863c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008640:	4640      	mov	r0, r8
 8008642:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008646:	4649      	mov	r1, r9
 8008648:	f7f8 fa48 	bl	8000adc <__aeabi_dcmplt>
 800864c:	2800      	cmp	r0, #0
 800864e:	f040 8289 	bne.w	8008b64 <_dtoa_r+0x98c>
 8008652:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008656:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008658:	2b00      	cmp	r3, #0
 800865a:	f2c0 814e 	blt.w	80088fa <_dtoa_r+0x722>
 800865e:	f1bb 0f0e 	cmp.w	fp, #14
 8008662:	f300 814a 	bgt.w	80088fa <_dtoa_r+0x722>
 8008666:	4b6b      	ldr	r3, [pc, #428]	; (8008814 <_dtoa_r+0x63c>)
 8008668:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800866c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008670:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008672:	2b00      	cmp	r3, #0
 8008674:	f280 80dc 	bge.w	8008830 <_dtoa_r+0x658>
 8008678:	9b04      	ldr	r3, [sp, #16]
 800867a:	2b00      	cmp	r3, #0
 800867c:	f300 80d8 	bgt.w	8008830 <_dtoa_r+0x658>
 8008680:	f040 826f 	bne.w	8008b62 <_dtoa_r+0x98a>
 8008684:	4b68      	ldr	r3, [pc, #416]	; (8008828 <_dtoa_r+0x650>)
 8008686:	2200      	movs	r2, #0
 8008688:	4640      	mov	r0, r8
 800868a:	4649      	mov	r1, r9
 800868c:	f7f7 ffb4 	bl	80005f8 <__aeabi_dmul>
 8008690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008694:	f7f8 fa36 	bl	8000b04 <__aeabi_dcmpge>
 8008698:	9e04      	ldr	r6, [sp, #16]
 800869a:	4637      	mov	r7, r6
 800869c:	2800      	cmp	r0, #0
 800869e:	f040 8245 	bne.w	8008b2c <_dtoa_r+0x954>
 80086a2:	9d00      	ldr	r5, [sp, #0]
 80086a4:	2331      	movs	r3, #49	; 0x31
 80086a6:	f805 3b01 	strb.w	r3, [r5], #1
 80086aa:	f10b 0b01 	add.w	fp, fp, #1
 80086ae:	e241      	b.n	8008b34 <_dtoa_r+0x95c>
 80086b0:	07f2      	lsls	r2, r6, #31
 80086b2:	d505      	bpl.n	80086c0 <_dtoa_r+0x4e8>
 80086b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086b8:	f7f7 ff9e 	bl	80005f8 <__aeabi_dmul>
 80086bc:	3501      	adds	r5, #1
 80086be:	2301      	movs	r3, #1
 80086c0:	1076      	asrs	r6, r6, #1
 80086c2:	3708      	adds	r7, #8
 80086c4:	e773      	b.n	80085ae <_dtoa_r+0x3d6>
 80086c6:	2502      	movs	r5, #2
 80086c8:	e775      	b.n	80085b6 <_dtoa_r+0x3de>
 80086ca:	9e04      	ldr	r6, [sp, #16]
 80086cc:	465f      	mov	r7, fp
 80086ce:	e792      	b.n	80085f6 <_dtoa_r+0x41e>
 80086d0:	9900      	ldr	r1, [sp, #0]
 80086d2:	4b50      	ldr	r3, [pc, #320]	; (8008814 <_dtoa_r+0x63c>)
 80086d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80086d8:	4431      	add	r1, r6
 80086da:	9102      	str	r1, [sp, #8]
 80086dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80086de:	eeb0 9a47 	vmov.f32	s18, s14
 80086e2:	eef0 9a67 	vmov.f32	s19, s15
 80086e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80086ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80086ee:	2900      	cmp	r1, #0
 80086f0:	d044      	beq.n	800877c <_dtoa_r+0x5a4>
 80086f2:	494e      	ldr	r1, [pc, #312]	; (800882c <_dtoa_r+0x654>)
 80086f4:	2000      	movs	r0, #0
 80086f6:	f7f8 f8a9 	bl	800084c <__aeabi_ddiv>
 80086fa:	ec53 2b19 	vmov	r2, r3, d9
 80086fe:	f7f7 fdc3 	bl	8000288 <__aeabi_dsub>
 8008702:	9d00      	ldr	r5, [sp, #0]
 8008704:	ec41 0b19 	vmov	d9, r0, r1
 8008708:	4649      	mov	r1, r9
 800870a:	4640      	mov	r0, r8
 800870c:	f7f8 fa24 	bl	8000b58 <__aeabi_d2iz>
 8008710:	4606      	mov	r6, r0
 8008712:	f7f7 ff07 	bl	8000524 <__aeabi_i2d>
 8008716:	4602      	mov	r2, r0
 8008718:	460b      	mov	r3, r1
 800871a:	4640      	mov	r0, r8
 800871c:	4649      	mov	r1, r9
 800871e:	f7f7 fdb3 	bl	8000288 <__aeabi_dsub>
 8008722:	3630      	adds	r6, #48	; 0x30
 8008724:	f805 6b01 	strb.w	r6, [r5], #1
 8008728:	ec53 2b19 	vmov	r2, r3, d9
 800872c:	4680      	mov	r8, r0
 800872e:	4689      	mov	r9, r1
 8008730:	f7f8 f9d4 	bl	8000adc <__aeabi_dcmplt>
 8008734:	2800      	cmp	r0, #0
 8008736:	d164      	bne.n	8008802 <_dtoa_r+0x62a>
 8008738:	4642      	mov	r2, r8
 800873a:	464b      	mov	r3, r9
 800873c:	4937      	ldr	r1, [pc, #220]	; (800881c <_dtoa_r+0x644>)
 800873e:	2000      	movs	r0, #0
 8008740:	f7f7 fda2 	bl	8000288 <__aeabi_dsub>
 8008744:	ec53 2b19 	vmov	r2, r3, d9
 8008748:	f7f8 f9c8 	bl	8000adc <__aeabi_dcmplt>
 800874c:	2800      	cmp	r0, #0
 800874e:	f040 80b6 	bne.w	80088be <_dtoa_r+0x6e6>
 8008752:	9b02      	ldr	r3, [sp, #8]
 8008754:	429d      	cmp	r5, r3
 8008756:	f43f af7c 	beq.w	8008652 <_dtoa_r+0x47a>
 800875a:	4b31      	ldr	r3, [pc, #196]	; (8008820 <_dtoa_r+0x648>)
 800875c:	ec51 0b19 	vmov	r0, r1, d9
 8008760:	2200      	movs	r2, #0
 8008762:	f7f7 ff49 	bl	80005f8 <__aeabi_dmul>
 8008766:	4b2e      	ldr	r3, [pc, #184]	; (8008820 <_dtoa_r+0x648>)
 8008768:	ec41 0b19 	vmov	d9, r0, r1
 800876c:	2200      	movs	r2, #0
 800876e:	4640      	mov	r0, r8
 8008770:	4649      	mov	r1, r9
 8008772:	f7f7 ff41 	bl	80005f8 <__aeabi_dmul>
 8008776:	4680      	mov	r8, r0
 8008778:	4689      	mov	r9, r1
 800877a:	e7c5      	b.n	8008708 <_dtoa_r+0x530>
 800877c:	ec51 0b17 	vmov	r0, r1, d7
 8008780:	f7f7 ff3a 	bl	80005f8 <__aeabi_dmul>
 8008784:	9b02      	ldr	r3, [sp, #8]
 8008786:	9d00      	ldr	r5, [sp, #0]
 8008788:	930f      	str	r3, [sp, #60]	; 0x3c
 800878a:	ec41 0b19 	vmov	d9, r0, r1
 800878e:	4649      	mov	r1, r9
 8008790:	4640      	mov	r0, r8
 8008792:	f7f8 f9e1 	bl	8000b58 <__aeabi_d2iz>
 8008796:	4606      	mov	r6, r0
 8008798:	f7f7 fec4 	bl	8000524 <__aeabi_i2d>
 800879c:	3630      	adds	r6, #48	; 0x30
 800879e:	4602      	mov	r2, r0
 80087a0:	460b      	mov	r3, r1
 80087a2:	4640      	mov	r0, r8
 80087a4:	4649      	mov	r1, r9
 80087a6:	f7f7 fd6f 	bl	8000288 <__aeabi_dsub>
 80087aa:	f805 6b01 	strb.w	r6, [r5], #1
 80087ae:	9b02      	ldr	r3, [sp, #8]
 80087b0:	429d      	cmp	r5, r3
 80087b2:	4680      	mov	r8, r0
 80087b4:	4689      	mov	r9, r1
 80087b6:	f04f 0200 	mov.w	r2, #0
 80087ba:	d124      	bne.n	8008806 <_dtoa_r+0x62e>
 80087bc:	4b1b      	ldr	r3, [pc, #108]	; (800882c <_dtoa_r+0x654>)
 80087be:	ec51 0b19 	vmov	r0, r1, d9
 80087c2:	f7f7 fd63 	bl	800028c <__adddf3>
 80087c6:	4602      	mov	r2, r0
 80087c8:	460b      	mov	r3, r1
 80087ca:	4640      	mov	r0, r8
 80087cc:	4649      	mov	r1, r9
 80087ce:	f7f8 f9a3 	bl	8000b18 <__aeabi_dcmpgt>
 80087d2:	2800      	cmp	r0, #0
 80087d4:	d173      	bne.n	80088be <_dtoa_r+0x6e6>
 80087d6:	ec53 2b19 	vmov	r2, r3, d9
 80087da:	4914      	ldr	r1, [pc, #80]	; (800882c <_dtoa_r+0x654>)
 80087dc:	2000      	movs	r0, #0
 80087de:	f7f7 fd53 	bl	8000288 <__aeabi_dsub>
 80087e2:	4602      	mov	r2, r0
 80087e4:	460b      	mov	r3, r1
 80087e6:	4640      	mov	r0, r8
 80087e8:	4649      	mov	r1, r9
 80087ea:	f7f8 f977 	bl	8000adc <__aeabi_dcmplt>
 80087ee:	2800      	cmp	r0, #0
 80087f0:	f43f af2f 	beq.w	8008652 <_dtoa_r+0x47a>
 80087f4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80087f6:	1e6b      	subs	r3, r5, #1
 80087f8:	930f      	str	r3, [sp, #60]	; 0x3c
 80087fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80087fe:	2b30      	cmp	r3, #48	; 0x30
 8008800:	d0f8      	beq.n	80087f4 <_dtoa_r+0x61c>
 8008802:	46bb      	mov	fp, r7
 8008804:	e04a      	b.n	800889c <_dtoa_r+0x6c4>
 8008806:	4b06      	ldr	r3, [pc, #24]	; (8008820 <_dtoa_r+0x648>)
 8008808:	f7f7 fef6 	bl	80005f8 <__aeabi_dmul>
 800880c:	4680      	mov	r8, r0
 800880e:	4689      	mov	r9, r1
 8008810:	e7bd      	b.n	800878e <_dtoa_r+0x5b6>
 8008812:	bf00      	nop
 8008814:	0800a350 	.word	0x0800a350
 8008818:	0800a328 	.word	0x0800a328
 800881c:	3ff00000 	.word	0x3ff00000
 8008820:	40240000 	.word	0x40240000
 8008824:	401c0000 	.word	0x401c0000
 8008828:	40140000 	.word	0x40140000
 800882c:	3fe00000 	.word	0x3fe00000
 8008830:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008834:	9d00      	ldr	r5, [sp, #0]
 8008836:	4642      	mov	r2, r8
 8008838:	464b      	mov	r3, r9
 800883a:	4630      	mov	r0, r6
 800883c:	4639      	mov	r1, r7
 800883e:	f7f8 f805 	bl	800084c <__aeabi_ddiv>
 8008842:	f7f8 f989 	bl	8000b58 <__aeabi_d2iz>
 8008846:	9001      	str	r0, [sp, #4]
 8008848:	f7f7 fe6c 	bl	8000524 <__aeabi_i2d>
 800884c:	4642      	mov	r2, r8
 800884e:	464b      	mov	r3, r9
 8008850:	f7f7 fed2 	bl	80005f8 <__aeabi_dmul>
 8008854:	4602      	mov	r2, r0
 8008856:	460b      	mov	r3, r1
 8008858:	4630      	mov	r0, r6
 800885a:	4639      	mov	r1, r7
 800885c:	f7f7 fd14 	bl	8000288 <__aeabi_dsub>
 8008860:	9e01      	ldr	r6, [sp, #4]
 8008862:	9f04      	ldr	r7, [sp, #16]
 8008864:	3630      	adds	r6, #48	; 0x30
 8008866:	f805 6b01 	strb.w	r6, [r5], #1
 800886a:	9e00      	ldr	r6, [sp, #0]
 800886c:	1bae      	subs	r6, r5, r6
 800886e:	42b7      	cmp	r7, r6
 8008870:	4602      	mov	r2, r0
 8008872:	460b      	mov	r3, r1
 8008874:	d134      	bne.n	80088e0 <_dtoa_r+0x708>
 8008876:	f7f7 fd09 	bl	800028c <__adddf3>
 800887a:	4642      	mov	r2, r8
 800887c:	464b      	mov	r3, r9
 800887e:	4606      	mov	r6, r0
 8008880:	460f      	mov	r7, r1
 8008882:	f7f8 f949 	bl	8000b18 <__aeabi_dcmpgt>
 8008886:	b9c8      	cbnz	r0, 80088bc <_dtoa_r+0x6e4>
 8008888:	4642      	mov	r2, r8
 800888a:	464b      	mov	r3, r9
 800888c:	4630      	mov	r0, r6
 800888e:	4639      	mov	r1, r7
 8008890:	f7f8 f91a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008894:	b110      	cbz	r0, 800889c <_dtoa_r+0x6c4>
 8008896:	9b01      	ldr	r3, [sp, #4]
 8008898:	07db      	lsls	r3, r3, #31
 800889a:	d40f      	bmi.n	80088bc <_dtoa_r+0x6e4>
 800889c:	4651      	mov	r1, sl
 800889e:	4620      	mov	r0, r4
 80088a0:	f000 fbcc 	bl	800903c <_Bfree>
 80088a4:	2300      	movs	r3, #0
 80088a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80088a8:	702b      	strb	r3, [r5, #0]
 80088aa:	f10b 0301 	add.w	r3, fp, #1
 80088ae:	6013      	str	r3, [r2, #0]
 80088b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	f43f ace2 	beq.w	800827c <_dtoa_r+0xa4>
 80088b8:	601d      	str	r5, [r3, #0]
 80088ba:	e4df      	b.n	800827c <_dtoa_r+0xa4>
 80088bc:	465f      	mov	r7, fp
 80088be:	462b      	mov	r3, r5
 80088c0:	461d      	mov	r5, r3
 80088c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088c6:	2a39      	cmp	r2, #57	; 0x39
 80088c8:	d106      	bne.n	80088d8 <_dtoa_r+0x700>
 80088ca:	9a00      	ldr	r2, [sp, #0]
 80088cc:	429a      	cmp	r2, r3
 80088ce:	d1f7      	bne.n	80088c0 <_dtoa_r+0x6e8>
 80088d0:	9900      	ldr	r1, [sp, #0]
 80088d2:	2230      	movs	r2, #48	; 0x30
 80088d4:	3701      	adds	r7, #1
 80088d6:	700a      	strb	r2, [r1, #0]
 80088d8:	781a      	ldrb	r2, [r3, #0]
 80088da:	3201      	adds	r2, #1
 80088dc:	701a      	strb	r2, [r3, #0]
 80088de:	e790      	b.n	8008802 <_dtoa_r+0x62a>
 80088e0:	4ba3      	ldr	r3, [pc, #652]	; (8008b70 <_dtoa_r+0x998>)
 80088e2:	2200      	movs	r2, #0
 80088e4:	f7f7 fe88 	bl	80005f8 <__aeabi_dmul>
 80088e8:	2200      	movs	r2, #0
 80088ea:	2300      	movs	r3, #0
 80088ec:	4606      	mov	r6, r0
 80088ee:	460f      	mov	r7, r1
 80088f0:	f7f8 f8ea 	bl	8000ac8 <__aeabi_dcmpeq>
 80088f4:	2800      	cmp	r0, #0
 80088f6:	d09e      	beq.n	8008836 <_dtoa_r+0x65e>
 80088f8:	e7d0      	b.n	800889c <_dtoa_r+0x6c4>
 80088fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088fc:	2a00      	cmp	r2, #0
 80088fe:	f000 80ca 	beq.w	8008a96 <_dtoa_r+0x8be>
 8008902:	9a07      	ldr	r2, [sp, #28]
 8008904:	2a01      	cmp	r2, #1
 8008906:	f300 80ad 	bgt.w	8008a64 <_dtoa_r+0x88c>
 800890a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800890c:	2a00      	cmp	r2, #0
 800890e:	f000 80a5 	beq.w	8008a5c <_dtoa_r+0x884>
 8008912:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008916:	9e08      	ldr	r6, [sp, #32]
 8008918:	9d05      	ldr	r5, [sp, #20]
 800891a:	9a05      	ldr	r2, [sp, #20]
 800891c:	441a      	add	r2, r3
 800891e:	9205      	str	r2, [sp, #20]
 8008920:	9a06      	ldr	r2, [sp, #24]
 8008922:	2101      	movs	r1, #1
 8008924:	441a      	add	r2, r3
 8008926:	4620      	mov	r0, r4
 8008928:	9206      	str	r2, [sp, #24]
 800892a:	f000 fc3d 	bl	80091a8 <__i2b>
 800892e:	4607      	mov	r7, r0
 8008930:	b165      	cbz	r5, 800894c <_dtoa_r+0x774>
 8008932:	9b06      	ldr	r3, [sp, #24]
 8008934:	2b00      	cmp	r3, #0
 8008936:	dd09      	ble.n	800894c <_dtoa_r+0x774>
 8008938:	42ab      	cmp	r3, r5
 800893a:	9a05      	ldr	r2, [sp, #20]
 800893c:	bfa8      	it	ge
 800893e:	462b      	movge	r3, r5
 8008940:	1ad2      	subs	r2, r2, r3
 8008942:	9205      	str	r2, [sp, #20]
 8008944:	9a06      	ldr	r2, [sp, #24]
 8008946:	1aed      	subs	r5, r5, r3
 8008948:	1ad3      	subs	r3, r2, r3
 800894a:	9306      	str	r3, [sp, #24]
 800894c:	9b08      	ldr	r3, [sp, #32]
 800894e:	b1f3      	cbz	r3, 800898e <_dtoa_r+0x7b6>
 8008950:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008952:	2b00      	cmp	r3, #0
 8008954:	f000 80a3 	beq.w	8008a9e <_dtoa_r+0x8c6>
 8008958:	2e00      	cmp	r6, #0
 800895a:	dd10      	ble.n	800897e <_dtoa_r+0x7a6>
 800895c:	4639      	mov	r1, r7
 800895e:	4632      	mov	r2, r6
 8008960:	4620      	mov	r0, r4
 8008962:	f000 fce1 	bl	8009328 <__pow5mult>
 8008966:	4652      	mov	r2, sl
 8008968:	4601      	mov	r1, r0
 800896a:	4607      	mov	r7, r0
 800896c:	4620      	mov	r0, r4
 800896e:	f000 fc31 	bl	80091d4 <__multiply>
 8008972:	4651      	mov	r1, sl
 8008974:	4680      	mov	r8, r0
 8008976:	4620      	mov	r0, r4
 8008978:	f000 fb60 	bl	800903c <_Bfree>
 800897c:	46c2      	mov	sl, r8
 800897e:	9b08      	ldr	r3, [sp, #32]
 8008980:	1b9a      	subs	r2, r3, r6
 8008982:	d004      	beq.n	800898e <_dtoa_r+0x7b6>
 8008984:	4651      	mov	r1, sl
 8008986:	4620      	mov	r0, r4
 8008988:	f000 fcce 	bl	8009328 <__pow5mult>
 800898c:	4682      	mov	sl, r0
 800898e:	2101      	movs	r1, #1
 8008990:	4620      	mov	r0, r4
 8008992:	f000 fc09 	bl	80091a8 <__i2b>
 8008996:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008998:	2b00      	cmp	r3, #0
 800899a:	4606      	mov	r6, r0
 800899c:	f340 8081 	ble.w	8008aa2 <_dtoa_r+0x8ca>
 80089a0:	461a      	mov	r2, r3
 80089a2:	4601      	mov	r1, r0
 80089a4:	4620      	mov	r0, r4
 80089a6:	f000 fcbf 	bl	8009328 <__pow5mult>
 80089aa:	9b07      	ldr	r3, [sp, #28]
 80089ac:	2b01      	cmp	r3, #1
 80089ae:	4606      	mov	r6, r0
 80089b0:	dd7a      	ble.n	8008aa8 <_dtoa_r+0x8d0>
 80089b2:	f04f 0800 	mov.w	r8, #0
 80089b6:	6933      	ldr	r3, [r6, #16]
 80089b8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80089bc:	6918      	ldr	r0, [r3, #16]
 80089be:	f000 fba5 	bl	800910c <__hi0bits>
 80089c2:	f1c0 0020 	rsb	r0, r0, #32
 80089c6:	9b06      	ldr	r3, [sp, #24]
 80089c8:	4418      	add	r0, r3
 80089ca:	f010 001f 	ands.w	r0, r0, #31
 80089ce:	f000 8094 	beq.w	8008afa <_dtoa_r+0x922>
 80089d2:	f1c0 0320 	rsb	r3, r0, #32
 80089d6:	2b04      	cmp	r3, #4
 80089d8:	f340 8085 	ble.w	8008ae6 <_dtoa_r+0x90e>
 80089dc:	9b05      	ldr	r3, [sp, #20]
 80089de:	f1c0 001c 	rsb	r0, r0, #28
 80089e2:	4403      	add	r3, r0
 80089e4:	9305      	str	r3, [sp, #20]
 80089e6:	9b06      	ldr	r3, [sp, #24]
 80089e8:	4403      	add	r3, r0
 80089ea:	4405      	add	r5, r0
 80089ec:	9306      	str	r3, [sp, #24]
 80089ee:	9b05      	ldr	r3, [sp, #20]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	dd05      	ble.n	8008a00 <_dtoa_r+0x828>
 80089f4:	4651      	mov	r1, sl
 80089f6:	461a      	mov	r2, r3
 80089f8:	4620      	mov	r0, r4
 80089fa:	f000 fcef 	bl	80093dc <__lshift>
 80089fe:	4682      	mov	sl, r0
 8008a00:	9b06      	ldr	r3, [sp, #24]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	dd05      	ble.n	8008a12 <_dtoa_r+0x83a>
 8008a06:	4631      	mov	r1, r6
 8008a08:	461a      	mov	r2, r3
 8008a0a:	4620      	mov	r0, r4
 8008a0c:	f000 fce6 	bl	80093dc <__lshift>
 8008a10:	4606      	mov	r6, r0
 8008a12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d072      	beq.n	8008afe <_dtoa_r+0x926>
 8008a18:	4631      	mov	r1, r6
 8008a1a:	4650      	mov	r0, sl
 8008a1c:	f000 fd4a 	bl	80094b4 <__mcmp>
 8008a20:	2800      	cmp	r0, #0
 8008a22:	da6c      	bge.n	8008afe <_dtoa_r+0x926>
 8008a24:	2300      	movs	r3, #0
 8008a26:	4651      	mov	r1, sl
 8008a28:	220a      	movs	r2, #10
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	f000 fb28 	bl	8009080 <__multadd>
 8008a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a32:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008a36:	4682      	mov	sl, r0
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	f000 81b0 	beq.w	8008d9e <_dtoa_r+0xbc6>
 8008a3e:	2300      	movs	r3, #0
 8008a40:	4639      	mov	r1, r7
 8008a42:	220a      	movs	r2, #10
 8008a44:	4620      	mov	r0, r4
 8008a46:	f000 fb1b 	bl	8009080 <__multadd>
 8008a4a:	9b01      	ldr	r3, [sp, #4]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	4607      	mov	r7, r0
 8008a50:	f300 8096 	bgt.w	8008b80 <_dtoa_r+0x9a8>
 8008a54:	9b07      	ldr	r3, [sp, #28]
 8008a56:	2b02      	cmp	r3, #2
 8008a58:	dc59      	bgt.n	8008b0e <_dtoa_r+0x936>
 8008a5a:	e091      	b.n	8008b80 <_dtoa_r+0x9a8>
 8008a5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a5e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008a62:	e758      	b.n	8008916 <_dtoa_r+0x73e>
 8008a64:	9b04      	ldr	r3, [sp, #16]
 8008a66:	1e5e      	subs	r6, r3, #1
 8008a68:	9b08      	ldr	r3, [sp, #32]
 8008a6a:	42b3      	cmp	r3, r6
 8008a6c:	bfbf      	itttt	lt
 8008a6e:	9b08      	ldrlt	r3, [sp, #32]
 8008a70:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008a72:	9608      	strlt	r6, [sp, #32]
 8008a74:	1af3      	sublt	r3, r6, r3
 8008a76:	bfb4      	ite	lt
 8008a78:	18d2      	addlt	r2, r2, r3
 8008a7a:	1b9e      	subge	r6, r3, r6
 8008a7c:	9b04      	ldr	r3, [sp, #16]
 8008a7e:	bfbc      	itt	lt
 8008a80:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8008a82:	2600      	movlt	r6, #0
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	bfb7      	itett	lt
 8008a88:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008a8c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008a90:	1a9d      	sublt	r5, r3, r2
 8008a92:	2300      	movlt	r3, #0
 8008a94:	e741      	b.n	800891a <_dtoa_r+0x742>
 8008a96:	9e08      	ldr	r6, [sp, #32]
 8008a98:	9d05      	ldr	r5, [sp, #20]
 8008a9a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008a9c:	e748      	b.n	8008930 <_dtoa_r+0x758>
 8008a9e:	9a08      	ldr	r2, [sp, #32]
 8008aa0:	e770      	b.n	8008984 <_dtoa_r+0x7ac>
 8008aa2:	9b07      	ldr	r3, [sp, #28]
 8008aa4:	2b01      	cmp	r3, #1
 8008aa6:	dc19      	bgt.n	8008adc <_dtoa_r+0x904>
 8008aa8:	9b02      	ldr	r3, [sp, #8]
 8008aaa:	b9bb      	cbnz	r3, 8008adc <_dtoa_r+0x904>
 8008aac:	9b03      	ldr	r3, [sp, #12]
 8008aae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ab2:	b99b      	cbnz	r3, 8008adc <_dtoa_r+0x904>
 8008ab4:	9b03      	ldr	r3, [sp, #12]
 8008ab6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008aba:	0d1b      	lsrs	r3, r3, #20
 8008abc:	051b      	lsls	r3, r3, #20
 8008abe:	b183      	cbz	r3, 8008ae2 <_dtoa_r+0x90a>
 8008ac0:	9b05      	ldr	r3, [sp, #20]
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	9305      	str	r3, [sp, #20]
 8008ac6:	9b06      	ldr	r3, [sp, #24]
 8008ac8:	3301      	adds	r3, #1
 8008aca:	9306      	str	r3, [sp, #24]
 8008acc:	f04f 0801 	mov.w	r8, #1
 8008ad0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	f47f af6f 	bne.w	80089b6 <_dtoa_r+0x7de>
 8008ad8:	2001      	movs	r0, #1
 8008ada:	e774      	b.n	80089c6 <_dtoa_r+0x7ee>
 8008adc:	f04f 0800 	mov.w	r8, #0
 8008ae0:	e7f6      	b.n	8008ad0 <_dtoa_r+0x8f8>
 8008ae2:	4698      	mov	r8, r3
 8008ae4:	e7f4      	b.n	8008ad0 <_dtoa_r+0x8f8>
 8008ae6:	d082      	beq.n	80089ee <_dtoa_r+0x816>
 8008ae8:	9a05      	ldr	r2, [sp, #20]
 8008aea:	331c      	adds	r3, #28
 8008aec:	441a      	add	r2, r3
 8008aee:	9205      	str	r2, [sp, #20]
 8008af0:	9a06      	ldr	r2, [sp, #24]
 8008af2:	441a      	add	r2, r3
 8008af4:	441d      	add	r5, r3
 8008af6:	9206      	str	r2, [sp, #24]
 8008af8:	e779      	b.n	80089ee <_dtoa_r+0x816>
 8008afa:	4603      	mov	r3, r0
 8008afc:	e7f4      	b.n	8008ae8 <_dtoa_r+0x910>
 8008afe:	9b04      	ldr	r3, [sp, #16]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	dc37      	bgt.n	8008b74 <_dtoa_r+0x99c>
 8008b04:	9b07      	ldr	r3, [sp, #28]
 8008b06:	2b02      	cmp	r3, #2
 8008b08:	dd34      	ble.n	8008b74 <_dtoa_r+0x99c>
 8008b0a:	9b04      	ldr	r3, [sp, #16]
 8008b0c:	9301      	str	r3, [sp, #4]
 8008b0e:	9b01      	ldr	r3, [sp, #4]
 8008b10:	b963      	cbnz	r3, 8008b2c <_dtoa_r+0x954>
 8008b12:	4631      	mov	r1, r6
 8008b14:	2205      	movs	r2, #5
 8008b16:	4620      	mov	r0, r4
 8008b18:	f000 fab2 	bl	8009080 <__multadd>
 8008b1c:	4601      	mov	r1, r0
 8008b1e:	4606      	mov	r6, r0
 8008b20:	4650      	mov	r0, sl
 8008b22:	f000 fcc7 	bl	80094b4 <__mcmp>
 8008b26:	2800      	cmp	r0, #0
 8008b28:	f73f adbb 	bgt.w	80086a2 <_dtoa_r+0x4ca>
 8008b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b2e:	9d00      	ldr	r5, [sp, #0]
 8008b30:	ea6f 0b03 	mvn.w	fp, r3
 8008b34:	f04f 0800 	mov.w	r8, #0
 8008b38:	4631      	mov	r1, r6
 8008b3a:	4620      	mov	r0, r4
 8008b3c:	f000 fa7e 	bl	800903c <_Bfree>
 8008b40:	2f00      	cmp	r7, #0
 8008b42:	f43f aeab 	beq.w	800889c <_dtoa_r+0x6c4>
 8008b46:	f1b8 0f00 	cmp.w	r8, #0
 8008b4a:	d005      	beq.n	8008b58 <_dtoa_r+0x980>
 8008b4c:	45b8      	cmp	r8, r7
 8008b4e:	d003      	beq.n	8008b58 <_dtoa_r+0x980>
 8008b50:	4641      	mov	r1, r8
 8008b52:	4620      	mov	r0, r4
 8008b54:	f000 fa72 	bl	800903c <_Bfree>
 8008b58:	4639      	mov	r1, r7
 8008b5a:	4620      	mov	r0, r4
 8008b5c:	f000 fa6e 	bl	800903c <_Bfree>
 8008b60:	e69c      	b.n	800889c <_dtoa_r+0x6c4>
 8008b62:	2600      	movs	r6, #0
 8008b64:	4637      	mov	r7, r6
 8008b66:	e7e1      	b.n	8008b2c <_dtoa_r+0x954>
 8008b68:	46bb      	mov	fp, r7
 8008b6a:	4637      	mov	r7, r6
 8008b6c:	e599      	b.n	80086a2 <_dtoa_r+0x4ca>
 8008b6e:	bf00      	nop
 8008b70:	40240000 	.word	0x40240000
 8008b74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	f000 80c8 	beq.w	8008d0c <_dtoa_r+0xb34>
 8008b7c:	9b04      	ldr	r3, [sp, #16]
 8008b7e:	9301      	str	r3, [sp, #4]
 8008b80:	2d00      	cmp	r5, #0
 8008b82:	dd05      	ble.n	8008b90 <_dtoa_r+0x9b8>
 8008b84:	4639      	mov	r1, r7
 8008b86:	462a      	mov	r2, r5
 8008b88:	4620      	mov	r0, r4
 8008b8a:	f000 fc27 	bl	80093dc <__lshift>
 8008b8e:	4607      	mov	r7, r0
 8008b90:	f1b8 0f00 	cmp.w	r8, #0
 8008b94:	d05b      	beq.n	8008c4e <_dtoa_r+0xa76>
 8008b96:	6879      	ldr	r1, [r7, #4]
 8008b98:	4620      	mov	r0, r4
 8008b9a:	f000 fa0f 	bl	8008fbc <_Balloc>
 8008b9e:	4605      	mov	r5, r0
 8008ba0:	b928      	cbnz	r0, 8008bae <_dtoa_r+0x9d6>
 8008ba2:	4b83      	ldr	r3, [pc, #524]	; (8008db0 <_dtoa_r+0xbd8>)
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008baa:	f7ff bb2e 	b.w	800820a <_dtoa_r+0x32>
 8008bae:	693a      	ldr	r2, [r7, #16]
 8008bb0:	3202      	adds	r2, #2
 8008bb2:	0092      	lsls	r2, r2, #2
 8008bb4:	f107 010c 	add.w	r1, r7, #12
 8008bb8:	300c      	adds	r0, #12
 8008bba:	f000 ffab 	bl	8009b14 <memcpy>
 8008bbe:	2201      	movs	r2, #1
 8008bc0:	4629      	mov	r1, r5
 8008bc2:	4620      	mov	r0, r4
 8008bc4:	f000 fc0a 	bl	80093dc <__lshift>
 8008bc8:	9b00      	ldr	r3, [sp, #0]
 8008bca:	3301      	adds	r3, #1
 8008bcc:	9304      	str	r3, [sp, #16]
 8008bce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008bd2:	4413      	add	r3, r2
 8008bd4:	9308      	str	r3, [sp, #32]
 8008bd6:	9b02      	ldr	r3, [sp, #8]
 8008bd8:	f003 0301 	and.w	r3, r3, #1
 8008bdc:	46b8      	mov	r8, r7
 8008bde:	9306      	str	r3, [sp, #24]
 8008be0:	4607      	mov	r7, r0
 8008be2:	9b04      	ldr	r3, [sp, #16]
 8008be4:	4631      	mov	r1, r6
 8008be6:	3b01      	subs	r3, #1
 8008be8:	4650      	mov	r0, sl
 8008bea:	9301      	str	r3, [sp, #4]
 8008bec:	f7ff fa6b 	bl	80080c6 <quorem>
 8008bf0:	4641      	mov	r1, r8
 8008bf2:	9002      	str	r0, [sp, #8]
 8008bf4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008bf8:	4650      	mov	r0, sl
 8008bfa:	f000 fc5b 	bl	80094b4 <__mcmp>
 8008bfe:	463a      	mov	r2, r7
 8008c00:	9005      	str	r0, [sp, #20]
 8008c02:	4631      	mov	r1, r6
 8008c04:	4620      	mov	r0, r4
 8008c06:	f000 fc71 	bl	80094ec <__mdiff>
 8008c0a:	68c2      	ldr	r2, [r0, #12]
 8008c0c:	4605      	mov	r5, r0
 8008c0e:	bb02      	cbnz	r2, 8008c52 <_dtoa_r+0xa7a>
 8008c10:	4601      	mov	r1, r0
 8008c12:	4650      	mov	r0, sl
 8008c14:	f000 fc4e 	bl	80094b4 <__mcmp>
 8008c18:	4602      	mov	r2, r0
 8008c1a:	4629      	mov	r1, r5
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	9209      	str	r2, [sp, #36]	; 0x24
 8008c20:	f000 fa0c 	bl	800903c <_Bfree>
 8008c24:	9b07      	ldr	r3, [sp, #28]
 8008c26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c28:	9d04      	ldr	r5, [sp, #16]
 8008c2a:	ea43 0102 	orr.w	r1, r3, r2
 8008c2e:	9b06      	ldr	r3, [sp, #24]
 8008c30:	4319      	orrs	r1, r3
 8008c32:	d110      	bne.n	8008c56 <_dtoa_r+0xa7e>
 8008c34:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008c38:	d029      	beq.n	8008c8e <_dtoa_r+0xab6>
 8008c3a:	9b05      	ldr	r3, [sp, #20]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	dd02      	ble.n	8008c46 <_dtoa_r+0xa6e>
 8008c40:	9b02      	ldr	r3, [sp, #8]
 8008c42:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008c46:	9b01      	ldr	r3, [sp, #4]
 8008c48:	f883 9000 	strb.w	r9, [r3]
 8008c4c:	e774      	b.n	8008b38 <_dtoa_r+0x960>
 8008c4e:	4638      	mov	r0, r7
 8008c50:	e7ba      	b.n	8008bc8 <_dtoa_r+0x9f0>
 8008c52:	2201      	movs	r2, #1
 8008c54:	e7e1      	b.n	8008c1a <_dtoa_r+0xa42>
 8008c56:	9b05      	ldr	r3, [sp, #20]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	db04      	blt.n	8008c66 <_dtoa_r+0xa8e>
 8008c5c:	9907      	ldr	r1, [sp, #28]
 8008c5e:	430b      	orrs	r3, r1
 8008c60:	9906      	ldr	r1, [sp, #24]
 8008c62:	430b      	orrs	r3, r1
 8008c64:	d120      	bne.n	8008ca8 <_dtoa_r+0xad0>
 8008c66:	2a00      	cmp	r2, #0
 8008c68:	dded      	ble.n	8008c46 <_dtoa_r+0xa6e>
 8008c6a:	4651      	mov	r1, sl
 8008c6c:	2201      	movs	r2, #1
 8008c6e:	4620      	mov	r0, r4
 8008c70:	f000 fbb4 	bl	80093dc <__lshift>
 8008c74:	4631      	mov	r1, r6
 8008c76:	4682      	mov	sl, r0
 8008c78:	f000 fc1c 	bl	80094b4 <__mcmp>
 8008c7c:	2800      	cmp	r0, #0
 8008c7e:	dc03      	bgt.n	8008c88 <_dtoa_r+0xab0>
 8008c80:	d1e1      	bne.n	8008c46 <_dtoa_r+0xa6e>
 8008c82:	f019 0f01 	tst.w	r9, #1
 8008c86:	d0de      	beq.n	8008c46 <_dtoa_r+0xa6e>
 8008c88:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008c8c:	d1d8      	bne.n	8008c40 <_dtoa_r+0xa68>
 8008c8e:	9a01      	ldr	r2, [sp, #4]
 8008c90:	2339      	movs	r3, #57	; 0x39
 8008c92:	7013      	strb	r3, [r2, #0]
 8008c94:	462b      	mov	r3, r5
 8008c96:	461d      	mov	r5, r3
 8008c98:	3b01      	subs	r3, #1
 8008c9a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008c9e:	2a39      	cmp	r2, #57	; 0x39
 8008ca0:	d06c      	beq.n	8008d7c <_dtoa_r+0xba4>
 8008ca2:	3201      	adds	r2, #1
 8008ca4:	701a      	strb	r2, [r3, #0]
 8008ca6:	e747      	b.n	8008b38 <_dtoa_r+0x960>
 8008ca8:	2a00      	cmp	r2, #0
 8008caa:	dd07      	ble.n	8008cbc <_dtoa_r+0xae4>
 8008cac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008cb0:	d0ed      	beq.n	8008c8e <_dtoa_r+0xab6>
 8008cb2:	9a01      	ldr	r2, [sp, #4]
 8008cb4:	f109 0301 	add.w	r3, r9, #1
 8008cb8:	7013      	strb	r3, [r2, #0]
 8008cba:	e73d      	b.n	8008b38 <_dtoa_r+0x960>
 8008cbc:	9b04      	ldr	r3, [sp, #16]
 8008cbe:	9a08      	ldr	r2, [sp, #32]
 8008cc0:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d043      	beq.n	8008d50 <_dtoa_r+0xb78>
 8008cc8:	4651      	mov	r1, sl
 8008cca:	2300      	movs	r3, #0
 8008ccc:	220a      	movs	r2, #10
 8008cce:	4620      	mov	r0, r4
 8008cd0:	f000 f9d6 	bl	8009080 <__multadd>
 8008cd4:	45b8      	cmp	r8, r7
 8008cd6:	4682      	mov	sl, r0
 8008cd8:	f04f 0300 	mov.w	r3, #0
 8008cdc:	f04f 020a 	mov.w	r2, #10
 8008ce0:	4641      	mov	r1, r8
 8008ce2:	4620      	mov	r0, r4
 8008ce4:	d107      	bne.n	8008cf6 <_dtoa_r+0xb1e>
 8008ce6:	f000 f9cb 	bl	8009080 <__multadd>
 8008cea:	4680      	mov	r8, r0
 8008cec:	4607      	mov	r7, r0
 8008cee:	9b04      	ldr	r3, [sp, #16]
 8008cf0:	3301      	adds	r3, #1
 8008cf2:	9304      	str	r3, [sp, #16]
 8008cf4:	e775      	b.n	8008be2 <_dtoa_r+0xa0a>
 8008cf6:	f000 f9c3 	bl	8009080 <__multadd>
 8008cfa:	4639      	mov	r1, r7
 8008cfc:	4680      	mov	r8, r0
 8008cfe:	2300      	movs	r3, #0
 8008d00:	220a      	movs	r2, #10
 8008d02:	4620      	mov	r0, r4
 8008d04:	f000 f9bc 	bl	8009080 <__multadd>
 8008d08:	4607      	mov	r7, r0
 8008d0a:	e7f0      	b.n	8008cee <_dtoa_r+0xb16>
 8008d0c:	9b04      	ldr	r3, [sp, #16]
 8008d0e:	9301      	str	r3, [sp, #4]
 8008d10:	9d00      	ldr	r5, [sp, #0]
 8008d12:	4631      	mov	r1, r6
 8008d14:	4650      	mov	r0, sl
 8008d16:	f7ff f9d6 	bl	80080c6 <quorem>
 8008d1a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008d1e:	9b00      	ldr	r3, [sp, #0]
 8008d20:	f805 9b01 	strb.w	r9, [r5], #1
 8008d24:	1aea      	subs	r2, r5, r3
 8008d26:	9b01      	ldr	r3, [sp, #4]
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	dd07      	ble.n	8008d3c <_dtoa_r+0xb64>
 8008d2c:	4651      	mov	r1, sl
 8008d2e:	2300      	movs	r3, #0
 8008d30:	220a      	movs	r2, #10
 8008d32:	4620      	mov	r0, r4
 8008d34:	f000 f9a4 	bl	8009080 <__multadd>
 8008d38:	4682      	mov	sl, r0
 8008d3a:	e7ea      	b.n	8008d12 <_dtoa_r+0xb3a>
 8008d3c:	9b01      	ldr	r3, [sp, #4]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	bfc8      	it	gt
 8008d42:	461d      	movgt	r5, r3
 8008d44:	9b00      	ldr	r3, [sp, #0]
 8008d46:	bfd8      	it	le
 8008d48:	2501      	movle	r5, #1
 8008d4a:	441d      	add	r5, r3
 8008d4c:	f04f 0800 	mov.w	r8, #0
 8008d50:	4651      	mov	r1, sl
 8008d52:	2201      	movs	r2, #1
 8008d54:	4620      	mov	r0, r4
 8008d56:	f000 fb41 	bl	80093dc <__lshift>
 8008d5a:	4631      	mov	r1, r6
 8008d5c:	4682      	mov	sl, r0
 8008d5e:	f000 fba9 	bl	80094b4 <__mcmp>
 8008d62:	2800      	cmp	r0, #0
 8008d64:	dc96      	bgt.n	8008c94 <_dtoa_r+0xabc>
 8008d66:	d102      	bne.n	8008d6e <_dtoa_r+0xb96>
 8008d68:	f019 0f01 	tst.w	r9, #1
 8008d6c:	d192      	bne.n	8008c94 <_dtoa_r+0xabc>
 8008d6e:	462b      	mov	r3, r5
 8008d70:	461d      	mov	r5, r3
 8008d72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d76:	2a30      	cmp	r2, #48	; 0x30
 8008d78:	d0fa      	beq.n	8008d70 <_dtoa_r+0xb98>
 8008d7a:	e6dd      	b.n	8008b38 <_dtoa_r+0x960>
 8008d7c:	9a00      	ldr	r2, [sp, #0]
 8008d7e:	429a      	cmp	r2, r3
 8008d80:	d189      	bne.n	8008c96 <_dtoa_r+0xabe>
 8008d82:	f10b 0b01 	add.w	fp, fp, #1
 8008d86:	2331      	movs	r3, #49	; 0x31
 8008d88:	e796      	b.n	8008cb8 <_dtoa_r+0xae0>
 8008d8a:	4b0a      	ldr	r3, [pc, #40]	; (8008db4 <_dtoa_r+0xbdc>)
 8008d8c:	f7ff ba99 	b.w	80082c2 <_dtoa_r+0xea>
 8008d90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	f47f aa6d 	bne.w	8008272 <_dtoa_r+0x9a>
 8008d98:	4b07      	ldr	r3, [pc, #28]	; (8008db8 <_dtoa_r+0xbe0>)
 8008d9a:	f7ff ba92 	b.w	80082c2 <_dtoa_r+0xea>
 8008d9e:	9b01      	ldr	r3, [sp, #4]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	dcb5      	bgt.n	8008d10 <_dtoa_r+0xb38>
 8008da4:	9b07      	ldr	r3, [sp, #28]
 8008da6:	2b02      	cmp	r3, #2
 8008da8:	f73f aeb1 	bgt.w	8008b0e <_dtoa_r+0x936>
 8008dac:	e7b0      	b.n	8008d10 <_dtoa_r+0xb38>
 8008dae:	bf00      	nop
 8008db0:	0800a2b8 	.word	0x0800a2b8
 8008db4:	0800a218 	.word	0x0800a218
 8008db8:	0800a23c 	.word	0x0800a23c

08008dbc <_free_r>:
 8008dbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008dbe:	2900      	cmp	r1, #0
 8008dc0:	d044      	beq.n	8008e4c <_free_r+0x90>
 8008dc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008dc6:	9001      	str	r0, [sp, #4]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	f1a1 0404 	sub.w	r4, r1, #4
 8008dce:	bfb8      	it	lt
 8008dd0:	18e4      	addlt	r4, r4, r3
 8008dd2:	f000 f8e7 	bl	8008fa4 <__malloc_lock>
 8008dd6:	4a1e      	ldr	r2, [pc, #120]	; (8008e50 <_free_r+0x94>)
 8008dd8:	9801      	ldr	r0, [sp, #4]
 8008dda:	6813      	ldr	r3, [r2, #0]
 8008ddc:	b933      	cbnz	r3, 8008dec <_free_r+0x30>
 8008dde:	6063      	str	r3, [r4, #4]
 8008de0:	6014      	str	r4, [r2, #0]
 8008de2:	b003      	add	sp, #12
 8008de4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008de8:	f000 b8e2 	b.w	8008fb0 <__malloc_unlock>
 8008dec:	42a3      	cmp	r3, r4
 8008dee:	d908      	bls.n	8008e02 <_free_r+0x46>
 8008df0:	6825      	ldr	r5, [r4, #0]
 8008df2:	1961      	adds	r1, r4, r5
 8008df4:	428b      	cmp	r3, r1
 8008df6:	bf01      	itttt	eq
 8008df8:	6819      	ldreq	r1, [r3, #0]
 8008dfa:	685b      	ldreq	r3, [r3, #4]
 8008dfc:	1949      	addeq	r1, r1, r5
 8008dfe:	6021      	streq	r1, [r4, #0]
 8008e00:	e7ed      	b.n	8008dde <_free_r+0x22>
 8008e02:	461a      	mov	r2, r3
 8008e04:	685b      	ldr	r3, [r3, #4]
 8008e06:	b10b      	cbz	r3, 8008e0c <_free_r+0x50>
 8008e08:	42a3      	cmp	r3, r4
 8008e0a:	d9fa      	bls.n	8008e02 <_free_r+0x46>
 8008e0c:	6811      	ldr	r1, [r2, #0]
 8008e0e:	1855      	adds	r5, r2, r1
 8008e10:	42a5      	cmp	r5, r4
 8008e12:	d10b      	bne.n	8008e2c <_free_r+0x70>
 8008e14:	6824      	ldr	r4, [r4, #0]
 8008e16:	4421      	add	r1, r4
 8008e18:	1854      	adds	r4, r2, r1
 8008e1a:	42a3      	cmp	r3, r4
 8008e1c:	6011      	str	r1, [r2, #0]
 8008e1e:	d1e0      	bne.n	8008de2 <_free_r+0x26>
 8008e20:	681c      	ldr	r4, [r3, #0]
 8008e22:	685b      	ldr	r3, [r3, #4]
 8008e24:	6053      	str	r3, [r2, #4]
 8008e26:	440c      	add	r4, r1
 8008e28:	6014      	str	r4, [r2, #0]
 8008e2a:	e7da      	b.n	8008de2 <_free_r+0x26>
 8008e2c:	d902      	bls.n	8008e34 <_free_r+0x78>
 8008e2e:	230c      	movs	r3, #12
 8008e30:	6003      	str	r3, [r0, #0]
 8008e32:	e7d6      	b.n	8008de2 <_free_r+0x26>
 8008e34:	6825      	ldr	r5, [r4, #0]
 8008e36:	1961      	adds	r1, r4, r5
 8008e38:	428b      	cmp	r3, r1
 8008e3a:	bf04      	itt	eq
 8008e3c:	6819      	ldreq	r1, [r3, #0]
 8008e3e:	685b      	ldreq	r3, [r3, #4]
 8008e40:	6063      	str	r3, [r4, #4]
 8008e42:	bf04      	itt	eq
 8008e44:	1949      	addeq	r1, r1, r5
 8008e46:	6021      	streq	r1, [r4, #0]
 8008e48:	6054      	str	r4, [r2, #4]
 8008e4a:	e7ca      	b.n	8008de2 <_free_r+0x26>
 8008e4c:	b003      	add	sp, #12
 8008e4e:	bd30      	pop	{r4, r5, pc}
 8008e50:	200005f4 	.word	0x200005f4

08008e54 <malloc>:
 8008e54:	4b02      	ldr	r3, [pc, #8]	; (8008e60 <malloc+0xc>)
 8008e56:	4601      	mov	r1, r0
 8008e58:	6818      	ldr	r0, [r3, #0]
 8008e5a:	f000 b823 	b.w	8008ea4 <_malloc_r>
 8008e5e:	bf00      	nop
 8008e60:	20000064 	.word	0x20000064

08008e64 <sbrk_aligned>:
 8008e64:	b570      	push	{r4, r5, r6, lr}
 8008e66:	4e0e      	ldr	r6, [pc, #56]	; (8008ea0 <sbrk_aligned+0x3c>)
 8008e68:	460c      	mov	r4, r1
 8008e6a:	6831      	ldr	r1, [r6, #0]
 8008e6c:	4605      	mov	r5, r0
 8008e6e:	b911      	cbnz	r1, 8008e76 <sbrk_aligned+0x12>
 8008e70:	f000 fe40 	bl	8009af4 <_sbrk_r>
 8008e74:	6030      	str	r0, [r6, #0]
 8008e76:	4621      	mov	r1, r4
 8008e78:	4628      	mov	r0, r5
 8008e7a:	f000 fe3b 	bl	8009af4 <_sbrk_r>
 8008e7e:	1c43      	adds	r3, r0, #1
 8008e80:	d00a      	beq.n	8008e98 <sbrk_aligned+0x34>
 8008e82:	1cc4      	adds	r4, r0, #3
 8008e84:	f024 0403 	bic.w	r4, r4, #3
 8008e88:	42a0      	cmp	r0, r4
 8008e8a:	d007      	beq.n	8008e9c <sbrk_aligned+0x38>
 8008e8c:	1a21      	subs	r1, r4, r0
 8008e8e:	4628      	mov	r0, r5
 8008e90:	f000 fe30 	bl	8009af4 <_sbrk_r>
 8008e94:	3001      	adds	r0, #1
 8008e96:	d101      	bne.n	8008e9c <sbrk_aligned+0x38>
 8008e98:	f04f 34ff 	mov.w	r4, #4294967295
 8008e9c:	4620      	mov	r0, r4
 8008e9e:	bd70      	pop	{r4, r5, r6, pc}
 8008ea0:	200005f8 	.word	0x200005f8

08008ea4 <_malloc_r>:
 8008ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ea8:	1ccd      	adds	r5, r1, #3
 8008eaa:	f025 0503 	bic.w	r5, r5, #3
 8008eae:	3508      	adds	r5, #8
 8008eb0:	2d0c      	cmp	r5, #12
 8008eb2:	bf38      	it	cc
 8008eb4:	250c      	movcc	r5, #12
 8008eb6:	2d00      	cmp	r5, #0
 8008eb8:	4607      	mov	r7, r0
 8008eba:	db01      	blt.n	8008ec0 <_malloc_r+0x1c>
 8008ebc:	42a9      	cmp	r1, r5
 8008ebe:	d905      	bls.n	8008ecc <_malloc_r+0x28>
 8008ec0:	230c      	movs	r3, #12
 8008ec2:	603b      	str	r3, [r7, #0]
 8008ec4:	2600      	movs	r6, #0
 8008ec6:	4630      	mov	r0, r6
 8008ec8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ecc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008fa0 <_malloc_r+0xfc>
 8008ed0:	f000 f868 	bl	8008fa4 <__malloc_lock>
 8008ed4:	f8d8 3000 	ldr.w	r3, [r8]
 8008ed8:	461c      	mov	r4, r3
 8008eda:	bb5c      	cbnz	r4, 8008f34 <_malloc_r+0x90>
 8008edc:	4629      	mov	r1, r5
 8008ede:	4638      	mov	r0, r7
 8008ee0:	f7ff ffc0 	bl	8008e64 <sbrk_aligned>
 8008ee4:	1c43      	adds	r3, r0, #1
 8008ee6:	4604      	mov	r4, r0
 8008ee8:	d155      	bne.n	8008f96 <_malloc_r+0xf2>
 8008eea:	f8d8 4000 	ldr.w	r4, [r8]
 8008eee:	4626      	mov	r6, r4
 8008ef0:	2e00      	cmp	r6, #0
 8008ef2:	d145      	bne.n	8008f80 <_malloc_r+0xdc>
 8008ef4:	2c00      	cmp	r4, #0
 8008ef6:	d048      	beq.n	8008f8a <_malloc_r+0xe6>
 8008ef8:	6823      	ldr	r3, [r4, #0]
 8008efa:	4631      	mov	r1, r6
 8008efc:	4638      	mov	r0, r7
 8008efe:	eb04 0903 	add.w	r9, r4, r3
 8008f02:	f000 fdf7 	bl	8009af4 <_sbrk_r>
 8008f06:	4581      	cmp	r9, r0
 8008f08:	d13f      	bne.n	8008f8a <_malloc_r+0xe6>
 8008f0a:	6821      	ldr	r1, [r4, #0]
 8008f0c:	1a6d      	subs	r5, r5, r1
 8008f0e:	4629      	mov	r1, r5
 8008f10:	4638      	mov	r0, r7
 8008f12:	f7ff ffa7 	bl	8008e64 <sbrk_aligned>
 8008f16:	3001      	adds	r0, #1
 8008f18:	d037      	beq.n	8008f8a <_malloc_r+0xe6>
 8008f1a:	6823      	ldr	r3, [r4, #0]
 8008f1c:	442b      	add	r3, r5
 8008f1e:	6023      	str	r3, [r4, #0]
 8008f20:	f8d8 3000 	ldr.w	r3, [r8]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d038      	beq.n	8008f9a <_malloc_r+0xf6>
 8008f28:	685a      	ldr	r2, [r3, #4]
 8008f2a:	42a2      	cmp	r2, r4
 8008f2c:	d12b      	bne.n	8008f86 <_malloc_r+0xe2>
 8008f2e:	2200      	movs	r2, #0
 8008f30:	605a      	str	r2, [r3, #4]
 8008f32:	e00f      	b.n	8008f54 <_malloc_r+0xb0>
 8008f34:	6822      	ldr	r2, [r4, #0]
 8008f36:	1b52      	subs	r2, r2, r5
 8008f38:	d41f      	bmi.n	8008f7a <_malloc_r+0xd6>
 8008f3a:	2a0b      	cmp	r2, #11
 8008f3c:	d917      	bls.n	8008f6e <_malloc_r+0xca>
 8008f3e:	1961      	adds	r1, r4, r5
 8008f40:	42a3      	cmp	r3, r4
 8008f42:	6025      	str	r5, [r4, #0]
 8008f44:	bf18      	it	ne
 8008f46:	6059      	strne	r1, [r3, #4]
 8008f48:	6863      	ldr	r3, [r4, #4]
 8008f4a:	bf08      	it	eq
 8008f4c:	f8c8 1000 	streq.w	r1, [r8]
 8008f50:	5162      	str	r2, [r4, r5]
 8008f52:	604b      	str	r3, [r1, #4]
 8008f54:	4638      	mov	r0, r7
 8008f56:	f104 060b 	add.w	r6, r4, #11
 8008f5a:	f000 f829 	bl	8008fb0 <__malloc_unlock>
 8008f5e:	f026 0607 	bic.w	r6, r6, #7
 8008f62:	1d23      	adds	r3, r4, #4
 8008f64:	1af2      	subs	r2, r6, r3
 8008f66:	d0ae      	beq.n	8008ec6 <_malloc_r+0x22>
 8008f68:	1b9b      	subs	r3, r3, r6
 8008f6a:	50a3      	str	r3, [r4, r2]
 8008f6c:	e7ab      	b.n	8008ec6 <_malloc_r+0x22>
 8008f6e:	42a3      	cmp	r3, r4
 8008f70:	6862      	ldr	r2, [r4, #4]
 8008f72:	d1dd      	bne.n	8008f30 <_malloc_r+0x8c>
 8008f74:	f8c8 2000 	str.w	r2, [r8]
 8008f78:	e7ec      	b.n	8008f54 <_malloc_r+0xb0>
 8008f7a:	4623      	mov	r3, r4
 8008f7c:	6864      	ldr	r4, [r4, #4]
 8008f7e:	e7ac      	b.n	8008eda <_malloc_r+0x36>
 8008f80:	4634      	mov	r4, r6
 8008f82:	6876      	ldr	r6, [r6, #4]
 8008f84:	e7b4      	b.n	8008ef0 <_malloc_r+0x4c>
 8008f86:	4613      	mov	r3, r2
 8008f88:	e7cc      	b.n	8008f24 <_malloc_r+0x80>
 8008f8a:	230c      	movs	r3, #12
 8008f8c:	603b      	str	r3, [r7, #0]
 8008f8e:	4638      	mov	r0, r7
 8008f90:	f000 f80e 	bl	8008fb0 <__malloc_unlock>
 8008f94:	e797      	b.n	8008ec6 <_malloc_r+0x22>
 8008f96:	6025      	str	r5, [r4, #0]
 8008f98:	e7dc      	b.n	8008f54 <_malloc_r+0xb0>
 8008f9a:	605b      	str	r3, [r3, #4]
 8008f9c:	deff      	udf	#255	; 0xff
 8008f9e:	bf00      	nop
 8008fa0:	200005f4 	.word	0x200005f4

08008fa4 <__malloc_lock>:
 8008fa4:	4801      	ldr	r0, [pc, #4]	; (8008fac <__malloc_lock+0x8>)
 8008fa6:	f7ff b88c 	b.w	80080c2 <__retarget_lock_acquire_recursive>
 8008faa:	bf00      	nop
 8008fac:	200005f0 	.word	0x200005f0

08008fb0 <__malloc_unlock>:
 8008fb0:	4801      	ldr	r0, [pc, #4]	; (8008fb8 <__malloc_unlock+0x8>)
 8008fb2:	f7ff b887 	b.w	80080c4 <__retarget_lock_release_recursive>
 8008fb6:	bf00      	nop
 8008fb8:	200005f0 	.word	0x200005f0

08008fbc <_Balloc>:
 8008fbc:	b570      	push	{r4, r5, r6, lr}
 8008fbe:	69c6      	ldr	r6, [r0, #28]
 8008fc0:	4604      	mov	r4, r0
 8008fc2:	460d      	mov	r5, r1
 8008fc4:	b976      	cbnz	r6, 8008fe4 <_Balloc+0x28>
 8008fc6:	2010      	movs	r0, #16
 8008fc8:	f7ff ff44 	bl	8008e54 <malloc>
 8008fcc:	4602      	mov	r2, r0
 8008fce:	61e0      	str	r0, [r4, #28]
 8008fd0:	b920      	cbnz	r0, 8008fdc <_Balloc+0x20>
 8008fd2:	4b18      	ldr	r3, [pc, #96]	; (8009034 <_Balloc+0x78>)
 8008fd4:	4818      	ldr	r0, [pc, #96]	; (8009038 <_Balloc+0x7c>)
 8008fd6:	216b      	movs	r1, #107	; 0x6b
 8008fd8:	f000 fdaa 	bl	8009b30 <__assert_func>
 8008fdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fe0:	6006      	str	r6, [r0, #0]
 8008fe2:	60c6      	str	r6, [r0, #12]
 8008fe4:	69e6      	ldr	r6, [r4, #28]
 8008fe6:	68f3      	ldr	r3, [r6, #12]
 8008fe8:	b183      	cbz	r3, 800900c <_Balloc+0x50>
 8008fea:	69e3      	ldr	r3, [r4, #28]
 8008fec:	68db      	ldr	r3, [r3, #12]
 8008fee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008ff2:	b9b8      	cbnz	r0, 8009024 <_Balloc+0x68>
 8008ff4:	2101      	movs	r1, #1
 8008ff6:	fa01 f605 	lsl.w	r6, r1, r5
 8008ffa:	1d72      	adds	r2, r6, #5
 8008ffc:	0092      	lsls	r2, r2, #2
 8008ffe:	4620      	mov	r0, r4
 8009000:	f000 fdb4 	bl	8009b6c <_calloc_r>
 8009004:	b160      	cbz	r0, 8009020 <_Balloc+0x64>
 8009006:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800900a:	e00e      	b.n	800902a <_Balloc+0x6e>
 800900c:	2221      	movs	r2, #33	; 0x21
 800900e:	2104      	movs	r1, #4
 8009010:	4620      	mov	r0, r4
 8009012:	f000 fdab 	bl	8009b6c <_calloc_r>
 8009016:	69e3      	ldr	r3, [r4, #28]
 8009018:	60f0      	str	r0, [r6, #12]
 800901a:	68db      	ldr	r3, [r3, #12]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d1e4      	bne.n	8008fea <_Balloc+0x2e>
 8009020:	2000      	movs	r0, #0
 8009022:	bd70      	pop	{r4, r5, r6, pc}
 8009024:	6802      	ldr	r2, [r0, #0]
 8009026:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800902a:	2300      	movs	r3, #0
 800902c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009030:	e7f7      	b.n	8009022 <_Balloc+0x66>
 8009032:	bf00      	nop
 8009034:	0800a249 	.word	0x0800a249
 8009038:	0800a2c9 	.word	0x0800a2c9

0800903c <_Bfree>:
 800903c:	b570      	push	{r4, r5, r6, lr}
 800903e:	69c6      	ldr	r6, [r0, #28]
 8009040:	4605      	mov	r5, r0
 8009042:	460c      	mov	r4, r1
 8009044:	b976      	cbnz	r6, 8009064 <_Bfree+0x28>
 8009046:	2010      	movs	r0, #16
 8009048:	f7ff ff04 	bl	8008e54 <malloc>
 800904c:	4602      	mov	r2, r0
 800904e:	61e8      	str	r0, [r5, #28]
 8009050:	b920      	cbnz	r0, 800905c <_Bfree+0x20>
 8009052:	4b09      	ldr	r3, [pc, #36]	; (8009078 <_Bfree+0x3c>)
 8009054:	4809      	ldr	r0, [pc, #36]	; (800907c <_Bfree+0x40>)
 8009056:	218f      	movs	r1, #143	; 0x8f
 8009058:	f000 fd6a 	bl	8009b30 <__assert_func>
 800905c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009060:	6006      	str	r6, [r0, #0]
 8009062:	60c6      	str	r6, [r0, #12]
 8009064:	b13c      	cbz	r4, 8009076 <_Bfree+0x3a>
 8009066:	69eb      	ldr	r3, [r5, #28]
 8009068:	6862      	ldr	r2, [r4, #4]
 800906a:	68db      	ldr	r3, [r3, #12]
 800906c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009070:	6021      	str	r1, [r4, #0]
 8009072:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009076:	bd70      	pop	{r4, r5, r6, pc}
 8009078:	0800a249 	.word	0x0800a249
 800907c:	0800a2c9 	.word	0x0800a2c9

08009080 <__multadd>:
 8009080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009084:	690d      	ldr	r5, [r1, #16]
 8009086:	4607      	mov	r7, r0
 8009088:	460c      	mov	r4, r1
 800908a:	461e      	mov	r6, r3
 800908c:	f101 0c14 	add.w	ip, r1, #20
 8009090:	2000      	movs	r0, #0
 8009092:	f8dc 3000 	ldr.w	r3, [ip]
 8009096:	b299      	uxth	r1, r3
 8009098:	fb02 6101 	mla	r1, r2, r1, r6
 800909c:	0c1e      	lsrs	r6, r3, #16
 800909e:	0c0b      	lsrs	r3, r1, #16
 80090a0:	fb02 3306 	mla	r3, r2, r6, r3
 80090a4:	b289      	uxth	r1, r1
 80090a6:	3001      	adds	r0, #1
 80090a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80090ac:	4285      	cmp	r5, r0
 80090ae:	f84c 1b04 	str.w	r1, [ip], #4
 80090b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80090b6:	dcec      	bgt.n	8009092 <__multadd+0x12>
 80090b8:	b30e      	cbz	r6, 80090fe <__multadd+0x7e>
 80090ba:	68a3      	ldr	r3, [r4, #8]
 80090bc:	42ab      	cmp	r3, r5
 80090be:	dc19      	bgt.n	80090f4 <__multadd+0x74>
 80090c0:	6861      	ldr	r1, [r4, #4]
 80090c2:	4638      	mov	r0, r7
 80090c4:	3101      	adds	r1, #1
 80090c6:	f7ff ff79 	bl	8008fbc <_Balloc>
 80090ca:	4680      	mov	r8, r0
 80090cc:	b928      	cbnz	r0, 80090da <__multadd+0x5a>
 80090ce:	4602      	mov	r2, r0
 80090d0:	4b0c      	ldr	r3, [pc, #48]	; (8009104 <__multadd+0x84>)
 80090d2:	480d      	ldr	r0, [pc, #52]	; (8009108 <__multadd+0x88>)
 80090d4:	21ba      	movs	r1, #186	; 0xba
 80090d6:	f000 fd2b 	bl	8009b30 <__assert_func>
 80090da:	6922      	ldr	r2, [r4, #16]
 80090dc:	3202      	adds	r2, #2
 80090de:	f104 010c 	add.w	r1, r4, #12
 80090e2:	0092      	lsls	r2, r2, #2
 80090e4:	300c      	adds	r0, #12
 80090e6:	f000 fd15 	bl	8009b14 <memcpy>
 80090ea:	4621      	mov	r1, r4
 80090ec:	4638      	mov	r0, r7
 80090ee:	f7ff ffa5 	bl	800903c <_Bfree>
 80090f2:	4644      	mov	r4, r8
 80090f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80090f8:	3501      	adds	r5, #1
 80090fa:	615e      	str	r6, [r3, #20]
 80090fc:	6125      	str	r5, [r4, #16]
 80090fe:	4620      	mov	r0, r4
 8009100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009104:	0800a2b8 	.word	0x0800a2b8
 8009108:	0800a2c9 	.word	0x0800a2c9

0800910c <__hi0bits>:
 800910c:	0c03      	lsrs	r3, r0, #16
 800910e:	041b      	lsls	r3, r3, #16
 8009110:	b9d3      	cbnz	r3, 8009148 <__hi0bits+0x3c>
 8009112:	0400      	lsls	r0, r0, #16
 8009114:	2310      	movs	r3, #16
 8009116:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800911a:	bf04      	itt	eq
 800911c:	0200      	lsleq	r0, r0, #8
 800911e:	3308      	addeq	r3, #8
 8009120:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009124:	bf04      	itt	eq
 8009126:	0100      	lsleq	r0, r0, #4
 8009128:	3304      	addeq	r3, #4
 800912a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800912e:	bf04      	itt	eq
 8009130:	0080      	lsleq	r0, r0, #2
 8009132:	3302      	addeq	r3, #2
 8009134:	2800      	cmp	r0, #0
 8009136:	db05      	blt.n	8009144 <__hi0bits+0x38>
 8009138:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800913c:	f103 0301 	add.w	r3, r3, #1
 8009140:	bf08      	it	eq
 8009142:	2320      	moveq	r3, #32
 8009144:	4618      	mov	r0, r3
 8009146:	4770      	bx	lr
 8009148:	2300      	movs	r3, #0
 800914a:	e7e4      	b.n	8009116 <__hi0bits+0xa>

0800914c <__lo0bits>:
 800914c:	6803      	ldr	r3, [r0, #0]
 800914e:	f013 0207 	ands.w	r2, r3, #7
 8009152:	d00c      	beq.n	800916e <__lo0bits+0x22>
 8009154:	07d9      	lsls	r1, r3, #31
 8009156:	d422      	bmi.n	800919e <__lo0bits+0x52>
 8009158:	079a      	lsls	r2, r3, #30
 800915a:	bf49      	itett	mi
 800915c:	085b      	lsrmi	r3, r3, #1
 800915e:	089b      	lsrpl	r3, r3, #2
 8009160:	6003      	strmi	r3, [r0, #0]
 8009162:	2201      	movmi	r2, #1
 8009164:	bf5c      	itt	pl
 8009166:	6003      	strpl	r3, [r0, #0]
 8009168:	2202      	movpl	r2, #2
 800916a:	4610      	mov	r0, r2
 800916c:	4770      	bx	lr
 800916e:	b299      	uxth	r1, r3
 8009170:	b909      	cbnz	r1, 8009176 <__lo0bits+0x2a>
 8009172:	0c1b      	lsrs	r3, r3, #16
 8009174:	2210      	movs	r2, #16
 8009176:	b2d9      	uxtb	r1, r3
 8009178:	b909      	cbnz	r1, 800917e <__lo0bits+0x32>
 800917a:	3208      	adds	r2, #8
 800917c:	0a1b      	lsrs	r3, r3, #8
 800917e:	0719      	lsls	r1, r3, #28
 8009180:	bf04      	itt	eq
 8009182:	091b      	lsreq	r3, r3, #4
 8009184:	3204      	addeq	r2, #4
 8009186:	0799      	lsls	r1, r3, #30
 8009188:	bf04      	itt	eq
 800918a:	089b      	lsreq	r3, r3, #2
 800918c:	3202      	addeq	r2, #2
 800918e:	07d9      	lsls	r1, r3, #31
 8009190:	d403      	bmi.n	800919a <__lo0bits+0x4e>
 8009192:	085b      	lsrs	r3, r3, #1
 8009194:	f102 0201 	add.w	r2, r2, #1
 8009198:	d003      	beq.n	80091a2 <__lo0bits+0x56>
 800919a:	6003      	str	r3, [r0, #0]
 800919c:	e7e5      	b.n	800916a <__lo0bits+0x1e>
 800919e:	2200      	movs	r2, #0
 80091a0:	e7e3      	b.n	800916a <__lo0bits+0x1e>
 80091a2:	2220      	movs	r2, #32
 80091a4:	e7e1      	b.n	800916a <__lo0bits+0x1e>
	...

080091a8 <__i2b>:
 80091a8:	b510      	push	{r4, lr}
 80091aa:	460c      	mov	r4, r1
 80091ac:	2101      	movs	r1, #1
 80091ae:	f7ff ff05 	bl	8008fbc <_Balloc>
 80091b2:	4602      	mov	r2, r0
 80091b4:	b928      	cbnz	r0, 80091c2 <__i2b+0x1a>
 80091b6:	4b05      	ldr	r3, [pc, #20]	; (80091cc <__i2b+0x24>)
 80091b8:	4805      	ldr	r0, [pc, #20]	; (80091d0 <__i2b+0x28>)
 80091ba:	f240 1145 	movw	r1, #325	; 0x145
 80091be:	f000 fcb7 	bl	8009b30 <__assert_func>
 80091c2:	2301      	movs	r3, #1
 80091c4:	6144      	str	r4, [r0, #20]
 80091c6:	6103      	str	r3, [r0, #16]
 80091c8:	bd10      	pop	{r4, pc}
 80091ca:	bf00      	nop
 80091cc:	0800a2b8 	.word	0x0800a2b8
 80091d0:	0800a2c9 	.word	0x0800a2c9

080091d4 <__multiply>:
 80091d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091d8:	4691      	mov	r9, r2
 80091da:	690a      	ldr	r2, [r1, #16]
 80091dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80091e0:	429a      	cmp	r2, r3
 80091e2:	bfb8      	it	lt
 80091e4:	460b      	movlt	r3, r1
 80091e6:	460c      	mov	r4, r1
 80091e8:	bfbc      	itt	lt
 80091ea:	464c      	movlt	r4, r9
 80091ec:	4699      	movlt	r9, r3
 80091ee:	6927      	ldr	r7, [r4, #16]
 80091f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80091f4:	68a3      	ldr	r3, [r4, #8]
 80091f6:	6861      	ldr	r1, [r4, #4]
 80091f8:	eb07 060a 	add.w	r6, r7, sl
 80091fc:	42b3      	cmp	r3, r6
 80091fe:	b085      	sub	sp, #20
 8009200:	bfb8      	it	lt
 8009202:	3101      	addlt	r1, #1
 8009204:	f7ff feda 	bl	8008fbc <_Balloc>
 8009208:	b930      	cbnz	r0, 8009218 <__multiply+0x44>
 800920a:	4602      	mov	r2, r0
 800920c:	4b44      	ldr	r3, [pc, #272]	; (8009320 <__multiply+0x14c>)
 800920e:	4845      	ldr	r0, [pc, #276]	; (8009324 <__multiply+0x150>)
 8009210:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009214:	f000 fc8c 	bl	8009b30 <__assert_func>
 8009218:	f100 0514 	add.w	r5, r0, #20
 800921c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009220:	462b      	mov	r3, r5
 8009222:	2200      	movs	r2, #0
 8009224:	4543      	cmp	r3, r8
 8009226:	d321      	bcc.n	800926c <__multiply+0x98>
 8009228:	f104 0314 	add.w	r3, r4, #20
 800922c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009230:	f109 0314 	add.w	r3, r9, #20
 8009234:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009238:	9202      	str	r2, [sp, #8]
 800923a:	1b3a      	subs	r2, r7, r4
 800923c:	3a15      	subs	r2, #21
 800923e:	f022 0203 	bic.w	r2, r2, #3
 8009242:	3204      	adds	r2, #4
 8009244:	f104 0115 	add.w	r1, r4, #21
 8009248:	428f      	cmp	r7, r1
 800924a:	bf38      	it	cc
 800924c:	2204      	movcc	r2, #4
 800924e:	9201      	str	r2, [sp, #4]
 8009250:	9a02      	ldr	r2, [sp, #8]
 8009252:	9303      	str	r3, [sp, #12]
 8009254:	429a      	cmp	r2, r3
 8009256:	d80c      	bhi.n	8009272 <__multiply+0x9e>
 8009258:	2e00      	cmp	r6, #0
 800925a:	dd03      	ble.n	8009264 <__multiply+0x90>
 800925c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009260:	2b00      	cmp	r3, #0
 8009262:	d05b      	beq.n	800931c <__multiply+0x148>
 8009264:	6106      	str	r6, [r0, #16]
 8009266:	b005      	add	sp, #20
 8009268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800926c:	f843 2b04 	str.w	r2, [r3], #4
 8009270:	e7d8      	b.n	8009224 <__multiply+0x50>
 8009272:	f8b3 a000 	ldrh.w	sl, [r3]
 8009276:	f1ba 0f00 	cmp.w	sl, #0
 800927a:	d024      	beq.n	80092c6 <__multiply+0xf2>
 800927c:	f104 0e14 	add.w	lr, r4, #20
 8009280:	46a9      	mov	r9, r5
 8009282:	f04f 0c00 	mov.w	ip, #0
 8009286:	f85e 2b04 	ldr.w	r2, [lr], #4
 800928a:	f8d9 1000 	ldr.w	r1, [r9]
 800928e:	fa1f fb82 	uxth.w	fp, r2
 8009292:	b289      	uxth	r1, r1
 8009294:	fb0a 110b 	mla	r1, sl, fp, r1
 8009298:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800929c:	f8d9 2000 	ldr.w	r2, [r9]
 80092a0:	4461      	add	r1, ip
 80092a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80092a6:	fb0a c20b 	mla	r2, sl, fp, ip
 80092aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80092ae:	b289      	uxth	r1, r1
 80092b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80092b4:	4577      	cmp	r7, lr
 80092b6:	f849 1b04 	str.w	r1, [r9], #4
 80092ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80092be:	d8e2      	bhi.n	8009286 <__multiply+0xb2>
 80092c0:	9a01      	ldr	r2, [sp, #4]
 80092c2:	f845 c002 	str.w	ip, [r5, r2]
 80092c6:	9a03      	ldr	r2, [sp, #12]
 80092c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80092cc:	3304      	adds	r3, #4
 80092ce:	f1b9 0f00 	cmp.w	r9, #0
 80092d2:	d021      	beq.n	8009318 <__multiply+0x144>
 80092d4:	6829      	ldr	r1, [r5, #0]
 80092d6:	f104 0c14 	add.w	ip, r4, #20
 80092da:	46ae      	mov	lr, r5
 80092dc:	f04f 0a00 	mov.w	sl, #0
 80092e0:	f8bc b000 	ldrh.w	fp, [ip]
 80092e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80092e8:	fb09 220b 	mla	r2, r9, fp, r2
 80092ec:	4452      	add	r2, sl
 80092ee:	b289      	uxth	r1, r1
 80092f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80092f4:	f84e 1b04 	str.w	r1, [lr], #4
 80092f8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80092fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009300:	f8be 1000 	ldrh.w	r1, [lr]
 8009304:	fb09 110a 	mla	r1, r9, sl, r1
 8009308:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800930c:	4567      	cmp	r7, ip
 800930e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009312:	d8e5      	bhi.n	80092e0 <__multiply+0x10c>
 8009314:	9a01      	ldr	r2, [sp, #4]
 8009316:	50a9      	str	r1, [r5, r2]
 8009318:	3504      	adds	r5, #4
 800931a:	e799      	b.n	8009250 <__multiply+0x7c>
 800931c:	3e01      	subs	r6, #1
 800931e:	e79b      	b.n	8009258 <__multiply+0x84>
 8009320:	0800a2b8 	.word	0x0800a2b8
 8009324:	0800a2c9 	.word	0x0800a2c9

08009328 <__pow5mult>:
 8009328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800932c:	4615      	mov	r5, r2
 800932e:	f012 0203 	ands.w	r2, r2, #3
 8009332:	4606      	mov	r6, r0
 8009334:	460f      	mov	r7, r1
 8009336:	d007      	beq.n	8009348 <__pow5mult+0x20>
 8009338:	4c25      	ldr	r4, [pc, #148]	; (80093d0 <__pow5mult+0xa8>)
 800933a:	3a01      	subs	r2, #1
 800933c:	2300      	movs	r3, #0
 800933e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009342:	f7ff fe9d 	bl	8009080 <__multadd>
 8009346:	4607      	mov	r7, r0
 8009348:	10ad      	asrs	r5, r5, #2
 800934a:	d03d      	beq.n	80093c8 <__pow5mult+0xa0>
 800934c:	69f4      	ldr	r4, [r6, #28]
 800934e:	b97c      	cbnz	r4, 8009370 <__pow5mult+0x48>
 8009350:	2010      	movs	r0, #16
 8009352:	f7ff fd7f 	bl	8008e54 <malloc>
 8009356:	4602      	mov	r2, r0
 8009358:	61f0      	str	r0, [r6, #28]
 800935a:	b928      	cbnz	r0, 8009368 <__pow5mult+0x40>
 800935c:	4b1d      	ldr	r3, [pc, #116]	; (80093d4 <__pow5mult+0xac>)
 800935e:	481e      	ldr	r0, [pc, #120]	; (80093d8 <__pow5mult+0xb0>)
 8009360:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009364:	f000 fbe4 	bl	8009b30 <__assert_func>
 8009368:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800936c:	6004      	str	r4, [r0, #0]
 800936e:	60c4      	str	r4, [r0, #12]
 8009370:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009374:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009378:	b94c      	cbnz	r4, 800938e <__pow5mult+0x66>
 800937a:	f240 2171 	movw	r1, #625	; 0x271
 800937e:	4630      	mov	r0, r6
 8009380:	f7ff ff12 	bl	80091a8 <__i2b>
 8009384:	2300      	movs	r3, #0
 8009386:	f8c8 0008 	str.w	r0, [r8, #8]
 800938a:	4604      	mov	r4, r0
 800938c:	6003      	str	r3, [r0, #0]
 800938e:	f04f 0900 	mov.w	r9, #0
 8009392:	07eb      	lsls	r3, r5, #31
 8009394:	d50a      	bpl.n	80093ac <__pow5mult+0x84>
 8009396:	4639      	mov	r1, r7
 8009398:	4622      	mov	r2, r4
 800939a:	4630      	mov	r0, r6
 800939c:	f7ff ff1a 	bl	80091d4 <__multiply>
 80093a0:	4639      	mov	r1, r7
 80093a2:	4680      	mov	r8, r0
 80093a4:	4630      	mov	r0, r6
 80093a6:	f7ff fe49 	bl	800903c <_Bfree>
 80093aa:	4647      	mov	r7, r8
 80093ac:	106d      	asrs	r5, r5, #1
 80093ae:	d00b      	beq.n	80093c8 <__pow5mult+0xa0>
 80093b0:	6820      	ldr	r0, [r4, #0]
 80093b2:	b938      	cbnz	r0, 80093c4 <__pow5mult+0x9c>
 80093b4:	4622      	mov	r2, r4
 80093b6:	4621      	mov	r1, r4
 80093b8:	4630      	mov	r0, r6
 80093ba:	f7ff ff0b 	bl	80091d4 <__multiply>
 80093be:	6020      	str	r0, [r4, #0]
 80093c0:	f8c0 9000 	str.w	r9, [r0]
 80093c4:	4604      	mov	r4, r0
 80093c6:	e7e4      	b.n	8009392 <__pow5mult+0x6a>
 80093c8:	4638      	mov	r0, r7
 80093ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093ce:	bf00      	nop
 80093d0:	0800a418 	.word	0x0800a418
 80093d4:	0800a249 	.word	0x0800a249
 80093d8:	0800a2c9 	.word	0x0800a2c9

080093dc <__lshift>:
 80093dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093e0:	460c      	mov	r4, r1
 80093e2:	6849      	ldr	r1, [r1, #4]
 80093e4:	6923      	ldr	r3, [r4, #16]
 80093e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80093ea:	68a3      	ldr	r3, [r4, #8]
 80093ec:	4607      	mov	r7, r0
 80093ee:	4691      	mov	r9, r2
 80093f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80093f4:	f108 0601 	add.w	r6, r8, #1
 80093f8:	42b3      	cmp	r3, r6
 80093fa:	db0b      	blt.n	8009414 <__lshift+0x38>
 80093fc:	4638      	mov	r0, r7
 80093fe:	f7ff fddd 	bl	8008fbc <_Balloc>
 8009402:	4605      	mov	r5, r0
 8009404:	b948      	cbnz	r0, 800941a <__lshift+0x3e>
 8009406:	4602      	mov	r2, r0
 8009408:	4b28      	ldr	r3, [pc, #160]	; (80094ac <__lshift+0xd0>)
 800940a:	4829      	ldr	r0, [pc, #164]	; (80094b0 <__lshift+0xd4>)
 800940c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009410:	f000 fb8e 	bl	8009b30 <__assert_func>
 8009414:	3101      	adds	r1, #1
 8009416:	005b      	lsls	r3, r3, #1
 8009418:	e7ee      	b.n	80093f8 <__lshift+0x1c>
 800941a:	2300      	movs	r3, #0
 800941c:	f100 0114 	add.w	r1, r0, #20
 8009420:	f100 0210 	add.w	r2, r0, #16
 8009424:	4618      	mov	r0, r3
 8009426:	4553      	cmp	r3, sl
 8009428:	db33      	blt.n	8009492 <__lshift+0xb6>
 800942a:	6920      	ldr	r0, [r4, #16]
 800942c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009430:	f104 0314 	add.w	r3, r4, #20
 8009434:	f019 091f 	ands.w	r9, r9, #31
 8009438:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800943c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009440:	d02b      	beq.n	800949a <__lshift+0xbe>
 8009442:	f1c9 0e20 	rsb	lr, r9, #32
 8009446:	468a      	mov	sl, r1
 8009448:	2200      	movs	r2, #0
 800944a:	6818      	ldr	r0, [r3, #0]
 800944c:	fa00 f009 	lsl.w	r0, r0, r9
 8009450:	4310      	orrs	r0, r2
 8009452:	f84a 0b04 	str.w	r0, [sl], #4
 8009456:	f853 2b04 	ldr.w	r2, [r3], #4
 800945a:	459c      	cmp	ip, r3
 800945c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009460:	d8f3      	bhi.n	800944a <__lshift+0x6e>
 8009462:	ebac 0304 	sub.w	r3, ip, r4
 8009466:	3b15      	subs	r3, #21
 8009468:	f023 0303 	bic.w	r3, r3, #3
 800946c:	3304      	adds	r3, #4
 800946e:	f104 0015 	add.w	r0, r4, #21
 8009472:	4584      	cmp	ip, r0
 8009474:	bf38      	it	cc
 8009476:	2304      	movcc	r3, #4
 8009478:	50ca      	str	r2, [r1, r3]
 800947a:	b10a      	cbz	r2, 8009480 <__lshift+0xa4>
 800947c:	f108 0602 	add.w	r6, r8, #2
 8009480:	3e01      	subs	r6, #1
 8009482:	4638      	mov	r0, r7
 8009484:	612e      	str	r6, [r5, #16]
 8009486:	4621      	mov	r1, r4
 8009488:	f7ff fdd8 	bl	800903c <_Bfree>
 800948c:	4628      	mov	r0, r5
 800948e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009492:	f842 0f04 	str.w	r0, [r2, #4]!
 8009496:	3301      	adds	r3, #1
 8009498:	e7c5      	b.n	8009426 <__lshift+0x4a>
 800949a:	3904      	subs	r1, #4
 800949c:	f853 2b04 	ldr.w	r2, [r3], #4
 80094a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80094a4:	459c      	cmp	ip, r3
 80094a6:	d8f9      	bhi.n	800949c <__lshift+0xc0>
 80094a8:	e7ea      	b.n	8009480 <__lshift+0xa4>
 80094aa:	bf00      	nop
 80094ac:	0800a2b8 	.word	0x0800a2b8
 80094b0:	0800a2c9 	.word	0x0800a2c9

080094b4 <__mcmp>:
 80094b4:	b530      	push	{r4, r5, lr}
 80094b6:	6902      	ldr	r2, [r0, #16]
 80094b8:	690c      	ldr	r4, [r1, #16]
 80094ba:	1b12      	subs	r2, r2, r4
 80094bc:	d10e      	bne.n	80094dc <__mcmp+0x28>
 80094be:	f100 0314 	add.w	r3, r0, #20
 80094c2:	3114      	adds	r1, #20
 80094c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80094c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80094cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80094d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80094d4:	42a5      	cmp	r5, r4
 80094d6:	d003      	beq.n	80094e0 <__mcmp+0x2c>
 80094d8:	d305      	bcc.n	80094e6 <__mcmp+0x32>
 80094da:	2201      	movs	r2, #1
 80094dc:	4610      	mov	r0, r2
 80094de:	bd30      	pop	{r4, r5, pc}
 80094e0:	4283      	cmp	r3, r0
 80094e2:	d3f3      	bcc.n	80094cc <__mcmp+0x18>
 80094e4:	e7fa      	b.n	80094dc <__mcmp+0x28>
 80094e6:	f04f 32ff 	mov.w	r2, #4294967295
 80094ea:	e7f7      	b.n	80094dc <__mcmp+0x28>

080094ec <__mdiff>:
 80094ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094f0:	460c      	mov	r4, r1
 80094f2:	4606      	mov	r6, r0
 80094f4:	4611      	mov	r1, r2
 80094f6:	4620      	mov	r0, r4
 80094f8:	4690      	mov	r8, r2
 80094fa:	f7ff ffdb 	bl	80094b4 <__mcmp>
 80094fe:	1e05      	subs	r5, r0, #0
 8009500:	d110      	bne.n	8009524 <__mdiff+0x38>
 8009502:	4629      	mov	r1, r5
 8009504:	4630      	mov	r0, r6
 8009506:	f7ff fd59 	bl	8008fbc <_Balloc>
 800950a:	b930      	cbnz	r0, 800951a <__mdiff+0x2e>
 800950c:	4b3a      	ldr	r3, [pc, #232]	; (80095f8 <__mdiff+0x10c>)
 800950e:	4602      	mov	r2, r0
 8009510:	f240 2137 	movw	r1, #567	; 0x237
 8009514:	4839      	ldr	r0, [pc, #228]	; (80095fc <__mdiff+0x110>)
 8009516:	f000 fb0b 	bl	8009b30 <__assert_func>
 800951a:	2301      	movs	r3, #1
 800951c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009520:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009524:	bfa4      	itt	ge
 8009526:	4643      	movge	r3, r8
 8009528:	46a0      	movge	r8, r4
 800952a:	4630      	mov	r0, r6
 800952c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009530:	bfa6      	itte	ge
 8009532:	461c      	movge	r4, r3
 8009534:	2500      	movge	r5, #0
 8009536:	2501      	movlt	r5, #1
 8009538:	f7ff fd40 	bl	8008fbc <_Balloc>
 800953c:	b920      	cbnz	r0, 8009548 <__mdiff+0x5c>
 800953e:	4b2e      	ldr	r3, [pc, #184]	; (80095f8 <__mdiff+0x10c>)
 8009540:	4602      	mov	r2, r0
 8009542:	f240 2145 	movw	r1, #581	; 0x245
 8009546:	e7e5      	b.n	8009514 <__mdiff+0x28>
 8009548:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800954c:	6926      	ldr	r6, [r4, #16]
 800954e:	60c5      	str	r5, [r0, #12]
 8009550:	f104 0914 	add.w	r9, r4, #20
 8009554:	f108 0514 	add.w	r5, r8, #20
 8009558:	f100 0e14 	add.w	lr, r0, #20
 800955c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009560:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009564:	f108 0210 	add.w	r2, r8, #16
 8009568:	46f2      	mov	sl, lr
 800956a:	2100      	movs	r1, #0
 800956c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009570:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009574:	fa11 f88b 	uxtah	r8, r1, fp
 8009578:	b299      	uxth	r1, r3
 800957a:	0c1b      	lsrs	r3, r3, #16
 800957c:	eba8 0801 	sub.w	r8, r8, r1
 8009580:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009584:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009588:	fa1f f888 	uxth.w	r8, r8
 800958c:	1419      	asrs	r1, r3, #16
 800958e:	454e      	cmp	r6, r9
 8009590:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009594:	f84a 3b04 	str.w	r3, [sl], #4
 8009598:	d8e8      	bhi.n	800956c <__mdiff+0x80>
 800959a:	1b33      	subs	r3, r6, r4
 800959c:	3b15      	subs	r3, #21
 800959e:	f023 0303 	bic.w	r3, r3, #3
 80095a2:	3304      	adds	r3, #4
 80095a4:	3415      	adds	r4, #21
 80095a6:	42a6      	cmp	r6, r4
 80095a8:	bf38      	it	cc
 80095aa:	2304      	movcc	r3, #4
 80095ac:	441d      	add	r5, r3
 80095ae:	4473      	add	r3, lr
 80095b0:	469e      	mov	lr, r3
 80095b2:	462e      	mov	r6, r5
 80095b4:	4566      	cmp	r6, ip
 80095b6:	d30e      	bcc.n	80095d6 <__mdiff+0xea>
 80095b8:	f10c 0203 	add.w	r2, ip, #3
 80095bc:	1b52      	subs	r2, r2, r5
 80095be:	f022 0203 	bic.w	r2, r2, #3
 80095c2:	3d03      	subs	r5, #3
 80095c4:	45ac      	cmp	ip, r5
 80095c6:	bf38      	it	cc
 80095c8:	2200      	movcc	r2, #0
 80095ca:	4413      	add	r3, r2
 80095cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80095d0:	b17a      	cbz	r2, 80095f2 <__mdiff+0x106>
 80095d2:	6107      	str	r7, [r0, #16]
 80095d4:	e7a4      	b.n	8009520 <__mdiff+0x34>
 80095d6:	f856 8b04 	ldr.w	r8, [r6], #4
 80095da:	fa11 f288 	uxtah	r2, r1, r8
 80095de:	1414      	asrs	r4, r2, #16
 80095e0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80095e4:	b292      	uxth	r2, r2
 80095e6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80095ea:	f84e 2b04 	str.w	r2, [lr], #4
 80095ee:	1421      	asrs	r1, r4, #16
 80095f0:	e7e0      	b.n	80095b4 <__mdiff+0xc8>
 80095f2:	3f01      	subs	r7, #1
 80095f4:	e7ea      	b.n	80095cc <__mdiff+0xe0>
 80095f6:	bf00      	nop
 80095f8:	0800a2b8 	.word	0x0800a2b8
 80095fc:	0800a2c9 	.word	0x0800a2c9

08009600 <__d2b>:
 8009600:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009604:	460f      	mov	r7, r1
 8009606:	2101      	movs	r1, #1
 8009608:	ec59 8b10 	vmov	r8, r9, d0
 800960c:	4616      	mov	r6, r2
 800960e:	f7ff fcd5 	bl	8008fbc <_Balloc>
 8009612:	4604      	mov	r4, r0
 8009614:	b930      	cbnz	r0, 8009624 <__d2b+0x24>
 8009616:	4602      	mov	r2, r0
 8009618:	4b24      	ldr	r3, [pc, #144]	; (80096ac <__d2b+0xac>)
 800961a:	4825      	ldr	r0, [pc, #148]	; (80096b0 <__d2b+0xb0>)
 800961c:	f240 310f 	movw	r1, #783	; 0x30f
 8009620:	f000 fa86 	bl	8009b30 <__assert_func>
 8009624:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009628:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800962c:	bb2d      	cbnz	r5, 800967a <__d2b+0x7a>
 800962e:	9301      	str	r3, [sp, #4]
 8009630:	f1b8 0300 	subs.w	r3, r8, #0
 8009634:	d026      	beq.n	8009684 <__d2b+0x84>
 8009636:	4668      	mov	r0, sp
 8009638:	9300      	str	r3, [sp, #0]
 800963a:	f7ff fd87 	bl	800914c <__lo0bits>
 800963e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009642:	b1e8      	cbz	r0, 8009680 <__d2b+0x80>
 8009644:	f1c0 0320 	rsb	r3, r0, #32
 8009648:	fa02 f303 	lsl.w	r3, r2, r3
 800964c:	430b      	orrs	r3, r1
 800964e:	40c2      	lsrs	r2, r0
 8009650:	6163      	str	r3, [r4, #20]
 8009652:	9201      	str	r2, [sp, #4]
 8009654:	9b01      	ldr	r3, [sp, #4]
 8009656:	61a3      	str	r3, [r4, #24]
 8009658:	2b00      	cmp	r3, #0
 800965a:	bf14      	ite	ne
 800965c:	2202      	movne	r2, #2
 800965e:	2201      	moveq	r2, #1
 8009660:	6122      	str	r2, [r4, #16]
 8009662:	b1bd      	cbz	r5, 8009694 <__d2b+0x94>
 8009664:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009668:	4405      	add	r5, r0
 800966a:	603d      	str	r5, [r7, #0]
 800966c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009670:	6030      	str	r0, [r6, #0]
 8009672:	4620      	mov	r0, r4
 8009674:	b003      	add	sp, #12
 8009676:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800967a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800967e:	e7d6      	b.n	800962e <__d2b+0x2e>
 8009680:	6161      	str	r1, [r4, #20]
 8009682:	e7e7      	b.n	8009654 <__d2b+0x54>
 8009684:	a801      	add	r0, sp, #4
 8009686:	f7ff fd61 	bl	800914c <__lo0bits>
 800968a:	9b01      	ldr	r3, [sp, #4]
 800968c:	6163      	str	r3, [r4, #20]
 800968e:	3020      	adds	r0, #32
 8009690:	2201      	movs	r2, #1
 8009692:	e7e5      	b.n	8009660 <__d2b+0x60>
 8009694:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009698:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800969c:	6038      	str	r0, [r7, #0]
 800969e:	6918      	ldr	r0, [r3, #16]
 80096a0:	f7ff fd34 	bl	800910c <__hi0bits>
 80096a4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80096a8:	e7e2      	b.n	8009670 <__d2b+0x70>
 80096aa:	bf00      	nop
 80096ac:	0800a2b8 	.word	0x0800a2b8
 80096b0:	0800a2c9 	.word	0x0800a2c9

080096b4 <__ssputs_r>:
 80096b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096b8:	688e      	ldr	r6, [r1, #8]
 80096ba:	461f      	mov	r7, r3
 80096bc:	42be      	cmp	r6, r7
 80096be:	680b      	ldr	r3, [r1, #0]
 80096c0:	4682      	mov	sl, r0
 80096c2:	460c      	mov	r4, r1
 80096c4:	4690      	mov	r8, r2
 80096c6:	d82c      	bhi.n	8009722 <__ssputs_r+0x6e>
 80096c8:	898a      	ldrh	r2, [r1, #12]
 80096ca:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80096ce:	d026      	beq.n	800971e <__ssputs_r+0x6a>
 80096d0:	6965      	ldr	r5, [r4, #20]
 80096d2:	6909      	ldr	r1, [r1, #16]
 80096d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096d8:	eba3 0901 	sub.w	r9, r3, r1
 80096dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096e0:	1c7b      	adds	r3, r7, #1
 80096e2:	444b      	add	r3, r9
 80096e4:	106d      	asrs	r5, r5, #1
 80096e6:	429d      	cmp	r5, r3
 80096e8:	bf38      	it	cc
 80096ea:	461d      	movcc	r5, r3
 80096ec:	0553      	lsls	r3, r2, #21
 80096ee:	d527      	bpl.n	8009740 <__ssputs_r+0x8c>
 80096f0:	4629      	mov	r1, r5
 80096f2:	f7ff fbd7 	bl	8008ea4 <_malloc_r>
 80096f6:	4606      	mov	r6, r0
 80096f8:	b360      	cbz	r0, 8009754 <__ssputs_r+0xa0>
 80096fa:	6921      	ldr	r1, [r4, #16]
 80096fc:	464a      	mov	r2, r9
 80096fe:	f000 fa09 	bl	8009b14 <memcpy>
 8009702:	89a3      	ldrh	r3, [r4, #12]
 8009704:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009708:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800970c:	81a3      	strh	r3, [r4, #12]
 800970e:	6126      	str	r6, [r4, #16]
 8009710:	6165      	str	r5, [r4, #20]
 8009712:	444e      	add	r6, r9
 8009714:	eba5 0509 	sub.w	r5, r5, r9
 8009718:	6026      	str	r6, [r4, #0]
 800971a:	60a5      	str	r5, [r4, #8]
 800971c:	463e      	mov	r6, r7
 800971e:	42be      	cmp	r6, r7
 8009720:	d900      	bls.n	8009724 <__ssputs_r+0x70>
 8009722:	463e      	mov	r6, r7
 8009724:	6820      	ldr	r0, [r4, #0]
 8009726:	4632      	mov	r2, r6
 8009728:	4641      	mov	r1, r8
 800972a:	f000 f9c9 	bl	8009ac0 <memmove>
 800972e:	68a3      	ldr	r3, [r4, #8]
 8009730:	1b9b      	subs	r3, r3, r6
 8009732:	60a3      	str	r3, [r4, #8]
 8009734:	6823      	ldr	r3, [r4, #0]
 8009736:	4433      	add	r3, r6
 8009738:	6023      	str	r3, [r4, #0]
 800973a:	2000      	movs	r0, #0
 800973c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009740:	462a      	mov	r2, r5
 8009742:	f000 fa3b 	bl	8009bbc <_realloc_r>
 8009746:	4606      	mov	r6, r0
 8009748:	2800      	cmp	r0, #0
 800974a:	d1e0      	bne.n	800970e <__ssputs_r+0x5a>
 800974c:	6921      	ldr	r1, [r4, #16]
 800974e:	4650      	mov	r0, sl
 8009750:	f7ff fb34 	bl	8008dbc <_free_r>
 8009754:	230c      	movs	r3, #12
 8009756:	f8ca 3000 	str.w	r3, [sl]
 800975a:	89a3      	ldrh	r3, [r4, #12]
 800975c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009760:	81a3      	strh	r3, [r4, #12]
 8009762:	f04f 30ff 	mov.w	r0, #4294967295
 8009766:	e7e9      	b.n	800973c <__ssputs_r+0x88>

08009768 <_svfiprintf_r>:
 8009768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800976c:	4698      	mov	r8, r3
 800976e:	898b      	ldrh	r3, [r1, #12]
 8009770:	061b      	lsls	r3, r3, #24
 8009772:	b09d      	sub	sp, #116	; 0x74
 8009774:	4607      	mov	r7, r0
 8009776:	460d      	mov	r5, r1
 8009778:	4614      	mov	r4, r2
 800977a:	d50e      	bpl.n	800979a <_svfiprintf_r+0x32>
 800977c:	690b      	ldr	r3, [r1, #16]
 800977e:	b963      	cbnz	r3, 800979a <_svfiprintf_r+0x32>
 8009780:	2140      	movs	r1, #64	; 0x40
 8009782:	f7ff fb8f 	bl	8008ea4 <_malloc_r>
 8009786:	6028      	str	r0, [r5, #0]
 8009788:	6128      	str	r0, [r5, #16]
 800978a:	b920      	cbnz	r0, 8009796 <_svfiprintf_r+0x2e>
 800978c:	230c      	movs	r3, #12
 800978e:	603b      	str	r3, [r7, #0]
 8009790:	f04f 30ff 	mov.w	r0, #4294967295
 8009794:	e0d0      	b.n	8009938 <_svfiprintf_r+0x1d0>
 8009796:	2340      	movs	r3, #64	; 0x40
 8009798:	616b      	str	r3, [r5, #20]
 800979a:	2300      	movs	r3, #0
 800979c:	9309      	str	r3, [sp, #36]	; 0x24
 800979e:	2320      	movs	r3, #32
 80097a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80097a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80097a8:	2330      	movs	r3, #48	; 0x30
 80097aa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009950 <_svfiprintf_r+0x1e8>
 80097ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80097b2:	f04f 0901 	mov.w	r9, #1
 80097b6:	4623      	mov	r3, r4
 80097b8:	469a      	mov	sl, r3
 80097ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097be:	b10a      	cbz	r2, 80097c4 <_svfiprintf_r+0x5c>
 80097c0:	2a25      	cmp	r2, #37	; 0x25
 80097c2:	d1f9      	bne.n	80097b8 <_svfiprintf_r+0x50>
 80097c4:	ebba 0b04 	subs.w	fp, sl, r4
 80097c8:	d00b      	beq.n	80097e2 <_svfiprintf_r+0x7a>
 80097ca:	465b      	mov	r3, fp
 80097cc:	4622      	mov	r2, r4
 80097ce:	4629      	mov	r1, r5
 80097d0:	4638      	mov	r0, r7
 80097d2:	f7ff ff6f 	bl	80096b4 <__ssputs_r>
 80097d6:	3001      	adds	r0, #1
 80097d8:	f000 80a9 	beq.w	800992e <_svfiprintf_r+0x1c6>
 80097dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097de:	445a      	add	r2, fp
 80097e0:	9209      	str	r2, [sp, #36]	; 0x24
 80097e2:	f89a 3000 	ldrb.w	r3, [sl]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	f000 80a1 	beq.w	800992e <_svfiprintf_r+0x1c6>
 80097ec:	2300      	movs	r3, #0
 80097ee:	f04f 32ff 	mov.w	r2, #4294967295
 80097f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097f6:	f10a 0a01 	add.w	sl, sl, #1
 80097fa:	9304      	str	r3, [sp, #16]
 80097fc:	9307      	str	r3, [sp, #28]
 80097fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009802:	931a      	str	r3, [sp, #104]	; 0x68
 8009804:	4654      	mov	r4, sl
 8009806:	2205      	movs	r2, #5
 8009808:	f814 1b01 	ldrb.w	r1, [r4], #1
 800980c:	4850      	ldr	r0, [pc, #320]	; (8009950 <_svfiprintf_r+0x1e8>)
 800980e:	f7f6 fcdf 	bl	80001d0 <memchr>
 8009812:	9a04      	ldr	r2, [sp, #16]
 8009814:	b9d8      	cbnz	r0, 800984e <_svfiprintf_r+0xe6>
 8009816:	06d0      	lsls	r0, r2, #27
 8009818:	bf44      	itt	mi
 800981a:	2320      	movmi	r3, #32
 800981c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009820:	0711      	lsls	r1, r2, #28
 8009822:	bf44      	itt	mi
 8009824:	232b      	movmi	r3, #43	; 0x2b
 8009826:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800982a:	f89a 3000 	ldrb.w	r3, [sl]
 800982e:	2b2a      	cmp	r3, #42	; 0x2a
 8009830:	d015      	beq.n	800985e <_svfiprintf_r+0xf6>
 8009832:	9a07      	ldr	r2, [sp, #28]
 8009834:	4654      	mov	r4, sl
 8009836:	2000      	movs	r0, #0
 8009838:	f04f 0c0a 	mov.w	ip, #10
 800983c:	4621      	mov	r1, r4
 800983e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009842:	3b30      	subs	r3, #48	; 0x30
 8009844:	2b09      	cmp	r3, #9
 8009846:	d94d      	bls.n	80098e4 <_svfiprintf_r+0x17c>
 8009848:	b1b0      	cbz	r0, 8009878 <_svfiprintf_r+0x110>
 800984a:	9207      	str	r2, [sp, #28]
 800984c:	e014      	b.n	8009878 <_svfiprintf_r+0x110>
 800984e:	eba0 0308 	sub.w	r3, r0, r8
 8009852:	fa09 f303 	lsl.w	r3, r9, r3
 8009856:	4313      	orrs	r3, r2
 8009858:	9304      	str	r3, [sp, #16]
 800985a:	46a2      	mov	sl, r4
 800985c:	e7d2      	b.n	8009804 <_svfiprintf_r+0x9c>
 800985e:	9b03      	ldr	r3, [sp, #12]
 8009860:	1d19      	adds	r1, r3, #4
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	9103      	str	r1, [sp, #12]
 8009866:	2b00      	cmp	r3, #0
 8009868:	bfbb      	ittet	lt
 800986a:	425b      	neglt	r3, r3
 800986c:	f042 0202 	orrlt.w	r2, r2, #2
 8009870:	9307      	strge	r3, [sp, #28]
 8009872:	9307      	strlt	r3, [sp, #28]
 8009874:	bfb8      	it	lt
 8009876:	9204      	strlt	r2, [sp, #16]
 8009878:	7823      	ldrb	r3, [r4, #0]
 800987a:	2b2e      	cmp	r3, #46	; 0x2e
 800987c:	d10c      	bne.n	8009898 <_svfiprintf_r+0x130>
 800987e:	7863      	ldrb	r3, [r4, #1]
 8009880:	2b2a      	cmp	r3, #42	; 0x2a
 8009882:	d134      	bne.n	80098ee <_svfiprintf_r+0x186>
 8009884:	9b03      	ldr	r3, [sp, #12]
 8009886:	1d1a      	adds	r2, r3, #4
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	9203      	str	r2, [sp, #12]
 800988c:	2b00      	cmp	r3, #0
 800988e:	bfb8      	it	lt
 8009890:	f04f 33ff 	movlt.w	r3, #4294967295
 8009894:	3402      	adds	r4, #2
 8009896:	9305      	str	r3, [sp, #20]
 8009898:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009960 <_svfiprintf_r+0x1f8>
 800989c:	7821      	ldrb	r1, [r4, #0]
 800989e:	2203      	movs	r2, #3
 80098a0:	4650      	mov	r0, sl
 80098a2:	f7f6 fc95 	bl	80001d0 <memchr>
 80098a6:	b138      	cbz	r0, 80098b8 <_svfiprintf_r+0x150>
 80098a8:	9b04      	ldr	r3, [sp, #16]
 80098aa:	eba0 000a 	sub.w	r0, r0, sl
 80098ae:	2240      	movs	r2, #64	; 0x40
 80098b0:	4082      	lsls	r2, r0
 80098b2:	4313      	orrs	r3, r2
 80098b4:	3401      	adds	r4, #1
 80098b6:	9304      	str	r3, [sp, #16]
 80098b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098bc:	4825      	ldr	r0, [pc, #148]	; (8009954 <_svfiprintf_r+0x1ec>)
 80098be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80098c2:	2206      	movs	r2, #6
 80098c4:	f7f6 fc84 	bl	80001d0 <memchr>
 80098c8:	2800      	cmp	r0, #0
 80098ca:	d038      	beq.n	800993e <_svfiprintf_r+0x1d6>
 80098cc:	4b22      	ldr	r3, [pc, #136]	; (8009958 <_svfiprintf_r+0x1f0>)
 80098ce:	bb1b      	cbnz	r3, 8009918 <_svfiprintf_r+0x1b0>
 80098d0:	9b03      	ldr	r3, [sp, #12]
 80098d2:	3307      	adds	r3, #7
 80098d4:	f023 0307 	bic.w	r3, r3, #7
 80098d8:	3308      	adds	r3, #8
 80098da:	9303      	str	r3, [sp, #12]
 80098dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098de:	4433      	add	r3, r6
 80098e0:	9309      	str	r3, [sp, #36]	; 0x24
 80098e2:	e768      	b.n	80097b6 <_svfiprintf_r+0x4e>
 80098e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80098e8:	460c      	mov	r4, r1
 80098ea:	2001      	movs	r0, #1
 80098ec:	e7a6      	b.n	800983c <_svfiprintf_r+0xd4>
 80098ee:	2300      	movs	r3, #0
 80098f0:	3401      	adds	r4, #1
 80098f2:	9305      	str	r3, [sp, #20]
 80098f4:	4619      	mov	r1, r3
 80098f6:	f04f 0c0a 	mov.w	ip, #10
 80098fa:	4620      	mov	r0, r4
 80098fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009900:	3a30      	subs	r2, #48	; 0x30
 8009902:	2a09      	cmp	r2, #9
 8009904:	d903      	bls.n	800990e <_svfiprintf_r+0x1a6>
 8009906:	2b00      	cmp	r3, #0
 8009908:	d0c6      	beq.n	8009898 <_svfiprintf_r+0x130>
 800990a:	9105      	str	r1, [sp, #20]
 800990c:	e7c4      	b.n	8009898 <_svfiprintf_r+0x130>
 800990e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009912:	4604      	mov	r4, r0
 8009914:	2301      	movs	r3, #1
 8009916:	e7f0      	b.n	80098fa <_svfiprintf_r+0x192>
 8009918:	ab03      	add	r3, sp, #12
 800991a:	9300      	str	r3, [sp, #0]
 800991c:	462a      	mov	r2, r5
 800991e:	4b0f      	ldr	r3, [pc, #60]	; (800995c <_svfiprintf_r+0x1f4>)
 8009920:	a904      	add	r1, sp, #16
 8009922:	4638      	mov	r0, r7
 8009924:	f7fd fe64 	bl	80075f0 <_printf_float>
 8009928:	1c42      	adds	r2, r0, #1
 800992a:	4606      	mov	r6, r0
 800992c:	d1d6      	bne.n	80098dc <_svfiprintf_r+0x174>
 800992e:	89ab      	ldrh	r3, [r5, #12]
 8009930:	065b      	lsls	r3, r3, #25
 8009932:	f53f af2d 	bmi.w	8009790 <_svfiprintf_r+0x28>
 8009936:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009938:	b01d      	add	sp, #116	; 0x74
 800993a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800993e:	ab03      	add	r3, sp, #12
 8009940:	9300      	str	r3, [sp, #0]
 8009942:	462a      	mov	r2, r5
 8009944:	4b05      	ldr	r3, [pc, #20]	; (800995c <_svfiprintf_r+0x1f4>)
 8009946:	a904      	add	r1, sp, #16
 8009948:	4638      	mov	r0, r7
 800994a:	f7fe f8f5 	bl	8007b38 <_printf_i>
 800994e:	e7eb      	b.n	8009928 <_svfiprintf_r+0x1c0>
 8009950:	0800a424 	.word	0x0800a424
 8009954:	0800a42e 	.word	0x0800a42e
 8009958:	080075f1 	.word	0x080075f1
 800995c:	080096b5 	.word	0x080096b5
 8009960:	0800a42a 	.word	0x0800a42a

08009964 <__sflush_r>:
 8009964:	898a      	ldrh	r2, [r1, #12]
 8009966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800996a:	4605      	mov	r5, r0
 800996c:	0710      	lsls	r0, r2, #28
 800996e:	460c      	mov	r4, r1
 8009970:	d458      	bmi.n	8009a24 <__sflush_r+0xc0>
 8009972:	684b      	ldr	r3, [r1, #4]
 8009974:	2b00      	cmp	r3, #0
 8009976:	dc05      	bgt.n	8009984 <__sflush_r+0x20>
 8009978:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800997a:	2b00      	cmp	r3, #0
 800997c:	dc02      	bgt.n	8009984 <__sflush_r+0x20>
 800997e:	2000      	movs	r0, #0
 8009980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009984:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009986:	2e00      	cmp	r6, #0
 8009988:	d0f9      	beq.n	800997e <__sflush_r+0x1a>
 800998a:	2300      	movs	r3, #0
 800998c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009990:	682f      	ldr	r7, [r5, #0]
 8009992:	6a21      	ldr	r1, [r4, #32]
 8009994:	602b      	str	r3, [r5, #0]
 8009996:	d032      	beq.n	80099fe <__sflush_r+0x9a>
 8009998:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800999a:	89a3      	ldrh	r3, [r4, #12]
 800999c:	075a      	lsls	r2, r3, #29
 800999e:	d505      	bpl.n	80099ac <__sflush_r+0x48>
 80099a0:	6863      	ldr	r3, [r4, #4]
 80099a2:	1ac0      	subs	r0, r0, r3
 80099a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80099a6:	b10b      	cbz	r3, 80099ac <__sflush_r+0x48>
 80099a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80099aa:	1ac0      	subs	r0, r0, r3
 80099ac:	2300      	movs	r3, #0
 80099ae:	4602      	mov	r2, r0
 80099b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80099b2:	6a21      	ldr	r1, [r4, #32]
 80099b4:	4628      	mov	r0, r5
 80099b6:	47b0      	blx	r6
 80099b8:	1c43      	adds	r3, r0, #1
 80099ba:	89a3      	ldrh	r3, [r4, #12]
 80099bc:	d106      	bne.n	80099cc <__sflush_r+0x68>
 80099be:	6829      	ldr	r1, [r5, #0]
 80099c0:	291d      	cmp	r1, #29
 80099c2:	d82b      	bhi.n	8009a1c <__sflush_r+0xb8>
 80099c4:	4a29      	ldr	r2, [pc, #164]	; (8009a6c <__sflush_r+0x108>)
 80099c6:	410a      	asrs	r2, r1
 80099c8:	07d6      	lsls	r6, r2, #31
 80099ca:	d427      	bmi.n	8009a1c <__sflush_r+0xb8>
 80099cc:	2200      	movs	r2, #0
 80099ce:	6062      	str	r2, [r4, #4]
 80099d0:	04d9      	lsls	r1, r3, #19
 80099d2:	6922      	ldr	r2, [r4, #16]
 80099d4:	6022      	str	r2, [r4, #0]
 80099d6:	d504      	bpl.n	80099e2 <__sflush_r+0x7e>
 80099d8:	1c42      	adds	r2, r0, #1
 80099da:	d101      	bne.n	80099e0 <__sflush_r+0x7c>
 80099dc:	682b      	ldr	r3, [r5, #0]
 80099de:	b903      	cbnz	r3, 80099e2 <__sflush_r+0x7e>
 80099e0:	6560      	str	r0, [r4, #84]	; 0x54
 80099e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80099e4:	602f      	str	r7, [r5, #0]
 80099e6:	2900      	cmp	r1, #0
 80099e8:	d0c9      	beq.n	800997e <__sflush_r+0x1a>
 80099ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80099ee:	4299      	cmp	r1, r3
 80099f0:	d002      	beq.n	80099f8 <__sflush_r+0x94>
 80099f2:	4628      	mov	r0, r5
 80099f4:	f7ff f9e2 	bl	8008dbc <_free_r>
 80099f8:	2000      	movs	r0, #0
 80099fa:	6360      	str	r0, [r4, #52]	; 0x34
 80099fc:	e7c0      	b.n	8009980 <__sflush_r+0x1c>
 80099fe:	2301      	movs	r3, #1
 8009a00:	4628      	mov	r0, r5
 8009a02:	47b0      	blx	r6
 8009a04:	1c41      	adds	r1, r0, #1
 8009a06:	d1c8      	bne.n	800999a <__sflush_r+0x36>
 8009a08:	682b      	ldr	r3, [r5, #0]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d0c5      	beq.n	800999a <__sflush_r+0x36>
 8009a0e:	2b1d      	cmp	r3, #29
 8009a10:	d001      	beq.n	8009a16 <__sflush_r+0xb2>
 8009a12:	2b16      	cmp	r3, #22
 8009a14:	d101      	bne.n	8009a1a <__sflush_r+0xb6>
 8009a16:	602f      	str	r7, [r5, #0]
 8009a18:	e7b1      	b.n	800997e <__sflush_r+0x1a>
 8009a1a:	89a3      	ldrh	r3, [r4, #12]
 8009a1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a20:	81a3      	strh	r3, [r4, #12]
 8009a22:	e7ad      	b.n	8009980 <__sflush_r+0x1c>
 8009a24:	690f      	ldr	r7, [r1, #16]
 8009a26:	2f00      	cmp	r7, #0
 8009a28:	d0a9      	beq.n	800997e <__sflush_r+0x1a>
 8009a2a:	0793      	lsls	r3, r2, #30
 8009a2c:	680e      	ldr	r6, [r1, #0]
 8009a2e:	bf08      	it	eq
 8009a30:	694b      	ldreq	r3, [r1, #20]
 8009a32:	600f      	str	r7, [r1, #0]
 8009a34:	bf18      	it	ne
 8009a36:	2300      	movne	r3, #0
 8009a38:	eba6 0807 	sub.w	r8, r6, r7
 8009a3c:	608b      	str	r3, [r1, #8]
 8009a3e:	f1b8 0f00 	cmp.w	r8, #0
 8009a42:	dd9c      	ble.n	800997e <__sflush_r+0x1a>
 8009a44:	6a21      	ldr	r1, [r4, #32]
 8009a46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009a48:	4643      	mov	r3, r8
 8009a4a:	463a      	mov	r2, r7
 8009a4c:	4628      	mov	r0, r5
 8009a4e:	47b0      	blx	r6
 8009a50:	2800      	cmp	r0, #0
 8009a52:	dc06      	bgt.n	8009a62 <__sflush_r+0xfe>
 8009a54:	89a3      	ldrh	r3, [r4, #12]
 8009a56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a5a:	81a3      	strh	r3, [r4, #12]
 8009a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a60:	e78e      	b.n	8009980 <__sflush_r+0x1c>
 8009a62:	4407      	add	r7, r0
 8009a64:	eba8 0800 	sub.w	r8, r8, r0
 8009a68:	e7e9      	b.n	8009a3e <__sflush_r+0xda>
 8009a6a:	bf00      	nop
 8009a6c:	dfbffffe 	.word	0xdfbffffe

08009a70 <_fflush_r>:
 8009a70:	b538      	push	{r3, r4, r5, lr}
 8009a72:	690b      	ldr	r3, [r1, #16]
 8009a74:	4605      	mov	r5, r0
 8009a76:	460c      	mov	r4, r1
 8009a78:	b913      	cbnz	r3, 8009a80 <_fflush_r+0x10>
 8009a7a:	2500      	movs	r5, #0
 8009a7c:	4628      	mov	r0, r5
 8009a7e:	bd38      	pop	{r3, r4, r5, pc}
 8009a80:	b118      	cbz	r0, 8009a8a <_fflush_r+0x1a>
 8009a82:	6a03      	ldr	r3, [r0, #32]
 8009a84:	b90b      	cbnz	r3, 8009a8a <_fflush_r+0x1a>
 8009a86:	f7fe fa05 	bl	8007e94 <__sinit>
 8009a8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d0f3      	beq.n	8009a7a <_fflush_r+0xa>
 8009a92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009a94:	07d0      	lsls	r0, r2, #31
 8009a96:	d404      	bmi.n	8009aa2 <_fflush_r+0x32>
 8009a98:	0599      	lsls	r1, r3, #22
 8009a9a:	d402      	bmi.n	8009aa2 <_fflush_r+0x32>
 8009a9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a9e:	f7fe fb10 	bl	80080c2 <__retarget_lock_acquire_recursive>
 8009aa2:	4628      	mov	r0, r5
 8009aa4:	4621      	mov	r1, r4
 8009aa6:	f7ff ff5d 	bl	8009964 <__sflush_r>
 8009aaa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009aac:	07da      	lsls	r2, r3, #31
 8009aae:	4605      	mov	r5, r0
 8009ab0:	d4e4      	bmi.n	8009a7c <_fflush_r+0xc>
 8009ab2:	89a3      	ldrh	r3, [r4, #12]
 8009ab4:	059b      	lsls	r3, r3, #22
 8009ab6:	d4e1      	bmi.n	8009a7c <_fflush_r+0xc>
 8009ab8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009aba:	f7fe fb03 	bl	80080c4 <__retarget_lock_release_recursive>
 8009abe:	e7dd      	b.n	8009a7c <_fflush_r+0xc>

08009ac0 <memmove>:
 8009ac0:	4288      	cmp	r0, r1
 8009ac2:	b510      	push	{r4, lr}
 8009ac4:	eb01 0402 	add.w	r4, r1, r2
 8009ac8:	d902      	bls.n	8009ad0 <memmove+0x10>
 8009aca:	4284      	cmp	r4, r0
 8009acc:	4623      	mov	r3, r4
 8009ace:	d807      	bhi.n	8009ae0 <memmove+0x20>
 8009ad0:	1e43      	subs	r3, r0, #1
 8009ad2:	42a1      	cmp	r1, r4
 8009ad4:	d008      	beq.n	8009ae8 <memmove+0x28>
 8009ad6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ada:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009ade:	e7f8      	b.n	8009ad2 <memmove+0x12>
 8009ae0:	4402      	add	r2, r0
 8009ae2:	4601      	mov	r1, r0
 8009ae4:	428a      	cmp	r2, r1
 8009ae6:	d100      	bne.n	8009aea <memmove+0x2a>
 8009ae8:	bd10      	pop	{r4, pc}
 8009aea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009aee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009af2:	e7f7      	b.n	8009ae4 <memmove+0x24>

08009af4 <_sbrk_r>:
 8009af4:	b538      	push	{r3, r4, r5, lr}
 8009af6:	4d06      	ldr	r5, [pc, #24]	; (8009b10 <_sbrk_r+0x1c>)
 8009af8:	2300      	movs	r3, #0
 8009afa:	4604      	mov	r4, r0
 8009afc:	4608      	mov	r0, r1
 8009afe:	602b      	str	r3, [r5, #0]
 8009b00:	f7f8 fe0a 	bl	8002718 <_sbrk>
 8009b04:	1c43      	adds	r3, r0, #1
 8009b06:	d102      	bne.n	8009b0e <_sbrk_r+0x1a>
 8009b08:	682b      	ldr	r3, [r5, #0]
 8009b0a:	b103      	cbz	r3, 8009b0e <_sbrk_r+0x1a>
 8009b0c:	6023      	str	r3, [r4, #0]
 8009b0e:	bd38      	pop	{r3, r4, r5, pc}
 8009b10:	200005ec 	.word	0x200005ec

08009b14 <memcpy>:
 8009b14:	440a      	add	r2, r1
 8009b16:	4291      	cmp	r1, r2
 8009b18:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b1c:	d100      	bne.n	8009b20 <memcpy+0xc>
 8009b1e:	4770      	bx	lr
 8009b20:	b510      	push	{r4, lr}
 8009b22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b2a:	4291      	cmp	r1, r2
 8009b2c:	d1f9      	bne.n	8009b22 <memcpy+0xe>
 8009b2e:	bd10      	pop	{r4, pc}

08009b30 <__assert_func>:
 8009b30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b32:	4614      	mov	r4, r2
 8009b34:	461a      	mov	r2, r3
 8009b36:	4b09      	ldr	r3, [pc, #36]	; (8009b5c <__assert_func+0x2c>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	4605      	mov	r5, r0
 8009b3c:	68d8      	ldr	r0, [r3, #12]
 8009b3e:	b14c      	cbz	r4, 8009b54 <__assert_func+0x24>
 8009b40:	4b07      	ldr	r3, [pc, #28]	; (8009b60 <__assert_func+0x30>)
 8009b42:	9100      	str	r1, [sp, #0]
 8009b44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b48:	4906      	ldr	r1, [pc, #24]	; (8009b64 <__assert_func+0x34>)
 8009b4a:	462b      	mov	r3, r5
 8009b4c:	f000 f872 	bl	8009c34 <fiprintf>
 8009b50:	f000 f882 	bl	8009c58 <abort>
 8009b54:	4b04      	ldr	r3, [pc, #16]	; (8009b68 <__assert_func+0x38>)
 8009b56:	461c      	mov	r4, r3
 8009b58:	e7f3      	b.n	8009b42 <__assert_func+0x12>
 8009b5a:	bf00      	nop
 8009b5c:	20000064 	.word	0x20000064
 8009b60:	0800a43f 	.word	0x0800a43f
 8009b64:	0800a44c 	.word	0x0800a44c
 8009b68:	0800a47a 	.word	0x0800a47a

08009b6c <_calloc_r>:
 8009b6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009b6e:	fba1 2402 	umull	r2, r4, r1, r2
 8009b72:	b94c      	cbnz	r4, 8009b88 <_calloc_r+0x1c>
 8009b74:	4611      	mov	r1, r2
 8009b76:	9201      	str	r2, [sp, #4]
 8009b78:	f7ff f994 	bl	8008ea4 <_malloc_r>
 8009b7c:	9a01      	ldr	r2, [sp, #4]
 8009b7e:	4605      	mov	r5, r0
 8009b80:	b930      	cbnz	r0, 8009b90 <_calloc_r+0x24>
 8009b82:	4628      	mov	r0, r5
 8009b84:	b003      	add	sp, #12
 8009b86:	bd30      	pop	{r4, r5, pc}
 8009b88:	220c      	movs	r2, #12
 8009b8a:	6002      	str	r2, [r0, #0]
 8009b8c:	2500      	movs	r5, #0
 8009b8e:	e7f8      	b.n	8009b82 <_calloc_r+0x16>
 8009b90:	4621      	mov	r1, r4
 8009b92:	f7fe fa18 	bl	8007fc6 <memset>
 8009b96:	e7f4      	b.n	8009b82 <_calloc_r+0x16>

08009b98 <__ascii_mbtowc>:
 8009b98:	b082      	sub	sp, #8
 8009b9a:	b901      	cbnz	r1, 8009b9e <__ascii_mbtowc+0x6>
 8009b9c:	a901      	add	r1, sp, #4
 8009b9e:	b142      	cbz	r2, 8009bb2 <__ascii_mbtowc+0x1a>
 8009ba0:	b14b      	cbz	r3, 8009bb6 <__ascii_mbtowc+0x1e>
 8009ba2:	7813      	ldrb	r3, [r2, #0]
 8009ba4:	600b      	str	r3, [r1, #0]
 8009ba6:	7812      	ldrb	r2, [r2, #0]
 8009ba8:	1e10      	subs	r0, r2, #0
 8009baa:	bf18      	it	ne
 8009bac:	2001      	movne	r0, #1
 8009bae:	b002      	add	sp, #8
 8009bb0:	4770      	bx	lr
 8009bb2:	4610      	mov	r0, r2
 8009bb4:	e7fb      	b.n	8009bae <__ascii_mbtowc+0x16>
 8009bb6:	f06f 0001 	mvn.w	r0, #1
 8009bba:	e7f8      	b.n	8009bae <__ascii_mbtowc+0x16>

08009bbc <_realloc_r>:
 8009bbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bc0:	4680      	mov	r8, r0
 8009bc2:	4614      	mov	r4, r2
 8009bc4:	460e      	mov	r6, r1
 8009bc6:	b921      	cbnz	r1, 8009bd2 <_realloc_r+0x16>
 8009bc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bcc:	4611      	mov	r1, r2
 8009bce:	f7ff b969 	b.w	8008ea4 <_malloc_r>
 8009bd2:	b92a      	cbnz	r2, 8009be0 <_realloc_r+0x24>
 8009bd4:	f7ff f8f2 	bl	8008dbc <_free_r>
 8009bd8:	4625      	mov	r5, r4
 8009bda:	4628      	mov	r0, r5
 8009bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009be0:	f000 f841 	bl	8009c66 <_malloc_usable_size_r>
 8009be4:	4284      	cmp	r4, r0
 8009be6:	4607      	mov	r7, r0
 8009be8:	d802      	bhi.n	8009bf0 <_realloc_r+0x34>
 8009bea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009bee:	d812      	bhi.n	8009c16 <_realloc_r+0x5a>
 8009bf0:	4621      	mov	r1, r4
 8009bf2:	4640      	mov	r0, r8
 8009bf4:	f7ff f956 	bl	8008ea4 <_malloc_r>
 8009bf8:	4605      	mov	r5, r0
 8009bfa:	2800      	cmp	r0, #0
 8009bfc:	d0ed      	beq.n	8009bda <_realloc_r+0x1e>
 8009bfe:	42bc      	cmp	r4, r7
 8009c00:	4622      	mov	r2, r4
 8009c02:	4631      	mov	r1, r6
 8009c04:	bf28      	it	cs
 8009c06:	463a      	movcs	r2, r7
 8009c08:	f7ff ff84 	bl	8009b14 <memcpy>
 8009c0c:	4631      	mov	r1, r6
 8009c0e:	4640      	mov	r0, r8
 8009c10:	f7ff f8d4 	bl	8008dbc <_free_r>
 8009c14:	e7e1      	b.n	8009bda <_realloc_r+0x1e>
 8009c16:	4635      	mov	r5, r6
 8009c18:	e7df      	b.n	8009bda <_realloc_r+0x1e>

08009c1a <__ascii_wctomb>:
 8009c1a:	b149      	cbz	r1, 8009c30 <__ascii_wctomb+0x16>
 8009c1c:	2aff      	cmp	r2, #255	; 0xff
 8009c1e:	bf85      	ittet	hi
 8009c20:	238a      	movhi	r3, #138	; 0x8a
 8009c22:	6003      	strhi	r3, [r0, #0]
 8009c24:	700a      	strbls	r2, [r1, #0]
 8009c26:	f04f 30ff 	movhi.w	r0, #4294967295
 8009c2a:	bf98      	it	ls
 8009c2c:	2001      	movls	r0, #1
 8009c2e:	4770      	bx	lr
 8009c30:	4608      	mov	r0, r1
 8009c32:	4770      	bx	lr

08009c34 <fiprintf>:
 8009c34:	b40e      	push	{r1, r2, r3}
 8009c36:	b503      	push	{r0, r1, lr}
 8009c38:	4601      	mov	r1, r0
 8009c3a:	ab03      	add	r3, sp, #12
 8009c3c:	4805      	ldr	r0, [pc, #20]	; (8009c54 <fiprintf+0x20>)
 8009c3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c42:	6800      	ldr	r0, [r0, #0]
 8009c44:	9301      	str	r3, [sp, #4]
 8009c46:	f000 f83f 	bl	8009cc8 <_vfiprintf_r>
 8009c4a:	b002      	add	sp, #8
 8009c4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c50:	b003      	add	sp, #12
 8009c52:	4770      	bx	lr
 8009c54:	20000064 	.word	0x20000064

08009c58 <abort>:
 8009c58:	b508      	push	{r3, lr}
 8009c5a:	2006      	movs	r0, #6
 8009c5c:	f000 fa0c 	bl	800a078 <raise>
 8009c60:	2001      	movs	r0, #1
 8009c62:	f7f8 fce1 	bl	8002628 <_exit>

08009c66 <_malloc_usable_size_r>:
 8009c66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c6a:	1f18      	subs	r0, r3, #4
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	bfbc      	itt	lt
 8009c70:	580b      	ldrlt	r3, [r1, r0]
 8009c72:	18c0      	addlt	r0, r0, r3
 8009c74:	4770      	bx	lr

08009c76 <__sfputc_r>:
 8009c76:	6893      	ldr	r3, [r2, #8]
 8009c78:	3b01      	subs	r3, #1
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	b410      	push	{r4}
 8009c7e:	6093      	str	r3, [r2, #8]
 8009c80:	da08      	bge.n	8009c94 <__sfputc_r+0x1e>
 8009c82:	6994      	ldr	r4, [r2, #24]
 8009c84:	42a3      	cmp	r3, r4
 8009c86:	db01      	blt.n	8009c8c <__sfputc_r+0x16>
 8009c88:	290a      	cmp	r1, #10
 8009c8a:	d103      	bne.n	8009c94 <__sfputc_r+0x1e>
 8009c8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c90:	f000 b934 	b.w	8009efc <__swbuf_r>
 8009c94:	6813      	ldr	r3, [r2, #0]
 8009c96:	1c58      	adds	r0, r3, #1
 8009c98:	6010      	str	r0, [r2, #0]
 8009c9a:	7019      	strb	r1, [r3, #0]
 8009c9c:	4608      	mov	r0, r1
 8009c9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ca2:	4770      	bx	lr

08009ca4 <__sfputs_r>:
 8009ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ca6:	4606      	mov	r6, r0
 8009ca8:	460f      	mov	r7, r1
 8009caa:	4614      	mov	r4, r2
 8009cac:	18d5      	adds	r5, r2, r3
 8009cae:	42ac      	cmp	r4, r5
 8009cb0:	d101      	bne.n	8009cb6 <__sfputs_r+0x12>
 8009cb2:	2000      	movs	r0, #0
 8009cb4:	e007      	b.n	8009cc6 <__sfputs_r+0x22>
 8009cb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cba:	463a      	mov	r2, r7
 8009cbc:	4630      	mov	r0, r6
 8009cbe:	f7ff ffda 	bl	8009c76 <__sfputc_r>
 8009cc2:	1c43      	adds	r3, r0, #1
 8009cc4:	d1f3      	bne.n	8009cae <__sfputs_r+0xa>
 8009cc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009cc8 <_vfiprintf_r>:
 8009cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ccc:	460d      	mov	r5, r1
 8009cce:	b09d      	sub	sp, #116	; 0x74
 8009cd0:	4614      	mov	r4, r2
 8009cd2:	4698      	mov	r8, r3
 8009cd4:	4606      	mov	r6, r0
 8009cd6:	b118      	cbz	r0, 8009ce0 <_vfiprintf_r+0x18>
 8009cd8:	6a03      	ldr	r3, [r0, #32]
 8009cda:	b90b      	cbnz	r3, 8009ce0 <_vfiprintf_r+0x18>
 8009cdc:	f7fe f8da 	bl	8007e94 <__sinit>
 8009ce0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ce2:	07d9      	lsls	r1, r3, #31
 8009ce4:	d405      	bmi.n	8009cf2 <_vfiprintf_r+0x2a>
 8009ce6:	89ab      	ldrh	r3, [r5, #12]
 8009ce8:	059a      	lsls	r2, r3, #22
 8009cea:	d402      	bmi.n	8009cf2 <_vfiprintf_r+0x2a>
 8009cec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009cee:	f7fe f9e8 	bl	80080c2 <__retarget_lock_acquire_recursive>
 8009cf2:	89ab      	ldrh	r3, [r5, #12]
 8009cf4:	071b      	lsls	r3, r3, #28
 8009cf6:	d501      	bpl.n	8009cfc <_vfiprintf_r+0x34>
 8009cf8:	692b      	ldr	r3, [r5, #16]
 8009cfa:	b99b      	cbnz	r3, 8009d24 <_vfiprintf_r+0x5c>
 8009cfc:	4629      	mov	r1, r5
 8009cfe:	4630      	mov	r0, r6
 8009d00:	f000 f93a 	bl	8009f78 <__swsetup_r>
 8009d04:	b170      	cbz	r0, 8009d24 <_vfiprintf_r+0x5c>
 8009d06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d08:	07dc      	lsls	r4, r3, #31
 8009d0a:	d504      	bpl.n	8009d16 <_vfiprintf_r+0x4e>
 8009d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d10:	b01d      	add	sp, #116	; 0x74
 8009d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d16:	89ab      	ldrh	r3, [r5, #12]
 8009d18:	0598      	lsls	r0, r3, #22
 8009d1a:	d4f7      	bmi.n	8009d0c <_vfiprintf_r+0x44>
 8009d1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d1e:	f7fe f9d1 	bl	80080c4 <__retarget_lock_release_recursive>
 8009d22:	e7f3      	b.n	8009d0c <_vfiprintf_r+0x44>
 8009d24:	2300      	movs	r3, #0
 8009d26:	9309      	str	r3, [sp, #36]	; 0x24
 8009d28:	2320      	movs	r3, #32
 8009d2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d32:	2330      	movs	r3, #48	; 0x30
 8009d34:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009ee8 <_vfiprintf_r+0x220>
 8009d38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d3c:	f04f 0901 	mov.w	r9, #1
 8009d40:	4623      	mov	r3, r4
 8009d42:	469a      	mov	sl, r3
 8009d44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d48:	b10a      	cbz	r2, 8009d4e <_vfiprintf_r+0x86>
 8009d4a:	2a25      	cmp	r2, #37	; 0x25
 8009d4c:	d1f9      	bne.n	8009d42 <_vfiprintf_r+0x7a>
 8009d4e:	ebba 0b04 	subs.w	fp, sl, r4
 8009d52:	d00b      	beq.n	8009d6c <_vfiprintf_r+0xa4>
 8009d54:	465b      	mov	r3, fp
 8009d56:	4622      	mov	r2, r4
 8009d58:	4629      	mov	r1, r5
 8009d5a:	4630      	mov	r0, r6
 8009d5c:	f7ff ffa2 	bl	8009ca4 <__sfputs_r>
 8009d60:	3001      	adds	r0, #1
 8009d62:	f000 80a9 	beq.w	8009eb8 <_vfiprintf_r+0x1f0>
 8009d66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d68:	445a      	add	r2, fp
 8009d6a:	9209      	str	r2, [sp, #36]	; 0x24
 8009d6c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	f000 80a1 	beq.w	8009eb8 <_vfiprintf_r+0x1f0>
 8009d76:	2300      	movs	r3, #0
 8009d78:	f04f 32ff 	mov.w	r2, #4294967295
 8009d7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d80:	f10a 0a01 	add.w	sl, sl, #1
 8009d84:	9304      	str	r3, [sp, #16]
 8009d86:	9307      	str	r3, [sp, #28]
 8009d88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d8c:	931a      	str	r3, [sp, #104]	; 0x68
 8009d8e:	4654      	mov	r4, sl
 8009d90:	2205      	movs	r2, #5
 8009d92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d96:	4854      	ldr	r0, [pc, #336]	; (8009ee8 <_vfiprintf_r+0x220>)
 8009d98:	f7f6 fa1a 	bl	80001d0 <memchr>
 8009d9c:	9a04      	ldr	r2, [sp, #16]
 8009d9e:	b9d8      	cbnz	r0, 8009dd8 <_vfiprintf_r+0x110>
 8009da0:	06d1      	lsls	r1, r2, #27
 8009da2:	bf44      	itt	mi
 8009da4:	2320      	movmi	r3, #32
 8009da6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009daa:	0713      	lsls	r3, r2, #28
 8009dac:	bf44      	itt	mi
 8009dae:	232b      	movmi	r3, #43	; 0x2b
 8009db0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009db4:	f89a 3000 	ldrb.w	r3, [sl]
 8009db8:	2b2a      	cmp	r3, #42	; 0x2a
 8009dba:	d015      	beq.n	8009de8 <_vfiprintf_r+0x120>
 8009dbc:	9a07      	ldr	r2, [sp, #28]
 8009dbe:	4654      	mov	r4, sl
 8009dc0:	2000      	movs	r0, #0
 8009dc2:	f04f 0c0a 	mov.w	ip, #10
 8009dc6:	4621      	mov	r1, r4
 8009dc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dcc:	3b30      	subs	r3, #48	; 0x30
 8009dce:	2b09      	cmp	r3, #9
 8009dd0:	d94d      	bls.n	8009e6e <_vfiprintf_r+0x1a6>
 8009dd2:	b1b0      	cbz	r0, 8009e02 <_vfiprintf_r+0x13a>
 8009dd4:	9207      	str	r2, [sp, #28]
 8009dd6:	e014      	b.n	8009e02 <_vfiprintf_r+0x13a>
 8009dd8:	eba0 0308 	sub.w	r3, r0, r8
 8009ddc:	fa09 f303 	lsl.w	r3, r9, r3
 8009de0:	4313      	orrs	r3, r2
 8009de2:	9304      	str	r3, [sp, #16]
 8009de4:	46a2      	mov	sl, r4
 8009de6:	e7d2      	b.n	8009d8e <_vfiprintf_r+0xc6>
 8009de8:	9b03      	ldr	r3, [sp, #12]
 8009dea:	1d19      	adds	r1, r3, #4
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	9103      	str	r1, [sp, #12]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	bfbb      	ittet	lt
 8009df4:	425b      	neglt	r3, r3
 8009df6:	f042 0202 	orrlt.w	r2, r2, #2
 8009dfa:	9307      	strge	r3, [sp, #28]
 8009dfc:	9307      	strlt	r3, [sp, #28]
 8009dfe:	bfb8      	it	lt
 8009e00:	9204      	strlt	r2, [sp, #16]
 8009e02:	7823      	ldrb	r3, [r4, #0]
 8009e04:	2b2e      	cmp	r3, #46	; 0x2e
 8009e06:	d10c      	bne.n	8009e22 <_vfiprintf_r+0x15a>
 8009e08:	7863      	ldrb	r3, [r4, #1]
 8009e0a:	2b2a      	cmp	r3, #42	; 0x2a
 8009e0c:	d134      	bne.n	8009e78 <_vfiprintf_r+0x1b0>
 8009e0e:	9b03      	ldr	r3, [sp, #12]
 8009e10:	1d1a      	adds	r2, r3, #4
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	9203      	str	r2, [sp, #12]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	bfb8      	it	lt
 8009e1a:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e1e:	3402      	adds	r4, #2
 8009e20:	9305      	str	r3, [sp, #20]
 8009e22:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009ef8 <_vfiprintf_r+0x230>
 8009e26:	7821      	ldrb	r1, [r4, #0]
 8009e28:	2203      	movs	r2, #3
 8009e2a:	4650      	mov	r0, sl
 8009e2c:	f7f6 f9d0 	bl	80001d0 <memchr>
 8009e30:	b138      	cbz	r0, 8009e42 <_vfiprintf_r+0x17a>
 8009e32:	9b04      	ldr	r3, [sp, #16]
 8009e34:	eba0 000a 	sub.w	r0, r0, sl
 8009e38:	2240      	movs	r2, #64	; 0x40
 8009e3a:	4082      	lsls	r2, r0
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	3401      	adds	r4, #1
 8009e40:	9304      	str	r3, [sp, #16]
 8009e42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e46:	4829      	ldr	r0, [pc, #164]	; (8009eec <_vfiprintf_r+0x224>)
 8009e48:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e4c:	2206      	movs	r2, #6
 8009e4e:	f7f6 f9bf 	bl	80001d0 <memchr>
 8009e52:	2800      	cmp	r0, #0
 8009e54:	d03f      	beq.n	8009ed6 <_vfiprintf_r+0x20e>
 8009e56:	4b26      	ldr	r3, [pc, #152]	; (8009ef0 <_vfiprintf_r+0x228>)
 8009e58:	bb1b      	cbnz	r3, 8009ea2 <_vfiprintf_r+0x1da>
 8009e5a:	9b03      	ldr	r3, [sp, #12]
 8009e5c:	3307      	adds	r3, #7
 8009e5e:	f023 0307 	bic.w	r3, r3, #7
 8009e62:	3308      	adds	r3, #8
 8009e64:	9303      	str	r3, [sp, #12]
 8009e66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e68:	443b      	add	r3, r7
 8009e6a:	9309      	str	r3, [sp, #36]	; 0x24
 8009e6c:	e768      	b.n	8009d40 <_vfiprintf_r+0x78>
 8009e6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e72:	460c      	mov	r4, r1
 8009e74:	2001      	movs	r0, #1
 8009e76:	e7a6      	b.n	8009dc6 <_vfiprintf_r+0xfe>
 8009e78:	2300      	movs	r3, #0
 8009e7a:	3401      	adds	r4, #1
 8009e7c:	9305      	str	r3, [sp, #20]
 8009e7e:	4619      	mov	r1, r3
 8009e80:	f04f 0c0a 	mov.w	ip, #10
 8009e84:	4620      	mov	r0, r4
 8009e86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e8a:	3a30      	subs	r2, #48	; 0x30
 8009e8c:	2a09      	cmp	r2, #9
 8009e8e:	d903      	bls.n	8009e98 <_vfiprintf_r+0x1d0>
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d0c6      	beq.n	8009e22 <_vfiprintf_r+0x15a>
 8009e94:	9105      	str	r1, [sp, #20]
 8009e96:	e7c4      	b.n	8009e22 <_vfiprintf_r+0x15a>
 8009e98:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e9c:	4604      	mov	r4, r0
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	e7f0      	b.n	8009e84 <_vfiprintf_r+0x1bc>
 8009ea2:	ab03      	add	r3, sp, #12
 8009ea4:	9300      	str	r3, [sp, #0]
 8009ea6:	462a      	mov	r2, r5
 8009ea8:	4b12      	ldr	r3, [pc, #72]	; (8009ef4 <_vfiprintf_r+0x22c>)
 8009eaa:	a904      	add	r1, sp, #16
 8009eac:	4630      	mov	r0, r6
 8009eae:	f7fd fb9f 	bl	80075f0 <_printf_float>
 8009eb2:	4607      	mov	r7, r0
 8009eb4:	1c78      	adds	r0, r7, #1
 8009eb6:	d1d6      	bne.n	8009e66 <_vfiprintf_r+0x19e>
 8009eb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009eba:	07d9      	lsls	r1, r3, #31
 8009ebc:	d405      	bmi.n	8009eca <_vfiprintf_r+0x202>
 8009ebe:	89ab      	ldrh	r3, [r5, #12]
 8009ec0:	059a      	lsls	r2, r3, #22
 8009ec2:	d402      	bmi.n	8009eca <_vfiprintf_r+0x202>
 8009ec4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ec6:	f7fe f8fd 	bl	80080c4 <__retarget_lock_release_recursive>
 8009eca:	89ab      	ldrh	r3, [r5, #12]
 8009ecc:	065b      	lsls	r3, r3, #25
 8009ece:	f53f af1d 	bmi.w	8009d0c <_vfiprintf_r+0x44>
 8009ed2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ed4:	e71c      	b.n	8009d10 <_vfiprintf_r+0x48>
 8009ed6:	ab03      	add	r3, sp, #12
 8009ed8:	9300      	str	r3, [sp, #0]
 8009eda:	462a      	mov	r2, r5
 8009edc:	4b05      	ldr	r3, [pc, #20]	; (8009ef4 <_vfiprintf_r+0x22c>)
 8009ede:	a904      	add	r1, sp, #16
 8009ee0:	4630      	mov	r0, r6
 8009ee2:	f7fd fe29 	bl	8007b38 <_printf_i>
 8009ee6:	e7e4      	b.n	8009eb2 <_vfiprintf_r+0x1ea>
 8009ee8:	0800a424 	.word	0x0800a424
 8009eec:	0800a42e 	.word	0x0800a42e
 8009ef0:	080075f1 	.word	0x080075f1
 8009ef4:	08009ca5 	.word	0x08009ca5
 8009ef8:	0800a42a 	.word	0x0800a42a

08009efc <__swbuf_r>:
 8009efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009efe:	460e      	mov	r6, r1
 8009f00:	4614      	mov	r4, r2
 8009f02:	4605      	mov	r5, r0
 8009f04:	b118      	cbz	r0, 8009f0e <__swbuf_r+0x12>
 8009f06:	6a03      	ldr	r3, [r0, #32]
 8009f08:	b90b      	cbnz	r3, 8009f0e <__swbuf_r+0x12>
 8009f0a:	f7fd ffc3 	bl	8007e94 <__sinit>
 8009f0e:	69a3      	ldr	r3, [r4, #24]
 8009f10:	60a3      	str	r3, [r4, #8]
 8009f12:	89a3      	ldrh	r3, [r4, #12]
 8009f14:	071a      	lsls	r2, r3, #28
 8009f16:	d525      	bpl.n	8009f64 <__swbuf_r+0x68>
 8009f18:	6923      	ldr	r3, [r4, #16]
 8009f1a:	b31b      	cbz	r3, 8009f64 <__swbuf_r+0x68>
 8009f1c:	6823      	ldr	r3, [r4, #0]
 8009f1e:	6922      	ldr	r2, [r4, #16]
 8009f20:	1a98      	subs	r0, r3, r2
 8009f22:	6963      	ldr	r3, [r4, #20]
 8009f24:	b2f6      	uxtb	r6, r6
 8009f26:	4283      	cmp	r3, r0
 8009f28:	4637      	mov	r7, r6
 8009f2a:	dc04      	bgt.n	8009f36 <__swbuf_r+0x3a>
 8009f2c:	4621      	mov	r1, r4
 8009f2e:	4628      	mov	r0, r5
 8009f30:	f7ff fd9e 	bl	8009a70 <_fflush_r>
 8009f34:	b9e0      	cbnz	r0, 8009f70 <__swbuf_r+0x74>
 8009f36:	68a3      	ldr	r3, [r4, #8]
 8009f38:	3b01      	subs	r3, #1
 8009f3a:	60a3      	str	r3, [r4, #8]
 8009f3c:	6823      	ldr	r3, [r4, #0]
 8009f3e:	1c5a      	adds	r2, r3, #1
 8009f40:	6022      	str	r2, [r4, #0]
 8009f42:	701e      	strb	r6, [r3, #0]
 8009f44:	6962      	ldr	r2, [r4, #20]
 8009f46:	1c43      	adds	r3, r0, #1
 8009f48:	429a      	cmp	r2, r3
 8009f4a:	d004      	beq.n	8009f56 <__swbuf_r+0x5a>
 8009f4c:	89a3      	ldrh	r3, [r4, #12]
 8009f4e:	07db      	lsls	r3, r3, #31
 8009f50:	d506      	bpl.n	8009f60 <__swbuf_r+0x64>
 8009f52:	2e0a      	cmp	r6, #10
 8009f54:	d104      	bne.n	8009f60 <__swbuf_r+0x64>
 8009f56:	4621      	mov	r1, r4
 8009f58:	4628      	mov	r0, r5
 8009f5a:	f7ff fd89 	bl	8009a70 <_fflush_r>
 8009f5e:	b938      	cbnz	r0, 8009f70 <__swbuf_r+0x74>
 8009f60:	4638      	mov	r0, r7
 8009f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f64:	4621      	mov	r1, r4
 8009f66:	4628      	mov	r0, r5
 8009f68:	f000 f806 	bl	8009f78 <__swsetup_r>
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	d0d5      	beq.n	8009f1c <__swbuf_r+0x20>
 8009f70:	f04f 37ff 	mov.w	r7, #4294967295
 8009f74:	e7f4      	b.n	8009f60 <__swbuf_r+0x64>
	...

08009f78 <__swsetup_r>:
 8009f78:	b538      	push	{r3, r4, r5, lr}
 8009f7a:	4b2a      	ldr	r3, [pc, #168]	; (800a024 <__swsetup_r+0xac>)
 8009f7c:	4605      	mov	r5, r0
 8009f7e:	6818      	ldr	r0, [r3, #0]
 8009f80:	460c      	mov	r4, r1
 8009f82:	b118      	cbz	r0, 8009f8c <__swsetup_r+0x14>
 8009f84:	6a03      	ldr	r3, [r0, #32]
 8009f86:	b90b      	cbnz	r3, 8009f8c <__swsetup_r+0x14>
 8009f88:	f7fd ff84 	bl	8007e94 <__sinit>
 8009f8c:	89a3      	ldrh	r3, [r4, #12]
 8009f8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f92:	0718      	lsls	r0, r3, #28
 8009f94:	d422      	bmi.n	8009fdc <__swsetup_r+0x64>
 8009f96:	06d9      	lsls	r1, r3, #27
 8009f98:	d407      	bmi.n	8009faa <__swsetup_r+0x32>
 8009f9a:	2309      	movs	r3, #9
 8009f9c:	602b      	str	r3, [r5, #0]
 8009f9e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009fa2:	81a3      	strh	r3, [r4, #12]
 8009fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8009fa8:	e034      	b.n	800a014 <__swsetup_r+0x9c>
 8009faa:	0758      	lsls	r0, r3, #29
 8009fac:	d512      	bpl.n	8009fd4 <__swsetup_r+0x5c>
 8009fae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fb0:	b141      	cbz	r1, 8009fc4 <__swsetup_r+0x4c>
 8009fb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009fb6:	4299      	cmp	r1, r3
 8009fb8:	d002      	beq.n	8009fc0 <__swsetup_r+0x48>
 8009fba:	4628      	mov	r0, r5
 8009fbc:	f7fe fefe 	bl	8008dbc <_free_r>
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	6363      	str	r3, [r4, #52]	; 0x34
 8009fc4:	89a3      	ldrh	r3, [r4, #12]
 8009fc6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009fca:	81a3      	strh	r3, [r4, #12]
 8009fcc:	2300      	movs	r3, #0
 8009fce:	6063      	str	r3, [r4, #4]
 8009fd0:	6923      	ldr	r3, [r4, #16]
 8009fd2:	6023      	str	r3, [r4, #0]
 8009fd4:	89a3      	ldrh	r3, [r4, #12]
 8009fd6:	f043 0308 	orr.w	r3, r3, #8
 8009fda:	81a3      	strh	r3, [r4, #12]
 8009fdc:	6923      	ldr	r3, [r4, #16]
 8009fde:	b94b      	cbnz	r3, 8009ff4 <__swsetup_r+0x7c>
 8009fe0:	89a3      	ldrh	r3, [r4, #12]
 8009fe2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009fe6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009fea:	d003      	beq.n	8009ff4 <__swsetup_r+0x7c>
 8009fec:	4621      	mov	r1, r4
 8009fee:	4628      	mov	r0, r5
 8009ff0:	f000 f884 	bl	800a0fc <__smakebuf_r>
 8009ff4:	89a0      	ldrh	r0, [r4, #12]
 8009ff6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ffa:	f010 0301 	ands.w	r3, r0, #1
 8009ffe:	d00a      	beq.n	800a016 <__swsetup_r+0x9e>
 800a000:	2300      	movs	r3, #0
 800a002:	60a3      	str	r3, [r4, #8]
 800a004:	6963      	ldr	r3, [r4, #20]
 800a006:	425b      	negs	r3, r3
 800a008:	61a3      	str	r3, [r4, #24]
 800a00a:	6923      	ldr	r3, [r4, #16]
 800a00c:	b943      	cbnz	r3, 800a020 <__swsetup_r+0xa8>
 800a00e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a012:	d1c4      	bne.n	8009f9e <__swsetup_r+0x26>
 800a014:	bd38      	pop	{r3, r4, r5, pc}
 800a016:	0781      	lsls	r1, r0, #30
 800a018:	bf58      	it	pl
 800a01a:	6963      	ldrpl	r3, [r4, #20]
 800a01c:	60a3      	str	r3, [r4, #8]
 800a01e:	e7f4      	b.n	800a00a <__swsetup_r+0x92>
 800a020:	2000      	movs	r0, #0
 800a022:	e7f7      	b.n	800a014 <__swsetup_r+0x9c>
 800a024:	20000064 	.word	0x20000064

0800a028 <_raise_r>:
 800a028:	291f      	cmp	r1, #31
 800a02a:	b538      	push	{r3, r4, r5, lr}
 800a02c:	4604      	mov	r4, r0
 800a02e:	460d      	mov	r5, r1
 800a030:	d904      	bls.n	800a03c <_raise_r+0x14>
 800a032:	2316      	movs	r3, #22
 800a034:	6003      	str	r3, [r0, #0]
 800a036:	f04f 30ff 	mov.w	r0, #4294967295
 800a03a:	bd38      	pop	{r3, r4, r5, pc}
 800a03c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a03e:	b112      	cbz	r2, 800a046 <_raise_r+0x1e>
 800a040:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a044:	b94b      	cbnz	r3, 800a05a <_raise_r+0x32>
 800a046:	4620      	mov	r0, r4
 800a048:	f000 f830 	bl	800a0ac <_getpid_r>
 800a04c:	462a      	mov	r2, r5
 800a04e:	4601      	mov	r1, r0
 800a050:	4620      	mov	r0, r4
 800a052:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a056:	f000 b817 	b.w	800a088 <_kill_r>
 800a05a:	2b01      	cmp	r3, #1
 800a05c:	d00a      	beq.n	800a074 <_raise_r+0x4c>
 800a05e:	1c59      	adds	r1, r3, #1
 800a060:	d103      	bne.n	800a06a <_raise_r+0x42>
 800a062:	2316      	movs	r3, #22
 800a064:	6003      	str	r3, [r0, #0]
 800a066:	2001      	movs	r0, #1
 800a068:	e7e7      	b.n	800a03a <_raise_r+0x12>
 800a06a:	2400      	movs	r4, #0
 800a06c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a070:	4628      	mov	r0, r5
 800a072:	4798      	blx	r3
 800a074:	2000      	movs	r0, #0
 800a076:	e7e0      	b.n	800a03a <_raise_r+0x12>

0800a078 <raise>:
 800a078:	4b02      	ldr	r3, [pc, #8]	; (800a084 <raise+0xc>)
 800a07a:	4601      	mov	r1, r0
 800a07c:	6818      	ldr	r0, [r3, #0]
 800a07e:	f7ff bfd3 	b.w	800a028 <_raise_r>
 800a082:	bf00      	nop
 800a084:	20000064 	.word	0x20000064

0800a088 <_kill_r>:
 800a088:	b538      	push	{r3, r4, r5, lr}
 800a08a:	4d07      	ldr	r5, [pc, #28]	; (800a0a8 <_kill_r+0x20>)
 800a08c:	2300      	movs	r3, #0
 800a08e:	4604      	mov	r4, r0
 800a090:	4608      	mov	r0, r1
 800a092:	4611      	mov	r1, r2
 800a094:	602b      	str	r3, [r5, #0]
 800a096:	f7f8 fab7 	bl	8002608 <_kill>
 800a09a:	1c43      	adds	r3, r0, #1
 800a09c:	d102      	bne.n	800a0a4 <_kill_r+0x1c>
 800a09e:	682b      	ldr	r3, [r5, #0]
 800a0a0:	b103      	cbz	r3, 800a0a4 <_kill_r+0x1c>
 800a0a2:	6023      	str	r3, [r4, #0]
 800a0a4:	bd38      	pop	{r3, r4, r5, pc}
 800a0a6:	bf00      	nop
 800a0a8:	200005ec 	.word	0x200005ec

0800a0ac <_getpid_r>:
 800a0ac:	f7f8 baa4 	b.w	80025f8 <_getpid>

0800a0b0 <__swhatbuf_r>:
 800a0b0:	b570      	push	{r4, r5, r6, lr}
 800a0b2:	460c      	mov	r4, r1
 800a0b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0b8:	2900      	cmp	r1, #0
 800a0ba:	b096      	sub	sp, #88	; 0x58
 800a0bc:	4615      	mov	r5, r2
 800a0be:	461e      	mov	r6, r3
 800a0c0:	da0d      	bge.n	800a0de <__swhatbuf_r+0x2e>
 800a0c2:	89a3      	ldrh	r3, [r4, #12]
 800a0c4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a0c8:	f04f 0100 	mov.w	r1, #0
 800a0cc:	bf0c      	ite	eq
 800a0ce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a0d2:	2340      	movne	r3, #64	; 0x40
 800a0d4:	2000      	movs	r0, #0
 800a0d6:	6031      	str	r1, [r6, #0]
 800a0d8:	602b      	str	r3, [r5, #0]
 800a0da:	b016      	add	sp, #88	; 0x58
 800a0dc:	bd70      	pop	{r4, r5, r6, pc}
 800a0de:	466a      	mov	r2, sp
 800a0e0:	f000 f848 	bl	800a174 <_fstat_r>
 800a0e4:	2800      	cmp	r0, #0
 800a0e6:	dbec      	blt.n	800a0c2 <__swhatbuf_r+0x12>
 800a0e8:	9901      	ldr	r1, [sp, #4]
 800a0ea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a0ee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a0f2:	4259      	negs	r1, r3
 800a0f4:	4159      	adcs	r1, r3
 800a0f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a0fa:	e7eb      	b.n	800a0d4 <__swhatbuf_r+0x24>

0800a0fc <__smakebuf_r>:
 800a0fc:	898b      	ldrh	r3, [r1, #12]
 800a0fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a100:	079d      	lsls	r5, r3, #30
 800a102:	4606      	mov	r6, r0
 800a104:	460c      	mov	r4, r1
 800a106:	d507      	bpl.n	800a118 <__smakebuf_r+0x1c>
 800a108:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a10c:	6023      	str	r3, [r4, #0]
 800a10e:	6123      	str	r3, [r4, #16]
 800a110:	2301      	movs	r3, #1
 800a112:	6163      	str	r3, [r4, #20]
 800a114:	b002      	add	sp, #8
 800a116:	bd70      	pop	{r4, r5, r6, pc}
 800a118:	ab01      	add	r3, sp, #4
 800a11a:	466a      	mov	r2, sp
 800a11c:	f7ff ffc8 	bl	800a0b0 <__swhatbuf_r>
 800a120:	9900      	ldr	r1, [sp, #0]
 800a122:	4605      	mov	r5, r0
 800a124:	4630      	mov	r0, r6
 800a126:	f7fe febd 	bl	8008ea4 <_malloc_r>
 800a12a:	b948      	cbnz	r0, 800a140 <__smakebuf_r+0x44>
 800a12c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a130:	059a      	lsls	r2, r3, #22
 800a132:	d4ef      	bmi.n	800a114 <__smakebuf_r+0x18>
 800a134:	f023 0303 	bic.w	r3, r3, #3
 800a138:	f043 0302 	orr.w	r3, r3, #2
 800a13c:	81a3      	strh	r3, [r4, #12]
 800a13e:	e7e3      	b.n	800a108 <__smakebuf_r+0xc>
 800a140:	89a3      	ldrh	r3, [r4, #12]
 800a142:	6020      	str	r0, [r4, #0]
 800a144:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a148:	81a3      	strh	r3, [r4, #12]
 800a14a:	9b00      	ldr	r3, [sp, #0]
 800a14c:	6163      	str	r3, [r4, #20]
 800a14e:	9b01      	ldr	r3, [sp, #4]
 800a150:	6120      	str	r0, [r4, #16]
 800a152:	b15b      	cbz	r3, 800a16c <__smakebuf_r+0x70>
 800a154:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a158:	4630      	mov	r0, r6
 800a15a:	f000 f81d 	bl	800a198 <_isatty_r>
 800a15e:	b128      	cbz	r0, 800a16c <__smakebuf_r+0x70>
 800a160:	89a3      	ldrh	r3, [r4, #12]
 800a162:	f023 0303 	bic.w	r3, r3, #3
 800a166:	f043 0301 	orr.w	r3, r3, #1
 800a16a:	81a3      	strh	r3, [r4, #12]
 800a16c:	89a3      	ldrh	r3, [r4, #12]
 800a16e:	431d      	orrs	r5, r3
 800a170:	81a5      	strh	r5, [r4, #12]
 800a172:	e7cf      	b.n	800a114 <__smakebuf_r+0x18>

0800a174 <_fstat_r>:
 800a174:	b538      	push	{r3, r4, r5, lr}
 800a176:	4d07      	ldr	r5, [pc, #28]	; (800a194 <_fstat_r+0x20>)
 800a178:	2300      	movs	r3, #0
 800a17a:	4604      	mov	r4, r0
 800a17c:	4608      	mov	r0, r1
 800a17e:	4611      	mov	r1, r2
 800a180:	602b      	str	r3, [r5, #0]
 800a182:	f7f8 faa0 	bl	80026c6 <_fstat>
 800a186:	1c43      	adds	r3, r0, #1
 800a188:	d102      	bne.n	800a190 <_fstat_r+0x1c>
 800a18a:	682b      	ldr	r3, [r5, #0]
 800a18c:	b103      	cbz	r3, 800a190 <_fstat_r+0x1c>
 800a18e:	6023      	str	r3, [r4, #0]
 800a190:	bd38      	pop	{r3, r4, r5, pc}
 800a192:	bf00      	nop
 800a194:	200005ec 	.word	0x200005ec

0800a198 <_isatty_r>:
 800a198:	b538      	push	{r3, r4, r5, lr}
 800a19a:	4d06      	ldr	r5, [pc, #24]	; (800a1b4 <_isatty_r+0x1c>)
 800a19c:	2300      	movs	r3, #0
 800a19e:	4604      	mov	r4, r0
 800a1a0:	4608      	mov	r0, r1
 800a1a2:	602b      	str	r3, [r5, #0]
 800a1a4:	f7f8 fa9f 	bl	80026e6 <_isatty>
 800a1a8:	1c43      	adds	r3, r0, #1
 800a1aa:	d102      	bne.n	800a1b2 <_isatty_r+0x1a>
 800a1ac:	682b      	ldr	r3, [r5, #0]
 800a1ae:	b103      	cbz	r3, 800a1b2 <_isatty_r+0x1a>
 800a1b0:	6023      	str	r3, [r4, #0]
 800a1b2:	bd38      	pop	{r3, r4, r5, pc}
 800a1b4:	200005ec 	.word	0x200005ec

0800a1b8 <_init>:
 800a1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ba:	bf00      	nop
 800a1bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1be:	bc08      	pop	{r3}
 800a1c0:	469e      	mov	lr, r3
 800a1c2:	4770      	bx	lr

0800a1c4 <_fini>:
 800a1c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1c6:	bf00      	nop
 800a1c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1ca:	bc08      	pop	{r3}
 800a1cc:	469e      	mov	lr, r3
 800a1ce:	4770      	bx	lr
