/*2025-10-28T03:05:56.242011573Z*/

/**********************************************************************************************************************
 * block.h
 *
 * generated by : dymola-embedded/MEI_SII_CodeGen 1.0.0
 *
 * with extra comments for :
 *   Code     = true
 *   Location = true
 *
 * with optimizations for :
 *   Indexing = true
 *   Parenth. = true (Misra compatible)
 *   Id. len  = -1
 *   Tab size = 4
 *   Line len = 120
 **********************************************************************************************************************/

#ifndef H525B873079CF7A65F464C408F25344D5BD630CAB_CB4A8A449B4ADA864625EE5A4355578A3AAF08ED_H
#define H525B873079CF7A65F464C408F25344D5BD630CAB_CB4A8A449B4ADA864625EE5A4355578A3AAF08ED_H

#include "galec_types.h"

#ifdef __cplusplus
extern "C" {
#endif

/**********************************************************************************************************************
 * structure declaration
 **********************************************************************************************************************/
typedef struct {
    /* Signals */
    ErrorSignal ErrorSignals;

    /* Ports */
    Real vSI;
    Real vs;

    /* Parameters */
    Real Kw;
    Real T1;
    Real T2;
    Real T3;
    Real T4;
    Real Tw;
    Real vSI_start;
    Real vsmax;
    Real vsmin;
    Real derivativeLag_K;
    Real derivativeLag_K_dummy;
    Real derivativeLag_T_dummy;
    Real derivativeLag_TF_a[1];
    Real derivativeLag_TF_b[1];
    Real derivativeLag_TF_bb[1];
    Real derivativeLag_TF_d;
    Real derivativeLag_TF_x_start[1];
    Real imLeadLag_T2_dummy;
    Real imLeadLag_TF_a[1];
    Real imLeadLag_TF_b[2];
    Real imLeadLag_TF_bb[2];
    Real imLeadLag_TF_d;
    Real imLeadLag_TF_x_start[1];
    Real imLeadLag1_T2_dummy;
    Real imLeadLag1_TF_a[1];
    Real imLeadLag1_TF_b[2];
    Real imLeadLag1_TF_bb[2];
    Real imLeadLag1_TF_d;
    Real imLeadLag1_TF_x_start[1];

    /* Constants */
    Real derivativeLag_x_start;
    Real derivativeLag_y_start;
    Real imLeadLag_K;
    Real imLeadLag_x_start;
    Real imLeadLag_y_start;
    Real imLeadLag1_K;
    Real imLeadLag1_x_start;
    Real imLeadLag1_y_start;
    Real discrete_stepSize;

    /* States */
    Real der_derivativeLag_TF_x_scaled_1;
    Real derivativeLag_TF_x_scaled_1;
    Real der_imLeadLag_TF_x_scaled_1;
    Real imLeadLag_TF_x_scaled_1;
    Real der_imLeadLag1_TF_x_scaled_1;
    Real imLeadLag1_TF_x_scaled_1;
} BlockState_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed;

void Startup_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed(BlockState_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed \
    *instance);
void DoStep_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed(BlockState_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed \
    *instance);
void Recalibrate_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed(BlockState_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed \
    *instance);
void Reinitialize_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed(BlockState_H525b873079cf7a65f464c408f25344d5bd630cab_cb4a8a449b4ada864625ee5a4355578a3aaf08ed \
    *instance);

#ifdef __cplusplus
}
#endif

#endif /* H525B873079CF7A65F464C408F25344D5BD630CAB_CB4A8A449B4ADA864625EE5A4355578A3AAF08ED_H */
/* end of file */
