// Seed: 2960152708
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    output tri id_3,
    input uwire id_4,
    input wire id_5,
    input tri1 id_6,
    output uwire id_7,
    output tri id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri1 id_11
    , id_26,
    output wand id_12,
    output tri0 id_13,
    input wand id_14,
    output wand id_15,
    input tri1 id_16,
    output wand id_17,
    input supply0 id_18,
    input wand id_19,
    input supply0 id_20,
    input tri0 id_21,
    output wor id_22,
    output wor id_23,
    input wire id_24
);
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output wand id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    output supply1 id_10
);
  assign id_10 = id_8 ? -1 : 1 - -1;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_1,
      id_2,
      id_7,
      id_1,
      id_8,
      id_0,
      id_0,
      id_6,
      id_3,
      id_8,
      id_0,
      id_0,
      id_4,
      id_10,
      id_3,
      id_10,
      id_4,
      id_3,
      id_3,
      id_9,
      id_10,
      id_0,
      id_6
  );
  assign modCall_1.id_21 = 0;
  wire id_12;
  ;
  logic id_13, id_14;
endmodule
