// Seed: 3989868220
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  reg id_2, id_3, id_4;
  always @(posedge id_2 or 1) begin
    #1;
    if (1'h0) id_4 <= id_3;
    else id_4 <= 1;
  end
  logic id_5;
endmodule
