<architecture>

    <!-- ODIN specific declarations (I think) begin -->
    <models>
        <!-- may need to make an odin specific model of the CLB/IO block? unsure -->
    </models>

    <tiles>
        <tile name="io" capacity="8">
        <equivalent_sites>
            <site pb_type="io" pin_mapping="direct"/>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
        <output name="inpad" num_pins="1"/>
        <clock name="clock" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
        <pinlocations pattern="custom">
            <loc side="left">io.outpad io.inpad io.clock</loc>
            <loc side="top">io.outpad io.inpad io.clock</loc>
            <loc side="right">io.outpad io.inpad io.clock</loc>
            <loc side="bottom">io.outpad io.inpad io.clock</loc>
        </pinlocations>
        </tile>
        <tile name="clb">
        <equivalent_sites>
            <site pb_type="clb" pin_mapping="direct"/>
        </equivalent_sites>
        <input name="I" num_pins="33" equivalent="full"/>
        <output name="O" num_pins="10" equivalent="instance"/>
        <clock name="clk" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
        <pinlocations pattern="spread"/>
        </tile>  
    </tiles>

    <!-- ODIN specific declarations end -->

    <layout>
    <!-- need to edit this to take input for height and width -->
        <fixed_layout name="mesh" width="x+1" height="y+1"> 
            <!-- Do I need to define an IO that occurs adjacent to edge connectors? -->
            <col type="IO_left" priority="1" startx="1" repeatx="expr" starty="H-1" incry="expr"/>
            <row type="IO_top" priority="int" starty="expr" repeaty="expr" startx="expr"/>
            <col type="IO_left" priority="1" startx="1" repeatx="expr" starty="H-1" incry="expr"/>
            <row type="IO_top" priority="int" starty="expr" repeaty="expr" startx="expr"/>
            <!-- Fill the remaining device with CLB blocks -->
            <fill type="CLB" priority="1"/>
            <!-- All other non specified locations will default to EMPTY. Could use region instead of fill for the CLBs? -->
        </fixed_layout>

    </layout>

    <device>

        <sizing R_minW_nmos="8926" R_minW_pmos="16067"/>
        <!-- The grid_logic_tile_area below will be used for all blocks that do not explicitly set their own (non-routing)
        area; set to 0 since we explicitly set the area of all blocks currently in this architecture file.
        -->
        <area grid_logic_tile_area="0"/>
        <chan_width_distr>
            <x distr="uniform" peak="1.000000"/>
            <y distr="uniform" peak="1.000000"/>
        </chan_width_distr>
        <switch_block type="subset" fs="3"/>
        <connection_block input_switch_name="connector"/>

    </device>

    <switchlist>

        <switch type="mux" name="0" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00" Tdel="6.837e-11" mux_trans_size="2.630740" buf_size="27.645901"/>
        <!--switch ipin_cblock resistance set to yeild for 4x minimum drive strength buffer-->
        <switch type="mux" name="ipin_cblock" R="1516.380005" Cout="0." Cin="0.000000e+00" Tdel="7.247000e-11" mux_trans_size="1.222260" buf_size="auto"/>

    </switchlist>

    <segmentlist>

        <!-- This is for declaring wire segments? -->
        <!-- <segment freq="1.000000" length="4" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
            <mux name="0"/>
            <sb type="pattern">1 1 1 1 1</sb>
            <cb type="pattern">1 1 1 1</cb>
        </segment> -->

    </segmentlist>

    <complexblocklist>

    <!-- Capacity is a unique property of I/Os, it is the maximum number of I/Os that can be placed at the same (X,Y) location on the FPGA -->

    <pb_type name="io">
      <input name="outpad" num_pins="1"/>
      <output name="inpad" num_pins="1"/>
      <clock name="clock" num_pins="1"/>
      <!-- IOs can operate as either inputs or outputs -->
      <mode name="inpad">
        <pb_type name="inpad" blif_model=".input" num_pb="1">
          <output name="inpad" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="inpad" input="inpad.inpad" output="io.inpad">
            <delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad"/>
          </direct>
        </interconnect>
      </mode>
      <mode name="outpad">
        <pb_type name="outpad" blif_model=".output" num_pb="1">
          <input name="outpad" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="outpad" input="io.outpad" output="outpad.outpad">
            <delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad"/>
          </direct>
        </interconnect>
      </mode>
      <!-- IOs go on the periphery of the FPGA, for consistency, 
           make it physically equivalent on all sides so that only one definition of I/Os is needed.
           If I do not make a physically equivalent definition, then I need to define 4 different I/Os, one for each side of the FPGA
       -->
    </pb_type>

    <pb_type name="clb">
      <input name="I" num_pins="12" equivalent="full"/>
      <output name="O" num_pins="3" equivalent="instance"/>
      <clock name="clk" equivalent="false"/>

      <pb_type name="ble" num_pb="3">
        <input name="in" num_pins="6"/>
        <output name="out" num_pins="1"/>
        <clock name="clk"/>

        <pb_type name="lut_6" blif_model=".names" num_pb="1" class="lut">
          <input name="in" num_pins="6" port_class="lut_in"/>
          <output name="out" num_pins="1" port_class="lut_out"/>
          <delay_matrix type="max" in_port="lut_6.in" out_port="lut_6.out">
            2.690e-10
            2.690e-10
            2.690e-10
            2.690e-10
            2.690e-10
            2.690e-10
          </delay_matrix>
        </pb_type>

        <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
          <input name="D" num_pins="1" port_class="D"/>
          <output name="Q" num_pins="1" port_class="Q"/>
          <clock name="clk" port_class="clock"/>
        </pb_type>

        <interconnect>
          <direct input="lut_6.out" output="ff.D"/>
          <direct input="ble.in" output="lut_6.in"/>
          <mux input="ff.Q lut_6.out" output="ble.out"/>
          <direct input="ble.clk" output="ff.clk"/>
        </interconnect>
      </pb_type>

      <interconnect>
        <complete input="{clb.I ble[2:0].out}" output="ble[2:0].in"/>
        <complete input="clb.clk" output="ble[2:0].clk"/>
        <direct input="ble[2:0].out" output="clb.O"/>
      </interconnect>

      <!-- Describe complex block relation with FPGA -->

      <fc_in type="frac">0.150000</fc_in>
      <fc_out type="frac">0.125000</fc_out>

      <pinlocations pattern="spread"/>

    </pb_type>
    
  </complexblocklist>

</architecture>
