

================================================================
== Vivado HLS Report for 'digitrec'
================================================================
* Date:           Wed Oct  2 01:16:09 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.199 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1050424|  1050436| 10.504 ms | 10.504 ms |  1050424|  1050436|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       50|       50|         5|          -|          -|    10|    no    |
        | + Loop 1.1      |        3|        3|         1|          -|          -|     3|    no    |
        |- LOOP_I_1800    |  1047600|  1047600|       582|          -|          -|  1800|    no    |
        | + LOOP_J_10     |      580|      580|        58|          -|          -|    10|    no    |
        |  ++ popcount    |       49|       49|         1|          -|          -|    49|    no    |
        |  ++ search_max  |        4|        4|         2|          -|          -|     2|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 11 5 
5 --> 6 4 
6 --> 7 
7 --> 7 8 
8 --> 9 10 
9 --> 8 
10 --> 5 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)"   --->   Operation 12 'read' 'input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%knn_set_V = alloca [30 x i6], align 1" [digitrec.cpp:48]   --->   Operation 13 'alloca' 'knn_set_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader15" [digitrec.cpp:51]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %.preheader15.preheader ], [ %i, %.preheader15.loopexit ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.30ns)   --->   "%icmp_ln51 = icmp eq i4 %i_0, -6" [digitrec.cpp:51]   --->   Operation 16 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [digitrec.cpp:51]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %.preheader.preheader, label %.preheader14.preheader" [digitrec.cpp:51]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %i_0 to i6" [digitrec.cpp:54]   --->   Operation 20 'zext' 'zext_ln321' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i_0, i2 0)" [digitrec.cpp:54]   --->   Operation 21 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%sub_ln321 = sub i6 %tmp_3, %zext_ln321" [digitrec.cpp:54]   --->   Operation 22 'sub' 'sub_ln321' <Predicate = (!icmp_ln51)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader14" [digitrec.cpp:52]   --->   Operation 23 'br' <Predicate = (!icmp_ln51)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader" [digitrec.cpp:57]   --->   Operation 24 'br' <Predicate = (icmp_ln51)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ %k, %0 ], [ 0, %.preheader14.preheader ]"   --->   Operation 25 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.95ns)   --->   "%icmp_ln52 = icmp eq i2 %k_0, -1" [digitrec.cpp:52]   --->   Operation 26 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 27 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.56ns)   --->   "%k = add i2 %k_0, 1" [digitrec.cpp:52]   --->   Operation 28 'add' 'k' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %.preheader15.loopexit, label %0" [digitrec.cpp:52]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln321_2 = zext i2 %k_0 to i6" [digitrec.cpp:54]   --->   Operation 30 'zext' 'zext_ln321_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln321 = add i6 %sub_ln321, %zext_ln321_2" [digitrec.cpp:54]   --->   Operation 31 'add' 'add_ln321' <Predicate = (!icmp_ln52)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i6 %add_ln321 to i64" [digitrec.cpp:54]   --->   Operation 32 'sext' 'sext_ln321' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%knn_set_V_addr = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %sext_ln321" [digitrec.cpp:54]   --->   Operation 33 'getelementptr' 'knn_set_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.32ns)   --->   "store i6 -14, i6* %knn_set_V_addr, align 1" [digitrec.cpp:54]   --->   Operation 34 'store' <Predicate = (!icmp_ln52)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %.preheader14" [digitrec.cpp:52]   --->   Operation 35 'br' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader15"   --->   Operation 36 'br' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.88>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i4_0 = phi i11 [ %i_3, %LOOP_I_1800_end ], [ 0, %.preheader.preheader ]"   --->   Operation 37 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln57 = icmp eq i11 %i4_0, -248" [digitrec.cpp:57]   --->   Operation 38 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)"   --->   Operation 39 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.63ns)   --->   "%i_3 = add i11 %i4_0, 1" [digitrec.cpp:57]   --->   Operation 40 'add' 'i_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %8, label %LOOP_I_1800_begin" [digitrec.cpp:57]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [digitrec.cpp:57]   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [digitrec.cpp:57]   --->   Operation 43 'specregionbegin' 'tmp' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i11 %i4_0 to i15" [digitrec.cpp:59]   --->   Operation 44 'zext' 'zext_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.76ns)   --->   "br label %1" [digitrec.cpp:59]   --->   Operation 45 'br' <Predicate = (!icmp_ln57)> <Delay = 1.76>
ST_4 : Operation 46 [2/2] (0.00ns)   --->   "%agg_result_V1 = call fastcc i4 @knn_vote([30 x i6]* %knn_set_V)" [digitrec.cpp:68]   --->   Operation 46 'call' 'agg_result_V1' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 5.19>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %LOOP_I_1800_begin ], [ %j, %update_knn.exit ]"   --->   Operation 47 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %LOOP_I_1800_begin ], [ %add_ln59, %update_knn.exit ]" [digitrec.cpp:59]   --->   Operation 48 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.94ns)   --->   "%add_ln59 = add i15 %phi_mul, 1800" [digitrec.cpp:59]   --->   Operation 49 'add' 'add_ln59' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln59 = icmp eq i4 %j_0, -6" [digitrec.cpp:59]   --->   Operation 50 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 51 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [digitrec.cpp:59]   --->   Operation 52 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %LOOP_I_1800_end, label %2" [digitrec.cpp:59]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.94ns)   --->   "%add_ln61 = add i15 %phi_mul, %zext_ln59" [digitrec.cpp:61]   --->   Operation 54 'add' 'add_ln61' <Predicate = (!icmp_ln59)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i15 %add_ln61 to i64" [digitrec.cpp:61]   --->   Operation 55 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%training_data_V_addr = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %zext_ln61_1" [digitrec.cpp:61]   --->   Operation 56 'getelementptr' 'training_data_V_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (3.25ns)   --->   "%training_instance_V = load i48* %training_data_V_addr, align 8" [digitrec.cpp:61]   --->   Operation 57 'load' 'training_instance_V' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 48> <Depth = 18000> <ROM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [digitrec.cpp:65]   --->   Operation 58 'specregionend' 'empty_19' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader" [digitrec.cpp:57]   --->   Operation 59 'br' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.28>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind" [digitrec.cpp:59]   --->   Operation 60 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %j_0 to i6" [digitrec.cpp:61]   --->   Operation 61 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %j_0, i2 0)" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 62 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.82ns)   --->   "%sub_ln895 = sub i6 %tmp_4, %zext_ln61" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 63 'sub' 'sub_ln895' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/2] (3.25ns)   --->   "%training_instance_V = load i48* %training_data_V_addr, align 8" [digitrec.cpp:61]   --->   Operation 64 'load' 'training_instance_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 48> <Depth = 18000> <ROM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i48 %training_instance_V to i49" [digitrec.cpp:61]   --->   Operation 65 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.02ns)   --->   "%ret_V = xor i49 %zext_ln61_2, %input_V_read" [digitrec.cpp:86->digitrec.cpp:63]   --->   Operation 66 'xor' 'ret_V' <Predicate = true> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.76ns)   --->   "br label %3" [digitrec.cpp:89->digitrec.cpp:63]   --->   Operation 67 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 1.82>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%p_053_0_i = phi i6 [ 0, %2 ], [ %dist_V, %4 ]"   --->   Operation 68 'phi' 'p_053_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%bvh_d_index = phi i6 [ 0, %2 ], [ %i_4, %4 ]"   --->   Operation 69 'phi' 'bvh_d_index' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i6 %bvh_d_index to i32" [digitrec.cpp:89->digitrec.cpp:63]   --->   Operation 70 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.42ns)   --->   "%icmp_ln89 = icmp eq i6 %bvh_d_index, -15" [digitrec.cpp:89->digitrec.cpp:63]   --->   Operation 71 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"   --->   Operation 72 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.82ns)   --->   "%i_4 = add i6 %bvh_d_index, 1" [digitrec.cpp:89->digitrec.cpp:63]   --->   Operation 73 'add' 'i_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %.preheader.i.preheader, label %4" [digitrec.cpp:89->digitrec.cpp:63]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [digitrec.cpp:89->digitrec.cpp:63]   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %ret_V, i32 %zext_ln89)" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 76 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i1 %p_Result_s to i6" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 77 'zext' 'zext_ln700' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.82ns)   --->   "%dist_V = add i6 %zext_ln700, %p_053_0_i" [digitrec.cpp:90->digitrec.cpp:63]   --->   Operation 78 'add' 'dist_V' <Predicate = (!icmp_ln89)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "br label %3" [digitrec.cpp:89->digitrec.cpp:63]   --->   Operation 79 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.76ns)   --->   "br label %.preheader.i" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 80 'br' <Predicate = (icmp_ln89)> <Delay = 1.76>

State 8 <SV = 6> <Delay = 4.14>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%p_032_0_i = phi i4 [ %select_ln96, %5 ], [ 0, %.preheader.i.preheader ]" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 81 'phi' 'p_032_0_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%val_assign = phi i2 [ %i_5, %5 ], [ 1, %.preheader.i.preheader ]"   --->   Operation 82 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.95ns)   --->   "%icmp_ln95 = icmp eq i2 %val_assign, -1" [digitrec.cpp:95->digitrec.cpp:63]   --->   Operation 83 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 84 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %6, label %5" [digitrec.cpp:95->digitrec.cpp:63]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln895_1 = zext i2 %val_assign to i6" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 86 'zext' 'zext_ln895_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.82ns)   --->   "%add_ln895_1 = add i6 %sub_ln895, %zext_ln895_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 87 'add' 'add_ln895_1' <Predicate = (!icmp_ln95)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln895_1 = sext i6 %add_ln895_1 to i64" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 88 'sext' 'sext_ln895_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%knn_set_V_addr_2 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %sext_ln895_1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 89 'getelementptr' 'knn_set_V_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln895_2 = zext i4 %p_032_0_i to i6" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 90 'zext' 'zext_ln895_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (1.82ns)   --->   "%add_ln895_2 = add i6 %sub_ln895, %zext_ln895_2" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 91 'add' 'add_ln895_2' <Predicate = (!icmp_ln95)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln895_2 = sext i6 %add_ln895_2 to i64" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 92 'sext' 'sext_ln895_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%knn_set_V_addr_3 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %sext_ln895_2" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 93 'getelementptr' 'knn_set_V_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (2.32ns)   --->   "%knn_set_V_load_1 = load i6* %knn_set_V_addr_2, align 1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 94 'load' 'knn_set_V_load_1' <Predicate = (!icmp_ln95)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_8 : Operation 95 [2/2] (2.32ns)   --->   "%knn_set_V_load_2 = load i6* %knn_set_V_addr_3, align 1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 95 'load' 'knn_set_V_load_2' <Predicate = (!icmp_ln95)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln895 = zext i4 %p_032_0_i to i6" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 96 'zext' 'zext_ln895' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.82ns)   --->   "%add_ln895 = add i6 %sub_ln895, %zext_ln895" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 97 'add' 'add_ln895' <Predicate = (icmp_ln95)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln895 = sext i6 %add_ln895 to i64" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 98 'sext' 'sext_ln895' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%knn_set_V_addr_1 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %sext_ln895" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 99 'getelementptr' 'knn_set_V_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 100 [2/2] (2.32ns)   --->   "%knn_set_V_load = load i6* %knn_set_V_addr_1, align 1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 100 'load' 'knn_set_V_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>

State 9 <SV = 7> <Delay = 4.77>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [digitrec.cpp:95->digitrec.cpp:63]   --->   Operation 101 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/2] (2.32ns)   --->   "%knn_set_V_load_1 = load i6* %knn_set_V_addr_2, align 1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 102 'load' 'knn_set_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_9 : Operation 103 [1/2] (2.32ns)   --->   "%knn_set_V_load_2 = load i6* %knn_set_V_addr_3, align 1" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 103 'load' 'knn_set_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_9 : Operation 104 [1/1] (1.42ns)   --->   "%icmp_ln895_2 = icmp ugt i6 %knn_set_V_load_1, %knn_set_V_load_2" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 104 'icmp' 'icmp_ln895_2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%max_idx_V = zext i2 %val_assign to i4" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 105 'zext' 'max_idx_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.02ns)   --->   "%select_ln96 = select i1 %icmp_ln895_2, i4 %max_idx_V, i4 %p_032_0_i" [digitrec.cpp:96->digitrec.cpp:63]   --->   Operation 106 'select' 'select_ln96' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (1.56ns)   --->   "%i_5 = add i2 %val_assign, 1" [digitrec.cpp:95->digitrec.cpp:63]   --->   Operation 107 'add' 'i_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader.i" [digitrec.cpp:95->digitrec.cpp:63]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 3.74>
ST_10 : Operation 109 [1/2] (2.32ns)   --->   "%knn_set_V_load = load i6* %knn_set_V_addr_1, align 1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 109 'load' 'knn_set_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_10 : Operation 110 [1/1] (1.42ns)   --->   "%icmp_ln895 = icmp ugt i6 %knn_set_V_load, %p_053_0_i" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 110 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %7, label %update_knn.exit" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (2.32ns)   --->   "store i6 %p_053_0_i, i6* %knn_set_V_addr_1, align 1" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 112 'store' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 30> <RAM>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br label %update_knn.exit" [digitrec.cpp:100->digitrec.cpp:63]   --->   Operation 113 'br' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "br label %1" [digitrec.cpp:59]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 2.32>
ST_11 : Operation 115 [1/2] (2.32ns)   --->   "%agg_result_V1 = call fastcc i4 @knn_vote([30 x i6]* %knn_set_V)" [digitrec.cpp:68]   --->   Operation 115 'call' 'agg_result_V1' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "ret i4 %agg_result_V1" [digitrec.cpp:68]   --->   Operation 116 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', digitrec.cpp:51) [8]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:51) [8]  (0 ns)
	'sub' operation ('sub_ln321', digitrec.cpp:54) [16]  (1.83 ns)

 <State 3>: 4.15ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', digitrec.cpp:52) [19]  (0 ns)
	'add' operation ('add_ln321', digitrec.cpp:54) [26]  (1.83 ns)
	'getelementptr' operation ('knn_set_V_addr', digitrec.cpp:54) [28]  (0 ns)
	'store' operation ('store_ln54', digitrec.cpp:54) of constant 50 on array 'knn_set.V', digitrec.cpp:48 [29]  (2.32 ns)

 <State 4>: 1.88ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:57) [36]  (0 ns)
	'icmp' operation ('icmp_ln57', digitrec.cpp:57) [37]  (1.88 ns)

 <State 5>: 5.2ns
The critical path consists of the following:
	'phi' operation ('phi_mul', digitrec.cpp:59) with incoming values : ('add_ln59', digitrec.cpp:59) [48]  (0 ns)
	'add' operation ('add_ln61', digitrec.cpp:61) [57]  (1.94 ns)
	'getelementptr' operation ('training_data_V_addr', digitrec.cpp:61) [59]  (0 ns)
	'load' operation ('training_instance.V', digitrec.cpp:61) on array 'training_data_V' [62]  (3.25 ns)

 <State 6>: 4.28ns
The critical path consists of the following:
	'load' operation ('training_instance.V', digitrec.cpp:61) on array 'training_data_V' [62]  (3.25 ns)
	'xor' operation ('ret.V', digitrec.cpp:86->digitrec.cpp:63) [64]  (1.03 ns)

 <State 7>: 1.83ns
The critical path consists of the following:
	'phi' operation ('dist.V') with incoming values : ('dist.V', digitrec.cpp:90->digitrec.cpp:63) [67]  (0 ns)
	'add' operation ('dist.V', digitrec.cpp:90->digitrec.cpp:63) [78]  (1.83 ns)

 <State 8>: 4.15ns
The critical path consists of the following:
	'phi' operation ('p_032_0_i', digitrec.cpp:96->digitrec.cpp:63) with incoming values : ('select_ln96', digitrec.cpp:96->digitrec.cpp:63) [83]  (0 ns)
	'add' operation ('add_ln895', digitrec.cpp:100->digitrec.cpp:63) [107]  (1.83 ns)
	'getelementptr' operation ('knn_set_V_addr_1', digitrec.cpp:100->digitrec.cpp:63) [109]  (0 ns)
	'load' operation ('knn_set_V_load', digitrec.cpp:100->digitrec.cpp:63) on array 'knn_set.V', digitrec.cpp:48 [110]  (2.32 ns)

 <State 9>: 4.77ns
The critical path consists of the following:
	'load' operation ('knn_set_V_load_1', digitrec.cpp:96->digitrec.cpp:63) on array 'knn_set.V', digitrec.cpp:48 [98]  (2.32 ns)
	'icmp' operation ('icmp_ln895_2', digitrec.cpp:96->digitrec.cpp:63) [100]  (1.43 ns)
	'select' operation ('select_ln96', digitrec.cpp:96->digitrec.cpp:63) [102]  (1.02 ns)

 <State 10>: 3.75ns
The critical path consists of the following:
	'load' operation ('knn_set_V_load', digitrec.cpp:100->digitrec.cpp:63) on array 'knn_set.V', digitrec.cpp:48 [110]  (2.32 ns)
	'icmp' operation ('icmp_ln895', digitrec.cpp:100->digitrec.cpp:63) [111]  (1.43 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'call' operation ('agg_result_V1', digitrec.cpp:68) to 'knn_vote' [122]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
