<div id="pf73" class="pf w0 h0" data-page-no="73"><div class="pc pc73 w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bg73.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 5</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Clock Distribution</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws194">5.1 Introduction</div><div class="t m0 x9 hf yde ff3 fs5 fc0 sc0 ls0 ws0">This chapter presents the clock architecture for the device, the overview of the clocks and</div><div class="t m0 x9 hf ydf ff3 fs5 fc0 sc0 ls0 ws0">includes a terminology section.</div><div class="t m0 x9 hf y217 ff3 fs5 fc0 sc0 ls0 ws0">The Cortex M0+ resides within a synchronous core platform, where the processor and</div><div class="t m0 x9 hf y218 ff3 fs5 fc0 sc0 ls0 ws0">bus masters, Flash and peripherals clocks can be configured independently. The clock</div><div class="t m0 x9 hf y219 ff3 fs5 fc0 sc0 ls0 ws0">distribution figure shows how clocks from the MCG and XOSC modules are distributed</div><div class="t m0 x9 hf y21a ff3 fs5 fc0 sc0 ls0 ws0">to the microcontroller’s other function units. Some modules in the microcontroller have</div><div class="t m0 x9 hf y86a ff3 fs5 fc0 sc0 ls0 ws0">selectable clock input.</div><div class="t m0 x9 hd y86b ff1 fs7 fc0 sc0 ls0 ws0">5.2<span class="_ _b"> </span>Programming model</div><div class="t m0 x9 hf y86c ff3 fs5 fc0 sc0 ls0 ws0">The selection and multiplexing of system clock sources is controlled and programmed via</div><div class="t m0 x9 hf y86d ff3 fs5 fc0 sc0 ls0 ws0">the MCG module. The setting of clock dividers and module clock gating for the system</div><div class="t m0 x9 hf y86e ff3 fs5 fc0 sc0 ls0 ws0">are programmed via the SIM module. Reference those sections for detailed register and</div><div class="t m0 x9 hf y86f ff3 fs5 fc0 sc0 ls0 ws0">bit descriptions.</div><div class="t m0 x9 hd y870 ff1 fs7 fc0 sc0 ls0 ws0">5.3<span class="_ _b"> </span>High-Level device clocking diagram</div><div class="t m0 x9 hf y871 ff3 fs5 fc0 sc0 ls0 ws0">The following <span class="fc1">system oscillator</span>, <span class="fc1 ws1a6">MCG</span>, and <span class="fc1 ws1a6">SIM</span> module registers control the</div><div class="t m0 x9 hf y872 ff3 fs5 fc0 sc0 ls0 ws0">multiplexers, dividers, and clock gates shown in the below figure:</div><div class="t m0 xb4 h6 y873 ff1 fs3 fc0 sc0 ls0 ws202">OSC<span class="_ _c7"> </span>MCG SIM</div><div class="t m0 x89 h7 y874 ff2 fs4 fc0 sc0 ls0 ws203">Multiplexers MCG_C<span class="ff5 ls19a">x</span><span class="ws190">MCG_C<span class="ff5 ls19a">x</span><span class="ws0">SIM_SOPT1, SIM_SOPT2</span></span></div><div class="t m0 x89 h7 y875 ff2 fs4 fc0 sc0 ls0 ws204">Dividers —<span class="_ _f0"> </span>MCG_C<span class="ff5 ls19a">x</span><span class="ws190">SIM_CLKDIV<span class="ff5">x</span></span></div><div class="t m0 x89 h7 y876 ff2 fs4 fc0 sc0 ls0 ws0">Clock gates<span class="_ _123"> </span>OSC_CR<span class="_ _f"> </span>MCG_C1<span class="_ _f"> </span>SIM_SCGC<span class="ff5">x</span></div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>115</div><a class="l" href="#pf195" data-dest-detail='[405,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:137.216000px;bottom:195.800000px;width:94.500000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf16f" data-dest-detail='[367,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:238.716000px;bottom:195.800000px;width:31.892000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfbf" data-dest-detail='[191,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:301.324000px;bottom:195.800000px;width:24.892000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
