// Seed: 1787735704
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = -1'b0 * id_1;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  wor   id_2
);
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = -1;
  always begin : LABEL_0
    id_1 = -1;
    id_1 <= 1'h0;
  end
  wor id_4, id_5;
  wire id_6, id_7, id_8, id_9;
  wire id_10;
  wire id_11, id_12;
  module_0 modCall_1 (id_10);
  assign modCall_1.id_2 = 0;
  always $display(id_11, id_8);
  assign id_5 = 1'b0;
endmodule
