# Verilog-Mini-Projects
Consists Verilog projects along with testbench for every code

All the codes and testbench are tested on Linux machine using i-verilog and GTKwave
The main code has been synthesized using an open source tool - Yosys
