0.6
2017.4
Dec 15 2017
21:07:18
E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/project/project.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/sim/tb_Calc_Mode_Verify.v,1765537375,verilog,,,,tb_Calc_Mode_Verify,,,,,,,,
E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/Calculator_Core.v,1765548621,verilog,,E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/Display_Subsystem.v,,Calculator_Core,,,,,,,,
E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/Display_Subsystem.v,1765536261,verilog,,E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/FSM_Controller.v,,Display_Subsystem,,,,,,,,
E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/FSM_Controller.v,1765333644,verilog,,E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/Input_Subsystem.v,,FSM_Controller,,,,,,,,
E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/Input_Subsystem.v,1765536261,verilog,,E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/Matrix_Storage.v,,Input_Subsystem,,,,,,,,
E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/Matrix_Storage.v,1765092564,verilog,,E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/Storage_MUX.v,,Matrix_storage,,,,,,,,
E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/Storage_MUX.v,1765096510,verilog,,E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/uart_rx.v,,Storage_Mux,,,,,,,,
E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/uart_rx.v,1765074518,verilog,,E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/uart_tx.v,,uart_rx,,,,,,,,
E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/src/uart_tx.v,1765074518,verilog,,E:/homework/digital logic/project/workspace/final-project-bug-bytes-bits/sim/tb_Calc_Mode_Verify.v,,uart_tx,,,,,,,,
