
dirs:
  - cic
  - design
  - documents
  - sim
  - work
  - work/${USER}
  - veriloga
  - testbench

copy:
  - sim/cicsim.yaml

create:
  work/${USER}/cds.lib: |
    INCLUDE $PROJECT/lib/virtuoso/cds.lib
  sim/cicsim.yaml: |
    cadence:
      cds_dir: $PROJECT/work/${USER}

    spectre:
      options:
         -format psfxl -E
      includes:
        - $PROJECT/lib/spectre

    corner:
      Gt: |
        include "common.scs" section=Gt
      Mtt: |
        include "mos.scs" section=Mtt
      Mff: |
        include "mos.scs" section=Mff
      Mss: |
        include "mos.scs" section=Mss
      Mfs: |
        include "mos.scs" section=Mfs
      Msf: |
        include "mos.scs" section=Msf
      Rt: |
        include "res.scs" section=Rt
      Rl: |
        include "res.scs" section=Rl
      Rh: |
        include "res.scs" section=Rh
      Ct: |
        include "cap.scs" section=Ct
      Cl: |
        include "cap.scs" section=Cl
      Ch: |
        include "cap.scs" section=Ch
      Tt: |
        include "temperature.scs" section=Tt
      Tl: |
        include "temperature.scs" section=Tl
      Th: |
        include "temperature.scs" section=Th
      Vt: |
        include "supply.scs" section=Vt
      Vl: |
        include "supply.scs" section=Vl
      Vh: |
        include "supply.scs" section=Vh
      Dt: |
        include "diode.scs" section=Dt
      Df: |
        include "diode.scs" section=Df
      Ds: |
        include "diode.scs" section=Ds
      Bt: |
        include "bjt.scs" section=Bt
      Bf: |
        include "bjt.scs" section=Bf
      Bs: |
        include "bjt.scs" section=Bs

  work/${USER}/.cdsinit: |
    load(strcat(getShellEnvVar("PROJECT") "/lib/virtuoso/.cdsinit"))
  work/${USER}/Makefile: |
    include ../../lib/makefiles/core.make

    .PHONY: cdl drc gds lvs qrc

    LIB=${IP}
    CELL=${CELL}

    CIC=~/pro/cic/ciccreator/bin/linux/cic
    CICPY = python3.8 ~/pro/cicpy/cic.py
  .gitignore: |
    lpe_c_only_coupled
    *.cdslck*
    thumbnail_128x128.png
    work/
    *.log
    .DS_Store
    Thumbs.db
  README.md: |

    # ${IP}

    # Who
    ${USER}


    # Why
     <explain why you made this module>

    # How
     <explain short how you made this module>


    # What

    | What            | Lib/Folder       | Cell/Name | View               |
    | :-              | :-:              | :-:       | :-:                |
    | Verilog-a model | ${IP} | ${CELL} | veriloga           |
    | Schematic       | ${IP} | ${CELL} | schematic          |
    | Layout          | ${IP} | ${CELL} | layout             |
    | LPE             | ${IP} | ${CELL} | lpe_c_only_coupled |


    # Changelog/Plan
    | Version | Status | Comment|
    | :-| :-| :-|
    |0.1.0 | :x: | Make something |




    # Signal interface
    | Signal       | Direction | Domain  | Description                               |
    | :---         | :---:     | :---:   | :---                                      |
    | AVDD         | Input     | VDD_1V5 | Main supply                               |
    | AVSS         | Input     | Ground  |                                           |
    | PWRUP_CV     | Input    | VDD_1V5 | Power up the circuit                       |


    # Key parameters
    | Parameter           | Min     | Typ           | Max     | Unit  |
    | :---                | :-:     | :-:           | :-:     | :---: |
    | Technology          |         | GF130NBCDLite |         |       |
    | AVDD                | 1.35    | 1.5           | 1.65    | V     |
    | Temperature         | -40     | 27            | 125     | C     |


    # Status

    | Stage                       | TYPE | Status | Comment                        |
    | :---                        | :-:  | :---:  | :--:                           |
    | Specification               | DOC  | :x:    |                                |
    | Verilog-A model             | VIEW | :x:    |                                |
    | Model simulation            | VER  | :x:    |                                |
    | Schematic                   | VIEW | :x:    |                                |
    | Schematic simulation        | VER  | N/A    |                                |
    | Model/Sch simulation        | VER  | :x:    |                                |
    | Layout                      | VIEW | :x:    |                                |
    | Layout parasitic extraction | VIEW | :x:    |                                |
    | LPE simulation              | VER  | :x:    |                                |
    | LVS                         | VER  | :x:    |                                |
    | DRC                         | VER  | :x:    |                                |
    | ERC                         | VER  | :x:    |                                |
    | ANT                         | VER  | :x:    |                                |

  work/${USER}/create_libs.il: |
    lib = dbCreateLib("${IP}","../../design/${IP}")
    tb = dbCreateLib("TB_${IP}","../../testbench/TB_${IP}")
    schCheck(sch)
    dbSave(sch)

do:
  #- cd work/${USER}; virtuoso -nograph -replay create_libs.il -log create.log
  #- cat work/${USER}/create.log
  #- rm work/${USER}/create.log
  #- rm work/${USER}/create_libs.il
  - git init
  - git add -f *
  - git add .gitignore
  - git status
  - git commit -m "Initial blank commit" -a
  - ln -s ../../sim/project/lib
  #- cd sim/; cicsim simtb SUN_TEST_GF130N SUN_TEST schematic
  #- cd sim/SUN_TEST; cicsim netlist --top
  #- cd sim/SUN_TEST; cicsim run tran Sch Gt "Mtt,Msf,Mfs,Mss,Mff" Ct Rt "Tt,Th,Tl" Vt Dt Bt
  #- cd sim/SUN_TEST; cicsim results tran
  #- cd sim/SUN_TEST; cicsim netlist


echo: |
   So long, and thanks for all the fish.
