
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 9)  (185 537)  (185 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (1 3)  (259 530)  (259 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 2)  (293 531)  (293 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 1)  (347 529)  (347 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_3 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g1_3 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 8)  (400 536)  (400 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (6 10)  (414 539)  (414 539)  routing T_8_33.span4_vert_3 <X> T_8_33.lc_trk_g1_3
 (7 10)  (415 539)  (415 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_3 lc_trk_g1_3
 (8 10)  (416 539)  (416 539)  routing T_8_33.span4_vert_3 <X> T_8_33.lc_trk_g1_3
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (14 0)  (474 528)  (474 528)  routing T_9_33.span4_horz_l_12 <X> T_9_33.span4_vert_1
 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (4 12)  (832 540)  (832 540)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g1_4
 (4 13)  (832 541)  (832 541)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g1_4
 (5 13)  (833 541)  (833 541)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g1_4
 (7 13)  (835 541)  (835 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (13 13)  (909 541)  (909 541)  routing T_17_33.span4_vert_19 <X> T_17_33.span4_horz_r_3
 (14 13)  (910 541)  (910 541)  routing T_17_33.span4_vert_19 <X> T_17_33.span4_horz_r_3


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0



IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (6 2)  (1054 531)  (1054 531)  routing T_20_33.span4_vert_3 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1056 531)  (1056 531)  routing T_20_33.span4_vert_3 <X> T_20_33.lc_trk_g0_3
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (5 14)  (1053 543)  (1053 543)  routing T_20_33.span4_horz_r_15 <X> T_20_33.lc_trk_g1_7
 (7 14)  (1055 543)  (1055 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1056 543)  (1056 543)  routing T_20_33.span4_horz_r_15 <X> T_20_33.lc_trk_g1_7
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (6 0)  (1366 528)  (1366 528)  routing T_26_33.span12_vert_9 <X> T_26_33.lc_trk_g0_1
 (7 0)  (1367 528)  (1367 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1383 541)  (1383 541)  routing T_26_33.span4_vert_19 <X> T_26_33.span4_horz_r_3
 (14 13)  (1384 541)  (1384 541)  routing T_26_33.span4_vert_19 <X> T_26_33.span4_horz_r_3
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 14)  (1419 543)  (1419 543)  routing T_27_33.span4_horz_r_7 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (1422 542)  (1422 542)  routing T_27_33.span4_horz_r_7 <X> T_27_33.lc_trk_g1_7


IO_Tile_28_33

 (5 0)  (1473 528)  (1473 528)  routing T_28_33.span12_vert_1 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_1 lc_trk_g0_1
 (8 0)  (1476 528)  (1476 528)  routing T_28_33.span12_vert_1 <X> T_28_33.lc_trk_g0_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (8 1)  (1476 529)  (1476 529)  routing T_28_33.span12_vert_1 <X> T_28_33.lc_trk_g0_1
 (4 2)  (1472 531)  (1472 531)  routing T_28_33.span12_vert_2 <X> T_28_33.lc_trk_g0_2
 (4 3)  (1472 530)  (1472 530)  routing T_28_33.span12_vert_2 <X> T_28_33.lc_trk_g0_2
 (5 3)  (1473 530)  (1473 530)  routing T_28_33.span12_vert_2 <X> T_28_33.lc_trk_g0_2
 (7 3)  (1475 530)  (1475 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_2 lc_trk_g0_2
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (10 11)  (1488 538)  (1488 538)  routing T_28_33.lc_trk_g0_2 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (6 3)  (1528 530)  (1528 530)  routing T_29_33.span12_vert_10 <X> T_29_33.lc_trk_g0_2
 (7 3)  (1529 530)  (1529 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (6 4)  (1528 532)  (1528 532)  routing T_29_33.span12_vert_13 <X> T_29_33.lc_trk_g0_5
 (7 4)  (1529 532)  (1529 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (10 4)  (1542 532)  (1542 532)  routing T_29_33.lc_trk_g0_5 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g0_2 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (10 10)  (1542 539)  (1542 539)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1543 539)  (1543 539)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (6 11)  (1528 538)  (1528 538)  routing T_29_33.span12_vert_10 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (10 11)  (1542 538)  (1542 538)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (5 14)  (1527 543)  (1527 543)  routing T_29_33.span4_vert_31 <X> T_29_33.lc_trk_g1_7
 (6 14)  (1528 543)  (1528 543)  routing T_29_33.span4_vert_31 <X> T_29_33.lc_trk_g1_7
 (7 14)  (1529 543)  (1529 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_31 lc_trk_g1_7
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit
 (8 15)  (1530 542)  (1530 542)  routing T_29_33.span4_vert_31 <X> T_29_33.lc_trk_g1_7


IO_Tile_30_33

 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (17 9)  (1569 537)  (1569 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (16 8)  (1622 536)  (1622 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


RAM_Tile_8_31

 (3 0)  (399 496)  (399 496)  routing T_8_31.sp12_v_t_23 <X> T_8_31.sp12_v_b_0


LogicTile_23_31

 (3 12)  (1201 508)  (1201 508)  routing T_23_31.sp12_v_b_1 <X> T_23_31.sp12_h_r_1
 (3 13)  (1201 509)  (1201 509)  routing T_23_31.sp12_v_b_1 <X> T_23_31.sp12_h_r_1


LogicTile_26_31

 (19 14)  (1367 510)  (1367 510)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_h_r_0 <X> T_28_31.sp12_v_b_0
 (3 1)  (1459 497)  (1459 497)  routing T_28_31.sp12_h_r_0 <X> T_28_31.sp12_v_b_0


LogicTile_29_31

 (10 11)  (1520 507)  (1520 507)  routing T_29_31.sp4_h_l_39 <X> T_29_31.sp4_v_t_42


LogicTile_31_31

 (3 0)  (1621 496)  (1621 496)  routing T_31_31.sp12_v_t_23 <X> T_31_31.sp12_v_b_0


LogicTile_32_31

 (3 0)  (1675 496)  (1675 496)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_v_b_0
 (3 1)  (1675 497)  (1675 497)  routing T_32_31.sp12_h_r_0 <X> T_32_31.sp12_v_b_0


IO_Tile_33_31

 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 497)  (1743 497)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 498)  (1743 498)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0



IO_Tile_0_30

 (2 1)  (15 481)  (15 481)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (11 9)  (83 489)  (83 489)  routing T_2_30.sp4_h_l_45 <X> T_2_30.sp4_h_r_8


LogicTile_6_30

 (3 1)  (291 481)  (291 481)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_v_b_0
 (13 8)  (301 488)  (301 488)  routing T_6_30.sp4_h_l_45 <X> T_6_30.sp4_v_b_8
 (12 9)  (300 489)  (300 489)  routing T_6_30.sp4_h_l_45 <X> T_6_30.sp4_v_b_8


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_17_30

 (6 10)  (880 490)  (880 490)  routing T_17_30.sp4_v_b_3 <X> T_17_30.sp4_v_t_43
 (5 11)  (879 491)  (879 491)  routing T_17_30.sp4_v_b_3 <X> T_17_30.sp4_v_t_43


LogicTile_18_30

 (3 0)  (931 480)  (931 480)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0
 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_r_0 <X> T_18_30.sp12_v_b_0


LogicTile_22_30

 (8 0)  (1152 480)  (1152 480)  routing T_22_30.sp4_v_b_1 <X> T_22_30.sp4_h_r_1
 (9 0)  (1153 480)  (1153 480)  routing T_22_30.sp4_v_b_1 <X> T_22_30.sp4_h_r_1


LogicTile_26_30

 (6 10)  (1354 490)  (1354 490)  routing T_26_30.sp4_h_l_36 <X> T_26_30.sp4_v_t_43


LogicTile_30_30

 (3 2)  (1567 482)  (1567 482)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23
 (3 3)  (1567 483)  (1567 483)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23


IO_Tile_33_30

 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (3 0)  (183 464)  (183 464)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_v_b_0


LogicTile_7_29

 (3 4)  (345 468)  (345 468)  routing T_7_29.sp12_v_b_0 <X> T_7_29.sp12_h_r_0
 (3 5)  (345 469)  (345 469)  routing T_7_29.sp12_v_b_0 <X> T_7_29.sp12_h_r_0


RAM_Tile_8_29

 (4 6)  (400 470)  (400 470)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_t_38
 (5 7)  (401 471)  (401 471)  routing T_8_29.sp4_h_r_3 <X> T_8_29.sp4_v_t_38


LogicTile_9_29

 (8 5)  (446 469)  (446 469)  routing T_9_29.sp4_v_t_36 <X> T_9_29.sp4_v_b_4
 (10 5)  (448 469)  (448 469)  routing T_9_29.sp4_v_t_36 <X> T_9_29.sp4_v_b_4
 (19 15)  (457 479)  (457 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_29

 (8 8)  (608 472)  (608 472)  routing T_12_29.sp4_v_b_1 <X> T_12_29.sp4_h_r_7
 (9 8)  (609 472)  (609 472)  routing T_12_29.sp4_v_b_1 <X> T_12_29.sp4_h_r_7
 (10 8)  (610 472)  (610 472)  routing T_12_29.sp4_v_b_1 <X> T_12_29.sp4_h_r_7


LogicTile_16_29

 (4 5)  (820 469)  (820 469)  routing T_16_29.sp4_h_l_42 <X> T_16_29.sp4_h_r_3
 (6 5)  (822 469)  (822 469)  routing T_16_29.sp4_h_l_42 <X> T_16_29.sp4_h_r_3


LogicTile_20_29

 (5 7)  (1041 471)  (1041 471)  routing T_20_29.sp4_h_l_38 <X> T_20_29.sp4_v_t_38


LogicTile_22_29

 (19 1)  (1163 465)  (1163 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_31_29

 (3 0)  (1621 464)  (1621 464)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_v_b_0


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0



IO_Tile_0_28

 (0 0)  (17 448)  (17 448)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (0 3)  (17 451)  (17 451)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 456)  (1 456)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 457)  (1 457)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_1_28

 (12 8)  (30 456)  (30 456)  routing T_1_28.sp4_h_l_40 <X> T_1_28.sp4_h_r_8
 (13 9)  (31 457)  (31 457)  routing T_1_28.sp4_h_l_40 <X> T_1_28.sp4_h_r_8


LogicTile_2_28

 (3 1)  (75 449)  (75 449)  routing T_2_28.sp12_h_l_23 <X> T_2_28.sp12_v_b_0
 (3 5)  (75 453)  (75 453)  routing T_2_28.sp12_h_l_23 <X> T_2_28.sp12_h_r_0


LogicTile_3_28

 (11 5)  (137 453)  (137 453)  routing T_3_28.sp4_h_l_40 <X> T_3_28.sp4_h_r_5


LogicTile_4_28

 (2 4)  (182 452)  (182 452)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_5_28

 (13 8)  (247 456)  (247 456)  routing T_5_28.sp4_h_l_45 <X> T_5_28.sp4_v_b_8
 (12 9)  (246 457)  (246 457)  routing T_5_28.sp4_h_l_45 <X> T_5_28.sp4_v_b_8


LogicTile_7_28

 (8 9)  (350 457)  (350 457)  routing T_7_28.sp4_h_l_42 <X> T_7_28.sp4_v_b_7
 (9 9)  (351 457)  (351 457)  routing T_7_28.sp4_h_l_42 <X> T_7_28.sp4_v_b_7
 (11 12)  (353 460)  (353 460)  routing T_7_28.sp4_h_l_40 <X> T_7_28.sp4_v_b_11
 (13 12)  (355 460)  (355 460)  routing T_7_28.sp4_h_l_40 <X> T_7_28.sp4_v_b_11
 (12 13)  (354 461)  (354 461)  routing T_7_28.sp4_h_l_40 <X> T_7_28.sp4_v_b_11


LogicTile_10_28

 (3 1)  (495 449)  (495 449)  routing T_10_28.sp12_h_l_23 <X> T_10_28.sp12_v_b_0
 (3 5)  (495 453)  (495 453)  routing T_10_28.sp12_h_l_23 <X> T_10_28.sp12_h_r_0


LogicTile_12_28

 (19 1)  (619 449)  (619 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_14_28

 (2 0)  (710 448)  (710 448)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 1)  (711 449)  (711 449)  routing T_14_28.sp12_h_l_23 <X> T_14_28.sp12_v_b_0


LogicTile_17_28

 (13 4)  (887 452)  (887 452)  routing T_17_28.sp4_h_l_40 <X> T_17_28.sp4_v_b_5
 (12 5)  (886 453)  (886 453)  routing T_17_28.sp4_h_l_40 <X> T_17_28.sp4_v_b_5


LogicTile_28_28

 (3 0)  (1459 448)  (1459 448)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0
 (3 1)  (1459 449)  (1459 449)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_v_b_0


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 450)  (1743 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (0 3)  (17 435)  (17 435)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 441)  (1 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_1_27

 (11 5)  (29 437)  (29 437)  routing T_1_27.sp4_h_l_40 <X> T_1_27.sp4_h_r_5


LogicTile_3_27

 (3 0)  (129 432)  (129 432)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_v_b_0


LogicTile_4_27

 (3 0)  (183 432)  (183 432)  routing T_4_27.sp12_v_t_23 <X> T_4_27.sp12_v_b_0


LogicTile_5_27

 (13 4)  (247 436)  (247 436)  routing T_5_27.sp4_h_l_40 <X> T_5_27.sp4_v_b_5
 (12 5)  (246 437)  (246 437)  routing T_5_27.sp4_h_l_40 <X> T_5_27.sp4_v_b_5


LogicTile_6_27

 (3 1)  (291 433)  (291 433)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_v_b_0


RAM_Tile_8_27

 (3 1)  (399 433)  (399 433)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_v_b_0


LogicTile_10_27

 (3 1)  (495 433)  (495 433)  routing T_10_27.sp12_h_l_23 <X> T_10_27.sp12_v_b_0


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_v_b_0
 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_v_b_0


LogicTile_28_27

 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


LogicTile_29_27

 (3 14)  (1513 446)  (1513 446)  routing T_29_27.sp12_v_b_1 <X> T_29_27.sp12_v_t_22


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_v_t_23 <X> T_30_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0



IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_6_26

 (13 8)  (301 424)  (301 424)  routing T_6_26.sp4_v_t_45 <X> T_6_26.sp4_v_b_8
 (19 10)  (307 426)  (307 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_17_26

 (4 6)  (878 422)  (878 422)  routing T_17_26.sp4_v_b_3 <X> T_17_26.sp4_v_t_38


LogicTile_29_26

 (3 14)  (1513 430)  (1513 430)  routing T_29_26.sp12_v_b_1 <X> T_29_26.sp12_v_t_22


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (0 0)  (17 400)  (17 400)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (1 8)  (16 408)  (16 408)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (8 5)  (80 405)  (80 405)  routing T_2_25.sp4_h_l_41 <X> T_2_25.sp4_v_b_4
 (9 5)  (81 405)  (81 405)  routing T_2_25.sp4_h_l_41 <X> T_2_25.sp4_v_b_4


LogicTile_3_25

 (11 12)  (137 412)  (137 412)  routing T_3_25.sp4_h_l_40 <X> T_3_25.sp4_v_b_11
 (13 12)  (139 412)  (139 412)  routing T_3_25.sp4_h_l_40 <X> T_3_25.sp4_v_b_11
 (12 13)  (138 413)  (138 413)  routing T_3_25.sp4_h_l_40 <X> T_3_25.sp4_v_b_11


LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (3 1)  (399 401)  (399 401)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_v_b_0


LogicTile_9_25

 (9 5)  (447 405)  (447 405)  routing T_9_25.sp4_v_t_41 <X> T_9_25.sp4_v_b_4


LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (32 4)  (848 404)  (848 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 404)  (849 404)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 404)  (850 404)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 404)  (856 404)  LC_2 Logic Functioning bit
 (41 4)  (857 404)  (857 404)  LC_2 Logic Functioning bit
 (42 4)  (858 404)  (858 404)  LC_2 Logic Functioning bit
 (43 4)  (859 404)  (859 404)  LC_2 Logic Functioning bit
 (52 4)  (868 404)  (868 404)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (40 5)  (856 405)  (856 405)  LC_2 Logic Functioning bit
 (41 5)  (857 405)  (857 405)  LC_2 Logic Functioning bit
 (42 5)  (858 405)  (858 405)  LC_2 Logic Functioning bit
 (43 5)  (859 405)  (859 405)  LC_2 Logic Functioning bit
 (16 13)  (832 413)  (832 413)  routing T_16_25.sp12_v_b_8 <X> T_16_25.lc_trk_g3_0
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_17_25

 (19 3)  (893 403)  (893 403)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25

 (3 14)  (1351 414)  (1351 414)  routing T_26_25.sp12_v_b_1 <X> T_26_25.sp12_v_t_22


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (13 8)  (247 392)  (247 392)  routing T_5_24.sp4_v_t_45 <X> T_5_24.sp4_v_b_8


LogicTile_6_24

 (19 10)  (307 394)  (307 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_7_24

 (4 4)  (346 388)  (346 388)  routing T_7_24.sp4_v_t_42 <X> T_7_24.sp4_v_b_3
 (6 4)  (348 388)  (348 388)  routing T_7_24.sp4_v_t_42 <X> T_7_24.sp4_v_b_3
 (9 9)  (351 393)  (351 393)  routing T_7_24.sp4_v_t_46 <X> T_7_24.sp4_v_b_7
 (10 9)  (352 393)  (352 393)  routing T_7_24.sp4_v_t_46 <X> T_7_24.sp4_v_b_7


RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24

 (7 12)  (607 396)  (607 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_13_24

 (7 12)  (661 396)  (661 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_14_24

 (7 14)  (715 398)  (715 398)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24

 (9 1)  (883 385)  (883 385)  routing T_17_24.sp4_v_t_40 <X> T_17_24.sp4_v_b_1
 (10 1)  (884 385)  (884 385)  routing T_17_24.sp4_v_t_40 <X> T_17_24.sp4_v_b_1


LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (7 12)  (1463 396)  (1463 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_5_23

 (9 1)  (243 369)  (243 369)  routing T_5_23.sp4_v_t_40 <X> T_5_23.sp4_v_b_1
 (10 1)  (244 369)  (244 369)  routing T_5_23.sp4_v_t_40 <X> T_5_23.sp4_v_b_1


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0
 (9 12)  (297 380)  (297 380)  routing T_6_23.sp4_v_t_47 <X> T_6_23.sp4_h_r_10


LogicTile_7_23

 (3 4)  (345 372)  (345 372)  routing T_7_23.sp12_v_t_23 <X> T_7_23.sp12_h_r_0


LogicTile_9_23

 (21 6)  (459 374)  (459 374)  routing T_9_23.sp12_h_l_4 <X> T_9_23.lc_trk_g1_7
 (22 6)  (460 374)  (460 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (462 374)  (462 374)  routing T_9_23.sp12_h_l_4 <X> T_9_23.lc_trk_g1_7
 (21 7)  (459 375)  (459 375)  routing T_9_23.sp12_h_l_4 <X> T_9_23.lc_trk_g1_7
 (14 8)  (452 376)  (452 376)  routing T_9_23.sp4_v_b_24 <X> T_9_23.lc_trk_g2_0
 (16 9)  (454 377)  (454 377)  routing T_9_23.sp4_v_b_24 <X> T_9_23.lc_trk_g2_0
 (17 9)  (455 377)  (455 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 10)  (459 378)  (459 378)  routing T_9_23.sp4_h_l_34 <X> T_9_23.lc_trk_g2_7
 (22 10)  (460 378)  (460 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (461 378)  (461 378)  routing T_9_23.sp4_h_l_34 <X> T_9_23.lc_trk_g2_7
 (24 10)  (462 378)  (462 378)  routing T_9_23.sp4_h_l_34 <X> T_9_23.lc_trk_g2_7
 (21 11)  (459 379)  (459 379)  routing T_9_23.sp4_h_l_34 <X> T_9_23.lc_trk_g2_7
 (14 14)  (452 382)  (452 382)  routing T_9_23.sp4_v_t_17 <X> T_9_23.lc_trk_g3_4
 (26 14)  (464 382)  (464 382)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 382)  (465 382)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 382)  (467 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 382)  (468 382)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 382)  (470 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 382)  (471 382)  routing T_9_23.lc_trk_g2_0 <X> T_9_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 382)  (473 382)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.input_2_7
 (47 14)  (485 382)  (485 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (16 15)  (454 383)  (454 383)  routing T_9_23.sp4_v_t_17 <X> T_9_23.lc_trk_g3_4
 (17 15)  (455 383)  (455 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (26 15)  (464 383)  (464 383)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 383)  (466 383)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 383)  (467 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 383)  (468 383)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 383)  (470 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (471 383)  (471 383)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.input_2_7
 (34 15)  (472 383)  (472 383)  routing T_9_23.lc_trk_g3_4 <X> T_9_23.input_2_7
 (39 15)  (477 383)  (477 383)  LC_7 Logic Functioning bit


LogicTile_10_23

 (8 13)  (500 381)  (500 381)  routing T_10_23.sp4_h_l_47 <X> T_10_23.sp4_v_b_10
 (9 13)  (501 381)  (501 381)  routing T_10_23.sp4_h_l_47 <X> T_10_23.sp4_v_b_10


LogicTile_15_23

 (2 8)  (764 376)  (764 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 10)  (764 378)  (764 378)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_18_23

 (11 0)  (939 368)  (939 368)  routing T_18_23.sp4_h_l_45 <X> T_18_23.sp4_v_b_2
 (13 0)  (941 368)  (941 368)  routing T_18_23.sp4_h_l_45 <X> T_18_23.sp4_v_b_2
 (12 1)  (940 369)  (940 369)  routing T_18_23.sp4_h_l_45 <X> T_18_23.sp4_v_b_2
 (4 12)  (932 380)  (932 380)  routing T_18_23.sp4_h_l_44 <X> T_18_23.sp4_v_b_9
 (5 13)  (933 381)  (933 381)  routing T_18_23.sp4_h_l_44 <X> T_18_23.sp4_v_b_9


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (16 14)  (1742 382)  (1742 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (2 1)  (15 353)  (15 353)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 354)  (0 354)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (2 8)  (74 360)  (74 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 12)  (84 364)  (84 364)  routing T_2_22.sp4_h_l_45 <X> T_2_22.sp4_h_r_11
 (13 13)  (85 365)  (85 365)  routing T_2_22.sp4_h_l_45 <X> T_2_22.sp4_h_r_11


LogicTile_3_22

 (19 8)  (145 360)  (145 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_4_22

 (19 10)  (199 362)  (199 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_5_22

 (4 12)  (238 364)  (238 364)  routing T_5_22.sp4_h_l_44 <X> T_5_22.sp4_v_b_9
 (5 13)  (239 365)  (239 365)  routing T_5_22.sp4_h_l_44 <X> T_5_22.sp4_v_b_9


LogicTile_6_22

 (11 4)  (299 356)  (299 356)  routing T_6_22.sp4_h_l_46 <X> T_6_22.sp4_v_b_5
 (13 4)  (301 356)  (301 356)  routing T_6_22.sp4_h_l_46 <X> T_6_22.sp4_v_b_5
 (19 4)  (307 356)  (307 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (12 5)  (300 357)  (300 357)  routing T_6_22.sp4_h_l_46 <X> T_6_22.sp4_v_b_5
 (13 8)  (301 360)  (301 360)  routing T_6_22.sp4_v_t_45 <X> T_6_22.sp4_v_b_8
 (11 12)  (299 364)  (299 364)  routing T_6_22.sp4_v_t_45 <X> T_6_22.sp4_v_b_11
 (12 13)  (300 365)  (300 365)  routing T_6_22.sp4_v_t_45 <X> T_6_22.sp4_v_b_11


RAM_Tile_8_22

 (3 1)  (399 353)  (399 353)  routing T_8_22.sp12_h_l_23 <X> T_8_22.sp12_v_b_0
 (19 8)  (415 360)  (415 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8


LogicTile_16_22

 (3 12)  (819 364)  (819 364)  routing T_16_22.sp12_v_b_1 <X> T_16_22.sp12_h_r_1
 (3 13)  (819 365)  (819 365)  routing T_16_22.sp12_v_b_1 <X> T_16_22.sp12_h_r_1


LogicTile_28_22

 (3 15)  (1459 367)  (1459 367)  routing T_28_22.sp12_h_l_22 <X> T_28_22.sp12_v_t_22


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_2_21

 (4 13)  (76 349)  (76 349)  routing T_2_21.sp4_v_t_41 <X> T_2_21.sp4_h_r_9


LogicTile_3_21

 (12 12)  (138 348)  (138 348)  routing T_3_21.sp4_v_t_46 <X> T_3_21.sp4_h_r_11


LogicTile_5_21

 (15 3)  (249 339)  (249 339)  routing T_5_21.sp4_v_t_9 <X> T_5_21.lc_trk_g0_4
 (16 3)  (250 339)  (250 339)  routing T_5_21.sp4_v_t_9 <X> T_5_21.lc_trk_g0_4
 (17 3)  (251 339)  (251 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (14 7)  (248 343)  (248 343)  routing T_5_21.sp4_r_v_b_28 <X> T_5_21.lc_trk_g1_4
 (17 7)  (251 343)  (251 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 8)  (260 344)  (260 344)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (261 344)  (261 344)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 344)  (262 344)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 344)  (263 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 344)  (264 344)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 344)  (265 344)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 344)  (266 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 344)  (267 344)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 344)  (268 344)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (40 8)  (274 344)  (274 344)  LC_4 Logic Functioning bit
 (29 9)  (263 345)  (263 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 345)  (265 345)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 345)  (266 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (267 345)  (267 345)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.input_2_4
 (34 9)  (268 345)  (268 345)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.input_2_4
 (15 10)  (249 346)  (249 346)  routing T_5_21.sp4_v_t_32 <X> T_5_21.lc_trk_g2_5
 (16 10)  (250 346)  (250 346)  routing T_5_21.sp4_v_t_32 <X> T_5_21.lc_trk_g2_5
 (17 10)  (251 346)  (251 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (16 12)  (250 348)  (250 348)  routing T_5_21.sp4_v_t_12 <X> T_5_21.lc_trk_g3_1
 (17 12)  (251 348)  (251 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (252 348)  (252 348)  routing T_5_21.sp4_v_t_12 <X> T_5_21.lc_trk_g3_1
 (26 12)  (260 348)  (260 348)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 348)  (261 348)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 348)  (263 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 348)  (264 348)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 348)  (265 348)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 348)  (266 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 348)  (267 348)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 348)  (269 348)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.input_2_6
 (36 12)  (270 348)  (270 348)  LC_6 Logic Functioning bit
 (29 13)  (263 349)  (263 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (266 349)  (266 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (267 349)  (267 349)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.input_2_6
 (34 13)  (268 349)  (268 349)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.input_2_6
 (46 13)  (280 349)  (280 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (248 350)  (248 350)  routing T_5_21.sp4_h_r_44 <X> T_5_21.lc_trk_g3_4
 (17 14)  (251 350)  (251 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (14 15)  (248 351)  (248 351)  routing T_5_21.sp4_h_r_44 <X> T_5_21.lc_trk_g3_4
 (15 15)  (249 351)  (249 351)  routing T_5_21.sp4_h_r_44 <X> T_5_21.lc_trk_g3_4
 (16 15)  (250 351)  (250 351)  routing T_5_21.sp4_h_r_44 <X> T_5_21.lc_trk_g3_4
 (17 15)  (251 351)  (251 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (256 351)  (256 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_6_21

 (14 2)  (302 338)  (302 338)  routing T_6_21.sp12_h_l_3 <X> T_6_21.lc_trk_g0_4
 (29 2)  (317 338)  (317 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 338)  (318 338)  routing T_6_21.lc_trk_g0_4 <X> T_6_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 338)  (319 338)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 338)  (320 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 338)  (321 338)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (14 3)  (302 339)  (302 339)  routing T_6_21.sp12_h_l_3 <X> T_6_21.lc_trk_g0_4
 (15 3)  (303 339)  (303 339)  routing T_6_21.sp12_h_l_3 <X> T_6_21.lc_trk_g0_4
 (17 3)  (305 339)  (305 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (314 339)  (314 339)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 339)  (315 339)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 339)  (316 339)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 339)  (317 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (329 339)  (329 339)  LC_1 Logic Functioning bit
 (43 3)  (331 339)  (331 339)  LC_1 Logic Functioning bit
 (26 4)  (314 340)  (314 340)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 340)  (315 340)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 340)  (317 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 340)  (318 340)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 340)  (320 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 340)  (322 340)  routing T_6_21.lc_trk_g1_0 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (48 4)  (336 340)  (336 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (338 340)  (338 340)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (340 340)  (340 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (4 5)  (292 341)  (292 341)  routing T_6_21.sp4_v_t_47 <X> T_6_21.sp4_h_r_3
 (15 5)  (303 341)  (303 341)  routing T_6_21.sp4_v_t_5 <X> T_6_21.lc_trk_g1_0
 (16 5)  (304 341)  (304 341)  routing T_6_21.sp4_v_t_5 <X> T_6_21.lc_trk_g1_0
 (17 5)  (305 341)  (305 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (314 341)  (314 341)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 341)  (316 341)  routing T_6_21.lc_trk_g2_6 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 341)  (317 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (43 5)  (331 341)  (331 341)  LC_2 Logic Functioning bit
 (14 6)  (302 342)  (302 342)  routing T_6_21.lft_op_4 <X> T_6_21.lc_trk_g1_4
 (15 7)  (303 343)  (303 343)  routing T_6_21.lft_op_4 <X> T_6_21.lc_trk_g1_4
 (17 7)  (305 343)  (305 343)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (14 10)  (302 346)  (302 346)  routing T_6_21.sp4_v_t_17 <X> T_6_21.lc_trk_g2_4
 (25 10)  (313 346)  (313 346)  routing T_6_21.sp4_h_r_46 <X> T_6_21.lc_trk_g2_6
 (16 11)  (304 347)  (304 347)  routing T_6_21.sp4_v_t_17 <X> T_6_21.lc_trk_g2_4
 (17 11)  (305 347)  (305 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (310 347)  (310 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (311 347)  (311 347)  routing T_6_21.sp4_h_r_46 <X> T_6_21.lc_trk_g2_6
 (24 11)  (312 347)  (312 347)  routing T_6_21.sp4_h_r_46 <X> T_6_21.lc_trk_g2_6
 (25 11)  (313 347)  (313 347)  routing T_6_21.sp4_h_r_46 <X> T_6_21.lc_trk_g2_6
 (4 12)  (292 348)  (292 348)  routing T_6_21.sp4_h_l_44 <X> T_6_21.sp4_v_b_9
 (5 13)  (293 349)  (293 349)  routing T_6_21.sp4_h_l_44 <X> T_6_21.sp4_v_b_9
 (22 13)  (310 349)  (310 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 349)  (313 349)  routing T_6_21.sp4_r_v_b_42 <X> T_6_21.lc_trk_g3_2


LogicTile_7_21

 (3 4)  (345 340)  (345 340)  routing T_7_21.sp12_v_t_23 <X> T_7_21.sp12_h_r_0
 (11 4)  (353 340)  (353 340)  routing T_7_21.sp4_h_l_46 <X> T_7_21.sp4_v_b_5
 (13 4)  (355 340)  (355 340)  routing T_7_21.sp4_h_l_46 <X> T_7_21.sp4_v_b_5
 (12 5)  (354 341)  (354 341)  routing T_7_21.sp4_h_l_46 <X> T_7_21.sp4_v_b_5


RAM_Tile_8_21

 (8 1)  (404 337)  (404 337)  routing T_8_21.sp4_h_l_36 <X> T_8_21.sp4_v_b_1
 (9 1)  (405 337)  (405 337)  routing T_8_21.sp4_h_l_36 <X> T_8_21.sp4_v_b_1


LogicTile_9_21

 (4 2)  (442 338)  (442 338)  routing T_9_21.sp4_v_b_0 <X> T_9_21.sp4_v_t_37


LogicTile_10_21

 (4 12)  (496 348)  (496 348)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_v_b_9
 (6 12)  (498 348)  (498 348)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_v_b_9
 (5 13)  (497 349)  (497 349)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_v_b_9


LogicTile_15_21

 (2 8)  (764 344)  (764 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_21

 (3 3)  (819 339)  (819 339)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_l_23
 (3 12)  (819 348)  (819 348)  routing T_16_21.sp12_v_b_1 <X> T_16_21.sp12_h_r_1
 (3 13)  (819 349)  (819 349)  routing T_16_21.sp12_v_b_1 <X> T_16_21.sp12_h_r_1


LogicTile_17_21

 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (14 3)  (888 339)  (888 339)  routing T_17_21.sp12_h_r_20 <X> T_17_21.lc_trk_g0_4
 (16 3)  (890 339)  (890 339)  routing T_17_21.sp12_h_r_20 <X> T_17_21.lc_trk_g0_4
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 342)  (905 342)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (51 6)  (925 342)  (925 342)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (28 7)  (902 343)  (902 343)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 343)  (904 343)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (41 7)  (915 343)  (915 343)  LC_3 Logic Functioning bit
 (43 7)  (917 343)  (917 343)  LC_3 Logic Functioning bit
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (892 345)  (892 345)  routing T_17_21.sp4_r_v_b_33 <X> T_17_21.lc_trk_g2_1


LogicTile_18_21

 (4 4)  (932 340)  (932 340)  routing T_18_21.sp4_h_l_44 <X> T_18_21.sp4_v_b_3
 (6 4)  (934 340)  (934 340)  routing T_18_21.sp4_h_l_44 <X> T_18_21.sp4_v_b_3
 (5 5)  (933 341)  (933 341)  routing T_18_21.sp4_h_l_44 <X> T_18_21.sp4_v_b_3


LogicTile_28_21

 (3 15)  (1459 351)  (1459 351)  routing T_28_21.sp12_h_l_22 <X> T_28_21.sp12_v_t_22


LogicTile_29_21

 (12 0)  (1522 336)  (1522 336)  routing T_29_21.sp4_v_b_2 <X> T_29_21.sp4_h_r_2
 (11 1)  (1521 337)  (1521 337)  routing T_29_21.sp4_v_b_2 <X> T_29_21.sp4_h_r_2


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (12 4)  (1738 340)  (1738 340)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 340)  (1739 340)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 340)  (1742 340)  IOB_0 IO Functioning bit
 (12 5)  (1738 341)  (1738 341)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (5 14)  (1731 350)  (1731 350)  routing T_33_21.span4_horz_39 <X> T_33_21.lc_trk_g1_7
 (6 14)  (1732 350)  (1732 350)  routing T_33_21.span4_horz_39 <X> T_33_21.lc_trk_g1_7
 (7 14)  (1733 350)  (1733 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
 (8 14)  (1734 350)  (1734 350)  routing T_33_21.span4_horz_39 <X> T_33_21.lc_trk_g1_7


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0


LogicTile_6_20

 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (290 332)  (290 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_7_20

 (11 12)  (353 332)  (353 332)  routing T_7_20.sp4_v_t_38 <X> T_7_20.sp4_v_b_11
 (13 12)  (355 332)  (355 332)  routing T_7_20.sp4_v_t_38 <X> T_7_20.sp4_v_b_11


RAM_Tile_8_20

 (3 1)  (399 321)  (399 321)  routing T_8_20.sp12_h_l_23 <X> T_8_20.sp12_v_b_0
 (3 5)  (399 325)  (399 325)  routing T_8_20.sp12_h_l_23 <X> T_8_20.sp12_h_r_0
 (2 12)  (398 332)  (398 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_20

 (11 4)  (449 324)  (449 324)  routing T_9_20.sp4_h_l_46 <X> T_9_20.sp4_v_b_5
 (13 4)  (451 324)  (451 324)  routing T_9_20.sp4_h_l_46 <X> T_9_20.sp4_v_b_5
 (11 5)  (449 325)  (449 325)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_h_r_5
 (12 5)  (450 325)  (450 325)  routing T_9_20.sp4_h_l_46 <X> T_9_20.sp4_v_b_5
 (13 5)  (451 325)  (451 325)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_h_r_5
 (4 12)  (442 332)  (442 332)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_9
 (5 13)  (443 333)  (443 333)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_9


LogicTile_10_20

 (3 1)  (495 321)  (495 321)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_v_b_0


LogicTile_11_20

 (12 0)  (558 320)  (558 320)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_h_r_2
 (13 1)  (559 321)  (559 321)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_h_r_2


LogicTile_12_20

 (2 0)  (602 320)  (602 320)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_13_20

 (8 0)  (662 320)  (662 320)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_h_r_1
 (10 0)  (664 320)  (664 320)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_h_r_1
 (13 4)  (667 324)  (667 324)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_5
 (12 5)  (666 325)  (666 325)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_5
 (11 12)  (665 332)  (665 332)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_11
 (13 12)  (667 332)  (667 332)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_11
 (12 13)  (666 333)  (666 333)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_11


LogicTile_15_20

 (13 0)  (775 320)  (775 320)  routing T_15_20.sp4_h_l_39 <X> T_15_20.sp4_v_b_2
 (12 1)  (774 321)  (774 321)  routing T_15_20.sp4_h_l_39 <X> T_15_20.sp4_v_b_2
 (11 12)  (773 332)  (773 332)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_b_11
 (13 12)  (775 332)  (775 332)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_b_11
 (12 13)  (774 333)  (774 333)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_b_11


LogicTile_16_20

 (3 1)  (819 321)  (819 321)  routing T_16_20.sp12_h_l_23 <X> T_16_20.sp12_v_b_0


LogicTile_17_20

 (8 1)  (882 321)  (882 321)  routing T_17_20.sp4_h_l_36 <X> T_17_20.sp4_v_b_1
 (9 1)  (883 321)  (883 321)  routing T_17_20.sp4_h_l_36 <X> T_17_20.sp4_v_b_1
 (8 5)  (882 325)  (882 325)  routing T_17_20.sp4_v_t_36 <X> T_17_20.sp4_v_b_4
 (10 5)  (884 325)  (884 325)  routing T_17_20.sp4_v_t_36 <X> T_17_20.sp4_v_b_4
 (26 8)  (900 328)  (900 328)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 328)  (902 328)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 328)  (904 328)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 328)  (905 328)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 328)  (907 328)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 328)  (908 328)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (38 8)  (912 328)  (912 328)  LC_4 Logic Functioning bit
 (47 8)  (921 328)  (921 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (900 329)  (900 329)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 329)  (902 329)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 329)  (904 329)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (22 10)  (896 330)  (896 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (895 331)  (895 331)  routing T_17_20.sp4_r_v_b_39 <X> T_17_20.lc_trk_g2_7
 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 15)  (888 335)  (888 335)  routing T_17_20.sp4_r_v_b_44 <X> T_17_20.lc_trk_g3_4
 (17 15)  (891 335)  (891 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_28_20

 (17 3)  (1473 323)  (1473 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 4)  (1478 324)  (1478 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (1 6)  (1457 326)  (1457 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_5 glb2local_0
 (0 7)  (1456 327)  (1456 327)  routing T_28_20.glb_netwk_5 <X> T_28_20.glb2local_0
 (1 7)  (1457 327)  (1457 327)  routing T_28_20.glb_netwk_5 <X> T_28_20.glb2local_0
 (14 13)  (1470 333)  (1470 333)  routing T_28_20.sp12_v_b_16 <X> T_28_20.lc_trk_g3_0
 (16 13)  (1472 333)  (1472 333)  routing T_28_20.sp12_v_b_16 <X> T_28_20.lc_trk_g3_0
 (17 13)  (1473 333)  (1473 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (27 14)  (1483 334)  (1483 334)  routing T_28_20.lc_trk_g1_3 <X> T_28_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 334)  (1485 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1487 334)  (1487 334)  routing T_28_20.lc_trk_g0_4 <X> T_28_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1488 334)  (1488 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 334)  (1492 334)  LC_7 Logic Functioning bit
 (38 14)  (1494 334)  (1494 334)  LC_7 Logic Functioning bit
 (27 15)  (1483 335)  (1483 335)  routing T_28_20.lc_trk_g3_0 <X> T_28_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1484 335)  (1484 335)  routing T_28_20.lc_trk_g3_0 <X> T_28_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 335)  (1485 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1486 335)  (1486 335)  routing T_28_20.lc_trk_g1_3 <X> T_28_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (1492 335)  (1492 335)  LC_7 Logic Functioning bit
 (37 15)  (1493 335)  (1493 335)  LC_7 Logic Functioning bit
 (38 15)  (1494 335)  (1494 335)  LC_7 Logic Functioning bit
 (39 15)  (1495 335)  (1495 335)  LC_7 Logic Functioning bit
 (41 15)  (1497 335)  (1497 335)  LC_7 Logic Functioning bit
 (43 15)  (1499 335)  (1499 335)  LC_7 Logic Functioning bit
 (52 15)  (1508 335)  (1508 335)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_29_20

 (3 1)  (1513 321)  (1513 321)  routing T_29_20.sp12_h_l_23 <X> T_29_20.sp12_v_b_0


IO_Tile_33_20

 (5 0)  (1731 320)  (1731 320)  routing T_33_20.span4_vert_b_1 <X> T_33_20.lc_trk_g0_1
 (7 0)  (1733 320)  (1733 320)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_1 lc_trk_g0_1
 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 321)  (1734 321)  routing T_33_20.span4_vert_b_1 <X> T_33_20.lc_trk_g0_1
 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 330)  (1742 330)  IOB_1 IO Functioning bit
 (13 11)  (1739 331)  (1739 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit
 (16 14)  (1742 334)  (1742 334)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0
 (12 8)  (138 312)  (138 312)  routing T_3_19.sp4_v_t_45 <X> T_3_19.sp4_h_r_8


LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0
 (4 5)  (184 309)  (184 309)  routing T_4_19.sp4_v_t_47 <X> T_4_19.sp4_h_r_3


LogicTile_6_19

 (3 4)  (291 308)  (291 308)  routing T_6_19.sp12_v_t_23 <X> T_6_19.sp12_h_r_0


LogicTile_7_19

 (2 0)  (344 304)  (344 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (13 8)  (355 312)  (355 312)  routing T_7_19.sp4_h_l_45 <X> T_7_19.sp4_v_b_8
 (11 9)  (353 313)  (353 313)  routing T_7_19.sp4_h_l_45 <X> T_7_19.sp4_h_r_8
 (12 9)  (354 313)  (354 313)  routing T_7_19.sp4_h_l_45 <X> T_7_19.sp4_v_b_8


RAM_Tile_8_19

 (2 0)  (398 304)  (398 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0
 (12 8)  (408 312)  (408 312)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_h_r_8
 (4 12)  (400 316)  (400 316)  routing T_8_19.sp4_h_l_38 <X> T_8_19.sp4_v_b_9
 (6 12)  (402 316)  (402 316)  routing T_8_19.sp4_h_l_38 <X> T_8_19.sp4_v_b_9
 (5 13)  (401 317)  (401 317)  routing T_8_19.sp4_h_l_38 <X> T_8_19.sp4_v_b_9
 (11 13)  (407 317)  (407 317)  routing T_8_19.sp4_h_l_38 <X> T_8_19.sp4_h_r_11
 (13 13)  (409 317)  (409 317)  routing T_8_19.sp4_h_l_38 <X> T_8_19.sp4_h_r_11


LogicTile_9_19

 (2 4)  (440 308)  (440 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_19

 (8 1)  (500 305)  (500 305)  routing T_10_19.sp4_v_t_47 <X> T_10_19.sp4_v_b_1
 (10 1)  (502 305)  (502 305)  routing T_10_19.sp4_v_t_47 <X> T_10_19.sp4_v_b_1
 (2 4)  (494 308)  (494 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (13 4)  (505 308)  (505 308)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_5
 (12 5)  (504 309)  (504 309)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_5
 (19 8)  (511 312)  (511 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 10)  (511 314)  (511 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (11 12)  (503 316)  (503 316)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11
 (13 12)  (505 316)  (505 316)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11
 (12 13)  (504 317)  (504 317)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_11


LogicTile_11_19

 (11 0)  (557 304)  (557 304)  routing T_11_19.sp4_h_l_45 <X> T_11_19.sp4_v_b_2
 (13 0)  (559 304)  (559 304)  routing T_11_19.sp4_h_l_45 <X> T_11_19.sp4_v_b_2
 (12 1)  (558 305)  (558 305)  routing T_11_19.sp4_h_l_45 <X> T_11_19.sp4_v_b_2
 (11 12)  (557 316)  (557 316)  routing T_11_19.sp4_h_l_40 <X> T_11_19.sp4_v_b_11
 (13 12)  (559 316)  (559 316)  routing T_11_19.sp4_h_l_40 <X> T_11_19.sp4_v_b_11
 (12 13)  (558 317)  (558 317)  routing T_11_19.sp4_h_l_40 <X> T_11_19.sp4_v_b_11


LogicTile_12_19

 (2 0)  (602 304)  (602 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (6 0)  (606 304)  (606 304)  routing T_12_19.sp4_h_r_7 <X> T_12_19.sp4_v_b_0
 (11 0)  (611 304)  (611 304)  routing T_12_19.sp4_h_l_45 <X> T_12_19.sp4_v_b_2
 (13 0)  (613 304)  (613 304)  routing T_12_19.sp4_h_l_45 <X> T_12_19.sp4_v_b_2
 (8 1)  (608 305)  (608 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (9 1)  (609 305)  (609 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (10 1)  (610 305)  (610 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (12 1)  (612 305)  (612 305)  routing T_12_19.sp4_h_l_45 <X> T_12_19.sp4_v_b_2
 (11 4)  (611 308)  (611 308)  routing T_12_19.sp4_h_l_46 <X> T_12_19.sp4_v_b_5
 (13 4)  (613 308)  (613 308)  routing T_12_19.sp4_h_l_46 <X> T_12_19.sp4_v_b_5
 (12 5)  (612 309)  (612 309)  routing T_12_19.sp4_h_l_46 <X> T_12_19.sp4_v_b_5
 (2 8)  (602 312)  (602 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_19

 (2 4)  (656 308)  (656 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 9)  (662 313)  (662 313)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_7
 (9 9)  (663 313)  (663 313)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_v_b_7


LogicTile_14_19

 (2 4)  (710 308)  (710 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (710 312)  (710 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_19

 (13 4)  (775 308)  (775 308)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_5
 (12 5)  (774 309)  (774 309)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_5
 (4 12)  (766 316)  (766 316)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_9
 (5 13)  (767 317)  (767 317)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_9


LogicTile_16_19

 (3 0)  (819 304)  (819 304)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_v_b_0
 (3 1)  (819 305)  (819 305)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_v_b_0
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 306)  (844 306)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 306)  (847 306)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 306)  (849 306)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (47 2)  (863 306)  (863 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (30 3)  (846 307)  (846 307)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 307)  (847 307)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (39 3)  (855 307)  (855 307)  LC_1 Logic Functioning bit
 (25 10)  (841 314)  (841 314)  routing T_16_19.sp12_v_b_6 <X> T_16_19.lc_trk_g2_6
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (840 315)  (840 315)  routing T_16_19.sp12_v_b_6 <X> T_16_19.lc_trk_g2_6
 (25 11)  (841 315)  (841 315)  routing T_16_19.sp12_v_b_6 <X> T_16_19.lc_trk_g2_6
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 316)  (839 316)  routing T_16_19.sp12_v_b_11 <X> T_16_19.lc_trk_g3_3


LogicTile_17_19

 (8 1)  (882 305)  (882 305)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_1
 (9 1)  (883 305)  (883 305)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_1
 (10 1)  (884 305)  (884 305)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_b_1
 (5 5)  (879 309)  (879 309)  routing T_17_19.sp4_h_r_3 <X> T_17_19.sp4_v_b_3
 (4 12)  (878 316)  (878 316)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_b_9
 (5 13)  (879 317)  (879 317)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_b_9


LogicTile_18_19

 (19 10)  (947 314)  (947 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 15)  (947 319)  (947 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_19

 (3 2)  (985 306)  (985 306)  routing T_19_19.sp12_h_r_0 <X> T_19_19.sp12_h_l_23
 (3 3)  (985 307)  (985 307)  routing T_19_19.sp12_h_r_0 <X> T_19_19.sp12_h_l_23
 (6 8)  (988 312)  (988 312)  routing T_19_19.sp4_h_r_1 <X> T_19_19.sp4_v_b_6


LogicTile_20_19

 (19 13)  (1055 317)  (1055 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_19

 (3 15)  (1201 319)  (1201 319)  routing T_23_19.sp12_h_l_22 <X> T_23_19.sp12_v_t_22


LogicTile_28_19

 (3 2)  (1459 306)  (1459 306)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_h_l_23


LogicTile_31_19

 (3 2)  (1621 306)  (1621 306)  routing T_31_19.sp12_v_t_23 <X> T_31_19.sp12_h_l_23


LogicTile_32_19

 (3 2)  (1675 306)  (1675 306)  routing T_32_19.sp12_v_t_23 <X> T_32_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 308)  (1731 308)  routing T_33_19.span4_vert_b_5 <X> T_33_19.lc_trk_g0_5
 (7 4)  (1733 308)  (1733 308)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (1734 309)  (1734 309)  routing T_33_19.span4_vert_b_5 <X> T_33_19.lc_trk_g0_5
 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g0_5 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (16 14)  (1742 318)  (1742 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_6_18

 (3 0)  (291 288)  (291 288)  routing T_6_18.sp12_v_t_23 <X> T_6_18.sp12_v_b_0
 (2 4)  (290 292)  (290 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (291 292)  (291 292)  routing T_6_18.sp12_v_t_23 <X> T_6_18.sp12_h_r_0
 (2 8)  (290 296)  (290 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_18

 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (12 8)  (408 296)  (408 296)  routing T_8_18.sp4_v_b_2 <X> T_8_18.sp4_h_r_8
 (19 8)  (415 296)  (415 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8
 (11 9)  (407 297)  (407 297)  routing T_8_18.sp4_v_b_2 <X> T_8_18.sp4_h_r_8
 (13 9)  (409 297)  (409 297)  routing T_8_18.sp4_v_b_2 <X> T_8_18.sp4_h_r_8
 (2 12)  (398 300)  (398 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22
 (19 15)  (415 303)  (415 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_9_18

 (8 1)  (446 289)  (446 289)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_1
 (9 1)  (447 289)  (447 289)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_1
 (10 1)  (448 289)  (448 289)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_1
 (27 2)  (465 290)  (465 290)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 290)  (466 290)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 290)  (467 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 290)  (469 290)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 290)  (472 290)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 290)  (474 290)  LC_1 Logic Functioning bit
 (38 2)  (476 290)  (476 290)  LC_1 Logic Functioning bit
 (31 3)  (469 291)  (469 291)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 291)  (474 291)  LC_1 Logic Functioning bit
 (38 3)  (476 291)  (476 291)  LC_1 Logic Functioning bit
 (26 4)  (464 292)  (464 292)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 292)  (465 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 292)  (466 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 292)  (468 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 292)  (469 292)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 292)  (471 292)  routing T_9_18.lc_trk_g2_5 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 292)  (474 292)  LC_2 Logic Functioning bit
 (50 4)  (488 292)  (488 292)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (466 293)  (466 293)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (461 294)  (461 294)  routing T_9_18.sp12_h_r_23 <X> T_9_18.lc_trk_g1_7
 (21 7)  (459 295)  (459 295)  routing T_9_18.sp12_h_r_23 <X> T_9_18.lc_trk_g1_7
 (16 10)  (454 298)  (454 298)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g2_5
 (17 10)  (455 298)  (455 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (456 298)  (456 298)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g2_5
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (456 299)  (456 299)  routing T_9_18.sp4_v_b_37 <X> T_9_18.lc_trk_g2_5
 (4 12)  (442 300)  (442 300)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_9
 (16 12)  (454 300)  (454 300)  routing T_9_18.sp4_v_b_33 <X> T_9_18.lc_trk_g3_1
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (456 300)  (456 300)  routing T_9_18.sp4_v_b_33 <X> T_9_18.lc_trk_g3_1
 (5 13)  (443 301)  (443 301)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_9
 (6 13)  (444 301)  (444 301)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_h_r_9
 (18 13)  (456 301)  (456 301)  routing T_9_18.sp4_v_b_33 <X> T_9_18.lc_trk_g3_1
 (14 15)  (452 303)  (452 303)  routing T_9_18.sp4_r_v_b_44 <X> T_9_18.lc_trk_g3_4
 (17 15)  (455 303)  (455 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_10_18

 (2 12)  (494 300)  (494 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_18

 (15 3)  (561 291)  (561 291)  routing T_11_18.bot_op_4 <X> T_11_18.lc_trk_g0_4
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (4 4)  (550 292)  (550 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (6 4)  (552 292)  (552 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (5 5)  (551 293)  (551 293)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (569 294)  (569 294)  routing T_11_18.sp12_h_r_23 <X> T_11_18.lc_trk_g1_7
 (26 6)  (572 294)  (572 294)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 294)  (576 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (51 6)  (597 294)  (597 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (21 7)  (567 295)  (567 295)  routing T_11_18.sp12_h_r_23 <X> T_11_18.lc_trk_g1_7
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 295)  (578 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (579 295)  (579 295)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.input_2_3
 (34 7)  (580 295)  (580 295)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.input_2_3
 (8 8)  (554 296)  (554 296)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_h_r_7
 (10 8)  (556 296)  (556 296)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_h_r_7
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (4 12)  (550 300)  (550 300)  routing T_11_18.sp4_h_l_38 <X> T_11_18.sp4_v_b_9
 (6 12)  (552 300)  (552 300)  routing T_11_18.sp4_h_l_38 <X> T_11_18.sp4_v_b_9
 (5 13)  (551 301)  (551 301)  routing T_11_18.sp4_h_l_38 <X> T_11_18.sp4_v_b_9
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0


LogicTile_12_18

 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 288)  (628 288)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (35 0)  (635 288)  (635 288)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.input_2_0
 (44 0)  (644 288)  (644 288)  LC_0 Logic Functioning bit
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.input_2_0
 (34 1)  (634 289)  (634 289)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.input_2_0
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_5 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (44 2)  (644 290)  (644 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (0 3)  (600 291)  (600 291)  routing T_12_18.glb_netwk_5 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (8 4)  (608 292)  (608 292)  routing T_12_18.sp4_h_l_45 <X> T_12_18.sp4_h_r_4
 (10 4)  (610 292)  (610 292)  routing T_12_18.sp4_h_l_45 <X> T_12_18.sp4_h_r_4
 (21 4)  (621 292)  (621 292)  routing T_12_18.wire_logic_cluster/lc_3/out <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 292)  (625 292)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g1_2
 (27 4)  (627 292)  (627 292)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (637 292)  (637 292)  LC_2 Logic Functioning bit
 (39 4)  (639 292)  (639 292)  LC_2 Logic Functioning bit
 (44 4)  (644 292)  (644 292)  LC_2 Logic Functioning bit
 (45 4)  (645 292)  (645 292)  LC_2 Logic Functioning bit
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (626 293)  (626 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 293)  (627 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 293)  (628 293)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 293)  (630 293)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (14 6)  (614 294)  (614 294)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g1_4
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g1_5
 (25 6)  (625 294)  (625 294)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g1_6
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (44 6)  (644 294)  (644 294)  LC_3 Logic Functioning bit
 (45 6)  (645 294)  (645 294)  LC_3 Logic Functioning bit
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (42 7)  (642 295)  (642 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 296)  (630 296)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (44 8)  (644 296)  (644 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (26 9)  (626 297)  (626 297)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (41 9)  (641 297)  (641 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 298)  (630 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (37 10)  (637 298)  (637 298)  LC_5 Logic Functioning bit
 (38 10)  (638 298)  (638 298)  LC_5 Logic Functioning bit
 (39 10)  (639 298)  (639 298)  LC_5 Logic Functioning bit
 (44 10)  (644 298)  (644 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (40 11)  (640 299)  (640 299)  LC_5 Logic Functioning bit
 (41 11)  (641 299)  (641 299)  LC_5 Logic Functioning bit
 (42 11)  (642 299)  (642 299)  LC_5 Logic Functioning bit
 (43 11)  (643 299)  (643 299)  LC_5 Logic Functioning bit
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g3_1
 (21 12)  (621 300)  (621 300)  routing T_12_18.rgt_op_3 <X> T_12_18.lc_trk_g3_3
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 300)  (624 300)  routing T_12_18.rgt_op_3 <X> T_12_18.lc_trk_g3_3
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (41 12)  (641 300)  (641 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (14 14)  (614 302)  (614 302)  routing T_12_18.rgt_op_4 <X> T_12_18.lc_trk_g3_4
 (15 14)  (615 302)  (615 302)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 302)  (618 302)  routing T_12_18.rgt_op_5 <X> T_12_18.lc_trk_g3_5
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 302)  (627 302)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 302)  (635 302)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_7
 (40 14)  (640 302)  (640 302)  LC_7 Logic Functioning bit
 (15 15)  (615 303)  (615 303)  routing T_12_18.rgt_op_4 <X> T_12_18.lc_trk_g3_4
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 303)  (628 303)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 303)  (632 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (634 303)  (634 303)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_7
 (35 15)  (635 303)  (635 303)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_7


LogicTile_13_18

 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_5 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (668 290)  (668 290)  routing T_13_18.lft_op_4 <X> T_13_18.lc_trk_g0_4
 (25 2)  (679 290)  (679 290)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g0_6
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 290)  (689 290)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.input_2_1
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (0 3)  (654 291)  (654 291)  routing T_13_18.glb_netwk_5 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (15 3)  (669 291)  (669 291)  routing T_13_18.lft_op_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 291)  (678 291)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g0_6
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (687 291)  (687 291)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.input_2_1
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (15 4)  (669 292)  (669 292)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 292)  (672 292)  routing T_13_18.lft_op_1 <X> T_13_18.lc_trk_g1_1
 (21 4)  (675 292)  (675 292)  routing T_13_18.lft_op_3 <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.lft_op_3 <X> T_13_18.lc_trk_g1_3
 (25 4)  (679 292)  (679 292)  routing T_13_18.lft_op_2 <X> T_13_18.lc_trk_g1_2
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 292)  (689 292)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.input_2_2
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (11 5)  (665 293)  (665 293)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_h_r_5
 (13 5)  (667 293)  (667 293)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_h_r_5
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.lft_op_2 <X> T_13_18.lc_trk_g1_2
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (14 6)  (668 294)  (668 294)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g1_4
 (15 6)  (669 294)  (669 294)  routing T_13_18.lft_op_5 <X> T_13_18.lc_trk_g1_5
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 294)  (672 294)  routing T_13_18.lft_op_5 <X> T_13_18.lc_trk_g1_5
 (21 6)  (675 294)  (675 294)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (50 6)  (704 294)  (704 294)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 296)  (694 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (40 9)  (694 297)  (694 297)  LC_4 Logic Functioning bit
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g2_5
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (35 10)  (689 298)  (689 298)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.input_2_5
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 299)  (687 299)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.input_2_5
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (40 11)  (694 299)  (694 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (4 12)  (658 300)  (658 300)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_b_9
 (13 12)  (667 300)  (667 300)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_11
 (5 13)  (659 301)  (659 301)  routing T_13_18.sp4_h_l_44 <X> T_13_18.sp4_v_b_9
 (12 13)  (666 301)  (666 301)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_11
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (694 302)  (694 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (40 15)  (694 303)  (694 303)  LC_7 Logic Functioning bit
 (42 15)  (696 303)  (696 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (8 12)  (716 300)  (716 300)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_h_r_10
 (9 12)  (717 300)  (717 300)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_h_r_10


LogicTile_15_18

 (8 1)  (770 289)  (770 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (9 1)  (771 289)  (771 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (10 1)  (772 289)  (772 289)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_1
 (21 6)  (783 294)  (783 294)  routing T_15_18.sp4_h_l_10 <X> T_15_18.lc_trk_g1_7
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 294)  (785 294)  routing T_15_18.sp4_h_l_10 <X> T_15_18.lc_trk_g1_7
 (24 6)  (786 294)  (786 294)  routing T_15_18.sp4_h_l_10 <X> T_15_18.lc_trk_g1_7
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 294)  (802 294)  LC_3 Logic Functioning bit
 (42 6)  (804 294)  (804 294)  LC_3 Logic Functioning bit
 (48 6)  (810 294)  (810 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (815 294)  (815 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (21 7)  (783 295)  (783 295)  routing T_15_18.sp4_h_l_10 <X> T_15_18.lc_trk_g1_7
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (40 7)  (802 295)  (802 295)  LC_3 Logic Functioning bit
 (42 7)  (804 295)  (804 295)  LC_3 Logic Functioning bit
 (25 8)  (787 296)  (787 296)  routing T_15_18.sp4_v_b_26 <X> T_15_18.lc_trk_g2_2
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp4_v_b_26 <X> T_15_18.lc_trk_g2_2


LogicTile_16_18

 (19 8)  (835 296)  (835 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (8 13)  (824 301)  (824 301)  routing T_16_18.sp4_h_l_41 <X> T_16_18.sp4_v_b_10
 (9 13)  (825 301)  (825 301)  routing T_16_18.sp4_h_l_41 <X> T_16_18.sp4_v_b_10
 (10 13)  (826 301)  (826 301)  routing T_16_18.sp4_h_l_41 <X> T_16_18.sp4_v_b_10


LogicTile_17_18

 (11 12)  (885 300)  (885 300)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_11
 (13 12)  (887 300)  (887 300)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_11
 (12 13)  (886 301)  (886 301)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_11


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (1 0)  (16 272)  (16 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (16 8)  (1 280)  (1 280)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_2_17

 (5 4)  (77 276)  (77 276)  routing T_2_17.sp4_h_l_37 <X> T_2_17.sp4_h_r_3
 (3 5)  (75 277)  (75 277)  routing T_2_17.sp12_h_l_23 <X> T_2_17.sp12_h_r_0
 (4 5)  (76 277)  (76 277)  routing T_2_17.sp4_h_l_37 <X> T_2_17.sp4_h_r_3


LogicTile_4_17

 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_t_23 <X> T_4_17.sp12_h_r_0
 (19 13)  (199 285)  (199 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_17

 (2 0)  (290 272)  (290 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (290 276)  (290 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 5)  (297 277)  (297 277)  routing T_6_17.sp4_v_t_41 <X> T_6_17.sp4_v_b_4
 (4 12)  (292 284)  (292 284)  routing T_6_17.sp4_h_l_38 <X> T_6_17.sp4_v_b_9
 (5 12)  (293 284)  (293 284)  routing T_6_17.sp4_v_t_44 <X> T_6_17.sp4_h_r_9
 (6 12)  (294 284)  (294 284)  routing T_6_17.sp4_h_l_38 <X> T_6_17.sp4_v_b_9
 (5 13)  (293 285)  (293 285)  routing T_6_17.sp4_h_l_38 <X> T_6_17.sp4_v_b_9
 (19 15)  (307 287)  (307 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_17

 (22 0)  (364 272)  (364 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (363 273)  (363 273)  routing T_7_17.sp4_r_v_b_32 <X> T_7_17.lc_trk_g0_3
 (22 3)  (364 275)  (364 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (365 275)  (365 275)  routing T_7_17.sp4_v_b_22 <X> T_7_17.lc_trk_g0_6
 (24 3)  (366 275)  (366 275)  routing T_7_17.sp4_v_b_22 <X> T_7_17.lc_trk_g0_6
 (9 4)  (351 276)  (351 276)  routing T_7_17.sp4_h_l_36 <X> T_7_17.sp4_h_r_4
 (10 4)  (352 276)  (352 276)  routing T_7_17.sp4_h_l_36 <X> T_7_17.sp4_h_r_4
 (3 6)  (345 278)  (345 278)  routing T_7_17.sp12_h_r_0 <X> T_7_17.sp12_v_t_23
 (3 7)  (345 279)  (345 279)  routing T_7_17.sp12_h_r_0 <X> T_7_17.sp12_v_t_23
 (26 8)  (368 280)  (368 280)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 280)  (369 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 280)  (370 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 280)  (371 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 280)  (372 280)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 280)  (378 280)  LC_4 Logic Functioning bit
 (26 9)  (368 281)  (368 281)  routing T_7_17.lc_trk_g0_6 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 281)  (371 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 281)  (373 281)  routing T_7_17.lc_trk_g0_3 <X> T_7_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 281)  (374 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (375 281)  (375 281)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.input_2_4
 (34 9)  (376 281)  (376 281)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.input_2_4
 (46 9)  (388 281)  (388 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (10 12)  (352 284)  (352 284)  routing T_7_17.sp4_v_t_40 <X> T_7_17.sp4_h_r_10
 (17 12)  (359 284)  (359 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (14 14)  (356 286)  (356 286)  routing T_7_17.sp12_v_t_3 <X> T_7_17.lc_trk_g3_4
 (14 15)  (356 287)  (356 287)  routing T_7_17.sp12_v_t_3 <X> T_7_17.lc_trk_g3_4
 (15 15)  (357 287)  (357 287)  routing T_7_17.sp12_v_t_3 <X> T_7_17.lc_trk_g3_4
 (17 15)  (359 287)  (359 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


RAM_Tile_8_17

 (19 2)  (415 274)  (415 274)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (19 4)  (415 276)  (415 276)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (4 9)  (400 281)  (400 281)  routing T_8_17.sp4_v_t_36 <X> T_8_17.sp4_h_r_6


LogicTile_9_17

 (15 0)  (453 272)  (453 272)  routing T_9_17.top_op_1 <X> T_9_17.lc_trk_g0_1
 (17 0)  (455 272)  (455 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (456 273)  (456 273)  routing T_9_17.top_op_1 <X> T_9_17.lc_trk_g0_1
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (462 273)  (462 273)  routing T_9_17.top_op_2 <X> T_9_17.lc_trk_g0_2
 (25 1)  (463 273)  (463 273)  routing T_9_17.top_op_2 <X> T_9_17.lc_trk_g0_2
 (4 2)  (442 274)  (442 274)  routing T_9_17.sp4_v_b_4 <X> T_9_17.sp4_v_t_37
 (6 2)  (444 274)  (444 274)  routing T_9_17.sp4_v_b_4 <X> T_9_17.sp4_v_t_37
 (13 4)  (451 276)  (451 276)  routing T_9_17.sp4_h_l_40 <X> T_9_17.sp4_v_b_5
 (17 4)  (455 276)  (455 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (461 276)  (461 276)  routing T_9_17.sp12_h_l_16 <X> T_9_17.lc_trk_g1_3
 (12 5)  (450 277)  (450 277)  routing T_9_17.sp4_h_l_40 <X> T_9_17.sp4_v_b_5
 (21 5)  (459 277)  (459 277)  routing T_9_17.sp12_h_l_16 <X> T_9_17.lc_trk_g1_3
 (26 6)  (464 278)  (464 278)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 278)  (467 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 278)  (471 278)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 278)  (474 278)  LC_3 Logic Functioning bit
 (38 6)  (476 278)  (476 278)  LC_3 Logic Functioning bit
 (27 7)  (465 279)  (465 279)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 279)  (466 279)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 279)  (467 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 279)  (468 279)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 279)  (469 279)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (25 8)  (463 280)  (463 280)  routing T_9_17.sp4_h_r_34 <X> T_9_17.lc_trk_g2_2
 (8 9)  (446 281)  (446 281)  routing T_9_17.sp4_h_l_42 <X> T_9_17.sp4_v_b_7
 (9 9)  (447 281)  (447 281)  routing T_9_17.sp4_h_l_42 <X> T_9_17.sp4_v_b_7
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 281)  (461 281)  routing T_9_17.sp4_h_r_34 <X> T_9_17.lc_trk_g2_2
 (24 9)  (462 281)  (462 281)  routing T_9_17.sp4_h_r_34 <X> T_9_17.lc_trk_g2_2
 (21 10)  (459 282)  (459 282)  routing T_9_17.sp4_v_t_26 <X> T_9_17.lc_trk_g2_7
 (22 10)  (460 282)  (460 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (461 282)  (461 282)  routing T_9_17.sp4_v_t_26 <X> T_9_17.lc_trk_g2_7
 (26 10)  (464 282)  (464 282)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 282)  (465 282)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 282)  (469 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 282)  (471 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 282)  (472 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (478 282)  (478 282)  LC_5 Logic Functioning bit
 (42 10)  (480 282)  (480 282)  LC_5 Logic Functioning bit
 (21 11)  (459 283)  (459 283)  routing T_9_17.sp4_v_t_26 <X> T_9_17.lc_trk_g2_7
 (26 11)  (464 283)  (464 283)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 283)  (466 283)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 283)  (468 283)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 283)  (469 283)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (52 11)  (490 283)  (490 283)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (442 284)  (442 284)  routing T_9_17.sp4_h_l_38 <X> T_9_17.sp4_v_b_9
 (6 12)  (444 284)  (444 284)  routing T_9_17.sp4_h_l_38 <X> T_9_17.sp4_v_b_9
 (26 12)  (464 284)  (464 284)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 284)  (471 284)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 284)  (472 284)  routing T_9_17.lc_trk_g3_0 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (5 13)  (443 285)  (443 285)  routing T_9_17.sp4_h_l_38 <X> T_9_17.sp4_v_b_9
 (16 13)  (454 285)  (454 285)  routing T_9_17.sp12_v_b_8 <X> T_9_17.lc_trk_g3_0
 (17 13)  (455 285)  (455 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (27 13)  (465 285)  (465 285)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 285)  (466 285)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 285)  (470 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (472 285)  (472 285)  routing T_9_17.lc_trk_g1_1 <X> T_9_17.input_2_6
 (36 13)  (474 285)  (474 285)  LC_6 Logic Functioning bit
 (46 13)  (484 285)  (484 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (452 286)  (452 286)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (460 286)  (460 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (452 287)  (452 287)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (15 15)  (453 287)  (453 287)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (16 15)  (454 287)  (454 287)  routing T_9_17.sp4_h_r_44 <X> T_9_17.lc_trk_g3_4
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (456 287)  (456 287)  routing T_9_17.sp4_r_v_b_45 <X> T_9_17.lc_trk_g3_5
 (21 15)  (459 287)  (459 287)  routing T_9_17.sp4_r_v_b_47 <X> T_9_17.lc_trk_g3_7


LogicTile_10_17

 (5 0)  (497 272)  (497 272)  routing T_10_17.sp4_v_b_6 <X> T_10_17.sp4_h_r_0
 (4 1)  (496 273)  (496 273)  routing T_10_17.sp4_v_b_6 <X> T_10_17.sp4_h_r_0
 (6 1)  (498 273)  (498 273)  routing T_10_17.sp4_v_b_6 <X> T_10_17.sp4_h_r_0
 (14 3)  (506 275)  (506 275)  routing T_10_17.sp12_h_r_20 <X> T_10_17.lc_trk_g0_4
 (16 3)  (508 275)  (508 275)  routing T_10_17.sp12_h_r_20 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 4)  (513 276)  (513 276)  routing T_10_17.lft_op_3 <X> T_10_17.lc_trk_g1_3
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 276)  (516 276)  routing T_10_17.lft_op_3 <X> T_10_17.lc_trk_g1_3
 (14 5)  (506 277)  (506 277)  routing T_10_17.sp12_h_r_16 <X> T_10_17.lc_trk_g1_0
 (16 5)  (508 277)  (508 277)  routing T_10_17.sp12_h_r_16 <X> T_10_17.lc_trk_g1_0
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 6)  (513 278)  (513 278)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g1_7
 (22 6)  (514 278)  (514 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (515 278)  (515 278)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g1_7
 (24 6)  (516 278)  (516 278)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g1_7
 (27 6)  (519 278)  (519 278)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 278)  (520 278)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 278)  (523 278)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (532 278)  (532 278)  LC_3 Logic Functioning bit
 (42 6)  (534 278)  (534 278)  LC_3 Logic Functioning bit
 (16 7)  (508 279)  (508 279)  routing T_10_17.sp12_h_r_12 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (513 279)  (513 279)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g1_7
 (27 7)  (519 279)  (519 279)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (2 8)  (494 280)  (494 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 8)  (518 280)  (518 280)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 280)  (520 280)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 280)  (523 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (46 8)  (538 280)  (538 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (542 280)  (542 280)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (518 281)  (518 281)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 281)  (520 281)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 281)  (522 281)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (43 9)  (535 281)  (535 281)  LC_4 Logic Functioning bit
 (52 9)  (544 281)  (544 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (507 282)  (507 282)  routing T_10_17.sp4_h_r_45 <X> T_10_17.lc_trk_g2_5
 (16 10)  (508 282)  (508 282)  routing T_10_17.sp4_h_r_45 <X> T_10_17.lc_trk_g2_5
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (510 282)  (510 282)  routing T_10_17.sp4_h_r_45 <X> T_10_17.lc_trk_g2_5
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 282)  (515 282)  routing T_10_17.sp4_v_b_47 <X> T_10_17.lc_trk_g2_7
 (24 10)  (516 282)  (516 282)  routing T_10_17.sp4_v_b_47 <X> T_10_17.lc_trk_g2_7
 (18 11)  (510 283)  (510 283)  routing T_10_17.sp4_h_r_45 <X> T_10_17.lc_trk_g2_5
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (4 12)  (496 284)  (496 284)  routing T_10_17.sp4_h_l_44 <X> T_10_17.sp4_v_b_9
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (5 13)  (497 285)  (497 285)  routing T_10_17.sp4_h_l_44 <X> T_10_17.sp4_v_b_9
 (18 13)  (510 285)  (510 285)  routing T_10_17.sp4_r_v_b_41 <X> T_10_17.lc_trk_g3_1
 (26 14)  (518 286)  (518 286)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 286)  (519 286)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 286)  (522 286)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 286)  (526 286)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 286)  (527 286)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.input_2_7
 (37 14)  (529 286)  (529 286)  LC_7 Logic Functioning bit
 (39 14)  (531 286)  (531 286)  LC_7 Logic Functioning bit
 (40 14)  (532 286)  (532 286)  LC_7 Logic Functioning bit
 (42 14)  (534 286)  (534 286)  LC_7 Logic Functioning bit
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (515 287)  (515 287)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g3_6
 (24 15)  (516 287)  (516 287)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g3_6
 (25 15)  (517 287)  (517 287)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g3_6
 (28 15)  (520 287)  (520 287)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 287)  (522 287)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 287)  (523 287)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 287)  (524 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (525 287)  (525 287)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.input_2_7
 (34 15)  (526 287)  (526 287)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.input_2_7
 (35 15)  (527 287)  (527 287)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.input_2_7
 (39 15)  (531 287)  (531 287)  LC_7 Logic Functioning bit
 (40 15)  (532 287)  (532 287)  LC_7 Logic Functioning bit
 (42 15)  (534 287)  (534 287)  LC_7 Logic Functioning bit
 (46 15)  (538 287)  (538 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_17

 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (569 272)  (569 272)  routing T_11_17.sp12_h_l_16 <X> T_11_17.lc_trk_g0_3
 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 272)  (574 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 272)  (582 272)  LC_0 Logic Functioning bit
 (37 0)  (583 272)  (583 272)  LC_0 Logic Functioning bit
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (40 0)  (586 272)  (586 272)  LC_0 Logic Functioning bit
 (41 0)  (587 272)  (587 272)  LC_0 Logic Functioning bit
 (42 0)  (588 272)  (588 272)  LC_0 Logic Functioning bit
 (43 0)  (589 272)  (589 272)  LC_0 Logic Functioning bit
 (47 0)  (593 272)  (593 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (567 273)  (567 273)  routing T_11_17.sp12_h_l_16 <X> T_11_17.lc_trk_g0_3
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 273)  (574 273)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 273)  (582 273)  LC_0 Logic Functioning bit
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (38 1)  (584 273)  (584 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (41 1)  (587 273)  (587 273)  LC_0 Logic Functioning bit
 (43 1)  (589 273)  (589 273)  LC_0 Logic Functioning bit
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (569 274)  (569 274)  routing T_11_17.sp12_h_r_23 <X> T_11_17.lc_trk_g0_7
 (25 2)  (571 274)  (571 274)  routing T_11_17.sp4_v_t_3 <X> T_11_17.lc_trk_g0_6
 (26 2)  (572 274)  (572 274)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 274)  (576 274)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 274)  (581 274)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.input_2_1
 (15 3)  (561 275)  (561 275)  routing T_11_17.sp4_v_t_9 <X> T_11_17.lc_trk_g0_4
 (16 3)  (562 275)  (562 275)  routing T_11_17.sp4_v_t_9 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (567 275)  (567 275)  routing T_11_17.sp12_h_r_23 <X> T_11_17.lc_trk_g0_7
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (569 275)  (569 275)  routing T_11_17.sp4_v_t_3 <X> T_11_17.lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.sp4_v_t_3 <X> T_11_17.lc_trk_g0_6
 (26 3)  (572 275)  (572 275)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (580 275)  (580 275)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.input_2_1
 (42 3)  (588 275)  (588 275)  LC_1 Logic Functioning bit
 (51 3)  (597 275)  (597 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 5)  (554 277)  (554 277)  routing T_11_17.sp4_h_l_41 <X> T_11_17.sp4_v_b_4
 (9 5)  (555 277)  (555 277)  routing T_11_17.sp4_h_l_41 <X> T_11_17.sp4_v_b_4
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (569 278)  (569 278)  routing T_11_17.sp12_h_l_12 <X> T_11_17.lc_trk_g1_7
 (15 7)  (561 279)  (561 279)  routing T_11_17.sp4_v_t_9 <X> T_11_17.lc_trk_g1_4
 (16 7)  (562 279)  (562 279)  routing T_11_17.sp4_v_t_9 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (25 8)  (571 280)  (571 280)  routing T_11_17.sp4_v_b_26 <X> T_11_17.lc_trk_g2_2
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 280)  (577 280)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (581 280)  (581 280)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.input_2_4
 (40 8)  (586 280)  (586 280)  LC_4 Logic Functioning bit
 (46 8)  (592 280)  (592 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (597 280)  (597 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 281)  (569 281)  routing T_11_17.sp4_v_b_26 <X> T_11_17.lc_trk_g2_2
 (27 9)  (573 281)  (573 281)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 281)  (574 281)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 281)  (576 281)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 281)  (578 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (48 9)  (594 281)  (594 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (598 281)  (598 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (27 10)  (573 282)  (573 282)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 282)  (579 282)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 282)  (583 282)  LC_5 Logic Functioning bit
 (50 10)  (596 282)  (596 282)  Cascade bit: LH_LC05_inmux02_5

 (30 11)  (576 283)  (576 283)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (15 12)  (561 284)  (561 284)  routing T_11_17.sp4_v_t_28 <X> T_11_17.lc_trk_g3_1
 (16 12)  (562 284)  (562 284)  routing T_11_17.sp4_v_t_28 <X> T_11_17.lc_trk_g3_1
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (567 284)  (567 284)  routing T_11_17.sp4_h_r_35 <X> T_11_17.lc_trk_g3_3
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 284)  (569 284)  routing T_11_17.sp4_h_r_35 <X> T_11_17.lc_trk_g3_3
 (24 12)  (570 284)  (570 284)  routing T_11_17.sp4_h_r_35 <X> T_11_17.lc_trk_g3_3
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 285)  (571 285)  routing T_11_17.sp4_r_v_b_42 <X> T_11_17.lc_trk_g3_2
 (14 14)  (560 286)  (560 286)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g3_4
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 286)  (576 286)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 286)  (577 286)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 286)  (580 286)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (38 14)  (584 286)  (584 286)  LC_7 Logic Functioning bit
 (52 14)  (598 286)  (598 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (561 287)  (561 287)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g3_4
 (16 15)  (562 287)  (562 287)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g3_4
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (30 15)  (576 287)  (576 287)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 287)  (577 287)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 287)  (582 287)  LC_7 Logic Functioning bit
 (38 15)  (584 287)  (584 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (4 0)  (604 272)  (604 272)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_v_b_0
 (8 0)  (608 272)  (608 272)  routing T_12_17.sp4_h_l_36 <X> T_12_17.sp4_h_r_1
 (15 0)  (615 272)  (615 272)  routing T_12_17.top_op_1 <X> T_12_17.lc_trk_g0_1
 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 272)  (624 272)  routing T_12_17.top_op_3 <X> T_12_17.lc_trk_g0_3
 (5 1)  (605 273)  (605 273)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_v_b_0
 (18 1)  (618 273)  (618 273)  routing T_12_17.top_op_1 <X> T_12_17.lc_trk_g0_1
 (21 1)  (621 273)  (621 273)  routing T_12_17.top_op_3 <X> T_12_17.lc_trk_g0_3
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 273)  (624 273)  routing T_12_17.top_op_2 <X> T_12_17.lc_trk_g0_2
 (25 1)  (625 273)  (625 273)  routing T_12_17.top_op_2 <X> T_12_17.lc_trk_g0_2
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_5 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (600 275)  (600 275)  routing T_12_17.glb_netwk_5 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (14 3)  (614 275)  (614 275)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g0_4
 (15 3)  (615 275)  (615 275)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 4)  (621 276)  (621 276)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (634 277)  (634 277)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.input_2_2
 (35 5)  (635 277)  (635 277)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.input_2_2
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 278)  (624 278)  routing T_12_17.top_op_7 <X> T_12_17.lc_trk_g1_7
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (46 6)  (646 278)  (646 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (652 278)  (652 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (621 279)  (621 279)  routing T_12_17.top_op_7 <X> T_12_17.lc_trk_g1_7
 (26 7)  (626 279)  (626 279)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (21 8)  (621 280)  (621 280)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3


LogicTile_13_17

 (4 0)  (658 272)  (658 272)  routing T_13_17.sp4_h_l_37 <X> T_13_17.sp4_v_b_0
 (15 0)  (669 272)  (669 272)  routing T_13_17.top_op_1 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (5 1)  (659 273)  (659 273)  routing T_13_17.sp4_h_l_37 <X> T_13_17.sp4_v_b_0
 (18 1)  (672 273)  (672 273)  routing T_13_17.top_op_1 <X> T_13_17.lc_trk_g0_1
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_5 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (668 274)  (668 274)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g0_4
 (15 2)  (669 274)  (669 274)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (654 275)  (654 275)  routing T_13_17.glb_netwk_5 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (15 3)  (669 275)  (669 275)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g0_4
 (16 3)  (670 275)  (670 275)  routing T_13_17.sp4_h_l_1 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (672 275)  (672 275)  routing T_13_17.top_op_5 <X> T_13_17.lc_trk_g0_5
 (4 4)  (658 276)  (658 276)  routing T_13_17.sp4_h_l_44 <X> T_13_17.sp4_v_b_3
 (6 4)  (660 276)  (660 276)  routing T_13_17.sp4_h_l_44 <X> T_13_17.sp4_v_b_3
 (12 4)  (666 276)  (666 276)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_h_r_5
 (5 5)  (659 277)  (659 277)  routing T_13_17.sp4_h_l_44 <X> T_13_17.sp4_v_b_3
 (11 5)  (665 277)  (665 277)  routing T_13_17.sp4_v_b_5 <X> T_13_17.sp4_h_r_5
 (16 6)  (670 278)  (670 278)  routing T_13_17.sp4_v_b_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.sp4_v_b_5 <X> T_13_17.lc_trk_g1_5
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.top_op_7 <X> T_13_17.lc_trk_g1_7
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 278)  (684 278)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (15 7)  (669 279)  (669 279)  routing T_13_17.sp4_v_t_9 <X> T_13_17.lc_trk_g1_4
 (16 7)  (670 279)  (670 279)  routing T_13_17.sp4_v_t_9 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (675 279)  (675 279)  routing T_13_17.top_op_7 <X> T_13_17.lc_trk_g1_7
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_3
 (34 7)  (688 279)  (688 279)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_3
 (35 7)  (689 279)  (689 279)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.input_2_3
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (5 8)  (659 280)  (659 280)  routing T_13_17.sp4_h_l_38 <X> T_13_17.sp4_h_r_6
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (47 8)  (701 280)  (701 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (658 281)  (658 281)  routing T_13_17.sp4_h_l_38 <X> T_13_17.sp4_h_r_6
 (15 9)  (669 281)  (669 281)  routing T_13_17.sp4_v_t_29 <X> T_13_17.lc_trk_g2_0
 (16 9)  (670 281)  (670 281)  routing T_13_17.sp4_v_t_29 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (46 9)  (700 281)  (700 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (669 282)  (669 282)  routing T_13_17.sp4_h_l_24 <X> T_13_17.lc_trk_g2_5
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_h_l_24 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.sp4_h_l_24 <X> T_13_17.lc_trk_g2_5
 (14 11)  (668 283)  (668 283)  routing T_13_17.tnl_op_4 <X> T_13_17.lc_trk_g2_4
 (15 11)  (669 283)  (669 283)  routing T_13_17.tnl_op_4 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (51 12)  (705 284)  (705 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 285)  (678 285)  routing T_13_17.tnl_op_2 <X> T_13_17.lc_trk_g3_2
 (25 13)  (679 285)  (679 285)  routing T_13_17.tnl_op_2 <X> T_13_17.lc_trk_g3_2
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (9 14)  (663 286)  (663 286)  routing T_13_17.sp4_v_b_10 <X> T_13_17.sp4_h_l_47
 (12 14)  (666 286)  (666 286)  routing T_13_17.sp4_v_b_11 <X> T_13_17.sp4_h_l_46
 (14 14)  (668 286)  (668 286)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g3_4
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (39 14)  (693 286)  (693 286)  LC_7 Logic Functioning bit
 (40 14)  (694 286)  (694 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (42 14)  (696 286)  (696 286)  LC_7 Logic Functioning bit
 (47 14)  (701 286)  (701 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (704 286)  (704 286)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit
 (39 15)  (693 287)  (693 287)  LC_7 Logic Functioning bit
 (40 15)  (694 287)  (694 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (43 15)  (697 287)  (697 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (4 0)  (712 272)  (712 272)  routing T_14_17.sp4_h_l_37 <X> T_14_17.sp4_v_b_0
 (14 0)  (722 272)  (722 272)  routing T_14_17.sp4_v_b_0 <X> T_14_17.lc_trk_g0_0
 (5 1)  (713 273)  (713 273)  routing T_14_17.sp4_h_l_37 <X> T_14_17.sp4_v_b_0
 (16 1)  (724 273)  (724 273)  routing T_14_17.sp4_v_b_0 <X> T_14_17.lc_trk_g0_0
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (25 2)  (733 274)  (733 274)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g0_6
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 274)  (738 274)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (46 2)  (754 274)  (754 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g0_6
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (47 3)  (755 275)  (755 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (756 275)  (756 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (722 276)  (722 276)  routing T_14_17.sp4_h_l_5 <X> T_14_17.lc_trk_g1_0
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (14 5)  (722 277)  (722 277)  routing T_14_17.sp4_h_l_5 <X> T_14_17.lc_trk_g1_0
 (15 5)  (723 277)  (723 277)  routing T_14_17.sp4_h_l_5 <X> T_14_17.lc_trk_g1_0
 (16 5)  (724 277)  (724 277)  routing T_14_17.sp4_h_l_5 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (734 277)  (734 277)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (48 5)  (756 277)  (756 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (761 277)  (761 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (0 6)  (708 278)  (708 278)  routing T_14_17.glb_netwk_7 <X> T_14_17.glb2local_0
 (1 6)  (709 278)  (709 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (0 7)  (708 279)  (708 279)  routing T_14_17.glb_netwk_7 <X> T_14_17.glb2local_0
 (1 7)  (709 279)  (709 279)  routing T_14_17.glb_netwk_7 <X> T_14_17.glb2local_0
 (18 7)  (726 279)  (726 279)  routing T_14_17.sp4_r_v_b_29 <X> T_14_17.lc_trk_g1_5
 (19 10)  (727 282)  (727 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (729 283)  (729 283)  routing T_14_17.sp4_r_v_b_39 <X> T_14_17.lc_trk_g2_7


LogicTile_15_17

 (12 0)  (774 272)  (774 272)  routing T_15_17.sp4_h_l_46 <X> T_15_17.sp4_h_r_2
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (787 272)  (787 272)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g0_2
 (13 1)  (775 273)  (775 273)  routing T_15_17.sp4_h_l_46 <X> T_15_17.sp4_h_r_2
 (21 1)  (783 273)  (783 273)  routing T_15_17.sp4_r_v_b_32 <X> T_15_17.lc_trk_g0_3
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g0_2
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 280)  (797 280)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.input_2_4
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (38 8)  (800 280)  (800 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (40 8)  (802 280)  (802 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (51 8)  (813 280)  (813 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (788 281)  (788 281)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 281)  (795 281)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.input_2_4
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (40 9)  (802 281)  (802 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (48 9)  (810 281)  (810 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 11)  (778 283)  (778 283)  routing T_15_17.sp12_v_b_12 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (19 15)  (781 287)  (781 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_17

 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_v_t_23
 (21 8)  (837 280)  (837 280)  routing T_16_17.sp12_v_t_0 <X> T_16_17.lc_trk_g2_3
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (840 280)  (840 280)  routing T_16_17.sp12_v_t_0 <X> T_16_17.lc_trk_g2_3
 (4 9)  (820 281)  (820 281)  routing T_16_17.sp4_h_l_47 <X> T_16_17.sp4_h_r_6
 (6 9)  (822 281)  (822 281)  routing T_16_17.sp4_h_l_47 <X> T_16_17.sp4_h_r_6
 (21 9)  (837 281)  (837 281)  routing T_16_17.sp12_v_t_0 <X> T_16_17.lc_trk_g2_3
 (27 10)  (843 282)  (843 282)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 282)  (844 282)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 282)  (847 282)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 282)  (849 282)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (42 10)  (858 282)  (858 282)  LC_5 Logic Functioning bit
 (14 11)  (830 283)  (830 283)  routing T_16_17.sp4_r_v_b_36 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (843 283)  (843 283)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 283)  (844 283)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 283)  (848 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (849 283)  (849 283)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.input_2_5
 (35 11)  (851 283)  (851 283)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.input_2_5
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (14 13)  (830 285)  (830 285)  routing T_16_17.sp12_v_b_16 <X> T_16_17.lc_trk_g3_0
 (16 13)  (832 285)  (832 285)  routing T_16_17.sp12_v_b_16 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (834 285)  (834 285)  routing T_16_17.sp4_r_v_b_41 <X> T_16_17.lc_trk_g3_1


LogicTile_17_17

 (4 0)  (878 272)  (878 272)  routing T_17_17.sp4_h_l_43 <X> T_17_17.sp4_v_b_0
 (6 0)  (880 272)  (880 272)  routing T_17_17.sp4_h_l_43 <X> T_17_17.sp4_v_b_0
 (11 0)  (885 272)  (885 272)  routing T_17_17.sp4_h_l_45 <X> T_17_17.sp4_v_b_2
 (13 0)  (887 272)  (887 272)  routing T_17_17.sp4_h_l_45 <X> T_17_17.sp4_v_b_2
 (5 1)  (879 273)  (879 273)  routing T_17_17.sp4_h_l_43 <X> T_17_17.sp4_v_b_0
 (12 1)  (886 273)  (886 273)  routing T_17_17.sp4_h_l_45 <X> T_17_17.sp4_v_b_2
 (11 8)  (885 280)  (885 280)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_b_8
 (8 9)  (882 281)  (882 281)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_b_7
 (9 9)  (883 281)  (883 281)  routing T_17_17.sp4_h_l_42 <X> T_17_17.sp4_v_b_7


LogicTile_18_17

 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 274)  (958 274)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 274)  (959 274)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 274)  (961 274)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 274)  (962 274)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (39 2)  (967 274)  (967 274)  LC_1 Logic Functioning bit
 (41 2)  (969 274)  (969 274)  LC_1 Logic Functioning bit
 (43 2)  (971 274)  (971 274)  LC_1 Logic Functioning bit
 (22 3)  (950 275)  (950 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (953 275)  (953 275)  routing T_18_17.sp4_r_v_b_30 <X> T_18_17.lc_trk_g0_6
 (30 3)  (958 275)  (958 275)  routing T_18_17.lc_trk_g0_6 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 275)  (965 275)  LC_1 Logic Functioning bit
 (39 3)  (967 275)  (967 275)  LC_1 Logic Functioning bit
 (41 3)  (969 275)  (969 275)  LC_1 Logic Functioning bit
 (43 3)  (971 275)  (971 275)  LC_1 Logic Functioning bit
 (4 12)  (932 284)  (932 284)  routing T_18_17.sp4_h_l_38 <X> T_18_17.sp4_v_b_9
 (6 12)  (934 284)  (934 284)  routing T_18_17.sp4_h_l_38 <X> T_18_17.sp4_v_b_9
 (5 13)  (933 285)  (933 285)  routing T_18_17.sp4_h_l_38 <X> T_18_17.sp4_v_b_9
 (22 14)  (950 286)  (950 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 286)  (951 286)  routing T_18_17.sp4_v_b_47 <X> T_18_17.lc_trk_g3_7
 (24 14)  (952 286)  (952 286)  routing T_18_17.sp4_v_b_47 <X> T_18_17.lc_trk_g3_7
 (19 15)  (947 287)  (947 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_17

 (13 0)  (995 272)  (995 272)  routing T_19_17.sp4_h_l_39 <X> T_19_17.sp4_v_b_2
 (12 1)  (994 273)  (994 273)  routing T_19_17.sp4_h_l_39 <X> T_19_17.sp4_v_b_2
 (12 5)  (994 277)  (994 277)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_v_b_5


LogicTile_20_17

 (2 0)  (1038 272)  (1038 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (4 0)  (1040 272)  (1040 272)  routing T_20_17.sp4_h_l_43 <X> T_20_17.sp4_v_b_0
 (6 0)  (1042 272)  (1042 272)  routing T_20_17.sp4_h_l_43 <X> T_20_17.sp4_v_b_0
 (5 1)  (1041 273)  (1041 273)  routing T_20_17.sp4_h_l_43 <X> T_20_17.sp4_v_b_0


LogicTile_22_17

 (3 15)  (1147 287)  (1147 287)  routing T_22_17.sp12_h_l_22 <X> T_22_17.sp12_v_t_22


LogicTile_28_17

 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_v_b_0 <X> T_28_17.sp12_h_l_23


LogicTile_31_17

 (3 4)  (1621 276)  (1621 276)  routing T_31_17.sp12_v_t_23 <X> T_31_17.sp12_h_r_0
 (19 13)  (1637 285)  (1637 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (13 1)  (1739 273)  (1739 273)  routing T_33_17.span4_horz_25 <X> T_33_17.span4_vert_b_0
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (16 9)  (1 265)  (1 265)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 4)  (75 260)  (75 260)  routing T_2_16.sp12_v_t_23 <X> T_2_16.sp12_h_r_0


LogicTile_4_16

 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0


LogicTile_6_16

 (15 3)  (303 259)  (303 259)  routing T_6_16.sp4_v_t_9 <X> T_6_16.lc_trk_g0_4
 (16 3)  (304 259)  (304 259)  routing T_6_16.sp4_v_t_9 <X> T_6_16.lc_trk_g0_4
 (17 3)  (305 259)  (305 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (2 8)  (290 264)  (290 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 14)  (302 270)  (302 270)  routing T_6_16.sp12_v_t_3 <X> T_6_16.lc_trk_g3_4
 (26 14)  (314 270)  (314 270)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.wire_logic_cluster/lc_7/in_0
 (31 14)  (319 270)  (319 270)  routing T_6_16.lc_trk_g0_4 <X> T_6_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 270)  (320 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (324 270)  (324 270)  LC_7 Logic Functioning bit
 (38 14)  (326 270)  (326 270)  LC_7 Logic Functioning bit
 (14 15)  (302 271)  (302 271)  routing T_6_16.sp12_v_t_3 <X> T_6_16.lc_trk_g3_4
 (15 15)  (303 271)  (303 271)  routing T_6_16.sp12_v_t_3 <X> T_6_16.lc_trk_g3_4
 (17 15)  (305 271)  (305 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (27 15)  (315 271)  (315 271)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 271)  (316 271)  routing T_6_16.lc_trk_g3_4 <X> T_6_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 271)  (317 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (325 271)  (325 271)  LC_7 Logic Functioning bit
 (39 15)  (327 271)  (327 271)  LC_7 Logic Functioning bit


LogicTile_7_16

 (11 0)  (353 256)  (353 256)  routing T_7_16.sp4_v_t_46 <X> T_7_16.sp4_v_b_2
 (12 1)  (354 257)  (354 257)  routing T_7_16.sp4_v_t_46 <X> T_7_16.sp4_v_b_2
 (22 4)  (364 260)  (364 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (365 260)  (365 260)  routing T_7_16.sp12_h_l_16 <X> T_7_16.lc_trk_g1_3
 (21 5)  (363 261)  (363 261)  routing T_7_16.sp12_h_l_16 <X> T_7_16.lc_trk_g1_3
 (21 6)  (363 262)  (363 262)  routing T_7_16.lft_op_7 <X> T_7_16.lc_trk_g1_7
 (22 6)  (364 262)  (364 262)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (366 262)  (366 262)  routing T_7_16.lft_op_7 <X> T_7_16.lc_trk_g1_7
 (15 10)  (357 266)  (357 266)  routing T_7_16.sp4_v_t_32 <X> T_7_16.lc_trk_g2_5
 (16 10)  (358 266)  (358 266)  routing T_7_16.sp4_v_t_32 <X> T_7_16.lc_trk_g2_5
 (17 10)  (359 266)  (359 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (368 266)  (368 266)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 266)  (369 266)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 266)  (371 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 266)  (373 266)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 266)  (374 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 266)  (376 266)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 266)  (377 266)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.input_2_5
 (39 10)  (381 266)  (381 266)  LC_5 Logic Functioning bit
 (51 10)  (393 266)  (393 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (370 267)  (370 267)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 267)  (371 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 267)  (372 267)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 267)  (373 267)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 267)  (374 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (375 267)  (375 267)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.input_2_5
 (34 11)  (376 267)  (376 267)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.input_2_5
 (14 15)  (356 271)  (356 271)  routing T_7_16.sp4_r_v_b_44 <X> T_7_16.lc_trk_g3_4
 (17 15)  (359 271)  (359 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


RAM_Tile_8_16

 (2 12)  (398 268)  (398 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_16

 (28 0)  (466 256)  (466 256)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 256)  (468 256)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 256)  (471 256)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 256)  (472 256)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 256)  (473 256)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_0
 (46 0)  (484 256)  (484 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (461 257)  (461 257)  routing T_9_16.sp4_v_b_18 <X> T_9_16.lc_trk_g0_2
 (24 1)  (462 257)  (462 257)  routing T_9_16.sp4_v_b_18 <X> T_9_16.lc_trk_g0_2
 (26 1)  (464 257)  (464 257)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 257)  (465 257)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 257)  (468 257)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 257)  (470 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (471 257)  (471 257)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_0
 (34 1)  (472 257)  (472 257)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_0
 (35 1)  (473 257)  (473 257)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.input_2_0
 (37 1)  (475 257)  (475 257)  LC_0 Logic Functioning bit
 (11 2)  (449 258)  (449 258)  routing T_9_16.sp4_h_l_44 <X> T_9_16.sp4_v_t_39
 (15 3)  (453 259)  (453 259)  routing T_9_16.sp4_v_t_9 <X> T_9_16.lc_trk_g0_4
 (16 3)  (454 259)  (454 259)  routing T_9_16.sp4_v_t_9 <X> T_9_16.lc_trk_g0_4
 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 4)  (459 260)  (459 260)  routing T_9_16.wire_logic_cluster/lc_3/out <X> T_9_16.lc_trk_g1_3
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (11 5)  (449 261)  (449 261)  routing T_9_16.sp4_h_l_44 <X> T_9_16.sp4_h_r_5
 (13 5)  (451 261)  (451 261)  routing T_9_16.sp4_h_l_44 <X> T_9_16.sp4_h_r_5
 (15 5)  (453 261)  (453 261)  routing T_9_16.sp4_v_t_5 <X> T_9_16.lc_trk_g1_0
 (16 5)  (454 261)  (454 261)  routing T_9_16.sp4_v_t_5 <X> T_9_16.lc_trk_g1_0
 (17 5)  (455 261)  (455 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 6)  (460 262)  (460 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (461 262)  (461 262)  routing T_9_16.sp12_h_r_23 <X> T_9_16.lc_trk_g1_7
 (27 6)  (465 262)  (465 262)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 262)  (468 262)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (21 7)  (459 263)  (459 263)  routing T_9_16.sp12_h_r_23 <X> T_9_16.lc_trk_g1_7
 (27 7)  (465 263)  (465 263)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 263)  (468 263)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 263)  (469 263)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (478 263)  (478 263)  LC_3 Logic Functioning bit
 (42 7)  (480 263)  (480 263)  LC_3 Logic Functioning bit
 (11 8)  (449 264)  (449 264)  routing T_9_16.sp4_v_t_40 <X> T_9_16.sp4_v_b_8
 (16 8)  (454 264)  (454 264)  routing T_9_16.sp4_v_t_12 <X> T_9_16.lc_trk_g2_1
 (17 8)  (455 264)  (455 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (456 264)  (456 264)  routing T_9_16.sp4_v_t_12 <X> T_9_16.lc_trk_g2_1
 (12 9)  (450 265)  (450 265)  routing T_9_16.sp4_v_t_40 <X> T_9_16.sp4_v_b_8
 (21 10)  (459 266)  (459 266)  routing T_9_16.sp4_h_l_34 <X> T_9_16.lc_trk_g2_7
 (22 10)  (460 266)  (460 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (461 266)  (461 266)  routing T_9_16.sp4_h_l_34 <X> T_9_16.lc_trk_g2_7
 (24 10)  (462 266)  (462 266)  routing T_9_16.sp4_h_l_34 <X> T_9_16.lc_trk_g2_7
 (21 11)  (459 267)  (459 267)  routing T_9_16.sp4_h_l_34 <X> T_9_16.lc_trk_g2_7
 (10 12)  (448 268)  (448 268)  routing T_9_16.sp4_v_t_40 <X> T_9_16.sp4_h_r_10
 (14 13)  (452 269)  (452 269)  routing T_9_16.sp4_r_v_b_40 <X> T_9_16.lc_trk_g3_0
 (17 13)  (455 269)  (455 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 14)  (459 270)  (459 270)  routing T_9_16.wire_logic_cluster/lc_7/out <X> T_9_16.lc_trk_g3_7
 (22 14)  (460 270)  (460 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (31 14)  (469 270)  (469 270)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (475 270)  (475 270)  LC_7 Logic Functioning bit
 (39 14)  (477 270)  (477 270)  LC_7 Logic Functioning bit
 (28 15)  (466 271)  (466 271)  routing T_9_16.lc_trk_g2_1 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 271)  (474 271)  LC_7 Logic Functioning bit
 (38 15)  (476 271)  (476 271)  LC_7 Logic Functioning bit
 (46 15)  (484 271)  (484 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_16

 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (3 4)  (495 260)  (495 260)  routing T_10_16.sp12_v_b_0 <X> T_10_16.sp12_h_r_0
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 260)  (516 260)  routing T_10_16.top_op_3 <X> T_10_16.lc_trk_g1_3
 (3 5)  (495 261)  (495 261)  routing T_10_16.sp12_v_b_0 <X> T_10_16.sp12_h_r_0
 (21 5)  (513 261)  (513 261)  routing T_10_16.top_op_3 <X> T_10_16.lc_trk_g1_3
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 262)  (525 262)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 262)  (526 262)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (532 262)  (532 262)  LC_3 Logic Functioning bit
 (42 6)  (534 262)  (534 262)  LC_3 Logic Functioning bit
 (26 7)  (518 263)  (518 263)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (41 7)  (533 263)  (533 263)  LC_3 Logic Functioning bit
 (43 7)  (535 263)  (535 263)  LC_3 Logic Functioning bit
 (2 8)  (494 264)  (494 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (28 8)  (520 264)  (520 264)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 264)  (522 264)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 264)  (526 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 264)  (529 264)  LC_4 Logic Functioning bit
 (39 8)  (531 264)  (531 264)  LC_4 Logic Functioning bit
 (40 8)  (532 264)  (532 264)  LC_4 Logic Functioning bit
 (42 8)  (534 264)  (534 264)  LC_4 Logic Functioning bit
 (43 8)  (535 264)  (535 264)  LC_4 Logic Functioning bit
 (50 8)  (542 264)  (542 264)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (518 265)  (518 265)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 265)  (519 265)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 265)  (522 265)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 265)  (523 265)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (40 9)  (532 265)  (532 265)  LC_4 Logic Functioning bit
 (42 9)  (534 265)  (534 265)  LC_4 Logic Functioning bit
 (52 9)  (544 265)  (544 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (19 10)  (511 266)  (511 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (514 266)  (514 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (19 13)  (511 269)  (511 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (8 14)  (500 270)  (500 270)  routing T_10_16.sp4_v_t_47 <X> T_10_16.sp4_h_l_47
 (9 14)  (501 270)  (501 270)  routing T_10_16.sp4_v_t_47 <X> T_10_16.sp4_h_l_47
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (515 271)  (515 271)  routing T_10_16.sp4_v_b_46 <X> T_10_16.lc_trk_g3_6
 (24 15)  (516 271)  (516 271)  routing T_10_16.sp4_v_b_46 <X> T_10_16.lc_trk_g3_6


LogicTile_11_16

 (0 0)  (546 256)  (546 256)  Negative Clock bit

 (14 0)  (560 256)  (560 256)  routing T_11_16.wire_logic_cluster/lc_0/out <X> T_11_16.lc_trk_g0_0
 (21 0)  (567 256)  (567 256)  routing T_11_16.lft_op_3 <X> T_11_16.lc_trk_g0_3
 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (570 256)  (570 256)  routing T_11_16.lft_op_3 <X> T_11_16.lc_trk_g0_3
 (26 0)  (572 256)  (572 256)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 256)  (577 256)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 256)  (580 256)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 256)  (581 256)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.input_2_0
 (41 0)  (587 256)  (587 256)  LC_0 Logic Functioning bit
 (45 0)  (591 256)  (591 256)  LC_0 Logic Functioning bit
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (572 257)  (572 257)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 257)  (574 257)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 257)  (576 257)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (580 257)  (580 257)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.input_2_0
 (39 1)  (585 257)  (585 257)  LC_0 Logic Functioning bit
 (40 1)  (586 257)  (586 257)  LC_0 Logic Functioning bit
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (560 258)  (560 258)  routing T_11_16.lft_op_4 <X> T_11_16.lc_trk_g0_4
 (27 2)  (573 258)  (573 258)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 258)  (574 258)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 258)  (576 258)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 258)  (580 258)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 258)  (581 258)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.input_2_1
 (0 3)  (546 259)  (546 259)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (15 3)  (561 259)  (561 259)  routing T_11_16.lft_op_4 <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (572 259)  (572 259)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 259)  (576 259)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 259)  (577 259)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 259)  (578 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (580 259)  (580 259)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.input_2_1
 (37 3)  (583 259)  (583 259)  LC_1 Logic Functioning bit
 (42 3)  (588 259)  (588 259)  LC_1 Logic Functioning bit
 (43 3)  (589 259)  (589 259)  LC_1 Logic Functioning bit
 (0 4)  (546 260)  (546 260)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (1 4)  (547 260)  (547 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (559 260)  (559 260)  routing T_11_16.sp4_v_t_40 <X> T_11_16.sp4_v_b_5
 (26 4)  (572 260)  (572 260)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (41 4)  (587 260)  (587 260)  LC_2 Logic Functioning bit
 (45 4)  (591 260)  (591 260)  LC_2 Logic Functioning bit
 (50 4)  (596 260)  (596 260)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 261)  (546 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (1 5)  (547 261)  (547 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (26 5)  (572 261)  (572 261)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 261)  (574 261)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (39 5)  (585 261)  (585 261)  LC_2 Logic Functioning bit
 (40 5)  (586 261)  (586 261)  LC_2 Logic Functioning bit
 (15 6)  (561 262)  (561 262)  routing T_11_16.top_op_5 <X> T_11_16.lc_trk_g1_5
 (17 6)  (563 262)  (563 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 262)  (570 262)  routing T_11_16.top_op_7 <X> T_11_16.lc_trk_g1_7
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (38 6)  (584 262)  (584 262)  LC_3 Logic Functioning bit
 (10 7)  (556 263)  (556 263)  routing T_11_16.sp4_h_l_46 <X> T_11_16.sp4_v_t_41
 (14 7)  (560 263)  (560 263)  routing T_11_16.top_op_4 <X> T_11_16.lc_trk_g1_4
 (15 7)  (561 263)  (561 263)  routing T_11_16.top_op_4 <X> T_11_16.lc_trk_g1_4
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (564 263)  (564 263)  routing T_11_16.top_op_5 <X> T_11_16.lc_trk_g1_5
 (21 7)  (567 263)  (567 263)  routing T_11_16.top_op_7 <X> T_11_16.lc_trk_g1_7
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 263)  (582 263)  LC_3 Logic Functioning bit
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (38 7)  (584 263)  (584 263)  LC_3 Logic Functioning bit
 (39 7)  (585 263)  (585 263)  LC_3 Logic Functioning bit
 (41 7)  (587 263)  (587 263)  LC_3 Logic Functioning bit
 (43 7)  (589 263)  (589 263)  LC_3 Logic Functioning bit
 (48 7)  (594 263)  (594 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (16 8)  (562 264)  (562 264)  routing T_11_16.sp4_v_t_12 <X> T_11_16.lc_trk_g2_1
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (564 264)  (564 264)  routing T_11_16.sp4_v_t_12 <X> T_11_16.lc_trk_g2_1
 (21 8)  (567 264)  (567 264)  routing T_11_16.sp4_v_t_14 <X> T_11_16.lc_trk_g2_3
 (22 8)  (568 264)  (568 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (569 264)  (569 264)  routing T_11_16.sp4_v_t_14 <X> T_11_16.lc_trk_g2_3
 (25 8)  (571 264)  (571 264)  routing T_11_16.wire_logic_cluster/lc_2/out <X> T_11_16.lc_trk_g2_2
 (26 8)  (572 264)  (572 264)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 264)  (573 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 264)  (574 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 264)  (576 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 264)  (577 264)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 264)  (581 264)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.input_2_4
 (41 8)  (587 264)  (587 264)  LC_4 Logic Functioning bit
 (43 8)  (589 264)  (589 264)  LC_4 Logic Functioning bit
 (45 8)  (591 264)  (591 264)  LC_4 Logic Functioning bit
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (572 265)  (572 265)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 265)  (574 265)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 265)  (576 265)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 265)  (578 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (579 265)  (579 265)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.input_2_4
 (34 9)  (580 265)  (580 265)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.input_2_4
 (35 9)  (581 265)  (581 265)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.input_2_4
 (39 9)  (585 265)  (585 265)  LC_4 Logic Functioning bit
 (40 9)  (586 265)  (586 265)  LC_4 Logic Functioning bit
 (42 9)  (588 265)  (588 265)  LC_4 Logic Functioning bit
 (52 9)  (598 265)  (598 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (27 10)  (573 266)  (573 266)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 266)  (574 266)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 266)  (576 266)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (581 266)  (581 266)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.input_2_5
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (38 10)  (584 266)  (584 266)  LC_5 Logic Functioning bit
 (39 10)  (585 266)  (585 266)  LC_5 Logic Functioning bit
 (42 10)  (588 266)  (588 266)  LC_5 Logic Functioning bit
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (572 267)  (572 267)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 267)  (574 267)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 267)  (576 267)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 267)  (578 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (580 267)  (580 267)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.input_2_5
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (39 11)  (585 267)  (585 267)  LC_5 Logic Functioning bit
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (572 268)  (572 268)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (39 12)  (585 268)  (585 268)  LC_6 Logic Functioning bit
 (40 12)  (586 268)  (586 268)  LC_6 Logic Functioning bit
 (41 12)  (587 268)  (587 268)  LC_6 Logic Functioning bit
 (45 12)  (591 268)  (591 268)  LC_6 Logic Functioning bit
 (50 12)  (596 268)  (596 268)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (597 268)  (597 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (567 269)  (567 269)  routing T_11_16.sp4_r_v_b_43 <X> T_11_16.lc_trk_g3_3
 (27 13)  (573 269)  (573 269)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 269)  (577 269)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (40 13)  (586 269)  (586 269)  LC_6 Logic Functioning bit
 (41 13)  (587 269)  (587 269)  LC_6 Logic Functioning bit
 (21 14)  (567 270)  (567 270)  routing T_11_16.sp4_v_t_26 <X> T_11_16.lc_trk_g3_7
 (22 14)  (568 270)  (568 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 270)  (569 270)  routing T_11_16.sp4_v_t_26 <X> T_11_16.lc_trk_g3_7
 (25 14)  (571 270)  (571 270)  routing T_11_16.sp4_h_r_38 <X> T_11_16.lc_trk_g3_6
 (21 15)  (567 271)  (567 271)  routing T_11_16.sp4_v_t_26 <X> T_11_16.lc_trk_g3_7
 (22 15)  (568 271)  (568 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (569 271)  (569 271)  routing T_11_16.sp4_h_r_38 <X> T_11_16.lc_trk_g3_6
 (24 15)  (570 271)  (570 271)  routing T_11_16.sp4_h_r_38 <X> T_11_16.lc_trk_g3_6


LogicTile_12_16

 (14 1)  (614 257)  (614 257)  routing T_12_16.sp4_r_v_b_35 <X> T_12_16.lc_trk_g0_0
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (621 258)  (621 258)  routing T_12_16.sp4_h_l_2 <X> T_12_16.lc_trk_g0_7
 (22 2)  (622 258)  (622 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (623 258)  (623 258)  routing T_12_16.sp4_h_l_2 <X> T_12_16.lc_trk_g0_7
 (24 2)  (624 258)  (624 258)  routing T_12_16.sp4_h_l_2 <X> T_12_16.lc_trk_g0_7
 (0 3)  (600 259)  (600 259)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (13 4)  (613 260)  (613 260)  routing T_12_16.sp4_h_l_40 <X> T_12_16.sp4_v_b_5
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 260)  (628 260)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 260)  (633 260)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 260)  (635 260)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.input_2_2
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (48 4)  (648 260)  (648 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (12 5)  (612 261)  (612 261)  routing T_12_16.sp4_h_l_40 <X> T_12_16.sp4_v_b_5
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 261)  (632 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (633 261)  (633 261)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.input_2_2
 (21 6)  (621 262)  (621 262)  routing T_12_16.sp4_v_b_7 <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (623 262)  (623 262)  routing T_12_16.sp4_v_b_7 <X> T_12_16.lc_trk_g1_7
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 262)  (628 262)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 262)  (630 262)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (26 7)  (626 263)  (626 263)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 263)  (628 263)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 263)  (631 263)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (2 8)  (602 264)  (602 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (622 264)  (622 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (14 10)  (614 266)  (614 266)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g2_4
 (9 11)  (609 267)  (609 267)  routing T_12_16.sp4_v_b_7 <X> T_12_16.sp4_v_t_42
 (14 11)  (614 267)  (614 267)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g2_4
 (16 11)  (616 267)  (616 267)  routing T_12_16.sp4_v_b_36 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (2 12)  (602 268)  (602 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 268)  (631 268)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (15 13)  (615 269)  (615 269)  routing T_12_16.sp4_v_t_29 <X> T_12_16.lc_trk_g3_0
 (16 13)  (616 269)  (616 269)  routing T_12_16.sp4_v_t_29 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 269)  (625 269)  routing T_12_16.sp4_r_v_b_42 <X> T_12_16.lc_trk_g3_2
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 269)  (631 269)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (41 13)  (641 269)  (641 269)  LC_6 Logic Functioning bit
 (43 13)  (643 269)  (643 269)  LC_6 Logic Functioning bit
 (21 14)  (621 270)  (621 270)  routing T_12_16.sp4_v_t_26 <X> T_12_16.lc_trk_g3_7
 (22 14)  (622 270)  (622 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 270)  (623 270)  routing T_12_16.sp4_v_t_26 <X> T_12_16.lc_trk_g3_7
 (14 15)  (614 271)  (614 271)  routing T_12_16.tnl_op_4 <X> T_12_16.lc_trk_g3_4
 (15 15)  (615 271)  (615 271)  routing T_12_16.tnl_op_4 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (621 271)  (621 271)  routing T_12_16.sp4_v_t_26 <X> T_12_16.lc_trk_g3_7


LogicTile_13_16

 (0 0)  (654 256)  (654 256)  Negative Clock bit

 (11 0)  (665 256)  (665 256)  routing T_13_16.sp4_v_t_46 <X> T_13_16.sp4_v_b_2
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (41 0)  (695 256)  (695 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (12 1)  (666 257)  (666 257)  routing T_13_16.sp4_v_t_46 <X> T_13_16.sp4_v_b_2
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (45 1)  (699 257)  (699 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 4)  (658 260)  (658 260)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_v_b_3
 (6 4)  (660 260)  (660 260)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_v_b_3
 (10 4)  (664 260)  (664 260)  routing T_13_16.sp4_v_t_46 <X> T_13_16.sp4_h_r_4
 (13 4)  (667 260)  (667 260)  routing T_13_16.sp4_h_l_40 <X> T_13_16.sp4_v_b_5
 (14 4)  (668 260)  (668 260)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g1_0
 (5 5)  (659 261)  (659 261)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_v_b_3
 (8 5)  (662 261)  (662 261)  routing T_13_16.sp4_h_l_47 <X> T_13_16.sp4_v_b_4
 (9 5)  (663 261)  (663 261)  routing T_13_16.sp4_h_l_47 <X> T_13_16.sp4_v_b_4
 (10 5)  (664 261)  (664 261)  routing T_13_16.sp4_h_l_47 <X> T_13_16.sp4_v_b_4
 (12 5)  (666 261)  (666 261)  routing T_13_16.sp4_h_l_40 <X> T_13_16.sp4_v_b_5
 (17 5)  (671 261)  (671 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (4 9)  (658 265)  (658 265)  routing T_13_16.sp4_h_l_47 <X> T_13_16.sp4_h_r_6
 (6 9)  (660 265)  (660 265)  routing T_13_16.sp4_h_l_47 <X> T_13_16.sp4_h_r_6
 (8 9)  (662 265)  (662 265)  routing T_13_16.sp4_h_l_36 <X> T_13_16.sp4_v_b_7
 (9 9)  (663 265)  (663 265)  routing T_13_16.sp4_h_l_36 <X> T_13_16.sp4_v_b_7
 (10 9)  (664 265)  (664 265)  routing T_13_16.sp4_h_l_36 <X> T_13_16.sp4_v_b_7
 (5 12)  (659 268)  (659 268)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_h_r_9
 (0 14)  (654 270)  (654 270)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 270)  (668 270)  routing T_13_16.rgt_op_4 <X> T_13_16.lc_trk_g3_4
 (15 14)  (669 270)  (669 270)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g3_5
 (16 14)  (670 270)  (670 270)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g3_5
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (654 271)  (654 271)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 271)  (655 271)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (15 15)  (669 271)  (669 271)  routing T_13_16.rgt_op_4 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (672 271)  (672 271)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g3_5


LogicTile_14_16

 (0 0)  (708 256)  (708 256)  Negative Clock bit

 (14 0)  (722 256)  (722 256)  routing T_14_16.lft_op_0 <X> T_14_16.lc_trk_g0_0
 (15 0)  (723 256)  (723 256)  routing T_14_16.top_op_1 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (729 256)  (729 256)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g0_3
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.input_2_0
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (15 1)  (723 257)  (723 257)  routing T_14_16.lft_op_0 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (726 257)  (726 257)  routing T_14_16.top_op_1 <X> T_14_16.lc_trk_g0_1
 (26 1)  (734 257)  (734 257)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 257)  (738 257)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 258)  (722 258)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g0_4
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 258)  (742 258)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 258)  (743 258)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.input_2_1
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (736 259)  (736 259)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (741 259)  (741 259)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.input_2_1
 (34 3)  (742 259)  (742 259)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.input_2_1
 (35 3)  (743 259)  (743 259)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.input_2_1
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (45 3)  (753 259)  (753 259)  LC_1 Logic Functioning bit
 (14 4)  (722 260)  (722 260)  routing T_14_16.lft_op_0 <X> T_14_16.lc_trk_g1_0
 (15 4)  (723 260)  (723 260)  routing T_14_16.bot_op_1 <X> T_14_16.lc_trk_g1_1
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (729 260)  (729 260)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 260)  (735 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 260)  (738 260)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (38 4)  (746 260)  (746 260)  LC_2 Logic Functioning bit
 (15 5)  (723 261)  (723 261)  routing T_14_16.lft_op_0 <X> T_14_16.lc_trk_g1_0
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 261)  (732 261)  routing T_14_16.bot_op_2 <X> T_14_16.lc_trk_g1_2
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (38 5)  (746 261)  (746 261)  LC_2 Logic Functioning bit
 (15 6)  (723 262)  (723 262)  routing T_14_16.bot_op_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 262)  (732 262)  routing T_14_16.bot_op_7 <X> T_14_16.lc_trk_g1_7
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 262)  (736 262)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 262)  (738 262)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (45 6)  (753 262)  (753 262)  LC_3 Logic Functioning bit
 (50 6)  (758 262)  (758 262)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (734 263)  (734 263)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (45 7)  (753 263)  (753 263)  LC_3 Logic Functioning bit
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 264)  (726 264)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g2_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (21 10)  (729 266)  (729 266)  routing T_14_16.wire_logic_cluster/lc_7/out <X> T_14_16.lc_trk_g2_7
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (43 10)  (751 266)  (751 266)  LC_5 Logic Functioning bit
 (50 10)  (758 266)  (758 266)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (723 267)  (723 267)  routing T_14_16.tnr_op_4 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (43 11)  (751 267)  (751 267)  LC_5 Logic Functioning bit
 (25 12)  (733 268)  (733 268)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g3_2
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (50 12)  (758 268)  (758 268)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (735 269)  (735 269)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (42 13)  (750 269)  (750 269)  LC_6 Logic Functioning bit
 (45 13)  (753 269)  (753 269)  LC_6 Logic Functioning bit
 (0 14)  (708 270)  (708 270)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 270)  (726 270)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g3_5
 (25 14)  (733 270)  (733 270)  routing T_14_16.wire_logic_cluster/lc_6/out <X> T_14_16.lc_trk_g3_6
 (26 14)  (734 270)  (734 270)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 270)  (735 270)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 270)  (742 270)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (40 14)  (748 270)  (748 270)  LC_7 Logic Functioning bit
 (42 14)  (750 270)  (750 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (1 15)  (709 271)  (709 271)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (734 271)  (734 271)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 271)  (736 271)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 271)  (738 271)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 271)  (740 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (37 15)  (745 271)  (745 271)  LC_7 Logic Functioning bit
 (38 15)  (746 271)  (746 271)  LC_7 Logic Functioning bit
 (39 15)  (747 271)  (747 271)  LC_7 Logic Functioning bit
 (41 15)  (749 271)  (749 271)  LC_7 Logic Functioning bit
 (43 15)  (751 271)  (751 271)  LC_7 Logic Functioning bit
 (45 15)  (753 271)  (753 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (4 0)  (766 256)  (766 256)  routing T_15_16.sp4_v_t_37 <X> T_15_16.sp4_v_b_0
 (14 0)  (776 256)  (776 256)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g0_0
 (15 0)  (777 256)  (777 256)  routing T_15_16.bot_op_1 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 256)  (797 256)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.input_2_0
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (37 0)  (799 256)  (799 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (41 0)  (803 256)  (803 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (53 0)  (815 256)  (815 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 257)  (795 257)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.input_2_0
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (762 259)  (762 259)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (13 3)  (775 259)  (775 259)  routing T_15_16.sp4_v_b_9 <X> T_15_16.sp4_h_l_39
 (4 4)  (766 260)  (766 260)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_3
 (6 4)  (768 260)  (768 260)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_3
 (11 4)  (773 260)  (773 260)  routing T_15_16.sp4_v_t_39 <X> T_15_16.sp4_v_b_5
 (5 5)  (767 261)  (767 261)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_b_3
 (12 5)  (774 261)  (774 261)  routing T_15_16.sp4_v_t_39 <X> T_15_16.sp4_v_b_5
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 261)  (786 261)  routing T_15_16.bot_op_2 <X> T_15_16.lc_trk_g1_2
 (12 6)  (774 262)  (774 262)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_h_l_40
 (11 7)  (773 263)  (773 263)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_h_l_40
 (11 8)  (773 264)  (773 264)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_v_b_8
 (9 9)  (771 265)  (771 265)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_v_b_7
 (10 9)  (772 265)  (772 265)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_v_b_7
 (12 9)  (774 265)  (774 265)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_v_b_8
 (15 11)  (777 267)  (777 267)  routing T_15_16.sp4_v_t_33 <X> T_15_16.lc_trk_g2_4
 (16 11)  (778 267)  (778 267)  routing T_15_16.sp4_v_t_33 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (13 12)  (775 268)  (775 268)  routing T_15_16.sp4_h_l_46 <X> T_15_16.sp4_v_b_11
 (12 13)  (774 269)  (774 269)  routing T_15_16.sp4_h_l_46 <X> T_15_16.sp4_v_b_11
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_16

 (19 0)  (835 256)  (835 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (26 0)  (842 256)  (842 256)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 256)  (844 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 256)  (846 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 256)  (851 256)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.input_2_0
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (38 0)  (854 256)  (854 256)  LC_0 Logic Functioning bit
 (43 0)  (859 256)  (859 256)  LC_0 Logic Functioning bit
 (52 0)  (868 256)  (868 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (830 257)  (830 257)  routing T_16_16.sp4_r_v_b_35 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (26 1)  (842 257)  (842 257)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 257)  (843 257)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 257)  (844 257)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 257)  (848 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (851 257)  (851 257)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.input_2_0
 (36 1)  (852 257)  (852 257)  LC_0 Logic Functioning bit
 (43 1)  (859 257)  (859 257)  LC_0 Logic Functioning bit
 (15 2)  (831 258)  (831 258)  routing T_16_16.top_op_5 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (841 258)  (841 258)  routing T_16_16.sp4_h_l_11 <X> T_16_16.lc_trk_g0_6
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (42 2)  (858 258)  (858 258)  LC_1 Logic Functioning bit
 (43 2)  (859 258)  (859 258)  LC_1 Logic Functioning bit
 (50 2)  (866 258)  (866 258)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (834 259)  (834 259)  routing T_16_16.top_op_5 <X> T_16_16.lc_trk_g0_5
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (839 259)  (839 259)  routing T_16_16.sp4_h_l_11 <X> T_16_16.lc_trk_g0_6
 (24 3)  (840 259)  (840 259)  routing T_16_16.sp4_h_l_11 <X> T_16_16.lc_trk_g0_6
 (25 3)  (841 259)  (841 259)  routing T_16_16.sp4_h_l_11 <X> T_16_16.lc_trk_g0_6
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (42 3)  (858 259)  (858 259)  LC_1 Logic Functioning bit
 (43 3)  (859 259)  (859 259)  LC_1 Logic Functioning bit
 (46 3)  (862 259)  (862 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 4)  (837 260)  (837 260)  routing T_16_16.sp4_h_r_11 <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 260)  (839 260)  routing T_16_16.sp4_h_r_11 <X> T_16_16.lc_trk_g1_3
 (24 4)  (840 260)  (840 260)  routing T_16_16.sp4_h_r_11 <X> T_16_16.lc_trk_g1_3
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (42 4)  (858 260)  (858 260)  LC_2 Logic Functioning bit
 (50 4)  (866 260)  (866 260)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (831 261)  (831 261)  routing T_16_16.bot_op_0 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (834 262)  (834 262)  routing T_16_16.bnr_op_5 <X> T_16_16.lc_trk_g1_5
 (25 6)  (841 262)  (841 262)  routing T_16_16.bnr_op_6 <X> T_16_16.lc_trk_g1_6
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (46 6)  (862 262)  (862 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (834 263)  (834 263)  routing T_16_16.bnr_op_5 <X> T_16_16.lc_trk_g1_5
 (22 7)  (838 263)  (838 263)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (841 263)  (841 263)  routing T_16_16.bnr_op_6 <X> T_16_16.lc_trk_g1_6
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 263)  (848 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (849 263)  (849 263)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.input_2_3
 (35 7)  (851 263)  (851 263)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.input_2_3
 (15 8)  (831 264)  (831 264)  routing T_16_16.sp4_h_r_41 <X> T_16_16.lc_trk_g2_1
 (16 8)  (832 264)  (832 264)  routing T_16_16.sp4_h_r_41 <X> T_16_16.lc_trk_g2_1
 (17 8)  (833 264)  (833 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 264)  (834 264)  routing T_16_16.sp4_h_r_41 <X> T_16_16.lc_trk_g2_1
 (21 8)  (837 264)  (837 264)  routing T_16_16.sp4_h_r_43 <X> T_16_16.lc_trk_g2_3
 (22 8)  (838 264)  (838 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 264)  (839 264)  routing T_16_16.sp4_h_r_43 <X> T_16_16.lc_trk_g2_3
 (24 8)  (840 264)  (840 264)  routing T_16_16.sp4_h_r_43 <X> T_16_16.lc_trk_g2_3
 (18 9)  (834 265)  (834 265)  routing T_16_16.sp4_h_r_41 <X> T_16_16.lc_trk_g2_1
 (21 9)  (837 265)  (837 265)  routing T_16_16.sp4_h_r_43 <X> T_16_16.lc_trk_g2_3
 (14 10)  (830 266)  (830 266)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g2_4
 (21 10)  (837 266)  (837 266)  routing T_16_16.sp12_v_b_7 <X> T_16_16.lc_trk_g2_7
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (840 266)  (840 266)  routing T_16_16.sp12_v_b_7 <X> T_16_16.lc_trk_g2_7
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (856 266)  (856 266)  LC_5 Logic Functioning bit
 (41 10)  (857 266)  (857 266)  LC_5 Logic Functioning bit
 (42 10)  (858 266)  (858 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (14 11)  (830 267)  (830 267)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g2_4
 (15 11)  (831 267)  (831 267)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g2_4
 (16 11)  (832 267)  (832 267)  routing T_16_16.sp4_h_r_44 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (837 267)  (837 267)  routing T_16_16.sp12_v_b_7 <X> T_16_16.lc_trk_g2_7
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 267)  (841 267)  routing T_16_16.sp4_r_v_b_38 <X> T_16_16.lc_trk_g2_6
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 267)  (844 267)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 267)  (846 267)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (40 11)  (856 267)  (856 267)  LC_5 Logic Functioning bit
 (42 11)  (858 267)  (858 267)  LC_5 Logic Functioning bit
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 268)  (839 268)  routing T_16_16.sp12_v_b_19 <X> T_16_16.lc_trk_g3_3
 (27 12)  (843 268)  (843 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 268)  (847 268)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (50 12)  (866 268)  (866 268)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (837 269)  (837 269)  routing T_16_16.sp12_v_b_19 <X> T_16_16.lc_trk_g3_3
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 269)  (843 269)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 269)  (846 269)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 269)  (847 269)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (21 14)  (837 270)  (837 270)  routing T_16_16.wire_logic_cluster/lc_7/out <X> T_16_16.lc_trk_g3_7
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (37 14)  (853 270)  (853 270)  LC_7 Logic Functioning bit
 (39 14)  (855 270)  (855 270)  LC_7 Logic Functioning bit
 (40 14)  (856 270)  (856 270)  LC_7 Logic Functioning bit
 (42 14)  (858 270)  (858 270)  LC_7 Logic Functioning bit
 (14 15)  (830 271)  (830 271)  routing T_16_16.sp4_r_v_b_44 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (839 271)  (839 271)  routing T_16_16.sp4_h_r_30 <X> T_16_16.lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.sp4_h_r_30 <X> T_16_16.lc_trk_g3_6
 (25 15)  (841 271)  (841 271)  routing T_16_16.sp4_h_r_30 <X> T_16_16.lc_trk_g3_6
 (26 15)  (842 271)  (842 271)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 271)  (844 271)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0


LogicTile_17_16

 (0 0)  (874 256)  (874 256)  Negative Clock bit

 (25 0)  (899 256)  (899 256)  routing T_17_16.lft_op_2 <X> T_17_16.lc_trk_g0_2
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 257)  (898 257)  routing T_17_16.lft_op_2 <X> T_17_16.lc_trk_g0_2
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 258)  (889 258)  routing T_17_16.bot_op_5 <X> T_17_16.lc_trk_g0_5
 (17 2)  (891 258)  (891 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (28 2)  (902 258)  (902 258)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 258)  (905 258)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (909 258)  (909 258)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_1
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 259)  (898 259)  routing T_17_16.bot_op_6 <X> T_17_16.lc_trk_g0_6
 (26 3)  (900 259)  (900 259)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 259)  (902 259)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 259)  (905 259)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 259)  (906 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (907 259)  (907 259)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_1
 (34 3)  (908 259)  (908 259)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_1
 (35 3)  (909 259)  (909 259)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_1
 (36 3)  (910 259)  (910 259)  LC_1 Logic Functioning bit
 (38 3)  (912 259)  (912 259)  LC_1 Logic Functioning bit
 (40 3)  (914 259)  (914 259)  LC_1 Logic Functioning bit
 (21 4)  (895 260)  (895 260)  routing T_17_16.wire_logic_cluster/lc_3/out <X> T_17_16.lc_trk_g1_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (901 260)  (901 260)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 260)  (904 260)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 260)  (905 260)  routing T_17_16.lc_trk_g0_5 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 260)  (910 260)  LC_2 Logic Functioning bit
 (42 4)  (916 260)  (916 260)  LC_2 Logic Functioning bit
 (46 4)  (920 260)  (920 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (924 260)  (924 260)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (896 261)  (896 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 261)  (897 261)  routing T_17_16.sp4_v_b_18 <X> T_17_16.lc_trk_g1_2
 (24 5)  (898 261)  (898 261)  routing T_17_16.sp4_v_b_18 <X> T_17_16.lc_trk_g1_2
 (27 5)  (901 261)  (901 261)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 261)  (902 261)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 261)  (904 261)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (15 6)  (889 262)  (889 262)  routing T_17_16.lft_op_5 <X> T_17_16.lc_trk_g1_5
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (892 262)  (892 262)  routing T_17_16.lft_op_5 <X> T_17_16.lc_trk_g1_5
 (25 6)  (899 262)  (899 262)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g1_6
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (42 6)  (916 262)  (916 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (50 6)  (924 262)  (924 262)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (926 262)  (926 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (897 263)  (897 263)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g1_6
 (24 7)  (898 263)  (898 263)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g1_6
 (25 7)  (899 263)  (899 263)  routing T_17_16.sp4_h_l_11 <X> T_17_16.lc_trk_g1_6
 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 263)  (901 263)  routing T_17_16.lc_trk_g1_2 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (41 7)  (915 263)  (915 263)  LC_3 Logic Functioning bit
 (42 7)  (916 263)  (916 263)  LC_3 Logic Functioning bit
 (43 7)  (917 263)  (917 263)  LC_3 Logic Functioning bit
 (44 7)  (918 263)  (918 263)  LC_3 Logic Functioning bit
 (14 8)  (888 264)  (888 264)  routing T_17_16.bnl_op_0 <X> T_17_16.lc_trk_g2_0
 (16 8)  (890 264)  (890 264)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g2_1
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 264)  (892 264)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g2_1
 (21 8)  (895 264)  (895 264)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g2_3
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (897 264)  (897 264)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g2_3
 (24 8)  (898 264)  (898 264)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g2_3
 (25 8)  (899 264)  (899 264)  routing T_17_16.rgt_op_2 <X> T_17_16.lc_trk_g2_2
 (14 9)  (888 265)  (888 265)  routing T_17_16.bnl_op_0 <X> T_17_16.lc_trk_g2_0
 (17 9)  (891 265)  (891 265)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (892 265)  (892 265)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g2_1
 (21 9)  (895 265)  (895 265)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g2_3
 (22 9)  (896 265)  (896 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 265)  (898 265)  routing T_17_16.rgt_op_2 <X> T_17_16.lc_trk_g2_2
 (8 12)  (882 268)  (882 268)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_h_r_10
 (9 12)  (883 268)  (883 268)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_h_r_10
 (10 12)  (884 268)  (884 268)  routing T_17_16.sp4_v_b_4 <X> T_17_16.sp4_h_r_10
 (14 12)  (888 268)  (888 268)  routing T_17_16.bnl_op_0 <X> T_17_16.lc_trk_g3_0
 (15 12)  (889 268)  (889 268)  routing T_17_16.tnr_op_1 <X> T_17_16.lc_trk_g3_1
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (14 13)  (888 269)  (888 269)  routing T_17_16.bnl_op_0 <X> T_17_16.lc_trk_g3_0
 (17 13)  (891 269)  (891 269)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 270)  (899 270)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g3_6
 (28 14)  (902 270)  (902 270)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 270)  (903 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 270)  (905 270)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 270)  (908 270)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (38 14)  (912 270)  (912 270)  LC_7 Logic Functioning bit
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 271)  (897 271)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g3_6
 (25 15)  (899 271)  (899 271)  routing T_17_16.sp4_v_b_38 <X> T_17_16.lc_trk_g3_6
 (28 15)  (902 271)  (902 271)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 271)  (904 271)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 271)  (906 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (907 271)  (907 271)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.input_2_7
 (34 15)  (908 271)  (908 271)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.input_2_7
 (36 15)  (910 271)  (910 271)  LC_7 Logic Functioning bit


LogicTile_18_16

 (15 0)  (943 256)  (943 256)  routing T_18_16.top_op_1 <X> T_18_16.lc_trk_g0_1
 (17 0)  (945 256)  (945 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (953 256)  (953 256)  routing T_18_16.sp4_h_r_10 <X> T_18_16.lc_trk_g0_2
 (18 1)  (946 257)  (946 257)  routing T_18_16.top_op_1 <X> T_18_16.lc_trk_g0_1
 (22 1)  (950 257)  (950 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (951 257)  (951 257)  routing T_18_16.sp4_h_r_10 <X> T_18_16.lc_trk_g0_2
 (24 1)  (952 257)  (952 257)  routing T_18_16.sp4_h_r_10 <X> T_18_16.lc_trk_g0_2
 (27 4)  (955 260)  (955 260)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 260)  (956 260)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 260)  (958 260)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 260)  (959 260)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 260)  (960 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 260)  (961 260)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (43 4)  (971 260)  (971 260)  LC_2 Logic Functioning bit
 (26 5)  (954 261)  (954 261)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 261)  (957 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 261)  (958 261)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 261)  (959 261)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 261)  (960 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (961 261)  (961 261)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.input_2_2
 (34 5)  (962 261)  (962 261)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.input_2_2
 (35 5)  (963 261)  (963 261)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.input_2_2
 (36 5)  (964 261)  (964 261)  LC_2 Logic Functioning bit
 (39 5)  (967 261)  (967 261)  LC_2 Logic Functioning bit
 (41 5)  (969 261)  (969 261)  LC_2 Logic Functioning bit
 (21 6)  (949 262)  (949 262)  routing T_18_16.sp4_h_l_10 <X> T_18_16.lc_trk_g1_7
 (22 6)  (950 262)  (950 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (951 262)  (951 262)  routing T_18_16.sp4_h_l_10 <X> T_18_16.lc_trk_g1_7
 (24 6)  (952 262)  (952 262)  routing T_18_16.sp4_h_l_10 <X> T_18_16.lc_trk_g1_7
 (21 7)  (949 263)  (949 263)  routing T_18_16.sp4_h_l_10 <X> T_18_16.lc_trk_g1_7
 (21 10)  (949 266)  (949 266)  routing T_18_16.rgt_op_7 <X> T_18_16.lc_trk_g2_7
 (22 10)  (950 266)  (950 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 266)  (952 266)  routing T_18_16.rgt_op_7 <X> T_18_16.lc_trk_g2_7
 (26 10)  (954 266)  (954 266)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 266)  (955 266)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 266)  (958 266)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 266)  (959 266)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 266)  (961 266)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 266)  (962 266)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (39 10)  (967 266)  (967 266)  LC_5 Logic Functioning bit
 (43 10)  (971 266)  (971 266)  LC_5 Logic Functioning bit
 (4 11)  (932 267)  (932 267)  routing T_18_16.sp4_h_r_10 <X> T_18_16.sp4_h_l_43
 (6 11)  (934 267)  (934 267)  routing T_18_16.sp4_h_r_10 <X> T_18_16.sp4_h_l_43
 (26 11)  (954 267)  (954 267)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 267)  (955 267)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 267)  (956 267)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 267)  (958 267)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 267)  (960 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (964 267)  (964 267)  LC_5 Logic Functioning bit
 (40 11)  (968 267)  (968 267)  LC_5 Logic Functioning bit
 (9 12)  (937 268)  (937 268)  routing T_18_16.sp4_v_t_47 <X> T_18_16.sp4_h_r_10
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (949 269)  (949 269)  routing T_18_16.sp4_r_v_b_43 <X> T_18_16.lc_trk_g3_3
 (17 14)  (945 270)  (945 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (946 270)  (946 270)  routing T_18_16.bnl_op_5 <X> T_18_16.lc_trk_g3_5
 (25 14)  (953 270)  (953 270)  routing T_18_16.bnl_op_6 <X> T_18_16.lc_trk_g3_6
 (18 15)  (946 271)  (946 271)  routing T_18_16.bnl_op_5 <X> T_18_16.lc_trk_g3_5
 (22 15)  (950 271)  (950 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (953 271)  (953 271)  routing T_18_16.bnl_op_6 <X> T_18_16.lc_trk_g3_6


LogicTile_19_16

 (0 0)  (982 256)  (982 256)  Negative Clock bit

 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 10)  (996 266)  (996 266)  routing T_19_16.sp4_h_r_44 <X> T_19_16.lc_trk_g2_4
 (17 10)  (999 266)  (999 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (1003 266)  (1003 266)  routing T_19_16.sp4_h_r_39 <X> T_19_16.lc_trk_g2_7
 (22 10)  (1004 266)  (1004 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1005 266)  (1005 266)  routing T_19_16.sp4_h_r_39 <X> T_19_16.lc_trk_g2_7
 (24 10)  (1006 266)  (1006 266)  routing T_19_16.sp4_h_r_39 <X> T_19_16.lc_trk_g2_7
 (14 11)  (996 267)  (996 267)  routing T_19_16.sp4_h_r_44 <X> T_19_16.lc_trk_g2_4
 (15 11)  (997 267)  (997 267)  routing T_19_16.sp4_h_r_44 <X> T_19_16.lc_trk_g2_4
 (16 11)  (998 267)  (998 267)  routing T_19_16.sp4_h_r_44 <X> T_19_16.lc_trk_g2_4
 (17 11)  (999 267)  (999 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (17 12)  (999 268)  (999 268)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1000 268)  (1000 268)  routing T_19_16.bnl_op_1 <X> T_19_16.lc_trk_g3_1
 (18 13)  (1000 269)  (1000 269)  routing T_19_16.bnl_op_1 <X> T_19_16.lc_trk_g3_1
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_4 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1008 270)  (1008 270)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 270)  (1009 270)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 270)  (1010 270)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 270)  (1011 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 270)  (1013 270)  routing T_19_16.lc_trk_g2_4 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 270)  (1015 270)  routing T_19_16.lc_trk_g2_4 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 270)  (1017 270)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.input_2_7
 (41 14)  (1023 270)  (1023 270)  LC_7 Logic Functioning bit
 (43 14)  (1025 270)  (1025 270)  LC_7 Logic Functioning bit
 (45 14)  (1027 270)  (1027 270)  LC_7 Logic Functioning bit
 (51 14)  (1033 270)  (1033 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (1008 271)  (1008 271)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 271)  (1010 271)  routing T_19_16.lc_trk_g2_7 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 271)  (1011 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 271)  (1014 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1015 271)  (1015 271)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.input_2_7
 (41 15)  (1023 271)  (1023 271)  LC_7 Logic Functioning bit
 (42 15)  (1024 271)  (1024 271)  LC_7 Logic Functioning bit
 (43 15)  (1025 271)  (1025 271)  LC_7 Logic Functioning bit
 (47 15)  (1029 271)  (1029 271)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_29_16

 (4 6)  (1514 262)  (1514 262)  routing T_29_16.sp4_h_r_9 <X> T_29_16.sp4_v_t_38
 (6 6)  (1516 262)  (1516 262)  routing T_29_16.sp4_h_r_9 <X> T_29_16.sp4_v_t_38
 (5 7)  (1515 263)  (1515 263)  routing T_29_16.sp4_h_r_9 <X> T_29_16.sp4_v_t_38


LogicTile_32_16

 (8 8)  (1680 264)  (1680 264)  routing T_32_16.sp4_v_b_7 <X> T_32_16.sp4_h_r_7
 (9 8)  (1681 264)  (1681 264)  routing T_32_16.sp4_v_b_7 <X> T_32_16.sp4_h_r_7


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (11 2)  (1737 258)  (1737 258)  routing T_33_16.span4_horz_7 <X> T_33_16.span4_vert_t_13
 (12 2)  (1738 258)  (1738 258)  routing T_33_16.span4_horz_7 <X> T_33_16.span4_vert_t_13
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (12 4)  (1738 260)  (1738 260)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 260)  (1739 260)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 260)  (1742 260)  IOB_0 IO Functioning bit
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 6)  (1729 262)  (1729 262)  IO control bit: GIORIGHT1_IE_1

 (0 11)  (1726 267)  (1726 267)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (5 14)  (1731 270)  (1731 270)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g1_7
 (7 14)  (1733 270)  (1733 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (1734 271)  (1734 271)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g1_7


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_3_15

 (3 4)  (129 244)  (129 244)  routing T_3_15.sp12_v_t_23 <X> T_3_15.sp12_h_r_0


LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_7_15

 (4 1)  (346 241)  (346 241)  routing T_7_15.sp4_v_t_42 <X> T_7_15.sp4_h_r_0
 (21 6)  (363 246)  (363 246)  routing T_7_15.sp4_v_b_15 <X> T_7_15.lc_trk_g1_7
 (22 6)  (364 246)  (364 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (365 246)  (365 246)  routing T_7_15.sp4_v_b_15 <X> T_7_15.lc_trk_g1_7
 (21 7)  (363 247)  (363 247)  routing T_7_15.sp4_v_b_15 <X> T_7_15.lc_trk_g1_7
 (22 10)  (364 250)  (364 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (363 251)  (363 251)  routing T_7_15.sp4_r_v_b_39 <X> T_7_15.lc_trk_g2_7
 (26 14)  (368 254)  (368 254)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (31 14)  (373 254)  (373 254)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 254)  (374 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 254)  (376 254)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 254)  (378 254)  LC_7 Logic Functioning bit
 (38 14)  (380 254)  (380 254)  LC_7 Logic Functioning bit
 (46 14)  (388 254)  (388 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (389 254)  (389 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (393 254)  (393 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (368 255)  (368 255)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 255)  (370 255)  routing T_7_15.lc_trk_g2_7 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 255)  (371 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 255)  (373 255)  routing T_7_15.lc_trk_g1_7 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 255)  (379 255)  LC_7 Logic Functioning bit
 (39 15)  (381 255)  (381 255)  LC_7 Logic Functioning bit
 (46 15)  (388 255)  (388 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_9_15

 (26 0)  (464 240)  (464 240)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 240)  (466 240)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 240)  (467 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 240)  (468 240)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 240)  (471 240)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 240)  (475 240)  LC_0 Logic Functioning bit
 (39 0)  (477 240)  (477 240)  LC_0 Logic Functioning bit
 (28 1)  (466 241)  (466 241)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (47 1)  (485 241)  (485 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (4 8)  (442 248)  (442 248)  routing T_9_15.sp4_h_l_43 <X> T_9_15.sp4_v_b_6
 (5 9)  (443 249)  (443 249)  routing T_9_15.sp4_h_l_43 <X> T_9_15.sp4_v_b_6
 (14 10)  (452 250)  (452 250)  routing T_9_15.sp4_v_b_36 <X> T_9_15.lc_trk_g2_4
 (16 10)  (454 250)  (454 250)  routing T_9_15.sp4_v_t_16 <X> T_9_15.lc_trk_g2_5
 (17 10)  (455 250)  (455 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (456 250)  (456 250)  routing T_9_15.sp4_v_t_16 <X> T_9_15.lc_trk_g2_5
 (14 11)  (452 251)  (452 251)  routing T_9_15.sp4_v_b_36 <X> T_9_15.lc_trk_g2_4
 (16 11)  (454 251)  (454 251)  routing T_9_15.sp4_v_b_36 <X> T_9_15.lc_trk_g2_4
 (17 11)  (455 251)  (455 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (14 13)  (452 253)  (452 253)  routing T_9_15.sp4_h_r_24 <X> T_9_15.lc_trk_g3_0
 (15 13)  (453 253)  (453 253)  routing T_9_15.sp4_h_r_24 <X> T_9_15.lc_trk_g3_0
 (16 13)  (454 253)  (454 253)  routing T_9_15.sp4_h_r_24 <X> T_9_15.lc_trk_g3_0
 (17 13)  (455 253)  (455 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0


LogicTile_10_15

 (14 0)  (506 240)  (506 240)  routing T_10_15.lft_op_0 <X> T_10_15.lc_trk_g0_0
 (15 0)  (507 240)  (507 240)  routing T_10_15.sp12_h_r_1 <X> T_10_15.lc_trk_g0_1
 (17 0)  (509 240)  (509 240)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (510 240)  (510 240)  routing T_10_15.sp12_h_r_1 <X> T_10_15.lc_trk_g0_1
 (21 0)  (513 240)  (513 240)  routing T_10_15.sp12_h_r_3 <X> T_10_15.lc_trk_g0_3
 (22 0)  (514 240)  (514 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (516 240)  (516 240)  routing T_10_15.sp12_h_r_3 <X> T_10_15.lc_trk_g0_3
 (27 0)  (519 240)  (519 240)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 240)  (520 240)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 240)  (521 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 240)  (523 240)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 240)  (528 240)  LC_0 Logic Functioning bit
 (38 0)  (530 240)  (530 240)  LC_0 Logic Functioning bit
 (15 1)  (507 241)  (507 241)  routing T_10_15.lft_op_0 <X> T_10_15.lc_trk_g0_0
 (17 1)  (509 241)  (509 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (510 241)  (510 241)  routing T_10_15.sp12_h_r_1 <X> T_10_15.lc_trk_g0_1
 (21 1)  (513 241)  (513 241)  routing T_10_15.sp12_h_r_3 <X> T_10_15.lc_trk_g0_3
 (31 1)  (523 241)  (523 241)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 241)  (528 241)  LC_0 Logic Functioning bit
 (38 1)  (530 241)  (530 241)  LC_0 Logic Functioning bit
 (22 2)  (514 242)  (514 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (515 242)  (515 242)  routing T_10_15.sp12_h_l_12 <X> T_10_15.lc_trk_g0_7
 (28 2)  (520 242)  (520 242)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 242)  (522 242)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 242)  (523 242)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (527 242)  (527 242)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.input_2_1
 (38 2)  (530 242)  (530 242)  LC_1 Logic Functioning bit
 (14 3)  (506 243)  (506 243)  routing T_10_15.sp4_r_v_b_28 <X> T_10_15.lc_trk_g0_4
 (17 3)  (509 243)  (509 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (519 243)  (519 243)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 243)  (520 243)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 243)  (521 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 243)  (522 243)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 243)  (524 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (527 243)  (527 243)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.input_2_1
 (52 3)  (544 243)  (544 243)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (15 4)  (507 244)  (507 244)  routing T_10_15.bot_op_1 <X> T_10_15.lc_trk_g1_1
 (17 4)  (509 244)  (509 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 8)  (513 248)  (513 248)  routing T_10_15.sp4_v_t_22 <X> T_10_15.lc_trk_g2_3
 (22 8)  (514 248)  (514 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (515 248)  (515 248)  routing T_10_15.sp4_v_t_22 <X> T_10_15.lc_trk_g2_3
 (29 8)  (521 248)  (521 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (533 248)  (533 248)  LC_4 Logic Functioning bit
 (43 8)  (535 248)  (535 248)  LC_4 Logic Functioning bit
 (21 9)  (513 249)  (513 249)  routing T_10_15.sp4_v_t_22 <X> T_10_15.lc_trk_g2_3
 (29 9)  (521 249)  (521 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 249)  (523 249)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (48 9)  (540 249)  (540 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (543 249)  (543 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (28 10)  (520 250)  (520 250)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 250)  (521 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 250)  (522 250)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 250)  (526 250)  routing T_10_15.lc_trk_g1_1 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 250)  (528 250)  LC_5 Logic Functioning bit
 (50 10)  (542 250)  (542 250)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (506 251)  (506 251)  routing T_10_15.sp4_r_v_b_36 <X> T_10_15.lc_trk_g2_4
 (17 11)  (509 251)  (509 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (514 251)  (514 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 251)  (517 251)  routing T_10_15.sp4_r_v_b_38 <X> T_10_15.lc_trk_g2_6
 (36 11)  (528 251)  (528 251)  LC_5 Logic Functioning bit
 (11 13)  (503 253)  (503 253)  routing T_10_15.sp4_h_l_38 <X> T_10_15.sp4_h_r_11
 (13 13)  (505 253)  (505 253)  routing T_10_15.sp4_h_l_38 <X> T_10_15.sp4_h_r_11
 (17 13)  (509 253)  (509 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (29 14)  (521 254)  (521 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 254)  (522 254)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 254)  (523 254)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 254)  (525 254)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 254)  (527 254)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.input_2_7
 (43 14)  (535 254)  (535 254)  LC_7 Logic Functioning bit
 (26 15)  (518 255)  (518 255)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 255)  (520 255)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 255)  (521 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 255)  (523 255)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 255)  (524 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (527 255)  (527 255)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.input_2_7


LogicTile_11_15

 (0 0)  (546 240)  (546 240)  Negative Clock bit

 (22 0)  (568 240)  (568 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (14 1)  (560 241)  (560 241)  routing T_11_15.sp12_h_r_16 <X> T_11_15.lc_trk_g0_0
 (16 1)  (562 241)  (562 241)  routing T_11_15.sp12_h_r_16 <X> T_11_15.lc_trk_g0_0
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (568 241)  (568 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (574 242)  (574 242)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 242)  (576 242)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 242)  (579 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 242)  (580 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 242)  (581 242)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.input_2_1
 (36 2)  (582 242)  (582 242)  LC_1 Logic Functioning bit
 (37 2)  (583 242)  (583 242)  LC_1 Logic Functioning bit
 (38 2)  (584 242)  (584 242)  LC_1 Logic Functioning bit
 (39 2)  (585 242)  (585 242)  LC_1 Logic Functioning bit
 (43 2)  (589 242)  (589 242)  LC_1 Logic Functioning bit
 (0 3)  (546 243)  (546 243)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (27 3)  (573 243)  (573 243)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 243)  (574 243)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 243)  (576 243)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 243)  (578 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (579 243)  (579 243)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.input_2_1
 (34 3)  (580 243)  (580 243)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.input_2_1
 (36 3)  (582 243)  (582 243)  LC_1 Logic Functioning bit
 (37 3)  (583 243)  (583 243)  LC_1 Logic Functioning bit
 (38 3)  (584 243)  (584 243)  LC_1 Logic Functioning bit
 (39 3)  (585 243)  (585 243)  LC_1 Logic Functioning bit
 (1 4)  (547 244)  (547 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_t_23 <X> T_11_15.sp12_h_r_0
 (8 4)  (554 244)  (554 244)  routing T_11_15.sp4_h_l_45 <X> T_11_15.sp4_h_r_4
 (10 4)  (556 244)  (556 244)  routing T_11_15.sp4_h_l_45 <X> T_11_15.sp4_h_r_4
 (11 4)  (557 244)  (557 244)  routing T_11_15.sp4_v_t_44 <X> T_11_15.sp4_v_b_5
 (13 4)  (559 244)  (559 244)  routing T_11_15.sp4_v_t_44 <X> T_11_15.sp4_v_b_5
 (14 4)  (560 244)  (560 244)  routing T_11_15.lft_op_0 <X> T_11_15.lc_trk_g1_0
 (26 4)  (572 244)  (572 244)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 244)  (573 244)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 244)  (574 244)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 244)  (576 244)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 244)  (579 244)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 244)  (580 244)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (38 4)  (584 244)  (584 244)  LC_2 Logic Functioning bit
 (39 4)  (585 244)  (585 244)  LC_2 Logic Functioning bit
 (1 5)  (547 245)  (547 245)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (4 5)  (550 245)  (550 245)  routing T_11_15.sp4_v_t_47 <X> T_11_15.sp4_h_r_3
 (15 5)  (561 245)  (561 245)  routing T_11_15.lft_op_0 <X> T_11_15.lc_trk_g1_0
 (17 5)  (563 245)  (563 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (572 245)  (572 245)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 245)  (574 245)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (28 6)  (574 246)  (574 246)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 246)  (576 246)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 246)  (577 246)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 246)  (579 246)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 246)  (586 246)  LC_3 Logic Functioning bit
 (45 6)  (591 246)  (591 246)  LC_3 Logic Functioning bit
 (50 6)  (596 246)  (596 246)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (573 247)  (573 247)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 247)  (575 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 247)  (576 247)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 247)  (586 247)  LC_3 Logic Functioning bit
 (41 7)  (587 247)  (587 247)  LC_3 Logic Functioning bit
 (2 8)  (548 248)  (548 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 248)  (564 248)  routing T_11_15.wire_logic_cluster/lc_1/out <X> T_11_15.lc_trk_g2_1
 (26 8)  (572 248)  (572 248)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 248)  (575 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 248)  (578 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 248)  (579 248)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 248)  (580 248)  routing T_11_15.lc_trk_g3_0 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 248)  (583 248)  LC_4 Logic Functioning bit
 (39 8)  (585 248)  (585 248)  LC_4 Logic Functioning bit
 (40 8)  (586 248)  (586 248)  LC_4 Logic Functioning bit
 (42 8)  (588 248)  (588 248)  LC_4 Logic Functioning bit
 (26 9)  (572 249)  (572 249)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 249)  (574 249)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 249)  (575 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 249)  (576 249)  routing T_11_15.lc_trk_g0_3 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 249)  (578 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (582 249)  (582 249)  LC_4 Logic Functioning bit
 (37 9)  (583 249)  (583 249)  LC_4 Logic Functioning bit
 (39 9)  (585 249)  (585 249)  LC_4 Logic Functioning bit
 (40 9)  (586 249)  (586 249)  LC_4 Logic Functioning bit
 (42 9)  (588 249)  (588 249)  LC_4 Logic Functioning bit
 (25 10)  (571 250)  (571 250)  routing T_11_15.sp4_v_b_38 <X> T_11_15.lc_trk_g2_6
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (38 10)  (584 250)  (584 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (40 10)  (586 250)  (586 250)  LC_5 Logic Functioning bit
 (41 10)  (587 250)  (587 250)  LC_5 Logic Functioning bit
 (45 10)  (591 250)  (591 250)  LC_5 Logic Functioning bit
 (50 10)  (596 250)  (596 250)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (560 251)  (560 251)  routing T_11_15.tnl_op_4 <X> T_11_15.lc_trk_g2_4
 (15 11)  (561 251)  (561 251)  routing T_11_15.tnl_op_4 <X> T_11_15.lc_trk_g2_4
 (17 11)  (563 251)  (563 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (568 251)  (568 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (569 251)  (569 251)  routing T_11_15.sp4_v_b_38 <X> T_11_15.lc_trk_g2_6
 (25 11)  (571 251)  (571 251)  routing T_11_15.sp4_v_b_38 <X> T_11_15.lc_trk_g2_6
 (28 11)  (574 251)  (574 251)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 251)  (575 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (41 11)  (587 251)  (587 251)  LC_5 Logic Functioning bit
 (13 12)  (559 252)  (559 252)  routing T_11_15.sp4_v_t_46 <X> T_11_15.sp4_v_b_11
 (14 12)  (560 252)  (560 252)  routing T_11_15.sp4_v_t_21 <X> T_11_15.lc_trk_g3_0
 (16 12)  (562 252)  (562 252)  routing T_11_15.sp4_v_b_33 <X> T_11_15.lc_trk_g3_1
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 252)  (564 252)  routing T_11_15.sp4_v_b_33 <X> T_11_15.lc_trk_g3_1
 (14 13)  (560 253)  (560 253)  routing T_11_15.sp4_v_t_21 <X> T_11_15.lc_trk_g3_0
 (16 13)  (562 253)  (562 253)  routing T_11_15.sp4_v_t_21 <X> T_11_15.lc_trk_g3_0
 (17 13)  (563 253)  (563 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (564 253)  (564 253)  routing T_11_15.sp4_v_b_33 <X> T_11_15.lc_trk_g3_1
 (14 14)  (560 254)  (560 254)  routing T_11_15.sp4_v_t_17 <X> T_11_15.lc_trk_g3_4
 (16 15)  (562 255)  (562 255)  routing T_11_15.sp4_v_t_17 <X> T_11_15.lc_trk_g3_4
 (17 15)  (563 255)  (563 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_12_15

 (0 0)  (600 240)  (600 240)  Negative Clock bit

 (15 0)  (615 240)  (615 240)  routing T_12_15.lft_op_1 <X> T_12_15.lc_trk_g0_1
 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 240)  (618 240)  routing T_12_15.lft_op_1 <X> T_12_15.lc_trk_g0_1
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 240)  (624 240)  routing T_12_15.top_op_3 <X> T_12_15.lc_trk_g0_3
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 240)  (637 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (45 0)  (645 240)  (645 240)  LC_0 Logic Functioning bit
 (9 1)  (609 241)  (609 241)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_v_b_1
 (10 1)  (610 241)  (610 241)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_v_b_1
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (621 241)  (621 241)  routing T_12_15.top_op_3 <X> T_12_15.lc_trk_g0_3
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 241)  (623 241)  routing T_12_15.sp4_h_r_2 <X> T_12_15.lc_trk_g0_2
 (24 1)  (624 241)  (624 241)  routing T_12_15.sp4_h_r_2 <X> T_12_15.lc_trk_g0_2
 (25 1)  (625 241)  (625 241)  routing T_12_15.sp4_h_r_2 <X> T_12_15.lc_trk_g0_2
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 241)  (627 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 241)  (628 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 241)  (631 241)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 241)  (633 241)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_0
 (34 1)  (634 241)  (634 241)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_0
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (600 243)  (600 243)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 243)  (624 243)  routing T_12_15.top_op_6 <X> T_12_15.lc_trk_g0_6
 (25 3)  (625 243)  (625 243)  routing T_12_15.top_op_6 <X> T_12_15.lc_trk_g0_6
 (0 4)  (600 244)  (600 244)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (612 244)  (612 244)  routing T_12_15.sp4_v_b_11 <X> T_12_15.sp4_h_r_5
 (16 4)  (616 244)  (616 244)  routing T_12_15.sp4_v_b_1 <X> T_12_15.lc_trk_g1_1
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (618 244)  (618 244)  routing T_12_15.sp4_v_b_1 <X> T_12_15.lc_trk_g1_1
 (21 4)  (621 244)  (621 244)  routing T_12_15.sp12_h_r_3 <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.sp12_h_r_3 <X> T_12_15.lc_trk_g1_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.sp4_h_r_10 <X> T_12_15.lc_trk_g1_2
 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (8 5)  (608 245)  (608 245)  routing T_12_15.sp4_v_t_36 <X> T_12_15.sp4_v_b_4
 (10 5)  (610 245)  (610 245)  routing T_12_15.sp4_v_t_36 <X> T_12_15.sp4_v_b_4
 (11 5)  (611 245)  (611 245)  routing T_12_15.sp4_v_b_11 <X> T_12_15.sp4_h_r_5
 (13 5)  (613 245)  (613 245)  routing T_12_15.sp4_v_b_11 <X> T_12_15.sp4_h_r_5
 (15 5)  (615 245)  (615 245)  routing T_12_15.sp4_v_t_5 <X> T_12_15.lc_trk_g1_0
 (16 5)  (616 245)  (616 245)  routing T_12_15.sp4_v_t_5 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (621 245)  (621 245)  routing T_12_15.sp12_h_r_3 <X> T_12_15.lc_trk_g1_3
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 245)  (623 245)  routing T_12_15.sp4_h_r_10 <X> T_12_15.lc_trk_g1_2
 (24 5)  (624 245)  (624 245)  routing T_12_15.sp4_h_r_10 <X> T_12_15.lc_trk_g1_2
 (15 6)  (615 246)  (615 246)  routing T_12_15.sp12_h_r_5 <X> T_12_15.lc_trk_g1_5
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (618 246)  (618 246)  routing T_12_15.sp12_h_r_5 <X> T_12_15.lc_trk_g1_5
 (26 6)  (626 246)  (626 246)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (18 7)  (618 247)  (618 247)  routing T_12_15.sp12_h_r_5 <X> T_12_15.lc_trk_g1_5
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 247)  (627 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 247)  (628 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 247)  (632 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (634 247)  (634 247)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.input_2_3
 (35 7)  (635 247)  (635 247)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.input_2_3
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (2 8)  (602 248)  (602 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (16 8)  (616 248)  (616 248)  routing T_12_15.sp4_v_b_33 <X> T_12_15.lc_trk_g2_1
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 248)  (618 248)  routing T_12_15.sp4_v_b_33 <X> T_12_15.lc_trk_g2_1
 (21 8)  (621 248)  (621 248)  routing T_12_15.sp4_v_t_14 <X> T_12_15.lc_trk_g2_3
 (22 8)  (622 248)  (622 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (623 248)  (623 248)  routing T_12_15.sp4_v_t_14 <X> T_12_15.lc_trk_g2_3
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (637 248)  (637 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (18 9)  (618 249)  (618 249)  routing T_12_15.sp4_v_b_33 <X> T_12_15.lc_trk_g2_1
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 249)  (623 249)  routing T_12_15.sp4_h_l_15 <X> T_12_15.lc_trk_g2_2
 (24 9)  (624 249)  (624 249)  routing T_12_15.sp4_h_l_15 <X> T_12_15.lc_trk_g2_2
 (25 9)  (625 249)  (625 249)  routing T_12_15.sp4_h_l_15 <X> T_12_15.lc_trk_g2_2
 (26 9)  (626 249)  (626 249)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 249)  (627 249)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 249)  (636 249)  LC_4 Logic Functioning bit
 (38 9)  (638 249)  (638 249)  LC_4 Logic Functioning bit
 (46 9)  (646 249)  (646 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (604 250)  (604 250)  routing T_12_15.sp4_v_b_10 <X> T_12_15.sp4_v_t_43
 (6 10)  (606 250)  (606 250)  routing T_12_15.sp4_v_b_10 <X> T_12_15.sp4_v_t_43
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 250)  (631 250)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (40 10)  (640 250)  (640 250)  LC_5 Logic Functioning bit
 (42 10)  (642 250)  (642 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (46 10)  (646 250)  (646 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (650 250)  (650 250)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (651 250)  (651 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (626 251)  (626 251)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g2_3 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (48 11)  (648 251)  (648 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (651 251)  (651 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (653 251)  (653 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (10 12)  (610 252)  (610 252)  routing T_12_15.sp4_v_t_40 <X> T_12_15.sp4_h_r_10
 (15 12)  (615 252)  (615 252)  routing T_12_15.sp4_h_r_33 <X> T_12_15.lc_trk_g3_1
 (16 12)  (616 252)  (616 252)  routing T_12_15.sp4_h_r_33 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.sp4_h_r_33 <X> T_12_15.lc_trk_g3_1
 (21 12)  (621 252)  (621 252)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g3_3
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (27 13)  (627 253)  (627 253)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 253)  (632 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (633 253)  (633 253)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_6
 (34 13)  (634 253)  (634 253)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_6
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (50 14)  (650 254)  (650 254)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 255)  (625 255)  routing T_12_15.sp4_r_v_b_46 <X> T_12_15.lc_trk_g3_6
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (38 15)  (638 255)  (638 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (0 0)  (654 240)  (654 240)  Negative Clock bit

 (14 0)  (668 240)  (668 240)  routing T_13_15.sp4_h_l_5 <X> T_13_15.lc_trk_g0_0
 (15 0)  (669 240)  (669 240)  routing T_13_15.sp4_v_b_17 <X> T_13_15.lc_trk_g0_1
 (16 0)  (670 240)  (670 240)  routing T_13_15.sp4_v_b_17 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (14 1)  (668 241)  (668 241)  routing T_13_15.sp4_h_l_5 <X> T_13_15.lc_trk_g0_0
 (15 1)  (669 241)  (669 241)  routing T_13_15.sp4_h_l_5 <X> T_13_15.lc_trk_g0_0
 (16 1)  (670 241)  (670 241)  routing T_13_15.sp4_h_l_5 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 242)  (677 242)  routing T_13_15.sp4_v_b_23 <X> T_13_15.lc_trk_g0_7
 (24 2)  (678 242)  (678 242)  routing T_13_15.sp4_v_b_23 <X> T_13_15.lc_trk_g0_7
 (0 3)  (654 243)  (654 243)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (14 3)  (668 243)  (668 243)  routing T_13_15.sp12_h_r_20 <X> T_13_15.lc_trk_g0_4
 (16 3)  (670 243)  (670 243)  routing T_13_15.sp12_h_r_20 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (677 243)  (677 243)  routing T_13_15.sp4_h_r_6 <X> T_13_15.lc_trk_g0_6
 (24 3)  (678 243)  (678 243)  routing T_13_15.sp4_h_r_6 <X> T_13_15.lc_trk_g0_6
 (25 3)  (679 243)  (679 243)  routing T_13_15.sp4_h_r_6 <X> T_13_15.lc_trk_g0_6
 (21 4)  (675 244)  (675 244)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g1_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 244)  (679 244)  routing T_13_15.bnr_op_2 <X> T_13_15.lc_trk_g1_2
 (26 4)  (680 244)  (680 244)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 244)  (689 244)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.input_2_2
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (40 4)  (694 244)  (694 244)  LC_2 Logic Functioning bit
 (48 4)  (702 244)  (702 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (15 5)  (669 245)  (669 245)  routing T_13_15.sp4_v_t_5 <X> T_13_15.lc_trk_g1_0
 (16 5)  (670 245)  (670 245)  routing T_13_15.sp4_v_t_5 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (679 245)  (679 245)  routing T_13_15.bnr_op_2 <X> T_13_15.lc_trk_g1_2
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 245)  (681 245)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 245)  (686 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (688 245)  (688 245)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.input_2_2
 (35 5)  (689 245)  (689 245)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.input_2_2
 (38 5)  (692 245)  (692 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (14 6)  (668 246)  (668 246)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g1_4
 (21 6)  (675 246)  (675 246)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (680 246)  (680 246)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 246)  (689 246)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.input_2_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (45 6)  (699 246)  (699 246)  LC_3 Logic Functioning bit
 (48 6)  (702 246)  (702 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (688 247)  (688 247)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.input_2_3
 (35 7)  (689 247)  (689 247)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.input_2_3
 (37 7)  (691 247)  (691 247)  LC_3 Logic Functioning bit
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 248)  (677 248)  routing T_13_15.sp4_h_r_27 <X> T_13_15.lc_trk_g2_3
 (24 8)  (678 248)  (678 248)  routing T_13_15.sp4_h_r_27 <X> T_13_15.lc_trk_g2_3
 (26 8)  (680 248)  (680 248)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (37 8)  (691 248)  (691 248)  LC_4 Logic Functioning bit
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (43 8)  (697 248)  (697 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (9 9)  (663 249)  (663 249)  routing T_13_15.sp4_v_t_42 <X> T_13_15.sp4_v_b_7
 (21 9)  (675 249)  (675 249)  routing T_13_15.sp4_h_r_27 <X> T_13_15.lc_trk_g2_3
 (26 9)  (680 249)  (680 249)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 249)  (682 249)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 249)  (684 249)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 249)  (686 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (687 249)  (687 249)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.input_2_4
 (34 9)  (688 249)  (688 249)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.input_2_4
 (36 9)  (690 249)  (690 249)  LC_4 Logic Functioning bit
 (38 9)  (692 249)  (692 249)  LC_4 Logic Functioning bit
 (25 10)  (679 250)  (679 250)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g2_6
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (687 251)  (687 251)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.input_2_5
 (35 11)  (689 251)  (689 251)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.input_2_5
 (15 12)  (669 252)  (669 252)  routing T_13_15.sp4_h_r_25 <X> T_13_15.lc_trk_g3_1
 (16 12)  (670 252)  (670 252)  routing T_13_15.sp4_h_r_25 <X> T_13_15.lc_trk_g3_1
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (675 252)  (675 252)  routing T_13_15.sp4_v_t_14 <X> T_13_15.lc_trk_g3_3
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 252)  (677 252)  routing T_13_15.sp4_v_t_14 <X> T_13_15.lc_trk_g3_3
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (672 253)  (672 253)  routing T_13_15.sp4_h_r_25 <X> T_13_15.lc_trk_g3_1
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (680 254)  (680 254)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (39 14)  (693 254)  (693 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (675 255)  (675 255)  routing T_13_15.sp4_r_v_b_47 <X> T_13_15.lc_trk_g3_7
 (26 15)  (680 255)  (680 255)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (38 15)  (692 255)  (692 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (0 0)  (708 240)  (708 240)  Negative Clock bit

 (21 0)  (729 240)  (729 240)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g0_3
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 240)  (743 240)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_0
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (14 1)  (722 241)  (722 241)  routing T_14_15.top_op_0 <X> T_14_15.lc_trk_g0_0
 (15 1)  (723 241)  (723 241)  routing T_14_15.top_op_0 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (734 241)  (734 241)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 241)  (735 241)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 241)  (741 241)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_0
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.top_op_7 <X> T_14_15.lc_trk_g0_7
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 242)  (739 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (40 2)  (748 242)  (748 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (42 2)  (750 242)  (750 242)  LC_1 Logic Functioning bit
 (50 2)  (758 242)  (758 242)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (729 243)  (729 243)  routing T_14_15.top_op_7 <X> T_14_15.lc_trk_g0_7
 (26 3)  (734 243)  (734 243)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 243)  (736 243)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 243)  (738 243)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (38 3)  (746 243)  (746 243)  LC_1 Logic Functioning bit
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (11 4)  (719 244)  (719 244)  routing T_14_15.sp4_h_l_46 <X> T_14_15.sp4_v_b_5
 (13 4)  (721 244)  (721 244)  routing T_14_15.sp4_h_l_46 <X> T_14_15.sp4_v_b_5
 (15 4)  (723 244)  (723 244)  routing T_14_15.top_op_1 <X> T_14_15.lc_trk_g1_1
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 244)  (732 244)  routing T_14_15.top_op_3 <X> T_14_15.lc_trk_g1_3
 (25 4)  (733 244)  (733 244)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g1_2
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (50 4)  (758 244)  (758 244)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (720 245)  (720 245)  routing T_14_15.sp4_h_l_46 <X> T_14_15.sp4_v_b_5
 (18 5)  (726 245)  (726 245)  routing T_14_15.top_op_1 <X> T_14_15.lc_trk_g1_1
 (21 5)  (729 245)  (729 245)  routing T_14_15.top_op_3 <X> T_14_15.lc_trk_g1_3
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (45 5)  (753 245)  (753 245)  LC_2 Logic Functioning bit
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g1_5
 (21 6)  (729 246)  (729 246)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g1_7
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 246)  (743 246)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.input_2_3
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 247)  (732 247)  routing T_14_15.top_op_6 <X> T_14_15.lc_trk_g1_6
 (25 7)  (733 247)  (733 247)  routing T_14_15.top_op_6 <X> T_14_15.lc_trk_g1_6
 (26 7)  (734 247)  (734 247)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 247)  (735 247)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 247)  (740 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (742 247)  (742 247)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.input_2_3
 (35 7)  (743 247)  (743 247)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.input_2_3
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 248)  (739 248)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (748 248)  (748 248)  LC_4 Logic Functioning bit
 (14 9)  (722 249)  (722 249)  routing T_14_15.tnl_op_0 <X> T_14_15.lc_trk_g2_0
 (15 9)  (723 249)  (723 249)  routing T_14_15.tnl_op_0 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 249)  (738 249)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 249)  (739 249)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (742 249)  (742 249)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.input_2_4
 (21 10)  (729 250)  (729 250)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g2_7
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 250)  (733 250)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g2_6
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (42 10)  (750 250)  (750 250)  LC_5 Logic Functioning bit
 (50 10)  (758 250)  (758 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (4 12)  (712 252)  (712 252)  routing T_14_15.sp4_h_l_44 <X> T_14_15.sp4_v_b_9
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g3_1
 (28 12)  (736 252)  (736 252)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 252)  (739 252)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (45 12)  (753 252)  (753 252)  LC_6 Logic Functioning bit
 (5 13)  (713 253)  (713 253)  routing T_14_15.sp4_h_l_44 <X> T_14_15.sp4_v_b_9
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp4_v_b_42 <X> T_14_15.lc_trk_g3_2
 (24 13)  (732 253)  (732 253)  routing T_14_15.sp4_v_b_42 <X> T_14_15.lc_trk_g3_2
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 253)  (740 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (741 253)  (741 253)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_6
 (34 13)  (742 253)  (742 253)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.input_2_6
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (45 13)  (753 253)  (753 253)  LC_6 Logic Functioning bit
 (0 14)  (708 254)  (708 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (733 254)  (733 254)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g3_6
 (26 14)  (734 254)  (734 254)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 254)  (741 254)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 254)  (742 254)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (45 14)  (753 254)  (753 254)  LC_7 Logic Functioning bit
 (0 15)  (708 255)  (708 255)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 255)  (709 255)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (734 255)  (734 255)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 255)  (736 255)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 255)  (744 255)  LC_7 Logic Functioning bit
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (38 15)  (746 255)  (746 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (45 15)  (753 255)  (753 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (0 0)  (762 240)  (762 240)  Negative Clock bit

 (25 0)  (787 240)  (787 240)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g0_2
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 240)  (797 240)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.input_2_0
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (52 0)  (814 240)  (814 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (788 241)  (788 241)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 241)  (789 241)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 241)  (794 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (795 241)  (795 241)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.input_2_0
 (34 1)  (796 241)  (796 241)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.input_2_0
 (35 1)  (797 241)  (797 241)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.input_2_0
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_7 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_7 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (10 2)  (772 242)  (772 242)  routing T_15_15.sp4_v_b_8 <X> T_15_15.sp4_h_l_36
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (785 242)  (785 242)  routing T_15_15.sp12_h_r_23 <X> T_15_15.lc_trk_g0_7
 (26 2)  (788 242)  (788 242)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (47 2)  (809 242)  (809 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (762 243)  (762 243)  routing T_15_15.glb_netwk_7 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (21 3)  (783 243)  (783 243)  routing T_15_15.sp12_h_r_23 <X> T_15_15.lc_trk_g0_7
 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 243)  (794 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (796 243)  (796 243)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.input_2_1
 (35 3)  (797 243)  (797 243)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.input_2_1
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (14 4)  (776 244)  (776 244)  routing T_15_15.lft_op_0 <X> T_15_15.lc_trk_g1_0
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (47 4)  (809 244)  (809 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (777 245)  (777 245)  routing T_15_15.lft_op_0 <X> T_15_15.lc_trk_g1_0
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (788 245)  (788 245)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 245)  (794 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 245)  (795 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.input_2_2
 (34 5)  (796 245)  (796 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.input_2_2
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (43 5)  (805 245)  (805 245)  LC_2 Logic Functioning bit
 (48 5)  (810 245)  (810 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (777 246)  (777 246)  routing T_15_15.lft_op_5 <X> T_15_15.lc_trk_g1_5
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 246)  (780 246)  routing T_15_15.lft_op_5 <X> T_15_15.lc_trk_g1_5
 (21 6)  (783 246)  (783 246)  routing T_15_15.lft_op_7 <X> T_15_15.lc_trk_g1_7
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 246)  (786 246)  routing T_15_15.lft_op_7 <X> T_15_15.lc_trk_g1_7
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 246)  (792 246)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 247)  (794 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (796 247)  (796 247)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.input_2_3
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (15 8)  (777 248)  (777 248)  routing T_15_15.sp4_h_r_33 <X> T_15_15.lc_trk_g2_1
 (16 8)  (778 248)  (778 248)  routing T_15_15.sp4_h_r_33 <X> T_15_15.lc_trk_g2_1
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.sp4_h_r_33 <X> T_15_15.lc_trk_g2_1
 (15 10)  (777 250)  (777 250)  routing T_15_15.sp4_h_r_45 <X> T_15_15.lc_trk_g2_5
 (16 10)  (778 250)  (778 250)  routing T_15_15.sp4_h_r_45 <X> T_15_15.lc_trk_g2_5
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 250)  (780 250)  routing T_15_15.sp4_h_r_45 <X> T_15_15.lc_trk_g2_5
 (18 11)  (780 251)  (780 251)  routing T_15_15.sp4_h_r_45 <X> T_15_15.lc_trk_g2_5
 (4 12)  (766 252)  (766 252)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_9
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g3_1
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 252)  (785 252)  routing T_15_15.sp4_v_t_30 <X> T_15_15.lc_trk_g3_3
 (24 12)  (786 252)  (786 252)  routing T_15_15.sp4_v_t_30 <X> T_15_15.lc_trk_g3_3
 (5 13)  (767 253)  (767 253)  routing T_15_15.sp4_h_l_44 <X> T_15_15.sp4_v_b_9
 (8 13)  (770 253)  (770 253)  routing T_15_15.sp4_h_l_41 <X> T_15_15.sp4_v_b_10
 (9 13)  (771 253)  (771 253)  routing T_15_15.sp4_h_l_41 <X> T_15_15.sp4_v_b_10
 (10 13)  (772 253)  (772 253)  routing T_15_15.sp4_h_l_41 <X> T_15_15.sp4_v_b_10
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (789 254)  (789 254)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 254)  (790 254)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (803 254)  (803 254)  LC_7 Logic Functioning bit
 (43 14)  (805 254)  (805 254)  LC_7 Logic Functioning bit
 (46 14)  (808 254)  (808 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (783 255)  (783 255)  routing T_15_15.sp4_r_v_b_47 <X> T_15_15.lc_trk_g3_7
 (31 15)  (793 255)  (793 255)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (41 15)  (803 255)  (803 255)  LC_7 Logic Functioning bit
 (43 15)  (805 255)  (805 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 240)  (840 240)  routing T_16_15.bot_op_3 <X> T_16_15.lc_trk_g0_3
 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 240)  (843 240)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 240)  (856 240)  LC_0 Logic Functioning bit
 (41 0)  (857 240)  (857 240)  LC_0 Logic Functioning bit
 (42 0)  (858 240)  (858 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (45 0)  (861 240)  (861 240)  LC_0 Logic Functioning bit
 (53 0)  (869 240)  (869 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 241)  (840 241)  routing T_16_15.bot_op_2 <X> T_16_15.lc_trk_g0_2
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (46 1)  (862 241)  (862 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (828 242)  (828 242)  routing T_16_15.sp4_v_b_2 <X> T_16_15.sp4_h_l_39
 (14 4)  (830 244)  (830 244)  routing T_16_15.wire_logic_cluster/lc_0/out <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (831 246)  (831 246)  routing T_16_15.bot_op_5 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (3 9)  (819 249)  (819 249)  routing T_16_15.sp12_h_l_22 <X> T_16_15.sp12_v_b_1
 (14 10)  (830 250)  (830 250)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g2_4
 (21 10)  (837 250)  (837 250)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (15 11)  (831 251)  (831 251)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g2_4
 (16 11)  (832 251)  (832 251)  routing T_16_15.sp4_h_r_36 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (9 13)  (825 253)  (825 253)  routing T_16_15.sp4_v_t_47 <X> T_16_15.sp4_v_b_10
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (840 253)  (840 253)  routing T_16_15.tnr_op_2 <X> T_16_15.lc_trk_g3_2
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 254)  (850 254)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 254)  (851 254)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.input_2_7
 (37 14)  (853 254)  (853 254)  LC_7 Logic Functioning bit
 (40 14)  (856 254)  (856 254)  LC_7 Logic Functioning bit
 (42 14)  (858 254)  (858 254)  LC_7 Logic Functioning bit
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (48 14)  (864 254)  (864 254)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (868 254)  (868 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (842 255)  (842 255)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 255)  (848 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 255)  (849 255)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.input_2_7
 (35 15)  (851 255)  (851 255)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.input_2_7
 (36 15)  (852 255)  (852 255)  LC_7 Logic Functioning bit
 (37 15)  (853 255)  (853 255)  LC_7 Logic Functioning bit
 (42 15)  (858 255)  (858 255)  LC_7 Logic Functioning bit
 (43 15)  (859 255)  (859 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (0 0)  (874 240)  (874 240)  Negative Clock bit

 (15 0)  (889 240)  (889 240)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g0_1
 (16 0)  (890 240)  (890 240)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g0_1
 (17 0)  (891 240)  (891 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (892 241)  (892 241)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g0_1
 (22 1)  (896 241)  (896 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (898 241)  (898 241)  routing T_17_15.top_op_2 <X> T_17_15.lc_trk_g0_2
 (25 1)  (899 241)  (899 241)  routing T_17_15.top_op_2 <X> T_17_15.lc_trk_g0_2
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (882 242)  (882 242)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_h_l_36
 (22 2)  (896 242)  (896 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (898 242)  (898 242)  routing T_17_15.top_op_7 <X> T_17_15.lc_trk_g0_7
 (21 3)  (895 243)  (895 243)  routing T_17_15.top_op_7 <X> T_17_15.lc_trk_g0_7
 (4 4)  (878 244)  (878 244)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_v_b_3
 (6 4)  (880 244)  (880 244)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_v_b_3
 (14 4)  (888 244)  (888 244)  routing T_17_15.lft_op_0 <X> T_17_15.lc_trk_g1_0
 (5 5)  (879 245)  (879 245)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_v_b_3
 (8 5)  (882 245)  (882 245)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_v_b_4
 (10 5)  (884 245)  (884 245)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_v_b_4
 (15 5)  (889 245)  (889 245)  routing T_17_15.lft_op_0 <X> T_17_15.lc_trk_g1_0
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (14 6)  (888 246)  (888 246)  routing T_17_15.wire_logic_cluster/lc_4/out <X> T_17_15.lc_trk_g1_4
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 246)  (892 246)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g1_5
 (17 7)  (891 247)  (891 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (900 248)  (900 248)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 248)  (901 248)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 248)  (904 248)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (909 248)  (909 248)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.input_2_4
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (37 8)  (911 248)  (911 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (39 8)  (913 248)  (913 248)  LC_4 Logic Functioning bit
 (41 8)  (915 248)  (915 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (26 9)  (900 249)  (900 249)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 249)  (902 249)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 249)  (905 249)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 249)  (906 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (907 249)  (907 249)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.input_2_4
 (34 9)  (908 249)  (908 249)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.input_2_4
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (39 9)  (913 249)  (913 249)  LC_4 Logic Functioning bit
 (41 9)  (915 249)  (915 249)  LC_4 Logic Functioning bit
 (43 9)  (917 249)  (917 249)  LC_4 Logic Functioning bit
 (15 10)  (889 250)  (889 250)  routing T_17_15.sp4_h_l_16 <X> T_17_15.lc_trk_g2_5
 (16 10)  (890 250)  (890 250)  routing T_17_15.sp4_h_l_16 <X> T_17_15.lc_trk_g2_5
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 250)  (908 250)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 250)  (911 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (45 10)  (919 250)  (919 250)  LC_5 Logic Functioning bit
 (18 11)  (892 251)  (892 251)  routing T_17_15.sp4_h_l_16 <X> T_17_15.lc_trk_g2_5
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (898 251)  (898 251)  routing T_17_15.tnl_op_6 <X> T_17_15.lc_trk_g2_6
 (25 11)  (899 251)  (899 251)  routing T_17_15.tnl_op_6 <X> T_17_15.lc_trk_g2_6
 (27 11)  (901 251)  (901 251)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 251)  (904 251)  routing T_17_15.lc_trk_g0_2 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 251)  (906 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (40 11)  (914 251)  (914 251)  LC_5 Logic Functioning bit
 (27 12)  (901 252)  (901 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 252)  (902 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 252)  (904 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 252)  (905 252)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 252)  (907 252)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 252)  (911 252)  LC_6 Logic Functioning bit
 (39 12)  (913 252)  (913 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (51 12)  (925 252)  (925 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (3 13)  (877 253)  (877 253)  routing T_17_15.sp12_h_l_22 <X> T_17_15.sp12_h_r_1
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g0_2 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 253)  (904 253)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (41 13)  (915 253)  (915 253)  LC_6 Logic Functioning bit
 (43 13)  (917 253)  (917 253)  LC_6 Logic Functioning bit
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 254)  (879 254)  routing T_17_15.sp4_v_t_44 <X> T_17_15.sp4_h_l_44
 (15 14)  (889 254)  (889 254)  routing T_17_15.tnr_op_5 <X> T_17_15.lc_trk_g3_5
 (17 14)  (891 254)  (891 254)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (899 254)  (899 254)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g3_6
 (6 15)  (880 255)  (880 255)  routing T_17_15.sp4_v_t_44 <X> T_17_15.sp4_h_l_44
 (22 15)  (896 255)  (896 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_15

 (26 2)  (954 242)  (954 242)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 242)  (956 242)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 242)  (959 242)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 242)  (962 242)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 242)  (963 242)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.input_2_1
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (42 2)  (970 242)  (970 242)  LC_1 Logic Functioning bit
 (26 3)  (954 243)  (954 243)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 243)  (956 243)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 243)  (960 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (962 243)  (962 243)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.input_2_1
 (35 3)  (963 243)  (963 243)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.input_2_1
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (38 3)  (966 243)  (966 243)  LC_1 Logic Functioning bit
 (41 3)  (969 243)  (969 243)  LC_1 Logic Functioning bit
 (43 3)  (971 243)  (971 243)  LC_1 Logic Functioning bit
 (15 6)  (943 246)  (943 246)  routing T_18_15.lft_op_5 <X> T_18_15.lc_trk_g1_5
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (946 246)  (946 246)  routing T_18_15.lft_op_5 <X> T_18_15.lc_trk_g1_5
 (25 6)  (953 246)  (953 246)  routing T_18_15.lft_op_6 <X> T_18_15.lc_trk_g1_6
 (22 7)  (950 247)  (950 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (952 247)  (952 247)  routing T_18_15.lft_op_6 <X> T_18_15.lc_trk_g1_6
 (14 9)  (942 249)  (942 249)  routing T_18_15.sp4_h_r_24 <X> T_18_15.lc_trk_g2_0
 (15 9)  (943 249)  (943 249)  routing T_18_15.sp4_h_r_24 <X> T_18_15.lc_trk_g2_0
 (16 9)  (944 249)  (944 249)  routing T_18_15.sp4_h_r_24 <X> T_18_15.lc_trk_g2_0
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 10)  (950 250)  (950 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (952 250)  (952 250)  routing T_18_15.tnr_op_7 <X> T_18_15.lc_trk_g2_7
 (27 12)  (955 252)  (955 252)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 252)  (958 252)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 252)  (959 252)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 252)  (961 252)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (40 12)  (968 252)  (968 252)  LC_6 Logic Functioning bit
 (41 12)  (969 252)  (969 252)  LC_6 Logic Functioning bit
 (42 12)  (970 252)  (970 252)  LC_6 Logic Functioning bit
 (43 12)  (971 252)  (971 252)  LC_6 Logic Functioning bit
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 253)  (959 253)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (40 13)  (968 253)  (968 253)  LC_6 Logic Functioning bit
 (41 13)  (969 253)  (969 253)  LC_6 Logic Functioning bit
 (42 13)  (970 253)  (970 253)  LC_6 Logic Functioning bit
 (43 13)  (971 253)  (971 253)  LC_6 Logic Functioning bit
 (46 13)  (974 253)  (974 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_19_15

 (0 0)  (982 240)  (982 240)  Negative Clock bit

 (31 0)  (1013 240)  (1013 240)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 240)  (1015 240)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 240)  (1018 240)  LC_0 Logic Functioning bit
 (37 0)  (1019 240)  (1019 240)  LC_0 Logic Functioning bit
 (38 0)  (1020 240)  (1020 240)  LC_0 Logic Functioning bit
 (39 0)  (1021 240)  (1021 240)  LC_0 Logic Functioning bit
 (45 0)  (1027 240)  (1027 240)  LC_0 Logic Functioning bit
 (31 1)  (1013 241)  (1013 241)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 241)  (1018 241)  LC_0 Logic Functioning bit
 (37 1)  (1019 241)  (1019 241)  LC_0 Logic Functioning bit
 (38 1)  (1020 241)  (1020 241)  LC_0 Logic Functioning bit
 (39 1)  (1021 241)  (1021 241)  LC_0 Logic Functioning bit
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 6)  (994 246)  (994 246)  routing T_19_15.sp4_v_t_46 <X> T_19_15.sp4_h_l_40
 (11 7)  (993 247)  (993 247)  routing T_19_15.sp4_v_t_46 <X> T_19_15.sp4_h_l_40
 (13 7)  (995 247)  (995 247)  routing T_19_15.sp4_v_t_46 <X> T_19_15.sp4_h_l_40
 (25 8)  (1007 248)  (1007 248)  routing T_19_15.sp4_v_b_26 <X> T_19_15.lc_trk_g2_2
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1005 249)  (1005 249)  routing T_19_15.sp4_v_b_26 <X> T_19_15.lc_trk_g2_2
 (21 10)  (1003 250)  (1003 250)  routing T_19_15.wire_logic_cluster/lc_7/out <X> T_19_15.lc_trk_g2_7
 (22 10)  (1004 250)  (1004 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (1014 254)  (1014 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 254)  (1015 254)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 254)  (1018 254)  LC_7 Logic Functioning bit
 (37 14)  (1019 254)  (1019 254)  LC_7 Logic Functioning bit
 (38 14)  (1020 254)  (1020 254)  LC_7 Logic Functioning bit
 (39 14)  (1021 254)  (1021 254)  LC_7 Logic Functioning bit
 (45 14)  (1027 254)  (1027 254)  LC_7 Logic Functioning bit
 (31 15)  (1013 255)  (1013 255)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 255)  (1018 255)  LC_7 Logic Functioning bit
 (37 15)  (1019 255)  (1019 255)  LC_7 Logic Functioning bit
 (38 15)  (1020 255)  (1020 255)  LC_7 Logic Functioning bit
 (39 15)  (1021 255)  (1021 255)  LC_7 Logic Functioning bit


LogicTile_29_15

 (3 15)  (1513 255)  (1513 255)  routing T_29_15.sp12_h_l_22 <X> T_29_15.sp12_v_t_22


LogicTile_30_15

 (3 4)  (1567 244)  (1567 244)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_r_0


LogicTile_32_15

 (19 7)  (1691 247)  (1691 247)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_15

 (5 0)  (1731 240)  (1731 240)  routing T_33_15.span4_vert_b_9 <X> T_33_15.lc_trk_g0_1
 (7 0)  (1733 240)  (1733 240)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 240)  (1734 240)  routing T_33_15.span4_vert_b_9 <X> T_33_15.lc_trk_g0_1
 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (4 4)  (1730 244)  (1730 244)  routing T_33_15.span12_horz_4 <X> T_33_15.lc_trk_g0_4
 (13 4)  (1739 244)  (1739 244)  routing T_33_15.lc_trk_g0_4 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 244)  (1742 244)  IOB_0 IO Functioning bit
 (4 5)  (1730 245)  (1730 245)  routing T_33_15.span12_horz_4 <X> T_33_15.lc_trk_g0_4
 (5 5)  (1731 245)  (1731 245)  routing T_33_15.span12_horz_4 <X> T_33_15.lc_trk_g0_4
 (7 5)  (1733 245)  (1733 245)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (16 14)  (1742 254)  (1742 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_14

 (19 2)  (415 226)  (415 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2


LogicTile_9_14

 (26 0)  (464 224)  (464 224)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 224)  (466 224)  routing T_9_14.lc_trk_g2_1 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 224)  (467 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 224)  (469 224)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 224)  (470 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 224)  (471 224)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 224)  (472 224)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 224)  (475 224)  LC_0 Logic Functioning bit
 (39 0)  (477 224)  (477 224)  LC_0 Logic Functioning bit
 (40 0)  (478 224)  (478 224)  LC_0 Logic Functioning bit
 (41 0)  (479 224)  (479 224)  LC_0 Logic Functioning bit
 (42 0)  (480 224)  (480 224)  LC_0 Logic Functioning bit
 (43 0)  (481 224)  (481 224)  LC_0 Logic Functioning bit
 (26 1)  (464 225)  (464 225)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 225)  (465 225)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 225)  (466 225)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 225)  (467 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 225)  (469 225)  routing T_9_14.lc_trk_g3_6 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 225)  (474 225)  LC_0 Logic Functioning bit
 (37 1)  (475 225)  (475 225)  LC_0 Logic Functioning bit
 (38 1)  (476 225)  (476 225)  LC_0 Logic Functioning bit
 (39 1)  (477 225)  (477 225)  LC_0 Logic Functioning bit
 (40 1)  (478 225)  (478 225)  LC_0 Logic Functioning bit
 (42 1)  (480 225)  (480 225)  LC_0 Logic Functioning bit
 (26 2)  (464 226)  (464 226)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (32 2)  (470 226)  (470 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 226)  (472 226)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (38 2)  (476 226)  (476 226)  LC_1 Logic Functioning bit
 (40 2)  (478 226)  (478 226)  LC_1 Logic Functioning bit
 (50 2)  (488 226)  (488 226)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (465 227)  (465 227)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 227)  (466 227)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 227)  (467 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 227)  (469 227)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (39 3)  (477 227)  (477 227)  LC_1 Logic Functioning bit
 (41 3)  (479 227)  (479 227)  LC_1 Logic Functioning bit
 (21 4)  (459 228)  (459 228)  routing T_9_14.sp4_h_r_19 <X> T_9_14.lc_trk_g1_3
 (22 4)  (460 228)  (460 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (461 228)  (461 228)  routing T_9_14.sp4_h_r_19 <X> T_9_14.lc_trk_g1_3
 (24 4)  (462 228)  (462 228)  routing T_9_14.sp4_h_r_19 <X> T_9_14.lc_trk_g1_3
 (21 5)  (459 229)  (459 229)  routing T_9_14.sp4_h_r_19 <X> T_9_14.lc_trk_g1_3
 (15 8)  (453 232)  (453 232)  routing T_9_14.sp4_v_t_28 <X> T_9_14.lc_trk_g2_1
 (16 8)  (454 232)  (454 232)  routing T_9_14.sp4_v_t_28 <X> T_9_14.lc_trk_g2_1
 (17 8)  (455 232)  (455 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (4 12)  (442 236)  (442 236)  routing T_9_14.sp4_v_t_44 <X> T_9_14.sp4_v_b_9
 (22 14)  (460 238)  (460 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (463 238)  (463 238)  routing T_9_14.rgt_op_6 <X> T_9_14.lc_trk_g3_6
 (14 15)  (452 239)  (452 239)  routing T_9_14.sp4_r_v_b_44 <X> T_9_14.lc_trk_g3_4
 (17 15)  (455 239)  (455 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (459 239)  (459 239)  routing T_9_14.sp4_r_v_b_47 <X> T_9_14.lc_trk_g3_7
 (22 15)  (460 239)  (460 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 239)  (462 239)  routing T_9_14.rgt_op_6 <X> T_9_14.lc_trk_g3_6


LogicTile_10_14

 (0 0)  (492 224)  (492 224)  Negative Clock bit

 (25 0)  (517 224)  (517 224)  routing T_10_14.sp4_h_l_7 <X> T_10_14.lc_trk_g0_2
 (22 1)  (514 225)  (514 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 225)  (515 225)  routing T_10_14.sp4_h_l_7 <X> T_10_14.lc_trk_g0_2
 (24 1)  (516 225)  (516 225)  routing T_10_14.sp4_h_l_7 <X> T_10_14.lc_trk_g0_2
 (25 1)  (517 225)  (517 225)  routing T_10_14.sp4_h_l_7 <X> T_10_14.lc_trk_g0_2
 (0 2)  (492 226)  (492 226)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (493 226)  (493 226)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (507 226)  (507 226)  routing T_10_14.top_op_5 <X> T_10_14.lc_trk_g0_5
 (17 2)  (509 226)  (509 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (518 226)  (518 226)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 226)  (521 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 226)  (523 226)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 226)  (528 226)  LC_1 Logic Functioning bit
 (38 2)  (530 226)  (530 226)  LC_1 Logic Functioning bit
 (41 2)  (533 226)  (533 226)  LC_1 Logic Functioning bit
 (43 2)  (535 226)  (535 226)  LC_1 Logic Functioning bit
 (45 2)  (537 226)  (537 226)  LC_1 Logic Functioning bit
 (46 2)  (538 226)  (538 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (492 227)  (492 227)  routing T_10_14.glb_netwk_7 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (14 3)  (506 227)  (506 227)  routing T_10_14.top_op_4 <X> T_10_14.lc_trk_g0_4
 (15 3)  (507 227)  (507 227)  routing T_10_14.top_op_4 <X> T_10_14.lc_trk_g0_4
 (17 3)  (509 227)  (509 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (510 227)  (510 227)  routing T_10_14.top_op_5 <X> T_10_14.lc_trk_g0_5
 (27 3)  (519 227)  (519 227)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 227)  (521 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 227)  (522 227)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 227)  (528 227)  LC_1 Logic Functioning bit
 (37 3)  (529 227)  (529 227)  LC_1 Logic Functioning bit
 (38 3)  (530 227)  (530 227)  LC_1 Logic Functioning bit
 (39 3)  (531 227)  (531 227)  LC_1 Logic Functioning bit
 (41 3)  (533 227)  (533 227)  LC_1 Logic Functioning bit
 (43 3)  (535 227)  (535 227)  LC_1 Logic Functioning bit
 (21 4)  (513 228)  (513 228)  routing T_10_14.wire_logic_cluster/lc_3/out <X> T_10_14.lc_trk_g1_3
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 6)  (506 230)  (506 230)  routing T_10_14.sp12_h_l_3 <X> T_10_14.lc_trk_g1_4
 (21 6)  (513 230)  (513 230)  routing T_10_14.wire_logic_cluster/lc_7/out <X> T_10_14.lc_trk_g1_7
 (22 6)  (514 230)  (514 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 230)  (518 230)  routing T_10_14.lc_trk_g0_5 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 230)  (520 230)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 230)  (521 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 230)  (522 230)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 230)  (526 230)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 230)  (527 230)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.input_2_3
 (36 6)  (528 230)  (528 230)  LC_3 Logic Functioning bit
 (37 6)  (529 230)  (529 230)  LC_3 Logic Functioning bit
 (39 6)  (531 230)  (531 230)  LC_3 Logic Functioning bit
 (43 6)  (535 230)  (535 230)  LC_3 Logic Functioning bit
 (45 6)  (537 230)  (537 230)  LC_3 Logic Functioning bit
 (14 7)  (506 231)  (506 231)  routing T_10_14.sp12_h_l_3 <X> T_10_14.lc_trk_g1_4
 (15 7)  (507 231)  (507 231)  routing T_10_14.sp12_h_l_3 <X> T_10_14.lc_trk_g1_4
 (17 7)  (509 231)  (509 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (29 7)  (521 231)  (521 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 231)  (522 231)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 231)  (523 231)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 231)  (524 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (525 231)  (525 231)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.input_2_3
 (36 7)  (528 231)  (528 231)  LC_3 Logic Functioning bit
 (38 7)  (530 231)  (530 231)  LC_3 Logic Functioning bit
 (17 10)  (509 234)  (509 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (14 11)  (506 235)  (506 235)  routing T_10_14.sp4_r_v_b_36 <X> T_10_14.lc_trk_g2_4
 (17 11)  (509 235)  (509 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (514 235)  (514 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 235)  (517 235)  routing T_10_14.sp4_r_v_b_38 <X> T_10_14.lc_trk_g2_6
 (26 12)  (518 236)  (518 236)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 236)  (519 236)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 236)  (520 236)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 236)  (521 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 236)  (522 236)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 236)  (523 236)  routing T_10_14.lc_trk_g0_5 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (527 236)  (527 236)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.input_2_6
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (41 12)  (533 236)  (533 236)  LC_6 Logic Functioning bit
 (43 12)  (535 236)  (535 236)  LC_6 Logic Functioning bit
 (45 12)  (537 236)  (537 236)  LC_6 Logic Functioning bit
 (22 13)  (514 237)  (514 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (518 237)  (518 237)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 237)  (520 237)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 237)  (521 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 237)  (522 237)  routing T_10_14.lc_trk_g3_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 237)  (524 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (525 237)  (525 237)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.input_2_6
 (37 13)  (529 237)  (529 237)  LC_6 Logic Functioning bit
 (41 13)  (533 237)  (533 237)  LC_6 Logic Functioning bit
 (43 13)  (535 237)  (535 237)  LC_6 Logic Functioning bit
 (0 14)  (492 238)  (492 238)  routing T_10_14.glb_netwk_4 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (517 238)  (517 238)  routing T_10_14.wire_logic_cluster/lc_6/out <X> T_10_14.lc_trk_g3_6
 (26 14)  (518 238)  (518 238)  routing T_10_14.lc_trk_g0_5 <X> T_10_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 238)  (520 238)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 238)  (521 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 238)  (522 238)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 238)  (523 238)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 238)  (524 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 238)  (526 238)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 238)  (528 238)  LC_7 Logic Functioning bit
 (37 14)  (529 238)  (529 238)  LC_7 Logic Functioning bit
 (39 14)  (531 238)  (531 238)  LC_7 Logic Functioning bit
 (43 14)  (535 238)  (535 238)  LC_7 Logic Functioning bit
 (45 14)  (537 238)  (537 238)  LC_7 Logic Functioning bit
 (46 14)  (538 238)  (538 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (514 239)  (514 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (521 239)  (521 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 239)  (522 239)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 239)  (523 239)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 239)  (524 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (525 239)  (525 239)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.input_2_7
 (34 15)  (526 239)  (526 239)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.input_2_7
 (35 15)  (527 239)  (527 239)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.input_2_7
 (36 15)  (528 239)  (528 239)  LC_7 Logic Functioning bit
 (38 15)  (530 239)  (530 239)  LC_7 Logic Functioning bit


LogicTile_11_14

 (0 0)  (546 224)  (546 224)  Negative Clock bit

 (15 0)  (561 224)  (561 224)  routing T_11_14.sp4_h_r_1 <X> T_11_14.lc_trk_g0_1
 (16 0)  (562 224)  (562 224)  routing T_11_14.sp4_h_r_1 <X> T_11_14.lc_trk_g0_1
 (17 0)  (563 224)  (563 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (572 224)  (572 224)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 224)  (574 224)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 224)  (576 224)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 224)  (577 224)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 224)  (579 224)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 224)  (580 224)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 224)  (581 224)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.input_2_0
 (40 0)  (586 224)  (586 224)  LC_0 Logic Functioning bit
 (45 0)  (591 224)  (591 224)  LC_0 Logic Functioning bit
 (15 1)  (561 225)  (561 225)  routing T_11_14.sp4_v_t_5 <X> T_11_14.lc_trk_g0_0
 (16 1)  (562 225)  (562 225)  routing T_11_14.sp4_v_t_5 <X> T_11_14.lc_trk_g0_0
 (17 1)  (563 225)  (563 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (564 225)  (564 225)  routing T_11_14.sp4_h_r_1 <X> T_11_14.lc_trk_g0_1
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 225)  (576 225)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 225)  (577 225)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 225)  (578 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (581 225)  (581 225)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.input_2_0
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (563 226)  (563 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (571 226)  (571 226)  routing T_11_14.sp4_v_t_3 <X> T_11_14.lc_trk_g0_6
 (28 2)  (574 226)  (574 226)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 226)  (577 226)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 226)  (580 226)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (37 2)  (583 226)  (583 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (39 2)  (585 226)  (585 226)  LC_1 Logic Functioning bit
 (41 2)  (587 226)  (587 226)  LC_1 Logic Functioning bit
 (43 2)  (589 226)  (589 226)  LC_1 Logic Functioning bit
 (0 3)  (546 227)  (546 227)  routing T_11_14.glb_netwk_7 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (8 3)  (554 227)  (554 227)  routing T_11_14.sp4_h_r_1 <X> T_11_14.sp4_v_t_36
 (9 3)  (555 227)  (555 227)  routing T_11_14.sp4_h_r_1 <X> T_11_14.sp4_v_t_36
 (14 3)  (560 227)  (560 227)  routing T_11_14.top_op_4 <X> T_11_14.lc_trk_g0_4
 (15 3)  (561 227)  (561 227)  routing T_11_14.top_op_4 <X> T_11_14.lc_trk_g0_4
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (564 227)  (564 227)  routing T_11_14.sp4_r_v_b_29 <X> T_11_14.lc_trk_g0_5
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (569 227)  (569 227)  routing T_11_14.sp4_v_t_3 <X> T_11_14.lc_trk_g0_6
 (25 3)  (571 227)  (571 227)  routing T_11_14.sp4_v_t_3 <X> T_11_14.lc_trk_g0_6
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (38 3)  (584 227)  (584 227)  LC_1 Logic Functioning bit
 (0 4)  (546 228)  (546 228)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (1 4)  (547 228)  (547 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 228)  (570 228)  routing T_11_14.top_op_3 <X> T_11_14.lc_trk_g1_3
 (27 4)  (573 228)  (573 228)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 228)  (574 228)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 228)  (579 228)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 228)  (582 228)  LC_2 Logic Functioning bit
 (37 4)  (583 228)  (583 228)  LC_2 Logic Functioning bit
 (38 4)  (584 228)  (584 228)  LC_2 Logic Functioning bit
 (41 4)  (587 228)  (587 228)  LC_2 Logic Functioning bit
 (42 4)  (588 228)  (588 228)  LC_2 Logic Functioning bit
 (43 4)  (589 228)  (589 228)  LC_2 Logic Functioning bit
 (50 4)  (596 228)  (596 228)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (599 228)  (599 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (547 229)  (547 229)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (21 5)  (567 229)  (567 229)  routing T_11_14.top_op_3 <X> T_11_14.lc_trk_g1_3
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 229)  (576 229)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 229)  (577 229)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 229)  (582 229)  LC_2 Logic Functioning bit
 (37 5)  (583 229)  (583 229)  LC_2 Logic Functioning bit
 (38 5)  (584 229)  (584 229)  LC_2 Logic Functioning bit
 (42 5)  (588 229)  (588 229)  LC_2 Logic Functioning bit
 (15 6)  (561 230)  (561 230)  routing T_11_14.top_op_5 <X> T_11_14.lc_trk_g1_5
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (573 230)  (573 230)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 230)  (577 230)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 230)  (579 230)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 230)  (582 230)  LC_3 Logic Functioning bit
 (37 6)  (583 230)  (583 230)  LC_3 Logic Functioning bit
 (38 6)  (584 230)  (584 230)  LC_3 Logic Functioning bit
 (39 6)  (585 230)  (585 230)  LC_3 Logic Functioning bit
 (41 6)  (587 230)  (587 230)  LC_3 Logic Functioning bit
 (43 6)  (589 230)  (589 230)  LC_3 Logic Functioning bit
 (18 7)  (564 231)  (564 231)  routing T_11_14.top_op_5 <X> T_11_14.lc_trk_g1_5
 (26 7)  (572 231)  (572 231)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 231)  (573 231)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 231)  (574 231)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 231)  (576 231)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 231)  (578 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (579 231)  (579 231)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.input_2_3
 (35 7)  (581 231)  (581 231)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.input_2_3
 (36 7)  (582 231)  (582 231)  LC_3 Logic Functioning bit
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (38 7)  (584 231)  (584 231)  LC_3 Logic Functioning bit
 (42 7)  (588 231)  (588 231)  LC_3 Logic Functioning bit
 (52 7)  (598 231)  (598 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (22 8)  (568 232)  (568 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 232)  (569 232)  routing T_11_14.sp4_h_r_27 <X> T_11_14.lc_trk_g2_3
 (24 8)  (570 232)  (570 232)  routing T_11_14.sp4_h_r_27 <X> T_11_14.lc_trk_g2_3
 (25 8)  (571 232)  (571 232)  routing T_11_14.sp4_h_r_42 <X> T_11_14.lc_trk_g2_2
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 232)  (576 232)  routing T_11_14.lc_trk_g0_5 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 232)  (577 232)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 232)  (581 232)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.input_2_4
 (39 8)  (585 232)  (585 232)  LC_4 Logic Functioning bit
 (40 8)  (586 232)  (586 232)  LC_4 Logic Functioning bit
 (42 8)  (588 232)  (588 232)  LC_4 Logic Functioning bit
 (45 8)  (591 232)  (591 232)  LC_4 Logic Functioning bit
 (15 9)  (561 233)  (561 233)  routing T_11_14.tnr_op_0 <X> T_11_14.lc_trk_g2_0
 (17 9)  (563 233)  (563 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (567 233)  (567 233)  routing T_11_14.sp4_h_r_27 <X> T_11_14.lc_trk_g2_3
 (22 9)  (568 233)  (568 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (569 233)  (569 233)  routing T_11_14.sp4_h_r_42 <X> T_11_14.lc_trk_g2_2
 (24 9)  (570 233)  (570 233)  routing T_11_14.sp4_h_r_42 <X> T_11_14.lc_trk_g2_2
 (25 9)  (571 233)  (571 233)  routing T_11_14.sp4_h_r_42 <X> T_11_14.lc_trk_g2_2
 (27 9)  (573 233)  (573 233)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 233)  (574 233)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 233)  (578 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (579 233)  (579 233)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.input_2_4
 (34 9)  (580 233)  (580 233)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.input_2_4
 (16 10)  (562 234)  (562 234)  routing T_11_14.sp12_v_b_21 <X> T_11_14.lc_trk_g2_5
 (17 10)  (563 234)  (563 234)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (570 234)  (570 234)  routing T_11_14.tnl_op_7 <X> T_11_14.lc_trk_g2_7
 (18 11)  (564 235)  (564 235)  routing T_11_14.sp12_v_b_21 <X> T_11_14.lc_trk_g2_5
 (21 11)  (567 235)  (567 235)  routing T_11_14.tnl_op_7 <X> T_11_14.lc_trk_g2_7
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (569 235)  (569 235)  routing T_11_14.sp4_v_b_46 <X> T_11_14.lc_trk_g2_6
 (24 11)  (570 235)  (570 235)  routing T_11_14.sp4_v_b_46 <X> T_11_14.lc_trk_g2_6
 (4 12)  (550 236)  (550 236)  routing T_11_14.sp4_v_t_36 <X> T_11_14.sp4_v_b_9
 (6 12)  (552 236)  (552 236)  routing T_11_14.sp4_v_t_36 <X> T_11_14.sp4_v_b_9
 (16 12)  (562 236)  (562 236)  routing T_11_14.sp4_v_b_33 <X> T_11_14.lc_trk_g3_1
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 236)  (564 236)  routing T_11_14.sp4_v_b_33 <X> T_11_14.lc_trk_g3_1
 (25 12)  (571 236)  (571 236)  routing T_11_14.rgt_op_2 <X> T_11_14.lc_trk_g3_2
 (18 13)  (564 237)  (564 237)  routing T_11_14.sp4_v_b_33 <X> T_11_14.lc_trk_g3_1
 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 237)  (570 237)  routing T_11_14.rgt_op_2 <X> T_11_14.lc_trk_g3_2
 (15 14)  (561 238)  (561 238)  routing T_11_14.sp4_v_t_32 <X> T_11_14.lc_trk_g3_5
 (16 14)  (562 238)  (562 238)  routing T_11_14.sp4_v_t_32 <X> T_11_14.lc_trk_g3_5
 (17 14)  (563 238)  (563 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (569 239)  (569 239)  routing T_11_14.sp12_v_b_14 <X> T_11_14.lc_trk_g3_6


LogicTile_12_14

 (0 0)  (600 224)  (600 224)  Negative Clock bit

 (14 0)  (614 224)  (614 224)  routing T_12_14.lft_op_0 <X> T_12_14.lc_trk_g0_0
 (15 0)  (615 224)  (615 224)  routing T_12_14.sp4_v_b_17 <X> T_12_14.lc_trk_g0_1
 (16 0)  (616 224)  (616 224)  routing T_12_14.sp4_v_b_17 <X> T_12_14.lc_trk_g0_1
 (17 0)  (617 224)  (617 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (626 224)  (626 224)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 224)  (631 224)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 224)  (635 224)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.input_2_0
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (41 0)  (641 224)  (641 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (5 1)  (605 225)  (605 225)  routing T_12_14.sp4_h_r_0 <X> T_12_14.sp4_v_b_0
 (15 1)  (615 225)  (615 225)  routing T_12_14.lft_op_0 <X> T_12_14.lc_trk_g0_0
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (626 225)  (626 225)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 225)  (628 225)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 225)  (633 225)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.input_2_0
 (40 1)  (640 225)  (640 225)  LC_0 Logic Functioning bit
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (614 226)  (614 226)  routing T_12_14.lft_op_4 <X> T_12_14.lc_trk_g0_4
 (21 2)  (621 226)  (621 226)  routing T_12_14.bnr_op_7 <X> T_12_14.lc_trk_g0_7
 (22 2)  (622 226)  (622 226)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 226)  (630 226)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (43 2)  (643 226)  (643 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (0 3)  (600 227)  (600 227)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (15 3)  (615 227)  (615 227)  routing T_12_14.lft_op_4 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (621 227)  (621 227)  routing T_12_14.bnr_op_7 <X> T_12_14.lc_trk_g0_7
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (43 3)  (643 227)  (643 227)  LC_1 Logic Functioning bit
 (0 4)  (600 228)  (600 228)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (614 228)  (614 228)  routing T_12_14.wire_logic_cluster/lc_0/out <X> T_12_14.lc_trk_g1_0
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 228)  (618 228)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g1_1
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 228)  (634 228)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (0 5)  (600 229)  (600 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 5)  (601 229)  (601 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (626 229)  (626 229)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (637 229)  (637 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (14 6)  (614 230)  (614 230)  routing T_12_14.sp4_h_l_1 <X> T_12_14.lc_trk_g1_4
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 230)  (624 230)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g1_7
 (26 6)  (626 230)  (626 230)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 230)  (628 230)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (41 6)  (641 230)  (641 230)  LC_3 Logic Functioning bit
 (43 6)  (643 230)  (643 230)  LC_3 Logic Functioning bit
 (46 6)  (646 230)  (646 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (650 230)  (650 230)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (615 231)  (615 231)  routing T_12_14.sp4_h_l_1 <X> T_12_14.lc_trk_g1_4
 (16 7)  (616 231)  (616 231)  routing T_12_14.sp4_h_l_1 <X> T_12_14.lc_trk_g1_4
 (17 7)  (617 231)  (617 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (621 231)  (621 231)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g1_7
 (27 7)  (627 231)  (627 231)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 231)  (628 231)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 231)  (631 231)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (39 7)  (639 231)  (639 231)  LC_3 Logic Functioning bit
 (40 7)  (640 231)  (640 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (25 8)  (625 232)  (625 232)  routing T_12_14.sp4_h_r_42 <X> T_12_14.lc_trk_g2_2
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 232)  (631 232)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 232)  (634 232)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (38 8)  (638 232)  (638 232)  LC_4 Logic Functioning bit
 (41 8)  (641 232)  (641 232)  LC_4 Logic Functioning bit
 (43 8)  (643 232)  (643 232)  LC_4 Logic Functioning bit
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (623 233)  (623 233)  routing T_12_14.sp4_h_r_42 <X> T_12_14.lc_trk_g2_2
 (24 9)  (624 233)  (624 233)  routing T_12_14.sp4_h_r_42 <X> T_12_14.lc_trk_g2_2
 (25 9)  (625 233)  (625 233)  routing T_12_14.sp4_h_r_42 <X> T_12_14.lc_trk_g2_2
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 233)  (637 233)  LC_4 Logic Functioning bit
 (39 9)  (639 233)  (639 233)  LC_4 Logic Functioning bit
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (8 10)  (608 234)  (608 234)  routing T_12_14.sp4_v_t_42 <X> T_12_14.sp4_h_l_42
 (9 10)  (609 234)  (609 234)  routing T_12_14.sp4_v_t_42 <X> T_12_14.sp4_h_l_42
 (14 10)  (614 234)  (614 234)  routing T_12_14.sp4_v_t_17 <X> T_12_14.lc_trk_g2_4
 (16 10)  (616 234)  (616 234)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g2_5
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 234)  (618 234)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g2_5
 (25 10)  (625 234)  (625 234)  routing T_12_14.sp4_v_b_38 <X> T_12_14.lc_trk_g2_6
 (26 10)  (626 234)  (626 234)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 234)  (631 234)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 234)  (634 234)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (41 10)  (641 234)  (641 234)  LC_5 Logic Functioning bit
 (43 10)  (643 234)  (643 234)  LC_5 Logic Functioning bit
 (16 11)  (616 235)  (616 235)  routing T_12_14.sp4_v_t_17 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (618 235)  (618 235)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g2_5
 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 235)  (623 235)  routing T_12_14.sp4_v_b_38 <X> T_12_14.lc_trk_g2_6
 (25 11)  (625 235)  (625 235)  routing T_12_14.sp4_v_b_38 <X> T_12_14.lc_trk_g2_6
 (27 11)  (627 235)  (627 235)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 235)  (631 235)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 235)  (636 235)  LC_5 Logic Functioning bit
 (38 11)  (638 235)  (638 235)  LC_5 Logic Functioning bit
 (16 12)  (616 236)  (616 236)  routing T_12_14.sp4_v_b_33 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.sp4_v_b_33 <X> T_12_14.lc_trk_g3_1
 (21 12)  (621 236)  (621 236)  routing T_12_14.sp4_h_r_43 <X> T_12_14.lc_trk_g3_3
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp4_h_r_43 <X> T_12_14.lc_trk_g3_3
 (24 12)  (624 236)  (624 236)  routing T_12_14.sp4_h_r_43 <X> T_12_14.lc_trk_g3_3
 (25 12)  (625 236)  (625 236)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g3_2
 (26 12)  (626 236)  (626 236)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 236)  (634 236)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (42 12)  (642 236)  (642 236)  LC_6 Logic Functioning bit
 (43 12)  (643 236)  (643 236)  LC_6 Logic Functioning bit
 (50 12)  (650 236)  (650 236)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (652 236)  (652 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (18 13)  (618 237)  (618 237)  routing T_12_14.sp4_v_b_33 <X> T_12_14.lc_trk_g3_1
 (21 13)  (621 237)  (621 237)  routing T_12_14.sp4_h_r_43 <X> T_12_14.lc_trk_g3_3
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (37 13)  (637 237)  (637 237)  LC_6 Logic Functioning bit
 (38 13)  (638 237)  (638 237)  LC_6 Logic Functioning bit
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (42 13)  (642 237)  (642 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (14 14)  (614 238)  (614 238)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g3_4
 (15 14)  (615 238)  (615 238)  routing T_12_14.tnr_op_5 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (626 238)  (626 238)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 238)  (631 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 238)  (633 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 238)  (634 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (627 239)  (627 239)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 239)  (632 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (637 239)  (637 239)  LC_7 Logic Functioning bit
 (46 15)  (646 239)  (646 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_14

 (0 0)  (654 224)  (654 224)  Negative Clock bit

 (25 0)  (679 224)  (679 224)  routing T_13_14.sp4_h_r_10 <X> T_13_14.lc_trk_g0_2
 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (41 0)  (695 224)  (695 224)  LC_0 Logic Functioning bit
 (43 0)  (697 224)  (697 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (15 1)  (669 225)  (669 225)  routing T_13_14.sp4_v_t_5 <X> T_13_14.lc_trk_g0_0
 (16 1)  (670 225)  (670 225)  routing T_13_14.sp4_v_t_5 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 225)  (677 225)  routing T_13_14.sp4_h_r_10 <X> T_13_14.lc_trk_g0_2
 (24 1)  (678 225)  (678 225)  routing T_13_14.sp4_h_r_10 <X> T_13_14.lc_trk_g0_2
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 225)  (681 225)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 225)  (682 225)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 225)  (687 225)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.input_2_0
 (34 1)  (688 225)  (688 225)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.input_2_0
 (35 1)  (689 225)  (689 225)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.input_2_0
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (41 1)  (695 225)  (695 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 226)  (677 226)  routing T_13_14.sp4_v_b_23 <X> T_13_14.lc_trk_g0_7
 (24 2)  (678 226)  (678 226)  routing T_13_14.sp4_v_b_23 <X> T_13_14.lc_trk_g0_7
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (0 3)  (654 227)  (654 227)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (27 3)  (681 227)  (681 227)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (39 3)  (693 227)  (693 227)  LC_1 Logic Functioning bit
 (14 4)  (668 228)  (668 228)  routing T_13_14.wire_logic_cluster/lc_0/out <X> T_13_14.lc_trk_g1_0
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 228)  (689 228)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.input_2_2
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (41 4)  (695 228)  (695 228)  LC_2 Logic Functioning bit
 (12 5)  (666 229)  (666 229)  routing T_13_14.sp4_h_r_5 <X> T_13_14.sp4_v_b_5
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (680 229)  (680 229)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (687 229)  (687 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.input_2_2
 (34 5)  (688 229)  (688 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.input_2_2
 (5 6)  (659 230)  (659 230)  routing T_13_14.sp4_v_b_3 <X> T_13_14.sp4_h_l_38
 (15 6)  (669 230)  (669 230)  routing T_13_14.top_op_5 <X> T_13_14.lc_trk_g1_5
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 230)  (678 230)  routing T_13_14.bot_op_7 <X> T_13_14.lc_trk_g1_7
 (26 6)  (680 230)  (680 230)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (40 6)  (694 230)  (694 230)  LC_3 Logic Functioning bit
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (42 6)  (696 230)  (696 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (50 6)  (704 230)  (704 230)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (706 230)  (706 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (672 231)  (672 231)  routing T_13_14.top_op_5 <X> T_13_14.lc_trk_g1_5
 (26 7)  (680 231)  (680 231)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (40 7)  (694 231)  (694 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 232)  (672 232)  routing T_13_14.wire_logic_cluster/lc_1/out <X> T_13_14.lc_trk_g2_1
 (25 8)  (679 232)  (679 232)  routing T_13_14.rgt_op_2 <X> T_13_14.lc_trk_g2_2
 (8 9)  (662 233)  (662 233)  routing T_13_14.sp4_h_l_42 <X> T_13_14.sp4_v_b_7
 (9 9)  (663 233)  (663 233)  routing T_13_14.sp4_h_l_42 <X> T_13_14.sp4_v_b_7
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.rgt_op_2 <X> T_13_14.lc_trk_g2_2
 (5 10)  (659 234)  (659 234)  routing T_13_14.sp4_v_t_43 <X> T_13_14.sp4_h_l_43
 (25 10)  (679 234)  (679 234)  routing T_13_14.bnl_op_6 <X> T_13_14.lc_trk_g2_6
 (6 11)  (660 235)  (660 235)  routing T_13_14.sp4_v_t_43 <X> T_13_14.sp4_h_l_43
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 235)  (679 235)  routing T_13_14.bnl_op_6 <X> T_13_14.lc_trk_g2_6
 (4 12)  (658 236)  (658 236)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_v_b_9
 (9 12)  (663 236)  (663 236)  routing T_13_14.sp4_h_l_42 <X> T_13_14.sp4_h_r_10
 (10 12)  (664 236)  (664 236)  routing T_13_14.sp4_h_l_42 <X> T_13_14.sp4_h_r_10
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (679 236)  (679 236)  routing T_13_14.rgt_op_2 <X> T_13_14.lc_trk_g3_2
 (14 13)  (668 237)  (668 237)  routing T_13_14.sp4_r_v_b_40 <X> T_13_14.lc_trk_g3_0
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 237)  (678 237)  routing T_13_14.rgt_op_2 <X> T_13_14.lc_trk_g3_2
 (0 14)  (654 238)  (654 238)  routing T_13_14.glb_netwk_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 238)  (669 238)  routing T_13_14.sp4_v_t_32 <X> T_13_14.lc_trk_g3_5
 (16 14)  (670 238)  (670 238)  routing T_13_14.sp4_v_t_32 <X> T_13_14.lc_trk_g3_5
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (675 238)  (675 238)  routing T_13_14.bnl_op_7 <X> T_13_14.lc_trk_g3_7
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 238)  (689 238)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_7
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (675 239)  (675 239)  routing T_13_14.bnl_op_7 <X> T_13_14.lc_trk_g3_7
 (26 15)  (680 239)  (680 239)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 239)  (681 239)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 239)  (684 239)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 239)  (686 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (687 239)  (687 239)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_7
 (34 15)  (688 239)  (688 239)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_7
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (0 0)  (708 224)  (708 224)  Negative Clock bit

 (14 0)  (722 224)  (722 224)  routing T_14_14.wire_logic_cluster/lc_0/out <X> T_14_14.lc_trk_g0_0
 (15 0)  (723 224)  (723 224)  routing T_14_14.lft_op_1 <X> T_14_14.lc_trk_g0_1
 (17 0)  (725 224)  (725 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 224)  (726 224)  routing T_14_14.lft_op_1 <X> T_14_14.lc_trk_g0_1
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (42 0)  (750 224)  (750 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (46 0)  (754 224)  (754 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (722 226)  (722 226)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g0_4
 (21 2)  (729 226)  (729 226)  routing T_14_14.lft_op_7 <X> T_14_14.lc_trk_g0_7
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 226)  (732 226)  routing T_14_14.lft_op_7 <X> T_14_14.lc_trk_g0_7
 (25 2)  (733 226)  (733 226)  routing T_14_14.wire_logic_cluster/lc_6/out <X> T_14_14.lc_trk_g0_6
 (26 2)  (734 226)  (734 226)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 226)  (738 226)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (42 2)  (750 226)  (750 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (0 3)  (708 227)  (708 227)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 227)  (738 227)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 227)  (740 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 227)  (741 227)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.input_2_1
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 228)  (731 228)  routing T_14_14.sp4_v_b_19 <X> T_14_14.lc_trk_g1_3
 (24 4)  (732 228)  (732 228)  routing T_14_14.sp4_v_b_19 <X> T_14_14.lc_trk_g1_3
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 228)  (735 228)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 228)  (736 228)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 228)  (739 228)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (47 4)  (755 228)  (755 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 229)  (735 229)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 229)  (736 229)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (47 5)  (755 229)  (755 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 230)  (726 230)  routing T_14_14.wire_logic_cluster/lc_5/out <X> T_14_14.lc_trk_g1_5
 (21 6)  (729 230)  (729 230)  routing T_14_14.wire_logic_cluster/lc_7/out <X> T_14_14.lc_trk_g1_7
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 232)  (726 232)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g2_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 232)  (741 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 232)  (743 232)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.input_2_4
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (42 8)  (750 232)  (750 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (46 8)  (754 232)  (754 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (734 233)  (734 233)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 233)  (735 233)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 233)  (736 233)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 233)  (740 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (745 233)  (745 233)  LC_4 Logic Functioning bit
 (42 9)  (750 233)  (750 233)  LC_4 Logic Functioning bit
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (732 234)  (732 234)  routing T_14_14.tnr_op_7 <X> T_14_14.lc_trk_g2_7
 (25 10)  (733 234)  (733 234)  routing T_14_14.sp4_h_r_38 <X> T_14_14.lc_trk_g2_6
 (26 10)  (734 234)  (734 234)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 234)  (735 234)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 234)  (736 234)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 234)  (738 234)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 234)  (742 234)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 234)  (743 234)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_5
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (43 10)  (751 234)  (751 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (52 10)  (760 234)  (760 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (731 235)  (731 235)  routing T_14_14.sp4_h_r_38 <X> T_14_14.lc_trk_g2_6
 (24 11)  (732 235)  (732 235)  routing T_14_14.sp4_h_r_38 <X> T_14_14.lc_trk_g2_6
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 235)  (740 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 235)  (741 235)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_5
 (34 11)  (742 235)  (742 235)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_5
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (4 12)  (712 236)  (712 236)  routing T_14_14.sp4_v_t_44 <X> T_14_14.sp4_v_b_9
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (733 236)  (733 236)  routing T_14_14.wire_logic_cluster/lc_2/out <X> T_14_14.lc_trk_g3_2
 (26 12)  (734 236)  (734 236)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 236)  (739 236)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 236)  (742 236)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 236)  (743 236)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.input_2_6
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (42 12)  (750 236)  (750 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (21 13)  (729 237)  (729 237)  routing T_14_14.sp4_r_v_b_43 <X> T_14_14.lc_trk_g3_3
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (735 237)  (735 237)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 237)  (736 237)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 237)  (740 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (743 237)  (743 237)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.input_2_6
 (37 13)  (745 237)  (745 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (48 13)  (756 237)  (756 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (708 238)  (708 238)  routing T_14_14.glb_netwk_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (734 238)  (734 238)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 238)  (735 238)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 238)  (743 238)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_7
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (39 14)  (747 238)  (747 238)  LC_7 Logic Functioning bit
 (43 14)  (751 238)  (751 238)  LC_7 Logic Functioning bit
 (45 14)  (753 238)  (753 238)  LC_7 Logic Functioning bit
 (14 15)  (722 239)  (722 239)  routing T_14_14.sp4_r_v_b_44 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.tnl_op_6 <X> T_14_14.lc_trk_g3_6
 (25 15)  (733 239)  (733 239)  routing T_14_14.tnl_op_6 <X> T_14_14.lc_trk_g3_6
 (26 15)  (734 239)  (734 239)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 239)  (738 239)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 239)  (739 239)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 239)  (740 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (741 239)  (741 239)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_7
 (34 15)  (742 239)  (742 239)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_7
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (38 15)  (746 239)  (746 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (0 0)  (762 224)  (762 224)  Negative Clock bit

 (31 0)  (793 224)  (793 224)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (37 0)  (799 224)  (799 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (45 0)  (807 224)  (807 224)  LC_0 Logic Functioning bit
 (9 1)  (771 225)  (771 225)  routing T_15_14.sp4_v_t_36 <X> T_15_14.sp4_v_b_1
 (31 1)  (793 225)  (793 225)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (38 1)  (800 225)  (800 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (45 1)  (807 225)  (807 225)  LC_0 Logic Functioning bit
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.top_op_3 <X> T_15_14.lc_trk_g1_3
 (0 5)  (762 229)  (762 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (21 5)  (783 229)  (783 229)  routing T_15_14.top_op_3 <X> T_15_14.lc_trk_g1_3
 (13 12)  (775 236)  (775 236)  routing T_15_14.sp4_h_l_46 <X> T_15_14.sp4_v_b_11
 (12 13)  (774 237)  (774 237)  routing T_15_14.sp4_h_l_46 <X> T_15_14.sp4_v_b_11
 (0 14)  (762 238)  (762 238)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 238)  (777 238)  routing T_15_14.sp4_v_t_32 <X> T_15_14.lc_trk_g3_5
 (16 14)  (778 238)  (778 238)  routing T_15_14.sp4_v_t_32 <X> T_15_14.lc_trk_g3_5
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (762 239)  (762 239)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 239)  (763 239)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (786 239)  (786 239)  routing T_15_14.tnl_op_6 <X> T_15_14.lc_trk_g3_6
 (25 15)  (787 239)  (787 239)  routing T_15_14.tnl_op_6 <X> T_15_14.lc_trk_g3_6


LogicTile_16_14

 (0 0)  (816 224)  (816 224)  Negative Clock bit

 (14 0)  (830 224)  (830 224)  routing T_16_14.sp4_h_r_8 <X> T_16_14.lc_trk_g0_0
 (15 1)  (831 225)  (831 225)  routing T_16_14.sp4_h_r_8 <X> T_16_14.lc_trk_g0_0
 (16 1)  (832 225)  (832 225)  routing T_16_14.sp4_h_r_8 <X> T_16_14.lc_trk_g0_0
 (17 1)  (833 225)  (833 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (835 226)  (835 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (14 4)  (830 228)  (830 228)  routing T_16_14.lft_op_0 <X> T_16_14.lc_trk_g1_0
 (21 4)  (837 228)  (837 228)  routing T_16_14.wire_logic_cluster/lc_3/out <X> T_16_14.lc_trk_g1_3
 (22 4)  (838 228)  (838 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (843 228)  (843 228)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 228)  (844 228)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 228)  (851 228)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.input_2_2
 (42 4)  (858 228)  (858 228)  LC_2 Logic Functioning bit
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (15 5)  (831 229)  (831 229)  routing T_16_14.lft_op_0 <X> T_16_14.lc_trk_g1_0
 (17 5)  (833 229)  (833 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (842 229)  (842 229)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 229)  (843 229)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 229)  (848 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (849 229)  (849 229)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.input_2_2
 (34 5)  (850 229)  (850 229)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.input_2_2
 (35 5)  (851 229)  (851 229)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.input_2_2
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (42 5)  (858 229)  (858 229)  LC_2 Logic Functioning bit
 (27 6)  (843 230)  (843 230)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 230)  (844 230)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 230)  (846 230)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 230)  (850 230)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (41 6)  (857 230)  (857 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (45 6)  (861 230)  (861 230)  LC_3 Logic Functioning bit
 (26 7)  (842 231)  (842 231)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 231)  (843 231)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 231)  (846 231)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 231)  (847 231)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (38 7)  (854 231)  (854 231)  LC_3 Logic Functioning bit
 (15 8)  (831 232)  (831 232)  routing T_16_14.sp4_v_t_28 <X> T_16_14.lc_trk_g2_1
 (16 8)  (832 232)  (832 232)  routing T_16_14.sp4_v_t_28 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (27 8)  (843 232)  (843 232)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 232)  (847 232)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 232)  (849 232)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 232)  (850 232)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (40 8)  (856 232)  (856 232)  LC_4 Logic Functioning bit
 (42 8)  (858 232)  (858 232)  LC_4 Logic Functioning bit
 (31 9)  (847 233)  (847 233)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (40 9)  (856 233)  (856 233)  LC_4 Logic Functioning bit
 (42 9)  (858 233)  (858 233)  LC_4 Logic Functioning bit
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 234)  (834 234)  routing T_16_14.wire_logic_cluster/lc_5/out <X> T_16_14.lc_trk_g2_5
 (21 10)  (837 234)  (837 234)  routing T_16_14.wire_logic_cluster/lc_7/out <X> T_16_14.lc_trk_g2_7
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 234)  (847 234)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (42 10)  (858 234)  (858 234)  LC_5 Logic Functioning bit
 (50 10)  (866 234)  (866 234)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (831 235)  (831 235)  routing T_16_14.tnr_op_4 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (28 11)  (844 235)  (844 235)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (25 12)  (841 236)  (841 236)  routing T_16_14.wire_logic_cluster/lc_2/out <X> T_16_14.lc_trk_g3_2
 (27 12)  (843 236)  (843 236)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 236)  (844 236)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 236)  (847 236)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (39 12)  (855 236)  (855 236)  LC_6 Logic Functioning bit
 (40 12)  (856 236)  (856 236)  LC_6 Logic Functioning bit
 (41 12)  (857 236)  (857 236)  LC_6 Logic Functioning bit
 (42 12)  (858 236)  (858 236)  LC_6 Logic Functioning bit
 (43 12)  (859 236)  (859 236)  LC_6 Logic Functioning bit
 (50 12)  (866 236)  (866 236)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (842 237)  (842 237)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 237)  (843 237)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 237)  (847 237)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (41 13)  (857 237)  (857 237)  LC_6 Logic Functioning bit
 (43 13)  (859 237)  (859 237)  LC_6 Logic Functioning bit
 (21 14)  (837 238)  (837 238)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g3_7
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 238)  (840 238)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g3_7
 (25 14)  (841 238)  (841 238)  routing T_16_14.rgt_op_6 <X> T_16_14.lc_trk_g3_6
 (26 14)  (842 238)  (842 238)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 238)  (850 238)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (38 14)  (854 238)  (854 238)  LC_7 Logic Functioning bit
 (39 14)  (855 238)  (855 238)  LC_7 Logic Functioning bit
 (41 14)  (857 238)  (857 238)  LC_7 Logic Functioning bit
 (43 14)  (859 238)  (859 238)  LC_7 Logic Functioning bit
 (45 14)  (861 238)  (861 238)  LC_7 Logic Functioning bit
 (48 14)  (864 238)  (864 238)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (866 238)  (866 238)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (868 238)  (868 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (837 239)  (837 239)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g3_7
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (840 239)  (840 239)  routing T_16_14.rgt_op_6 <X> T_16_14.lc_trk_g3_6
 (26 15)  (842 239)  (842 239)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 239)  (844 239)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (38 15)  (854 239)  (854 239)  LC_7 Logic Functioning bit
 (39 15)  (855 239)  (855 239)  LC_7 Logic Functioning bit
 (40 15)  (856 239)  (856 239)  LC_7 Logic Functioning bit
 (42 15)  (858 239)  (858 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (0 0)  (874 224)  (874 224)  Negative Clock bit

 (15 0)  (889 224)  (889 224)  routing T_17_14.sp4_v_b_17 <X> T_17_14.lc_trk_g0_1
 (16 0)  (890 224)  (890 224)  routing T_17_14.sp4_v_b_17 <X> T_17_14.lc_trk_g0_1
 (17 0)  (891 224)  (891 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (900 226)  (900 226)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 226)  (904 226)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 226)  (907 226)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 226)  (908 226)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (45 2)  (919 226)  (919 226)  LC_1 Logic Functioning bit
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (28 3)  (902 227)  (902 227)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 227)  (906 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (41 3)  (915 227)  (915 227)  LC_1 Logic Functioning bit
 (0 6)  (874 230)  (874 230)  routing T_17_14.glb_netwk_7 <X> T_17_14.glb2local_0
 (1 6)  (875 230)  (875 230)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (0 7)  (874 231)  (874 231)  routing T_17_14.glb_netwk_7 <X> T_17_14.glb2local_0
 (1 7)  (875 231)  (875 231)  routing T_17_14.glb_netwk_7 <X> T_17_14.glb2local_0
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 232)  (892 232)  routing T_17_14.wire_logic_cluster/lc_1/out <X> T_17_14.lc_trk_g2_1
 (16 10)  (890 234)  (890 234)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g2_5
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 234)  (892 234)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g2_5
 (26 10)  (900 234)  (900 234)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (39 10)  (913 234)  (913 234)  LC_5 Logic Functioning bit
 (18 11)  (892 235)  (892 235)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g2_5
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 235)  (906 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 236)  (892 236)  routing T_17_14.wire_logic_cluster/lc_1/out <X> T_17_14.lc_trk_g3_1
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 236)  (902 236)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 236)  (905 236)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 236)  (908 236)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 236)  (910 236)  LC_6 Logic Functioning bit
 (38 12)  (912 236)  (912 236)  LC_6 Logic Functioning bit
 (41 12)  (915 236)  (915 236)  LC_6 Logic Functioning bit
 (43 12)  (917 236)  (917 236)  LC_6 Logic Functioning bit
 (45 12)  (919 236)  (919 236)  LC_6 Logic Functioning bit
 (50 12)  (924 236)  (924 236)  Cascade bit: LH_LC06_inmux02_5

 (3 13)  (877 237)  (877 237)  routing T_17_14.sp12_h_l_22 <X> T_17_14.sp12_h_r_1
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 237)  (905 237)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 237)  (910 237)  LC_6 Logic Functioning bit
 (37 13)  (911 237)  (911 237)  LC_6 Logic Functioning bit
 (38 13)  (912 237)  (912 237)  LC_6 Logic Functioning bit
 (41 13)  (915 237)  (915 237)  LC_6 Logic Functioning bit
 (43 13)  (917 237)  (917 237)  LC_6 Logic Functioning bit
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 238)  (889 238)  routing T_17_14.sp4_v_t_32 <X> T_17_14.lc_trk_g3_5
 (16 14)  (890 238)  (890 238)  routing T_17_14.sp4_v_t_32 <X> T_17_14.lc_trk_g3_5
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (899 238)  (899 238)  routing T_17_14.wire_logic_cluster/lc_6/out <X> T_17_14.lc_trk_g3_6
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_14

 (0 0)  (928 224)  (928 224)  Negative Clock bit

 (26 0)  (954 224)  (954 224)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 224)  (955 224)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 224)  (961 224)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (41 0)  (969 224)  (969 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (26 1)  (954 225)  (954 225)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 225)  (955 225)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 225)  (956 225)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 225)  (959 225)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 225)  (960 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (961 225)  (961 225)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.input_2_0
 (34 1)  (962 225)  (962 225)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.input_2_0
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (41 1)  (969 225)  (969 225)  LC_0 Logic Functioning bit
 (43 1)  (971 225)  (971 225)  LC_0 Logic Functioning bit
 (47 1)  (975 225)  (975 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (942 228)  (942 228)  routing T_18_14.wire_logic_cluster/lc_0/out <X> T_18_14.lc_trk_g1_0
 (17 5)  (945 229)  (945 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 8)  (949 232)  (949 232)  routing T_18_14.rgt_op_3 <X> T_18_14.lc_trk_g2_3
 (22 8)  (950 232)  (950 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 232)  (952 232)  routing T_18_14.rgt_op_3 <X> T_18_14.lc_trk_g2_3
 (31 8)  (959 232)  (959 232)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 232)  (961 232)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 232)  (964 232)  LC_4 Logic Functioning bit
 (37 8)  (965 232)  (965 232)  LC_4 Logic Functioning bit
 (38 8)  (966 232)  (966 232)  LC_4 Logic Functioning bit
 (39 8)  (967 232)  (967 232)  LC_4 Logic Functioning bit
 (45 8)  (973 232)  (973 232)  LC_4 Logic Functioning bit
 (36 9)  (964 233)  (964 233)  LC_4 Logic Functioning bit
 (37 9)  (965 233)  (965 233)  LC_4 Logic Functioning bit
 (38 9)  (966 233)  (966 233)  LC_4 Logic Functioning bit
 (39 9)  (967 233)  (967 233)  LC_4 Logic Functioning bit
 (17 10)  (945 234)  (945 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 234)  (946 234)  routing T_18_14.wire_logic_cluster/lc_5/out <X> T_18_14.lc_trk_g2_5
 (31 10)  (959 234)  (959 234)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (38 10)  (966 234)  (966 234)  LC_5 Logic Functioning bit
 (45 10)  (973 234)  (973 234)  LC_5 Logic Functioning bit
 (15 11)  (943 235)  (943 235)  routing T_18_14.sp4_v_t_33 <X> T_18_14.lc_trk_g2_4
 (16 11)  (944 235)  (944 235)  routing T_18_14.sp4_v_t_33 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (27 11)  (955 235)  (955 235)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 235)  (956 235)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (965 235)  (965 235)  LC_5 Logic Functioning bit
 (39 11)  (967 235)  (967 235)  LC_5 Logic Functioning bit
 (15 12)  (943 236)  (943 236)  routing T_18_14.rgt_op_1 <X> T_18_14.lc_trk_g3_1
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 236)  (946 236)  routing T_18_14.rgt_op_1 <X> T_18_14.lc_trk_g3_1
 (14 13)  (942 237)  (942 237)  routing T_18_14.sp4_r_v_b_40 <X> T_18_14.lc_trk_g3_0
 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (949 238)  (949 238)  routing T_18_14.rgt_op_7 <X> T_18_14.lc_trk_g3_7
 (22 14)  (950 238)  (950 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 238)  (952 238)  routing T_18_14.rgt_op_7 <X> T_18_14.lc_trk_g3_7


LogicTile_19_14

 (0 0)  (982 224)  (982 224)  Negative Clock bit

 (21 0)  (1003 224)  (1003 224)  routing T_19_14.wire_logic_cluster/lc_3/out <X> T_19_14.lc_trk_g0_3
 (22 0)  (1004 224)  (1004 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1008 224)  (1008 224)  routing T_19_14.lc_trk_g0_4 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 224)  (1011 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 224)  (1012 224)  routing T_19_14.lc_trk_g0_5 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 224)  (1017 224)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.input_2_0
 (39 0)  (1021 224)  (1021 224)  LC_0 Logic Functioning bit
 (40 0)  (1022 224)  (1022 224)  LC_0 Logic Functioning bit
 (42 0)  (1024 224)  (1024 224)  LC_0 Logic Functioning bit
 (43 0)  (1025 224)  (1025 224)  LC_0 Logic Functioning bit
 (14 1)  (996 225)  (996 225)  routing T_19_14.top_op_0 <X> T_19_14.lc_trk_g0_0
 (15 1)  (997 225)  (997 225)  routing T_19_14.top_op_0 <X> T_19_14.lc_trk_g0_0
 (17 1)  (999 225)  (999 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (29 1)  (1011 225)  (1011 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 225)  (1013 225)  routing T_19_14.lc_trk_g0_3 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 225)  (1014 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1016 225)  (1016 225)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.input_2_0
 (35 1)  (1017 225)  (1017 225)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.input_2_0
 (38 1)  (1020 225)  (1020 225)  LC_0 Logic Functioning bit
 (39 1)  (1021 225)  (1021 225)  LC_0 Logic Functioning bit
 (40 1)  (1022 225)  (1022 225)  LC_0 Logic Functioning bit
 (41 1)  (1023 225)  (1023 225)  LC_0 Logic Functioning bit
 (42 1)  (1024 225)  (1024 225)  LC_0 Logic Functioning bit
 (43 1)  (1025 225)  (1025 225)  LC_0 Logic Functioning bit
 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 226)  (996 226)  routing T_19_14.lft_op_4 <X> T_19_14.lc_trk_g0_4
 (15 2)  (997 226)  (997 226)  routing T_19_14.lft_op_5 <X> T_19_14.lc_trk_g0_5
 (17 2)  (999 226)  (999 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 226)  (1000 226)  routing T_19_14.lft_op_5 <X> T_19_14.lc_trk_g0_5
 (22 2)  (1004 226)  (1004 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1006 226)  (1006 226)  routing T_19_14.top_op_7 <X> T_19_14.lc_trk_g0_7
 (26 2)  (1008 226)  (1008 226)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 226)  (1009 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 226)  (1010 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 226)  (1013 226)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 226)  (1014 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 226)  (1016 226)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (41 2)  (1023 226)  (1023 226)  LC_1 Logic Functioning bit
 (43 2)  (1025 226)  (1025 226)  LC_1 Logic Functioning bit
 (45 2)  (1027 226)  (1027 226)  LC_1 Logic Functioning bit
 (50 2)  (1032 226)  (1032 226)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (997 227)  (997 227)  routing T_19_14.lft_op_4 <X> T_19_14.lc_trk_g0_4
 (17 3)  (999 227)  (999 227)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (1003 227)  (1003 227)  routing T_19_14.top_op_7 <X> T_19_14.lc_trk_g0_7
 (22 3)  (1004 227)  (1004 227)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (1008 227)  (1008 227)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 227)  (1009 227)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 227)  (1010 227)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 227)  (1011 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (39 3)  (1021 227)  (1021 227)  LC_1 Logic Functioning bit
 (40 3)  (1022 227)  (1022 227)  LC_1 Logic Functioning bit
 (14 6)  (996 230)  (996 230)  routing T_19_14.wire_logic_cluster/lc_4/out <X> T_19_14.lc_trk_g1_4
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 230)  (1000 230)  routing T_19_14.wire_logic_cluster/lc_5/out <X> T_19_14.lc_trk_g1_5
 (21 6)  (1003 230)  (1003 230)  routing T_19_14.wire_logic_cluster/lc_7/out <X> T_19_14.lc_trk_g1_7
 (22 6)  (1004 230)  (1004 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1008 230)  (1008 230)  routing T_19_14.lc_trk_g0_7 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 230)  (1013 230)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (1022 230)  (1022 230)  LC_3 Logic Functioning bit
 (42 6)  (1024 230)  (1024 230)  LC_3 Logic Functioning bit
 (17 7)  (999 231)  (999 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (1008 231)  (1008 231)  routing T_19_14.lc_trk_g0_7 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 231)  (1011 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 231)  (1013 231)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (31 8)  (1013 232)  (1013 232)  routing T_19_14.lc_trk_g0_7 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 232)  (1014 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 232)  (1018 232)  LC_4 Logic Functioning bit
 (38 8)  (1020 232)  (1020 232)  LC_4 Logic Functioning bit
 (29 9)  (1011 233)  (1011 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 233)  (1013 233)  routing T_19_14.lc_trk_g0_7 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 233)  (1019 233)  LC_4 Logic Functioning bit
 (39 9)  (1021 233)  (1021 233)  LC_4 Logic Functioning bit
 (0 10)  (982 234)  (982 234)  routing T_19_14.glb_netwk_7 <X> T_19_14.glb2local_2
 (1 10)  (983 234)  (983 234)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_7 glb2local_2
 (26 10)  (1008 234)  (1008 234)  routing T_19_14.lc_trk_g0_5 <X> T_19_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 234)  (1009 234)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 234)  (1011 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 234)  (1012 234)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 234)  (1013 234)  routing T_19_14.lc_trk_g0_4 <X> T_19_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 234)  (1014 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 234)  (1019 234)  LC_5 Logic Functioning bit
 (42 10)  (1024 234)  (1024 234)  LC_5 Logic Functioning bit
 (50 10)  (1032 234)  (1032 234)  Cascade bit: LH_LC05_inmux02_5

 (0 11)  (982 235)  (982 235)  routing T_19_14.glb_netwk_7 <X> T_19_14.glb2local_2
 (1 11)  (983 235)  (983 235)  routing T_19_14.glb_netwk_7 <X> T_19_14.glb2local_2
 (29 11)  (1011 235)  (1011 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 235)  (1012 235)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_5/in_1
 (37 11)  (1019 235)  (1019 235)  LC_5 Logic Functioning bit
 (41 11)  (1023 235)  (1023 235)  LC_5 Logic Functioning bit
 (42 11)  (1024 235)  (1024 235)  LC_5 Logic Functioning bit
 (43 11)  (1025 235)  (1025 235)  LC_5 Logic Functioning bit
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 236)  (1000 236)  routing T_19_14.wire_logic_cluster/lc_1/out <X> T_19_14.lc_trk_g3_1
 (26 12)  (1008 236)  (1008 236)  routing T_19_14.lc_trk_g0_4 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 236)  (1012 236)  routing T_19_14.lc_trk_g0_5 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 236)  (1013 236)  routing T_19_14.lc_trk_g1_4 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 236)  (1016 236)  routing T_19_14.lc_trk_g1_4 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 236)  (1017 236)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.input_2_6
 (37 12)  (1019 236)  (1019 236)  LC_6 Logic Functioning bit
 (40 12)  (1022 236)  (1022 236)  LC_6 Logic Functioning bit
 (41 12)  (1023 236)  (1023 236)  LC_6 Logic Functioning bit
 (42 12)  (1024 236)  (1024 236)  LC_6 Logic Functioning bit
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 237)  (1014 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1016 237)  (1016 237)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.input_2_6
 (35 13)  (1017 237)  (1017 237)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.input_2_6
 (40 13)  (1022 237)  (1022 237)  LC_6 Logic Functioning bit
 (41 13)  (1023 237)  (1023 237)  LC_6 Logic Functioning bit
 (26 14)  (1008 238)  (1008 238)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 238)  (1009 238)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 238)  (1010 238)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 238)  (1011 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 238)  (1013 238)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 238)  (1014 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 238)  (1016 238)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (38 14)  (1020 238)  (1020 238)  LC_7 Logic Functioning bit
 (41 14)  (1023 238)  (1023 238)  LC_7 Logic Functioning bit
 (45 14)  (1027 238)  (1027 238)  LC_7 Logic Functioning bit
 (50 14)  (1032 238)  (1032 238)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (1004 239)  (1004 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1008 239)  (1008 239)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 239)  (1009 239)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 239)  (1010 239)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 239)  (1011 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 239)  (1013 239)  routing T_19_14.lc_trk_g1_7 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 239)  (1019 239)  LC_7 Logic Functioning bit
 (39 15)  (1021 239)  (1021 239)  LC_7 Logic Functioning bit


LogicTile_29_14

 (3 15)  (1513 239)  (1513 239)  routing T_29_14.sp12_h_l_22 <X> T_29_14.sp12_v_t_22


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 234)  (1738 234)  routing T_33_14.lc_trk_g1_4 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g1_4 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 236)  (1730 236)  routing T_33_14.span4_vert_b_12 <X> T_33_14.lc_trk_g1_4
 (5 13)  (1731 237)  (1731 237)  routing T_33_14.span4_vert_b_12 <X> T_33_14.lc_trk_g1_4
 (7 13)  (1733 237)  (1733 237)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (16 14)  (1742 238)  (1742 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_4_13

 (3 4)  (183 212)  (183 212)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0
 (3 5)  (183 213)  (183 213)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0


LogicTile_6_13

 (4 13)  (292 221)  (292 221)  routing T_6_13.sp4_v_t_41 <X> T_6_13.sp4_h_r_9
 (19 15)  (307 223)  (307 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_13

 (22 1)  (364 209)  (364 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (21 2)  (363 210)  (363 210)  routing T_7_13.sp12_h_l_4 <X> T_7_13.lc_trk_g0_7
 (22 2)  (364 210)  (364 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (366 210)  (366 210)  routing T_7_13.sp12_h_l_4 <X> T_7_13.lc_trk_g0_7
 (21 3)  (363 211)  (363 211)  routing T_7_13.sp12_h_l_4 <X> T_7_13.lc_trk_g0_7
 (22 10)  (364 218)  (364 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (367 218)  (367 218)  routing T_7_13.sp4_v_b_38 <X> T_7_13.lc_trk_g2_6
 (22 11)  (364 219)  (364 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (365 219)  (365 219)  routing T_7_13.sp4_v_b_38 <X> T_7_13.lc_trk_g2_6
 (25 11)  (367 219)  (367 219)  routing T_7_13.sp4_v_b_38 <X> T_7_13.lc_trk_g2_6
 (26 12)  (368 220)  (368 220)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (371 220)  (371 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 220)  (372 220)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 220)  (373 220)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 220)  (374 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 220)  (375 220)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 220)  (378 220)  LC_6 Logic Functioning bit
 (52 12)  (394 220)  (394 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (368 221)  (368 221)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 221)  (370 221)  routing T_7_13.lc_trk_g2_6 <X> T_7_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 221)  (371 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 221)  (372 221)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 221)  (373 221)  routing T_7_13.lc_trk_g2_7 <X> T_7_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 221)  (374 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (377 221)  (377 221)  routing T_7_13.lc_trk_g0_2 <X> T_7_13.input_2_6
 (46 13)  (388 221)  (388 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


RAM_Tile_8_13

 (19 2)  (415 210)  (415 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (3 4)  (399 212)  (399 212)  routing T_8_13.sp12_v_t_23 <X> T_8_13.sp12_h_r_0
 (3 8)  (399 216)  (399 216)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_b_1
 (3 9)  (399 217)  (399 217)  routing T_8_13.sp12_h_r_1 <X> T_8_13.sp12_v_b_1


LogicTile_9_13

 (15 0)  (453 208)  (453 208)  routing T_9_13.top_op_1 <X> T_9_13.lc_trk_g0_1
 (17 0)  (455 208)  (455 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (459 208)  (459 208)  routing T_9_13.sp12_h_r_3 <X> T_9_13.lc_trk_g0_3
 (22 0)  (460 208)  (460 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (462 208)  (462 208)  routing T_9_13.sp12_h_r_3 <X> T_9_13.lc_trk_g0_3
 (26 0)  (464 208)  (464 208)  routing T_9_13.lc_trk_g2_4 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (31 0)  (469 208)  (469 208)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 208)  (470 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 208)  (471 208)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 208)  (474 208)  LC_0 Logic Functioning bit
 (38 0)  (476 208)  (476 208)  LC_0 Logic Functioning bit
 (52 0)  (490 208)  (490 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (456 209)  (456 209)  routing T_9_13.top_op_1 <X> T_9_13.lc_trk_g0_1
 (21 1)  (459 209)  (459 209)  routing T_9_13.sp12_h_r_3 <X> T_9_13.lc_trk_g0_3
 (28 1)  (466 209)  (466 209)  routing T_9_13.lc_trk_g2_4 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 209)  (467 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (475 209)  (475 209)  LC_0 Logic Functioning bit
 (39 1)  (477 209)  (477 209)  LC_0 Logic Functioning bit
 (46 1)  (484 209)  (484 209)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (22 3)  (460 211)  (460 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (461 211)  (461 211)  routing T_9_13.sp12_h_r_14 <X> T_9_13.lc_trk_g0_6
 (8 7)  (446 215)  (446 215)  routing T_9_13.sp4_h_r_10 <X> T_9_13.sp4_v_t_41
 (9 7)  (447 215)  (447 215)  routing T_9_13.sp4_h_r_10 <X> T_9_13.sp4_v_t_41
 (10 7)  (448 215)  (448 215)  routing T_9_13.sp4_h_r_10 <X> T_9_13.sp4_v_t_41
 (12 8)  (450 216)  (450 216)  routing T_9_13.sp4_v_b_2 <X> T_9_13.sp4_h_r_8
 (11 9)  (449 217)  (449 217)  routing T_9_13.sp4_v_b_2 <X> T_9_13.sp4_h_r_8
 (13 9)  (451 217)  (451 217)  routing T_9_13.sp4_v_b_2 <X> T_9_13.sp4_h_r_8
 (14 10)  (452 218)  (452 218)  routing T_9_13.sp4_h_r_44 <X> T_9_13.lc_trk_g2_4
 (15 10)  (453 218)  (453 218)  routing T_9_13.sp4_v_t_32 <X> T_9_13.lc_trk_g2_5
 (16 10)  (454 218)  (454 218)  routing T_9_13.sp4_v_t_32 <X> T_9_13.lc_trk_g2_5
 (17 10)  (455 218)  (455 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (465 218)  (465 218)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 218)  (466 218)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 218)  (467 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 218)  (469 218)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 218)  (470 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (475 218)  (475 218)  LC_5 Logic Functioning bit
 (38 10)  (476 218)  (476 218)  LC_5 Logic Functioning bit
 (39 10)  (477 218)  (477 218)  LC_5 Logic Functioning bit
 (40 10)  (478 218)  (478 218)  LC_5 Logic Functioning bit
 (41 10)  (479 218)  (479 218)  LC_5 Logic Functioning bit
 (42 10)  (480 218)  (480 218)  LC_5 Logic Functioning bit
 (43 10)  (481 218)  (481 218)  LC_5 Logic Functioning bit
 (47 10)  (485 218)  (485 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (452 219)  (452 219)  routing T_9_13.sp4_h_r_44 <X> T_9_13.lc_trk_g2_4
 (15 11)  (453 219)  (453 219)  routing T_9_13.sp4_h_r_44 <X> T_9_13.lc_trk_g2_4
 (16 11)  (454 219)  (454 219)  routing T_9_13.sp4_h_r_44 <X> T_9_13.lc_trk_g2_4
 (17 11)  (455 219)  (455 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (29 11)  (467 219)  (467 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 219)  (468 219)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 219)  (469 219)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 219)  (470 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (473 219)  (473 219)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.input_2_5
 (36 11)  (474 219)  (474 219)  LC_5 Logic Functioning bit
 (37 11)  (475 219)  (475 219)  LC_5 Logic Functioning bit
 (38 11)  (476 219)  (476 219)  LC_5 Logic Functioning bit
 (40 11)  (478 219)  (478 219)  LC_5 Logic Functioning bit
 (41 11)  (479 219)  (479 219)  LC_5 Logic Functioning bit
 (42 11)  (480 219)  (480 219)  LC_5 Logic Functioning bit
 (43 11)  (481 219)  (481 219)  LC_5 Logic Functioning bit
 (4 12)  (442 220)  (442 220)  routing T_9_13.sp4_h_l_38 <X> T_9_13.sp4_v_b_9
 (6 12)  (444 220)  (444 220)  routing T_9_13.sp4_h_l_38 <X> T_9_13.sp4_v_b_9
 (22 12)  (460 220)  (460 220)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (462 220)  (462 220)  routing T_9_13.tnr_op_3 <X> T_9_13.lc_trk_g3_3
 (5 13)  (443 221)  (443 221)  routing T_9_13.sp4_h_l_38 <X> T_9_13.sp4_v_b_9


LogicTile_10_13

 (0 0)  (492 208)  (492 208)  Negative Clock bit

 (5 0)  (497 208)  (497 208)  routing T_10_13.sp4_h_l_44 <X> T_10_13.sp4_h_r_0
 (4 1)  (496 209)  (496 209)  routing T_10_13.sp4_h_l_44 <X> T_10_13.sp4_h_r_0
 (0 2)  (492 210)  (492 210)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (493 210)  (493 210)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (518 210)  (518 210)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 210)  (519 210)  routing T_10_13.lc_trk_g1_1 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 210)  (521 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 210)  (525 210)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 210)  (529 210)  LC_1 Logic Functioning bit
 (42 2)  (534 210)  (534 210)  LC_1 Logic Functioning bit
 (43 2)  (535 210)  (535 210)  LC_1 Logic Functioning bit
 (45 2)  (537 210)  (537 210)  LC_1 Logic Functioning bit
 (51 2)  (543 210)  (543 210)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (492 211)  (492 211)  routing T_10_13.glb_netwk_7 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (8 3)  (500 211)  (500 211)  routing T_10_13.sp4_h_l_36 <X> T_10_13.sp4_v_t_36
 (27 3)  (519 211)  (519 211)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 211)  (520 211)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 211)  (521 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 211)  (524 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 211)  (525 211)  routing T_10_13.lc_trk_g2_1 <X> T_10_13.input_2_1
 (36 3)  (528 211)  (528 211)  LC_1 Logic Functioning bit
 (37 3)  (529 211)  (529 211)  LC_1 Logic Functioning bit
 (42 3)  (534 211)  (534 211)  LC_1 Logic Functioning bit
 (43 3)  (535 211)  (535 211)  LC_1 Logic Functioning bit
 (44 3)  (536 211)  (536 211)  LC_1 Logic Functioning bit
 (2 4)  (494 212)  (494 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 4)  (496 212)  (496 212)  routing T_10_13.sp4_h_l_44 <X> T_10_13.sp4_v_b_3
 (6 4)  (498 212)  (498 212)  routing T_10_13.sp4_h_l_44 <X> T_10_13.sp4_v_b_3
 (15 4)  (507 212)  (507 212)  routing T_10_13.top_op_1 <X> T_10_13.lc_trk_g1_1
 (17 4)  (509 212)  (509 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (5 5)  (497 213)  (497 213)  routing T_10_13.sp4_h_l_44 <X> T_10_13.sp4_v_b_3
 (13 5)  (505 213)  (505 213)  routing T_10_13.sp4_v_t_37 <X> T_10_13.sp4_h_r_5
 (18 5)  (510 213)  (510 213)  routing T_10_13.top_op_1 <X> T_10_13.lc_trk_g1_1
 (19 6)  (511 214)  (511 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (14 8)  (506 216)  (506 216)  routing T_10_13.sp4_v_t_21 <X> T_10_13.lc_trk_g2_0
 (17 8)  (509 216)  (509 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 216)  (510 216)  routing T_10_13.wire_logic_cluster/lc_1/out <X> T_10_13.lc_trk_g2_1
 (14 9)  (506 217)  (506 217)  routing T_10_13.sp4_v_t_21 <X> T_10_13.lc_trk_g2_0
 (16 9)  (508 217)  (508 217)  routing T_10_13.sp4_v_t_21 <X> T_10_13.lc_trk_g2_0
 (17 9)  (509 217)  (509 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (6 10)  (498 218)  (498 218)  routing T_10_13.sp4_h_l_36 <X> T_10_13.sp4_v_t_43
 (0 14)  (492 222)  (492 222)  routing T_10_13.glb_netwk_4 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (509 223)  (509 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_11_13

 (13 2)  (559 210)  (559 210)  routing T_11_13.sp4_h_r_2 <X> T_11_13.sp4_v_t_39
 (8 3)  (554 211)  (554 211)  routing T_11_13.sp4_h_r_1 <X> T_11_13.sp4_v_t_36
 (9 3)  (555 211)  (555 211)  routing T_11_13.sp4_h_r_1 <X> T_11_13.sp4_v_t_36
 (12 3)  (558 211)  (558 211)  routing T_11_13.sp4_h_r_2 <X> T_11_13.sp4_v_t_39
 (4 6)  (550 214)  (550 214)  routing T_11_13.sp4_h_r_3 <X> T_11_13.sp4_v_t_38
 (5 7)  (551 215)  (551 215)  routing T_11_13.sp4_h_r_3 <X> T_11_13.sp4_v_t_38


LogicTile_12_13

 (5 0)  (605 208)  (605 208)  routing T_12_13.sp4_v_b_6 <X> T_12_13.sp4_h_r_0
 (4 1)  (604 209)  (604 209)  routing T_12_13.sp4_v_b_6 <X> T_12_13.sp4_h_r_0
 (6 1)  (606 209)  (606 209)  routing T_12_13.sp4_v_b_6 <X> T_12_13.sp4_h_r_0
 (16 2)  (616 210)  (616 210)  routing T_12_13.sp4_v_b_13 <X> T_12_13.lc_trk_g0_5
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (618 210)  (618 210)  routing T_12_13.sp4_v_b_13 <X> T_12_13.lc_trk_g0_5
 (18 3)  (618 211)  (618 211)  routing T_12_13.sp4_v_b_13 <X> T_12_13.lc_trk_g0_5
 (3 4)  (603 212)  (603 212)  routing T_12_13.sp12_v_b_0 <X> T_12_13.sp12_h_r_0
 (3 5)  (603 213)  (603 213)  routing T_12_13.sp12_v_b_0 <X> T_12_13.sp12_h_r_0
 (14 5)  (614 213)  (614 213)  routing T_12_13.sp12_h_r_16 <X> T_12_13.lc_trk_g1_0
 (16 5)  (616 213)  (616 213)  routing T_12_13.sp12_h_r_16 <X> T_12_13.lc_trk_g1_0
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (4 6)  (604 214)  (604 214)  routing T_12_13.sp4_h_r_9 <X> T_12_13.sp4_v_t_38
 (6 6)  (606 214)  (606 214)  routing T_12_13.sp4_h_r_9 <X> T_12_13.sp4_v_t_38
 (22 6)  (622 214)  (622 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (626 214)  (626 214)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 214)  (628 214)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 214)  (630 214)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 214)  (631 214)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 214)  (633 214)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (5 7)  (605 215)  (605 215)  routing T_12_13.sp4_h_r_9 <X> T_12_13.sp4_v_t_38
 (21 7)  (621 215)  (621 215)  routing T_12_13.sp4_r_v_b_31 <X> T_12_13.lc_trk_g1_7
 (27 7)  (627 215)  (627 215)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 215)  (628 215)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 215)  (631 215)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 215)  (632 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (634 215)  (634 215)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.input_2_3
 (2 8)  (602 216)  (602 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (26 8)  (626 216)  (626 216)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 216)  (628 216)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 216)  (634 216)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (50 8)  (650 216)  (650 216)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 217)  (623 217)  routing T_12_13.sp4_v_b_42 <X> T_12_13.lc_trk_g2_2
 (24 9)  (624 217)  (624 217)  routing T_12_13.sp4_v_b_42 <X> T_12_13.lc_trk_g2_2
 (27 9)  (627 217)  (627 217)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 217)  (628 217)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 217)  (630 217)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 217)  (631 217)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (42 9)  (642 217)  (642 217)  LC_4 Logic Functioning bit
 (46 9)  (646 217)  (646 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (647 217)  (647 217)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (621 219)  (621 219)  routing T_12_13.sp4_r_v_b_39 <X> T_12_13.lc_trk_g2_7
 (22 11)  (622 219)  (622 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 219)  (625 219)  routing T_12_13.sp4_r_v_b_38 <X> T_12_13.lc_trk_g2_6
 (21 12)  (621 220)  (621 220)  routing T_12_13.rgt_op_3 <X> T_12_13.lc_trk_g3_3
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 220)  (624 220)  routing T_12_13.rgt_op_3 <X> T_12_13.lc_trk_g3_3
 (26 12)  (626 220)  (626 220)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 220)  (627 220)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 220)  (628 220)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (40 12)  (640 220)  (640 220)  LC_6 Logic Functioning bit
 (19 13)  (619 221)  (619 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 221)  (625 221)  routing T_12_13.sp4_r_v_b_42 <X> T_12_13.lc_trk_g3_2
 (26 13)  (626 221)  (626 221)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 221)  (627 221)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 221)  (628 221)  routing T_12_13.lc_trk_g3_7 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 221)  (630 221)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 221)  (632 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (633 221)  (633 221)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_6
 (34 13)  (634 221)  (634 221)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_6
 (35 13)  (635 221)  (635 221)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_6
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (15 14)  (615 222)  (615 222)  routing T_12_13.sp4_h_l_24 <X> T_12_13.lc_trk_g3_5
 (16 14)  (616 222)  (616 222)  routing T_12_13.sp4_h_l_24 <X> T_12_13.lc_trk_g3_5
 (17 14)  (617 222)  (617 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (618 222)  (618 222)  routing T_12_13.sp4_h_l_24 <X> T_12_13.lc_trk_g3_5
 (21 14)  (621 222)  (621 222)  routing T_12_13.sp12_v_b_7 <X> T_12_13.lc_trk_g3_7
 (22 14)  (622 222)  (622 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (624 222)  (624 222)  routing T_12_13.sp12_v_b_7 <X> T_12_13.lc_trk_g3_7
 (27 14)  (627 222)  (627 222)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 222)  (630 222)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 222)  (633 222)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (39 14)  (639 222)  (639 222)  LC_7 Logic Functioning bit
 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (621 223)  (621 223)  routing T_12_13.sp12_v_b_7 <X> T_12_13.lc_trk_g3_7
 (30 15)  (630 223)  (630 223)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 223)  (631 223)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 223)  (637 223)  LC_7 Logic Functioning bit
 (39 15)  (639 223)  (639 223)  LC_7 Logic Functioning bit
 (46 15)  (646 223)  (646 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (653 223)  (653 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_13

 (0 0)  (654 208)  (654 208)  Negative Clock bit

 (21 0)  (675 208)  (675 208)  routing T_13_13.sp12_h_r_3 <X> T_13_13.lc_trk_g0_3
 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (678 208)  (678 208)  routing T_13_13.sp12_h_r_3 <X> T_13_13.lc_trk_g0_3
 (8 1)  (662 209)  (662 209)  routing T_13_13.sp4_h_l_42 <X> T_13_13.sp4_v_b_1
 (9 1)  (663 209)  (663 209)  routing T_13_13.sp4_h_l_42 <X> T_13_13.sp4_v_b_1
 (10 1)  (664 209)  (664 209)  routing T_13_13.sp4_h_l_42 <X> T_13_13.sp4_v_b_1
 (21 1)  (675 209)  (675 209)  routing T_13_13.sp12_h_r_3 <X> T_13_13.lc_trk_g0_3
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (668 210)  (668 210)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g0_4
 (15 2)  (669 210)  (669 210)  routing T_13_13.sp4_h_r_13 <X> T_13_13.lc_trk_g0_5
 (16 2)  (670 210)  (670 210)  routing T_13_13.sp4_h_r_13 <X> T_13_13.lc_trk_g0_5
 (17 2)  (671 210)  (671 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 210)  (672 210)  routing T_13_13.sp4_h_r_13 <X> T_13_13.lc_trk_g0_5
 (22 2)  (676 210)  (676 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 210)  (678 210)  routing T_13_13.top_op_7 <X> T_13_13.lc_trk_g0_7
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 210)  (684 210)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 210)  (687 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (0 3)  (654 211)  (654 211)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (675 211)  (675 211)  routing T_13_13.top_op_7 <X> T_13_13.lc_trk_g0_7
 (26 3)  (680 211)  (680 211)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 211)  (682 211)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 211)  (684 211)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 211)  (686 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (689 211)  (689 211)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.input_2_1
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (15 4)  (669 212)  (669 212)  routing T_13_13.top_op_1 <X> T_13_13.lc_trk_g1_1
 (17 4)  (671 212)  (671 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (675 212)  (675 212)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g1_3
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (18 5)  (672 213)  (672 213)  routing T_13_13.top_op_1 <X> T_13_13.lc_trk_g1_1
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 213)  (677 213)  routing T_13_13.sp4_v_b_18 <X> T_13_13.lc_trk_g1_2
 (24 5)  (678 213)  (678 213)  routing T_13_13.sp4_v_b_18 <X> T_13_13.lc_trk_g1_2
 (11 6)  (665 214)  (665 214)  routing T_13_13.sp4_h_l_37 <X> T_13_13.sp4_v_t_40
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 214)  (672 214)  routing T_13_13.wire_logic_cluster/lc_5/out <X> T_13_13.lc_trk_g1_5
 (21 6)  (675 214)  (675 214)  routing T_13_13.wire_logic_cluster/lc_7/out <X> T_13_13.lc_trk_g1_7
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 214)  (689 214)  routing T_13_13.lc_trk_g0_5 <X> T_13_13.input_2_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 215)  (682 215)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 215)  (686 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (43 7)  (697 215)  (697 215)  LC_3 Logic Functioning bit
 (4 8)  (658 216)  (658 216)  routing T_13_13.sp4_h_l_37 <X> T_13_13.sp4_v_b_6
 (6 8)  (660 216)  (660 216)  routing T_13_13.sp4_h_l_37 <X> T_13_13.sp4_v_b_6
 (14 8)  (668 216)  (668 216)  routing T_13_13.sp4_h_r_40 <X> T_13_13.lc_trk_g2_0
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 216)  (677 216)  routing T_13_13.sp4_h_r_27 <X> T_13_13.lc_trk_g2_3
 (24 8)  (678 216)  (678 216)  routing T_13_13.sp4_h_r_27 <X> T_13_13.lc_trk_g2_3
 (26 8)  (680 216)  (680 216)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 216)  (682 216)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 216)  (685 216)  routing T_13_13.lc_trk_g0_5 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (689 216)  (689 216)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.input_2_4
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (42 8)  (696 216)  (696 216)  LC_4 Logic Functioning bit
 (45 8)  (699 216)  (699 216)  LC_4 Logic Functioning bit
 (5 9)  (659 217)  (659 217)  routing T_13_13.sp4_h_l_37 <X> T_13_13.sp4_v_b_6
 (14 9)  (668 217)  (668 217)  routing T_13_13.sp4_h_r_40 <X> T_13_13.lc_trk_g2_0
 (15 9)  (669 217)  (669 217)  routing T_13_13.sp4_h_r_40 <X> T_13_13.lc_trk_g2_0
 (16 9)  (670 217)  (670 217)  routing T_13_13.sp4_h_r_40 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (675 217)  (675 217)  routing T_13_13.sp4_h_r_27 <X> T_13_13.lc_trk_g2_3
 (26 9)  (680 217)  (680 217)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 217)  (681 217)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 217)  (682 217)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 217)  (684 217)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 217)  (686 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (25 10)  (679 218)  (679 218)  routing T_13_13.wire_logic_cluster/lc_6/out <X> T_13_13.lc_trk_g2_6
 (26 10)  (680 218)  (680 218)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 218)  (681 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 218)  (682 218)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 218)  (685 218)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 218)  (688 218)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (37 10)  (691 218)  (691 218)  LC_5 Logic Functioning bit
 (39 10)  (693 218)  (693 218)  LC_5 Logic Functioning bit
 (43 10)  (697 218)  (697 218)  LC_5 Logic Functioning bit
 (45 10)  (699 218)  (699 218)  LC_5 Logic Functioning bit
 (12 11)  (666 219)  (666 219)  routing T_13_13.sp4_h_l_45 <X> T_13_13.sp4_v_t_45
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 219)  (686 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (689 219)  (689 219)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.input_2_5
 (36 11)  (690 219)  (690 219)  LC_5 Logic Functioning bit
 (38 11)  (692 219)  (692 219)  LC_5 Logic Functioning bit
 (3 12)  (657 220)  (657 220)  routing T_13_13.sp12_v_t_22 <X> T_13_13.sp12_h_r_1
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 220)  (672 220)  routing T_13_13.wire_logic_cluster/lc_1/out <X> T_13_13.lc_trk_g3_1
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 220)  (677 220)  routing T_13_13.sp4_h_r_27 <X> T_13_13.lc_trk_g3_3
 (24 12)  (678 220)  (678 220)  routing T_13_13.sp4_h_r_27 <X> T_13_13.lc_trk_g3_3
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 220)  (684 220)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 220)  (685 220)  routing T_13_13.lc_trk_g0_5 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (689 220)  (689 220)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.input_2_6
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (37 12)  (691 220)  (691 220)  LC_6 Logic Functioning bit
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (42 12)  (696 220)  (696 220)  LC_6 Logic Functioning bit
 (45 12)  (699 220)  (699 220)  LC_6 Logic Functioning bit
 (21 13)  (675 221)  (675 221)  routing T_13_13.sp4_h_r_27 <X> T_13_13.lc_trk_g3_3
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (678 221)  (678 221)  routing T_13_13.tnr_op_2 <X> T_13_13.lc_trk_g3_2
 (26 13)  (680 221)  (680 221)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 221)  (681 221)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 221)  (684 221)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 221)  (686 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 221)  (687 221)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.input_2_6
 (35 13)  (689 221)  (689 221)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.input_2_6
 (37 13)  (691 221)  (691 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (0 14)  (654 222)  (654 222)  routing T_13_13.glb_netwk_4 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (662 222)  (662 222)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_h_l_47
 (10 14)  (664 222)  (664 222)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_h_l_47
 (11 14)  (665 222)  (665 222)  routing T_13_13.sp4_h_r_5 <X> T_13_13.sp4_v_t_46
 (13 14)  (667 222)  (667 222)  routing T_13_13.sp4_h_r_5 <X> T_13_13.sp4_v_t_46
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (678 222)  (678 222)  routing T_13_13.tnl_op_7 <X> T_13_13.lc_trk_g3_7
 (28 14)  (682 222)  (682 222)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 222)  (685 222)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 222)  (688 222)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 222)  (690 222)  LC_7 Logic Functioning bit
 (37 14)  (691 222)  (691 222)  LC_7 Logic Functioning bit
 (38 14)  (692 222)  (692 222)  LC_7 Logic Functioning bit
 (39 14)  (693 222)  (693 222)  LC_7 Logic Functioning bit
 (43 14)  (697 222)  (697 222)  LC_7 Logic Functioning bit
 (45 14)  (699 222)  (699 222)  LC_7 Logic Functioning bit
 (48 14)  (702 222)  (702 222)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (705 222)  (705 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (10 15)  (664 223)  (664 223)  routing T_13_13.sp4_h_l_40 <X> T_13_13.sp4_v_t_47
 (12 15)  (666 223)  (666 223)  routing T_13_13.sp4_h_r_5 <X> T_13_13.sp4_v_t_46
 (21 15)  (675 223)  (675 223)  routing T_13_13.tnl_op_7 <X> T_13_13.lc_trk_g3_7
 (26 15)  (680 223)  (680 223)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 223)  (681 223)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 223)  (685 223)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 223)  (686 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (687 223)  (687 223)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.input_2_7
 (34 15)  (688 223)  (688 223)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.input_2_7
 (35 15)  (689 223)  (689 223)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.input_2_7
 (36 15)  (690 223)  (690 223)  LC_7 Logic Functioning bit
 (37 15)  (691 223)  (691 223)  LC_7 Logic Functioning bit
 (38 15)  (692 223)  (692 223)  LC_7 Logic Functioning bit
 (39 15)  (693 223)  (693 223)  LC_7 Logic Functioning bit
 (48 15)  (702 223)  (702 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_13

 (15 0)  (723 208)  (723 208)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g0_1
 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 208)  (726 208)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g0_1
 (21 0)  (729 208)  (729 208)  routing T_14_13.wire_logic_cluster/lc_3/out <X> T_14_13.lc_trk_g0_3
 (22 0)  (730 208)  (730 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 208)  (739 208)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 208)  (741 208)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 208)  (743 208)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.input_2_0
 (39 0)  (747 208)  (747 208)  LC_0 Logic Functioning bit
 (40 0)  (748 208)  (748 208)  LC_0 Logic Functioning bit
 (46 0)  (754 208)  (754 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (736 209)  (736 209)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 209)  (738 209)  routing T_14_13.lc_trk_g0_3 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (41 1)  (749 209)  (749 209)  LC_0 Logic Functioning bit
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_7 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_7 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (729 210)  (729 210)  routing T_14_13.lft_op_7 <X> T_14_13.lc_trk_g0_7
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 210)  (732 210)  routing T_14_13.lft_op_7 <X> T_14_13.lc_trk_g0_7
 (25 2)  (733 210)  (733 210)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g0_6
 (0 3)  (708 211)  (708 211)  routing T_14_13.glb_netwk_7 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (15 3)  (723 211)  (723 211)  routing T_14_13.sp4_v_t_9 <X> T_14_13.lc_trk_g0_4
 (16 3)  (724 211)  (724 211)  routing T_14_13.sp4_v_t_9 <X> T_14_13.lc_trk_g0_4
 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 211)  (732 211)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g0_6
 (5 4)  (713 212)  (713 212)  routing T_14_13.sp4_h_l_37 <X> T_14_13.sp4_h_r_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (731 212)  (731 212)  routing T_14_13.sp4_h_r_3 <X> T_14_13.lc_trk_g1_3
 (24 4)  (732 212)  (732 212)  routing T_14_13.sp4_h_r_3 <X> T_14_13.lc_trk_g1_3
 (26 4)  (734 212)  (734 212)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 212)  (739 212)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 212)  (743 212)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_2
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (40 4)  (748 212)  (748 212)  LC_2 Logic Functioning bit
 (4 5)  (712 213)  (712 213)  routing T_14_13.sp4_h_l_37 <X> T_14_13.sp4_h_r_3
 (21 5)  (729 213)  (729 213)  routing T_14_13.sp4_h_r_3 <X> T_14_13.lc_trk_g1_3
 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 213)  (736 213)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 213)  (740 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (741 213)  (741 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_2
 (34 5)  (742 213)  (742 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_2
 (35 5)  (743 213)  (743 213)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.input_2_2
 (39 5)  (747 213)  (747 213)  LC_2 Logic Functioning bit
 (43 5)  (751 213)  (751 213)  LC_2 Logic Functioning bit
 (11 6)  (719 214)  (719 214)  routing T_14_13.sp4_h_l_37 <X> T_14_13.sp4_v_t_40
 (14 6)  (722 214)  (722 214)  routing T_14_13.lft_op_4 <X> T_14_13.lc_trk_g1_4
 (15 6)  (723 214)  (723 214)  routing T_14_13.lft_op_5 <X> T_14_13.lc_trk_g1_5
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.lft_op_5 <X> T_14_13.lc_trk_g1_5
 (21 6)  (729 214)  (729 214)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 214)  (733 214)  routing T_14_13.wire_logic_cluster/lc_6/out <X> T_14_13.lc_trk_g1_6
 (26 6)  (734 214)  (734 214)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 214)  (738 214)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 214)  (741 214)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (50 6)  (758 214)  (758 214)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (723 215)  (723 215)  routing T_14_13.lft_op_4 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (730 215)  (730 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (734 215)  (734 215)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 215)  (735 215)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (4 8)  (712 216)  (712 216)  routing T_14_13.sp4_h_l_37 <X> T_14_13.sp4_v_b_6
 (6 8)  (714 216)  (714 216)  routing T_14_13.sp4_h_l_37 <X> T_14_13.sp4_v_b_6
 (14 8)  (722 216)  (722 216)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 216)  (739 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 216)  (741 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (50 8)  (758 216)  (758 216)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (713 217)  (713 217)  routing T_14_13.sp4_h_l_37 <X> T_14_13.sp4_v_b_6
 (15 9)  (723 217)  (723 217)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (16 9)  (724 217)  (724 217)  routing T_14_13.sp4_h_l_21 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (726 217)  (726 217)  routing T_14_13.sp4_r_v_b_33 <X> T_14_13.lc_trk_g2_1
 (27 9)  (735 217)  (735 217)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 217)  (736 217)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (39 9)  (747 217)  (747 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (14 10)  (722 218)  (722 218)  routing T_14_13.rgt_op_4 <X> T_14_13.lc_trk_g2_4
 (15 11)  (723 219)  (723 219)  routing T_14_13.rgt_op_4 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 219)  (733 219)  routing T_14_13.sp4_r_v_b_38 <X> T_14_13.lc_trk_g2_6
 (15 12)  (723 220)  (723 220)  routing T_14_13.sp4_h_r_33 <X> T_14_13.lc_trk_g3_1
 (16 12)  (724 220)  (724 220)  routing T_14_13.sp4_h_r_33 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.sp4_h_r_33 <X> T_14_13.lc_trk_g3_1
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 220)  (736 220)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 220)  (739 220)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (743 220)  (743 220)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_6
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (14 13)  (722 221)  (722 221)  routing T_14_13.sp4_r_v_b_40 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 221)  (733 221)  routing T_14_13.sp4_r_v_b_42 <X> T_14_13.lc_trk_g3_2
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 221)  (735 221)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 221)  (739 221)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (741 221)  (741 221)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_6
 (34 13)  (742 221)  (742 221)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.input_2_6
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (14 14)  (722 222)  (722 222)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g3_4
 (16 14)  (724 222)  (724 222)  routing T_14_13.sp12_v_t_10 <X> T_14_13.lc_trk_g3_5
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (729 222)  (729 222)  routing T_14_13.sp12_v_b_7 <X> T_14_13.lc_trk_g3_7
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (732 222)  (732 222)  routing T_14_13.sp12_v_b_7 <X> T_14_13.lc_trk_g3_7
 (26 14)  (734 222)  (734 222)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 222)  (739 222)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (37 14)  (745 222)  (745 222)  LC_7 Logic Functioning bit
 (40 14)  (748 222)  (748 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (729 223)  (729 223)  routing T_14_13.sp12_v_b_7 <X> T_14_13.lc_trk_g3_7
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 223)  (733 223)  routing T_14_13.sp4_r_v_b_46 <X> T_14_13.lc_trk_g3_6
 (26 15)  (734 223)  (734 223)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 223)  (735 223)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 223)  (740 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (741 223)  (741 223)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.input_2_7
 (34 15)  (742 223)  (742 223)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.input_2_7


LogicTile_15_13

 (21 0)  (783 208)  (783 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g0_3
 (12 2)  (774 210)  (774 210)  routing T_15_13.sp4_h_r_11 <X> T_15_13.sp4_h_l_39
 (14 2)  (776 210)  (776 210)  routing T_15_13.sp4_v_t_1 <X> T_15_13.lc_trk_g0_4
 (13 3)  (775 211)  (775 211)  routing T_15_13.sp4_h_r_11 <X> T_15_13.sp4_h_l_39
 (14 3)  (776 211)  (776 211)  routing T_15_13.sp4_v_t_1 <X> T_15_13.lc_trk_g0_4
 (16 3)  (778 211)  (778 211)  routing T_15_13.sp4_v_t_1 <X> T_15_13.lc_trk_g0_4
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (4 4)  (766 212)  (766 212)  routing T_15_13.sp4_h_l_44 <X> T_15_13.sp4_v_b_3
 (6 4)  (768 212)  (768 212)  routing T_15_13.sp4_h_l_44 <X> T_15_13.sp4_v_b_3
 (5 5)  (767 213)  (767 213)  routing T_15_13.sp4_h_l_44 <X> T_15_13.sp4_v_b_3
 (6 5)  (768 213)  (768 213)  routing T_15_13.sp4_h_l_38 <X> T_15_13.sp4_h_r_3
 (14 6)  (776 214)  (776 214)  routing T_15_13.lft_op_4 <X> T_15_13.lc_trk_g1_4
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (785 214)  (785 214)  routing T_15_13.sp12_h_r_23 <X> T_15_13.lc_trk_g1_7
 (15 7)  (777 215)  (777 215)  routing T_15_13.lft_op_4 <X> T_15_13.lc_trk_g1_4
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (783 215)  (783 215)  routing T_15_13.sp12_h_r_23 <X> T_15_13.lc_trk_g1_7
 (15 8)  (777 216)  (777 216)  routing T_15_13.tnl_op_1 <X> T_15_13.lc_trk_g2_1
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (788 216)  (788 216)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 216)  (797 216)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.input_2_4
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (40 8)  (802 216)  (802 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (18 9)  (780 217)  (780 217)  routing T_15_13.tnl_op_1 <X> T_15_13.lc_trk_g2_1
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 217)  (792 217)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 217)  (794 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (796 217)  (796 217)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.input_2_4
 (35 9)  (797 217)  (797 217)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.input_2_4
 (6 10)  (768 218)  (768 218)  routing T_15_13.sp4_h_l_36 <X> T_15_13.sp4_v_t_43
 (16 10)  (778 218)  (778 218)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 218)  (780 218)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (786 218)  (786 218)  routing T_15_13.tnl_op_7 <X> T_15_13.lc_trk_g2_7
 (26 10)  (788 218)  (788 218)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 218)  (790 218)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 218)  (792 218)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 218)  (793 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 218)  (795 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (40 10)  (802 218)  (802 218)  LC_5 Logic Functioning bit
 (47 10)  (809 218)  (809 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (776 219)  (776 219)  routing T_15_13.sp12_v_b_20 <X> T_15_13.lc_trk_g2_4
 (16 11)  (778 219)  (778 219)  routing T_15_13.sp12_v_b_20 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (780 219)  (780 219)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (21 11)  (783 219)  (783 219)  routing T_15_13.tnl_op_7 <X> T_15_13.lc_trk_g2_7
 (28 11)  (790 219)  (790 219)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 219)  (794 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (797 219)  (797 219)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.input_2_5
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 220)  (793 220)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 220)  (799 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (40 12)  (802 220)  (802 220)  LC_6 Logic Functioning bit
 (41 12)  (803 220)  (803 220)  LC_6 Logic Functioning bit
 (42 12)  (804 220)  (804 220)  LC_6 Logic Functioning bit
 (43 12)  (805 220)  (805 220)  LC_6 Logic Functioning bit
 (47 12)  (809 220)  (809 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (30 13)  (792 221)  (792 221)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (37 13)  (799 221)  (799 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (40 13)  (802 221)  (802 221)  LC_6 Logic Functioning bit
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (42 13)  (804 221)  (804 221)  LC_6 Logic Functioning bit
 (43 13)  (805 221)  (805 221)  LC_6 Logic Functioning bit
 (4 14)  (766 222)  (766 222)  routing T_15_13.sp4_h_r_3 <X> T_15_13.sp4_v_t_44
 (6 14)  (768 222)  (768 222)  routing T_15_13.sp4_h_r_3 <X> T_15_13.sp4_v_t_44
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (5 15)  (767 223)  (767 223)  routing T_15_13.sp4_h_r_3 <X> T_15_13.sp4_v_t_44
 (18 15)  (780 223)  (780 223)  routing T_15_13.sp4_r_v_b_45 <X> T_15_13.lc_trk_g3_5


LogicTile_16_13

 (3 6)  (819 214)  (819 214)  routing T_16_13.sp12_v_b_0 <X> T_16_13.sp12_v_t_23
 (27 6)  (843 214)  (843 214)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 214)  (844 214)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 214)  (847 214)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 214)  (849 214)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 214)  (850 214)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (38 6)  (854 214)  (854 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (40 6)  (856 214)  (856 214)  LC_3 Logic Functioning bit
 (41 6)  (857 214)  (857 214)  LC_3 Logic Functioning bit
 (42 6)  (858 214)  (858 214)  LC_3 Logic Functioning bit
 (43 6)  (859 214)  (859 214)  LC_3 Logic Functioning bit
 (52 6)  (868 214)  (868 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (842 215)  (842 215)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 215)  (844 215)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 215)  (846 215)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 215)  (847 215)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 215)  (848 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (849 215)  (849 215)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.input_2_3
 (34 7)  (850 215)  (850 215)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.input_2_3
 (35 7)  (851 215)  (851 215)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.input_2_3
 (36 7)  (852 215)  (852 215)  LC_3 Logic Functioning bit
 (37 7)  (853 215)  (853 215)  LC_3 Logic Functioning bit
 (38 7)  (854 215)  (854 215)  LC_3 Logic Functioning bit
 (39 7)  (855 215)  (855 215)  LC_3 Logic Functioning bit
 (40 7)  (856 215)  (856 215)  LC_3 Logic Functioning bit
 (41 7)  (857 215)  (857 215)  LC_3 Logic Functioning bit
 (43 7)  (859 215)  (859 215)  LC_3 Logic Functioning bit
 (22 8)  (838 216)  (838 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (839 216)  (839 216)  routing T_16_13.sp4_h_r_27 <X> T_16_13.lc_trk_g2_3
 (24 8)  (840 216)  (840 216)  routing T_16_13.sp4_h_r_27 <X> T_16_13.lc_trk_g2_3
 (21 9)  (837 217)  (837 217)  routing T_16_13.sp4_h_r_27 <X> T_16_13.lc_trk_g2_3
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 220)  (839 220)  routing T_16_13.sp12_v_b_11 <X> T_16_13.lc_trk_g3_3
 (25 12)  (841 220)  (841 220)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g3_2
 (22 13)  (838 221)  (838 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (839 221)  (839 221)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g3_2
 (25 13)  (841 221)  (841 221)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g3_2
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 222)  (839 222)  routing T_16_13.sp12_v_t_12 <X> T_16_13.lc_trk_g3_7
 (4 15)  (820 223)  (820 223)  routing T_16_13.sp4_v_b_4 <X> T_16_13.sp4_h_l_44


LogicTile_17_13

 (12 2)  (886 210)  (886 210)  routing T_17_13.sp4_v_t_45 <X> T_17_13.sp4_h_l_39
 (11 3)  (885 211)  (885 211)  routing T_17_13.sp4_v_t_45 <X> T_17_13.sp4_h_l_39
 (13 3)  (887 211)  (887 211)  routing T_17_13.sp4_v_t_45 <X> T_17_13.sp4_h_l_39
 (11 4)  (885 212)  (885 212)  routing T_17_13.sp4_v_t_39 <X> T_17_13.sp4_v_b_5
 (12 5)  (886 213)  (886 213)  routing T_17_13.sp4_v_t_39 <X> T_17_13.sp4_v_b_5


LogicTile_18_13

 (27 0)  (955 208)  (955 208)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 208)  (964 208)  LC_0 Logic Functioning bit
 (37 0)  (965 208)  (965 208)  LC_0 Logic Functioning bit
 (38 0)  (966 208)  (966 208)  LC_0 Logic Functioning bit
 (39 0)  (967 208)  (967 208)  LC_0 Logic Functioning bit
 (44 0)  (972 208)  (972 208)  LC_0 Logic Functioning bit
 (40 1)  (968 209)  (968 209)  LC_0 Logic Functioning bit
 (41 1)  (969 209)  (969 209)  LC_0 Logic Functioning bit
 (42 1)  (970 209)  (970 209)  LC_0 Logic Functioning bit
 (43 1)  (971 209)  (971 209)  LC_0 Logic Functioning bit
 (49 1)  (977 209)  (977 209)  Carry_In_Mux bit 

 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 210)  (955 210)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 210)  (956 210)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 210)  (964 210)  LC_1 Logic Functioning bit
 (37 2)  (965 210)  (965 210)  LC_1 Logic Functioning bit
 (38 2)  (966 210)  (966 210)  LC_1 Logic Functioning bit
 (39 2)  (967 210)  (967 210)  LC_1 Logic Functioning bit
 (44 2)  (972 210)  (972 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (40 3)  (968 211)  (968 211)  LC_1 Logic Functioning bit
 (41 3)  (969 211)  (969 211)  LC_1 Logic Functioning bit
 (42 3)  (970 211)  (970 211)  LC_1 Logic Functioning bit
 (43 3)  (971 211)  (971 211)  LC_1 Logic Functioning bit
 (14 4)  (942 212)  (942 212)  routing T_18_13.bnr_op_0 <X> T_18_13.lc_trk_g1_0
 (21 4)  (949 212)  (949 212)  routing T_18_13.wire_logic_cluster/lc_3/out <X> T_18_13.lc_trk_g1_3
 (22 4)  (950 212)  (950 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 212)  (953 212)  routing T_18_13.wire_logic_cluster/lc_2/out <X> T_18_13.lc_trk_g1_2
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (37 4)  (965 212)  (965 212)  LC_2 Logic Functioning bit
 (38 4)  (966 212)  (966 212)  LC_2 Logic Functioning bit
 (39 4)  (967 212)  (967 212)  LC_2 Logic Functioning bit
 (44 4)  (972 212)  (972 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (14 5)  (942 213)  (942 213)  routing T_18_13.bnr_op_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (950 213)  (950 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 213)  (958 213)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 213)  (968 213)  LC_2 Logic Functioning bit
 (41 5)  (969 213)  (969 213)  LC_2 Logic Functioning bit
 (42 5)  (970 213)  (970 213)  LC_2 Logic Functioning bit
 (43 5)  (971 213)  (971 213)  LC_2 Logic Functioning bit
 (21 6)  (949 214)  (949 214)  routing T_18_13.wire_logic_cluster/lc_7/out <X> T_18_13.lc_trk_g1_7
 (22 6)  (950 214)  (950 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 214)  (955 214)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 214)  (964 214)  LC_3 Logic Functioning bit
 (37 6)  (965 214)  (965 214)  LC_3 Logic Functioning bit
 (38 6)  (966 214)  (966 214)  LC_3 Logic Functioning bit
 (39 6)  (967 214)  (967 214)  LC_3 Logic Functioning bit
 (44 6)  (972 214)  (972 214)  LC_3 Logic Functioning bit
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (30 7)  (958 215)  (958 215)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 215)  (968 215)  LC_3 Logic Functioning bit
 (41 7)  (969 215)  (969 215)  LC_3 Logic Functioning bit
 (42 7)  (970 215)  (970 215)  LC_3 Logic Functioning bit
 (43 7)  (971 215)  (971 215)  LC_3 Logic Functioning bit
 (27 8)  (955 216)  (955 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 216)  (956 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 216)  (958 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (37 8)  (965 216)  (965 216)  LC_4 Logic Functioning bit
 (38 8)  (966 216)  (966 216)  LC_4 Logic Functioning bit
 (39 8)  (967 216)  (967 216)  LC_4 Logic Functioning bit
 (44 8)  (972 216)  (972 216)  LC_4 Logic Functioning bit
 (45 8)  (973 216)  (973 216)  LC_4 Logic Functioning bit
 (40 9)  (968 217)  (968 217)  LC_4 Logic Functioning bit
 (41 9)  (969 217)  (969 217)  LC_4 Logic Functioning bit
 (42 9)  (970 217)  (970 217)  LC_4 Logic Functioning bit
 (43 9)  (971 217)  (971 217)  LC_4 Logic Functioning bit
 (14 10)  (942 218)  (942 218)  routing T_18_13.rgt_op_4 <X> T_18_13.lc_trk_g2_4
 (21 10)  (949 218)  (949 218)  routing T_18_13.rgt_op_7 <X> T_18_13.lc_trk_g2_7
 (22 10)  (950 218)  (950 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 218)  (952 218)  routing T_18_13.rgt_op_7 <X> T_18_13.lc_trk_g2_7
 (28 10)  (956 218)  (956 218)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 218)  (958 218)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 218)  (964 218)  LC_5 Logic Functioning bit
 (37 10)  (965 218)  (965 218)  LC_5 Logic Functioning bit
 (38 10)  (966 218)  (966 218)  LC_5 Logic Functioning bit
 (39 10)  (967 218)  (967 218)  LC_5 Logic Functioning bit
 (44 10)  (972 218)  (972 218)  LC_5 Logic Functioning bit
 (15 11)  (943 219)  (943 219)  routing T_18_13.rgt_op_4 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (40 11)  (968 219)  (968 219)  LC_5 Logic Functioning bit
 (41 11)  (969 219)  (969 219)  LC_5 Logic Functioning bit
 (42 11)  (970 219)  (970 219)  LC_5 Logic Functioning bit
 (43 11)  (971 219)  (971 219)  LC_5 Logic Functioning bit
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 220)  (946 220)  routing T_18_13.wire_logic_cluster/lc_1/out <X> T_18_13.lc_trk_g3_1
 (28 12)  (956 220)  (956 220)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 220)  (958 220)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 220)  (964 220)  LC_6 Logic Functioning bit
 (37 12)  (965 220)  (965 220)  LC_6 Logic Functioning bit
 (38 12)  (966 220)  (966 220)  LC_6 Logic Functioning bit
 (39 12)  (967 220)  (967 220)  LC_6 Logic Functioning bit
 (44 12)  (972 220)  (972 220)  LC_6 Logic Functioning bit
 (30 13)  (958 221)  (958 221)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 221)  (968 221)  LC_6 Logic Functioning bit
 (41 13)  (969 221)  (969 221)  LC_6 Logic Functioning bit
 (42 13)  (970 221)  (970 221)  LC_6 Logic Functioning bit
 (43 13)  (971 221)  (971 221)  LC_6 Logic Functioning bit
 (53 13)  (981 221)  (981 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (942 222)  (942 222)  routing T_18_13.wire_logic_cluster/lc_4/out <X> T_18_13.lc_trk_g3_4
 (27 14)  (955 222)  (955 222)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 222)  (957 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 222)  (958 222)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (965 222)  (965 222)  LC_7 Logic Functioning bit
 (39 14)  (967 222)  (967 222)  LC_7 Logic Functioning bit
 (41 14)  (969 222)  (969 222)  LC_7 Logic Functioning bit
 (43 14)  (971 222)  (971 222)  LC_7 Logic Functioning bit
 (45 14)  (973 222)  (973 222)  LC_7 Logic Functioning bit
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (958 223)  (958 223)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (965 223)  (965 223)  LC_7 Logic Functioning bit
 (39 15)  (967 223)  (967 223)  LC_7 Logic Functioning bit
 (41 15)  (969 223)  (969 223)  LC_7 Logic Functioning bit
 (43 15)  (971 223)  (971 223)  LC_7 Logic Functioning bit


LogicTile_19_13

 (14 0)  (996 208)  (996 208)  routing T_19_13.wire_logic_cluster/lc_0/out <X> T_19_13.lc_trk_g0_0
 (15 0)  (997 208)  (997 208)  routing T_19_13.lft_op_1 <X> T_19_13.lc_trk_g0_1
 (17 0)  (999 208)  (999 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 208)  (1000 208)  routing T_19_13.lft_op_1 <X> T_19_13.lc_trk_g0_1
 (25 0)  (1007 208)  (1007 208)  routing T_19_13.lft_op_2 <X> T_19_13.lc_trk_g0_2
 (26 0)  (1008 208)  (1008 208)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 208)  (1013 208)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 208)  (1015 208)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 208)  (1017 208)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.input_2_0
 (39 0)  (1021 208)  (1021 208)  LC_0 Logic Functioning bit
 (17 1)  (999 209)  (999 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1004 209)  (1004 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 209)  (1006 209)  routing T_19_13.lft_op_2 <X> T_19_13.lc_trk_g0_2
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 209)  (1013 209)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 209)  (1014 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1015 209)  (1015 209)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.input_2_0
 (35 1)  (1017 209)  (1017 209)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.input_2_0
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (996 210)  (996 210)  routing T_19_13.lft_op_4 <X> T_19_13.lc_trk_g0_4
 (15 2)  (997 210)  (997 210)  routing T_19_13.lft_op_5 <X> T_19_13.lc_trk_g0_5
 (17 2)  (999 210)  (999 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 210)  (1000 210)  routing T_19_13.lft_op_5 <X> T_19_13.lc_trk_g0_5
 (21 2)  (1003 210)  (1003 210)  routing T_19_13.lft_op_7 <X> T_19_13.lc_trk_g0_7
 (22 2)  (1004 210)  (1004 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1006 210)  (1006 210)  routing T_19_13.lft_op_7 <X> T_19_13.lc_trk_g0_7
 (26 2)  (1008 210)  (1008 210)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 210)  (1009 210)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 210)  (1010 210)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 210)  (1011 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 210)  (1015 210)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 210)  (1016 210)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 210)  (1022 210)  LC_1 Logic Functioning bit
 (41 2)  (1023 210)  (1023 210)  LC_1 Logic Functioning bit
 (42 2)  (1024 210)  (1024 210)  LC_1 Logic Functioning bit
 (45 2)  (1027 210)  (1027 210)  LC_1 Logic Functioning bit
 (50 2)  (1032 210)  (1032 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (15 3)  (997 211)  (997 211)  routing T_19_13.lft_op_4 <X> T_19_13.lc_trk_g0_4
 (17 3)  (999 211)  (999 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (1008 211)  (1008 211)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 211)  (1009 211)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 211)  (1011 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 211)  (1012 211)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (40 3)  (1022 211)  (1022 211)  LC_1 Logic Functioning bit
 (41 3)  (1023 211)  (1023 211)  LC_1 Logic Functioning bit
 (42 3)  (1024 211)  (1024 211)  LC_1 Logic Functioning bit
 (43 3)  (1025 211)  (1025 211)  LC_1 Logic Functioning bit
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.lft_op_3 <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1006 212)  (1006 212)  routing T_19_13.lft_op_3 <X> T_19_13.lc_trk_g1_3
 (28 4)  (1010 212)  (1010 212)  routing T_19_13.lc_trk_g2_1 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 212)  (1013 212)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 212)  (1017 212)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.input_2_2
 (40 4)  (1022 212)  (1022 212)  LC_2 Logic Functioning bit
 (26 5)  (1008 213)  (1008 213)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 213)  (1009 213)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 213)  (1011 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 213)  (1013 213)  routing T_19_13.lc_trk_g0_7 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 213)  (1014 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1015 213)  (1015 213)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.input_2_2
 (34 5)  (1016 213)  (1016 213)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.input_2_2
 (26 6)  (1008 214)  (1008 214)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 214)  (1015 214)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (50 6)  (1032 214)  (1032 214)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (997 215)  (997 215)  routing T_19_13.bot_op_4 <X> T_19_13.lc_trk_g1_4
 (17 7)  (999 215)  (999 215)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (1004 215)  (1004 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1006 215)  (1006 215)  routing T_19_13.bot_op_6 <X> T_19_13.lc_trk_g1_6
 (27 7)  (1009 215)  (1009 215)  routing T_19_13.lc_trk_g1_4 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 215)  (1012 215)  routing T_19_13.lc_trk_g0_2 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 215)  (1013 215)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (42 7)  (1024 215)  (1024 215)  LC_3 Logic Functioning bit
 (17 8)  (999 216)  (999 216)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1000 216)  (1000 216)  routing T_19_13.bnl_op_1 <X> T_19_13.lc_trk_g2_1
 (25 8)  (1007 216)  (1007 216)  routing T_19_13.bnl_op_2 <X> T_19_13.lc_trk_g2_2
 (27 8)  (1009 216)  (1009 216)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 216)  (1011 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 216)  (1012 216)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 216)  (1013 216)  routing T_19_13.lc_trk_g0_5 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 216)  (1019 216)  LC_4 Logic Functioning bit
 (38 8)  (1020 216)  (1020 216)  LC_4 Logic Functioning bit
 (39 8)  (1021 216)  (1021 216)  LC_4 Logic Functioning bit
 (45 8)  (1027 216)  (1027 216)  LC_4 Logic Functioning bit
 (50 8)  (1032 216)  (1032 216)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (1000 217)  (1000 217)  routing T_19_13.bnl_op_1 <X> T_19_13.lc_trk_g2_1
 (22 9)  (1004 217)  (1004 217)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1007 217)  (1007 217)  routing T_19_13.bnl_op_2 <X> T_19_13.lc_trk_g2_2
 (29 9)  (1011 217)  (1011 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 217)  (1012 217)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (1018 217)  (1018 217)  LC_4 Logic Functioning bit
 (37 9)  (1019 217)  (1019 217)  LC_4 Logic Functioning bit
 (38 9)  (1020 217)  (1020 217)  LC_4 Logic Functioning bit
 (39 9)  (1021 217)  (1021 217)  LC_4 Logic Functioning bit
 (15 10)  (997 218)  (997 218)  routing T_19_13.sp4_v_t_32 <X> T_19_13.lc_trk_g2_5
 (16 10)  (998 218)  (998 218)  routing T_19_13.sp4_v_t_32 <X> T_19_13.lc_trk_g2_5
 (17 10)  (999 218)  (999 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (1003 218)  (1003 218)  routing T_19_13.wire_logic_cluster/lc_7/out <X> T_19_13.lc_trk_g2_7
 (22 10)  (1004 218)  (1004 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1007 218)  (1007 218)  routing T_19_13.bnl_op_6 <X> T_19_13.lc_trk_g2_6
 (22 11)  (1004 219)  (1004 219)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1007 219)  (1007 219)  routing T_19_13.bnl_op_6 <X> T_19_13.lc_trk_g2_6
 (17 12)  (999 220)  (999 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 220)  (1000 220)  routing T_19_13.wire_logic_cluster/lc_1/out <X> T_19_13.lc_trk_g3_1
 (21 12)  (1003 220)  (1003 220)  routing T_19_13.wire_logic_cluster/lc_3/out <X> T_19_13.lc_trk_g3_3
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (12 14)  (994 222)  (994 222)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_h_l_46
 (16 14)  (998 222)  (998 222)  routing T_19_13.sp12_v_b_21 <X> T_19_13.lc_trk_g3_5
 (17 14)  (999 222)  (999 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (26 14)  (1008 222)  (1008 222)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 222)  (1011 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 222)  (1014 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 222)  (1015 222)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 222)  (1016 222)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 222)  (1017 222)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.input_2_7
 (37 14)  (1019 222)  (1019 222)  LC_7 Logic Functioning bit
 (42 14)  (1024 222)  (1024 222)  LC_7 Logic Functioning bit
 (43 14)  (1025 222)  (1025 222)  LC_7 Logic Functioning bit
 (45 14)  (1027 222)  (1027 222)  LC_7 Logic Functioning bit
 (11 15)  (993 223)  (993 223)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_h_l_46
 (13 15)  (995 223)  (995 223)  routing T_19_13.sp4_v_t_40 <X> T_19_13.sp4_h_l_46
 (18 15)  (1000 223)  (1000 223)  routing T_19_13.sp12_v_b_21 <X> T_19_13.lc_trk_g3_5
 (26 15)  (1008 223)  (1008 223)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 223)  (1009 223)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 223)  (1011 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 223)  (1013 223)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 223)  (1014 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1015 223)  (1015 223)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.input_2_7
 (36 15)  (1018 223)  (1018 223)  LC_7 Logic Functioning bit
 (37 15)  (1019 223)  (1019 223)  LC_7 Logic Functioning bit
 (42 15)  (1024 223)  (1024 223)  LC_7 Logic Functioning bit
 (43 15)  (1025 223)  (1025 223)  LC_7 Logic Functioning bit


RAM_Tile_25_13

 (3 5)  (1309 213)  (1309 213)  routing T_25_13.sp12_h_l_23 <X> T_25_13.sp12_h_r_0
 (3 13)  (1309 221)  (1309 221)  routing T_25_13.sp12_h_l_22 <X> T_25_13.sp12_h_r_1


LogicTile_26_13

 (3 15)  (1351 223)  (1351 223)  routing T_26_13.sp12_h_l_22 <X> T_26_13.sp12_v_t_22


LogicTile_31_13

 (2 4)  (1620 212)  (1620 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_32_13

 (2 6)  (1674 214)  (1674 214)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (12 2)  (1738 210)  (1738 210)  routing T_33_13.span4_horz_31 <X> T_33_13.span4_vert_t_13
 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0

 (11 12)  (1737 220)  (1737 220)  routing T_33_13.span4_horz_19 <X> T_33_13.span4_vert_t_15
 (12 12)  (1738 220)  (1738 220)  routing T_33_13.span4_horz_19 <X> T_33_13.span4_vert_t_15


IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0



LogicTile_7_12

 (6 6)  (348 198)  (348 198)  routing T_7_12.sp4_v_b_0 <X> T_7_12.sp4_v_t_38
 (5 7)  (347 199)  (347 199)  routing T_7_12.sp4_v_b_0 <X> T_7_12.sp4_v_t_38


LogicTile_9_12

 (27 0)  (465 192)  (465 192)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 192)  (467 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 192)  (468 192)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 192)  (470 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 192)  (471 192)  routing T_9_12.lc_trk_g2_1 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 192)  (473 192)  routing T_9_12.lc_trk_g0_4 <X> T_9_12.input_2_0
 (43 0)  (481 192)  (481 192)  LC_0 Logic Functioning bit
 (26 1)  (464 193)  (464 193)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 193)  (465 193)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 193)  (466 193)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 193)  (467 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 193)  (468 193)  routing T_9_12.lc_trk_g1_6 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 193)  (470 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (28 2)  (466 194)  (466 194)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 194)  (467 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 194)  (468 194)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 194)  (469 194)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 194)  (470 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 194)  (472 194)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_1/in_3
 (43 2)  (481 194)  (481 194)  LC_1 Logic Functioning bit
 (46 2)  (484 194)  (484 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (488 194)  (488 194)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (453 195)  (453 195)  routing T_9_12.sp4_v_t_9 <X> T_9_12.lc_trk_g0_4
 (16 3)  (454 195)  (454 195)  routing T_9_12.sp4_v_t_9 <X> T_9_12.lc_trk_g0_4
 (17 3)  (455 195)  (455 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (465 195)  (465 195)  routing T_9_12.lc_trk_g1_0 <X> T_9_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 195)  (467 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 195)  (468 195)  routing T_9_12.lc_trk_g2_6 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 195)  (469 195)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_1/in_3
 (15 5)  (453 197)  (453 197)  routing T_9_12.bot_op_0 <X> T_9_12.lc_trk_g1_0
 (17 5)  (455 197)  (455 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 6)  (459 198)  (459 198)  routing T_9_12.sp4_v_b_15 <X> T_9_12.lc_trk_g1_7
 (22 6)  (460 198)  (460 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (461 198)  (461 198)  routing T_9_12.sp4_v_b_15 <X> T_9_12.lc_trk_g1_7
 (21 7)  (459 199)  (459 199)  routing T_9_12.sp4_v_b_15 <X> T_9_12.lc_trk_g1_7
 (22 7)  (460 199)  (460 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (463 199)  (463 199)  routing T_9_12.sp4_r_v_b_30 <X> T_9_12.lc_trk_g1_6
 (16 8)  (454 200)  (454 200)  routing T_9_12.sp4_v_b_33 <X> T_9_12.lc_trk_g2_1
 (17 8)  (455 200)  (455 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (456 200)  (456 200)  routing T_9_12.sp4_v_b_33 <X> T_9_12.lc_trk_g2_1
 (18 9)  (456 201)  (456 201)  routing T_9_12.sp4_v_b_33 <X> T_9_12.lc_trk_g2_1
 (22 11)  (460 203)  (460 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 12)  (460 204)  (460 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 204)  (461 204)  routing T_9_12.sp4_v_t_30 <X> T_9_12.lc_trk_g3_3
 (24 12)  (462 204)  (462 204)  routing T_9_12.sp4_v_t_30 <X> T_9_12.lc_trk_g3_3


LogicTile_10_12

 (15 0)  (507 192)  (507 192)  routing T_10_12.lft_op_1 <X> T_10_12.lc_trk_g0_1
 (17 0)  (509 192)  (509 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (510 192)  (510 192)  routing T_10_12.lft_op_1 <X> T_10_12.lc_trk_g0_1
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 192)  (523 192)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 192)  (525 192)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 192)  (526 192)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 192)  (528 192)  LC_0 Logic Functioning bit
 (38 0)  (530 192)  (530 192)  LC_0 Logic Functioning bit
 (31 1)  (523 193)  (523 193)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 193)  (528 193)  LC_0 Logic Functioning bit
 (38 1)  (530 193)  (530 193)  LC_0 Logic Functioning bit
 (52 1)  (544 193)  (544 193)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (8 4)  (500 196)  (500 196)  routing T_10_12.sp4_v_b_4 <X> T_10_12.sp4_h_r_4
 (9 4)  (501 196)  (501 196)  routing T_10_12.sp4_v_b_4 <X> T_10_12.sp4_h_r_4
 (22 15)  (514 207)  (514 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 207)  (517 207)  routing T_10_12.sp4_r_v_b_46 <X> T_10_12.lc_trk_g3_6


LogicTile_12_12

 (17 2)  (617 194)  (617 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (618 195)  (618 195)  routing T_12_12.sp4_r_v_b_29 <X> T_12_12.lc_trk_g0_5
 (4 5)  (604 197)  (604 197)  routing T_12_12.sp4_h_l_42 <X> T_12_12.sp4_h_r_3
 (6 5)  (606 197)  (606 197)  routing T_12_12.sp4_h_l_42 <X> T_12_12.sp4_h_r_3
 (19 6)  (619 198)  (619 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (8 11)  (608 203)  (608 203)  routing T_12_12.sp4_h_l_42 <X> T_12_12.sp4_v_t_42
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (618 205)  (618 205)  routing T_12_12.sp4_r_v_b_41 <X> T_12_12.lc_trk_g3_1
 (21 14)  (621 206)  (621 206)  routing T_12_12.sp4_h_r_39 <X> T_12_12.lc_trk_g3_7
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (623 206)  (623 206)  routing T_12_12.sp4_h_r_39 <X> T_12_12.lc_trk_g3_7
 (24 14)  (624 206)  (624 206)  routing T_12_12.sp4_h_r_39 <X> T_12_12.lc_trk_g3_7
 (26 14)  (626 206)  (626 206)  routing T_12_12.lc_trk_g0_5 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 206)  (628 206)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 206)  (630 206)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 206)  (633 206)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 206)  (634 206)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (37 14)  (637 206)  (637 206)  LC_7 Logic Functioning bit
 (38 14)  (638 206)  (638 206)  LC_7 Logic Functioning bit
 (39 14)  (639 206)  (639 206)  LC_7 Logic Functioning bit
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 207)  (630 207)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (53 15)  (653 207)  (653 207)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_12

 (22 0)  (676 192)  (676 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (677 192)  (677 192)  routing T_13_12.sp4_v_b_19 <X> T_13_12.lc_trk_g0_3
 (24 0)  (678 192)  (678 192)  routing T_13_12.sp4_v_b_19 <X> T_13_12.lc_trk_g0_3
 (12 2)  (666 194)  (666 194)  routing T_13_12.sp4_v_t_39 <X> T_13_12.sp4_h_l_39
 (14 2)  (668 194)  (668 194)  routing T_13_12.sp4_v_t_1 <X> T_13_12.lc_trk_g0_4
 (15 2)  (669 194)  (669 194)  routing T_13_12.sp4_h_r_5 <X> T_13_12.lc_trk_g0_5
 (16 2)  (670 194)  (670 194)  routing T_13_12.sp4_h_r_5 <X> T_13_12.lc_trk_g0_5
 (17 2)  (671 194)  (671 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (11 3)  (665 195)  (665 195)  routing T_13_12.sp4_v_t_39 <X> T_13_12.sp4_h_l_39
 (14 3)  (668 195)  (668 195)  routing T_13_12.sp4_v_t_1 <X> T_13_12.lc_trk_g0_4
 (16 3)  (670 195)  (670 195)  routing T_13_12.sp4_v_t_1 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (672 195)  (672 195)  routing T_13_12.sp4_h_r_5 <X> T_13_12.lc_trk_g0_5
 (12 4)  (666 196)  (666 196)  routing T_13_12.sp4_h_l_39 <X> T_13_12.sp4_h_r_5
 (13 5)  (667 197)  (667 197)  routing T_13_12.sp4_h_l_39 <X> T_13_12.sp4_h_r_5
 (16 8)  (670 200)  (670 200)  routing T_13_12.sp4_v_b_33 <X> T_13_12.lc_trk_g2_1
 (17 8)  (671 200)  (671 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 200)  (672 200)  routing T_13_12.sp4_v_b_33 <X> T_13_12.lc_trk_g2_1
 (22 8)  (676 200)  (676 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 200)  (677 200)  routing T_13_12.sp4_v_t_30 <X> T_13_12.lc_trk_g2_3
 (24 8)  (678 200)  (678 200)  routing T_13_12.sp4_v_t_30 <X> T_13_12.lc_trk_g2_3
 (26 8)  (680 200)  (680 200)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 200)  (687 200)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 200)  (689 200)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.input_2_4
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (40 8)  (694 200)  (694 200)  LC_4 Logic Functioning bit
 (51 8)  (705 200)  (705 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (672 201)  (672 201)  routing T_13_12.sp4_v_b_33 <X> T_13_12.lc_trk_g2_1
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 201)  (685 201)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 201)  (686 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (687 201)  (687 201)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.input_2_4
 (38 9)  (692 201)  (692 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (14 11)  (668 203)  (668 203)  routing T_13_12.sp4_r_v_b_36 <X> T_13_12.lc_trk_g2_4
 (17 11)  (671 203)  (671 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (15 12)  (669 204)  (669 204)  routing T_13_12.sp4_h_r_41 <X> T_13_12.lc_trk_g3_1
 (16 12)  (670 204)  (670 204)  routing T_13_12.sp4_h_r_41 <X> T_13_12.lc_trk_g3_1
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (672 204)  (672 204)  routing T_13_12.sp4_h_r_41 <X> T_13_12.lc_trk_g3_1
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 204)  (678 204)  routing T_13_12.tnl_op_3 <X> T_13_12.lc_trk_g3_3
 (18 13)  (672 205)  (672 205)  routing T_13_12.sp4_h_r_41 <X> T_13_12.lc_trk_g3_1
 (21 13)  (675 205)  (675 205)  routing T_13_12.tnl_op_3 <X> T_13_12.lc_trk_g3_3
 (27 14)  (681 206)  (681 206)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 206)  (687 206)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 206)  (688 206)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 206)  (689 206)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.input_2_7
 (36 14)  (690 206)  (690 206)  LC_7 Logic Functioning bit
 (37 14)  (691 206)  (691 206)  LC_7 Logic Functioning bit
 (38 14)  (692 206)  (692 206)  LC_7 Logic Functioning bit
 (39 14)  (693 206)  (693 206)  LC_7 Logic Functioning bit
 (40 14)  (694 206)  (694 206)  LC_7 Logic Functioning bit
 (42 14)  (696 206)  (696 206)  LC_7 Logic Functioning bit
 (43 14)  (697 206)  (697 206)  LC_7 Logic Functioning bit
 (52 14)  (706 206)  (706 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (680 207)  (680 207)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 207)  (684 207)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 207)  (686 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (690 207)  (690 207)  LC_7 Logic Functioning bit
 (37 15)  (691 207)  (691 207)  LC_7 Logic Functioning bit
 (38 15)  (692 207)  (692 207)  LC_7 Logic Functioning bit
 (39 15)  (693 207)  (693 207)  LC_7 Logic Functioning bit
 (40 15)  (694 207)  (694 207)  LC_7 Logic Functioning bit
 (41 15)  (695 207)  (695 207)  LC_7 Logic Functioning bit
 (42 15)  (696 207)  (696 207)  LC_7 Logic Functioning bit
 (43 15)  (697 207)  (697 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (14 0)  (722 192)  (722 192)  routing T_14_12.sp4_h_l_5 <X> T_14_12.lc_trk_g0_0
 (17 0)  (725 192)  (725 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (730 192)  (730 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (731 192)  (731 192)  routing T_14_12.sp4_v_b_19 <X> T_14_12.lc_trk_g0_3
 (24 0)  (732 192)  (732 192)  routing T_14_12.sp4_v_b_19 <X> T_14_12.lc_trk_g0_3
 (14 1)  (722 193)  (722 193)  routing T_14_12.sp4_h_l_5 <X> T_14_12.lc_trk_g0_0
 (15 1)  (723 193)  (723 193)  routing T_14_12.sp4_h_l_5 <X> T_14_12.lc_trk_g0_0
 (16 1)  (724 193)  (724 193)  routing T_14_12.sp4_h_l_5 <X> T_14_12.lc_trk_g0_0
 (17 1)  (725 193)  (725 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 202)  (739 202)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 202)  (741 202)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (43 10)  (751 202)  (751 202)  LC_5 Logic Functioning bit
 (22 11)  (730 203)  (730 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (734 203)  (734 203)  routing T_14_12.lc_trk_g0_3 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 203)  (739 203)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 203)  (740 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (741 203)  (741 203)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.input_2_5
 (34 11)  (742 203)  (742 203)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.input_2_5
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (40 12)  (748 204)  (748 204)  LC_6 Logic Functioning bit
 (41 12)  (749 204)  (749 204)  LC_6 Logic Functioning bit
 (43 12)  (751 204)  (751 204)  LC_6 Logic Functioning bit
 (47 12)  (755 204)  (755 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (758 204)  (758 204)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (723 205)  (723 205)  routing T_14_12.sp4_v_t_29 <X> T_14_12.lc_trk_g3_0
 (16 13)  (724 205)  (724 205)  routing T_14_12.sp4_v_t_29 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (38 13)  (746 205)  (746 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (40 13)  (748 205)  (748 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit


LogicTile_16_12

 (26 0)  (842 192)  (842 192)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 192)  (843 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 192)  (844 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 192)  (846 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 192)  (849 192)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 192)  (850 192)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (37 0)  (853 192)  (853 192)  LC_0 Logic Functioning bit
 (39 0)  (855 192)  (855 192)  LC_0 Logic Functioning bit
 (40 0)  (856 192)  (856 192)  LC_0 Logic Functioning bit
 (41 0)  (857 192)  (857 192)  LC_0 Logic Functioning bit
 (42 0)  (858 192)  (858 192)  LC_0 Logic Functioning bit
 (43 0)  (859 192)  (859 192)  LC_0 Logic Functioning bit
 (26 1)  (842 193)  (842 193)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 193)  (844 193)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 193)  (846 193)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 193)  (849 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (34 1)  (850 193)  (850 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (35 1)  (851 193)  (851 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (37 1)  (853 193)  (853 193)  LC_0 Logic Functioning bit
 (38 1)  (854 193)  (854 193)  LC_0 Logic Functioning bit
 (39 1)  (855 193)  (855 193)  LC_0 Logic Functioning bit
 (40 1)  (856 193)  (856 193)  LC_0 Logic Functioning bit
 (41 1)  (857 193)  (857 193)  LC_0 Logic Functioning bit
 (42 1)  (858 193)  (858 193)  LC_0 Logic Functioning bit
 (43 1)  (859 193)  (859 193)  LC_0 Logic Functioning bit
 (53 1)  (869 193)  (869 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (19 4)  (835 196)  (835 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 8)  (819 200)  (819 200)  routing T_16_12.sp12_v_t_22 <X> T_16_12.sp12_v_b_1
 (11 10)  (827 202)  (827 202)  routing T_16_12.sp4_h_l_38 <X> T_16_12.sp4_v_t_45
 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 203)  (841 203)  routing T_16_12.sp4_r_v_b_38 <X> T_16_12.lc_trk_g2_6
 (14 12)  (830 204)  (830 204)  routing T_16_12.sp4_h_r_40 <X> T_16_12.lc_trk_g3_0
 (21 12)  (837 204)  (837 204)  routing T_16_12.sp12_v_t_0 <X> T_16_12.lc_trk_g3_3
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (840 204)  (840 204)  routing T_16_12.sp12_v_t_0 <X> T_16_12.lc_trk_g3_3
 (14 13)  (830 205)  (830 205)  routing T_16_12.sp4_h_r_40 <X> T_16_12.lc_trk_g3_0
 (15 13)  (831 205)  (831 205)  routing T_16_12.sp4_h_r_40 <X> T_16_12.lc_trk_g3_0
 (16 13)  (832 205)  (832 205)  routing T_16_12.sp4_h_r_40 <X> T_16_12.lc_trk_g3_0
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (837 205)  (837 205)  routing T_16_12.sp12_v_t_0 <X> T_16_12.lc_trk_g3_3
 (6 14)  (822 206)  (822 206)  routing T_16_12.sp4_v_b_6 <X> T_16_12.sp4_v_t_44
 (25 14)  (841 206)  (841 206)  routing T_16_12.sp12_v_b_6 <X> T_16_12.lc_trk_g3_6
 (5 15)  (821 207)  (821 207)  routing T_16_12.sp4_v_b_6 <X> T_16_12.sp4_v_t_44
 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (840 207)  (840 207)  routing T_16_12.sp12_v_b_6 <X> T_16_12.lc_trk_g3_6
 (25 15)  (841 207)  (841 207)  routing T_16_12.sp12_v_b_6 <X> T_16_12.lc_trk_g3_6


LogicTile_17_12

 (3 12)  (877 204)  (877 204)  routing T_17_12.sp12_v_t_22 <X> T_17_12.sp12_h_r_1


LogicTile_18_12

 (28 0)  (956 192)  (956 192)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (972 192)  (972 192)  LC_0 Logic Functioning bit
 (30 1)  (958 193)  (958 193)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 193)  (960 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (961 193)  (961 193)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.input_2_0
 (34 1)  (962 193)  (962 193)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.input_2_0
 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 194)  (955 194)  routing T_18_12.lc_trk_g1_1 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 194)  (964 194)  LC_1 Logic Functioning bit
 (37 2)  (965 194)  (965 194)  LC_1 Logic Functioning bit
 (38 2)  (966 194)  (966 194)  LC_1 Logic Functioning bit
 (39 2)  (967 194)  (967 194)  LC_1 Logic Functioning bit
 (44 2)  (972 194)  (972 194)  LC_1 Logic Functioning bit
 (45 2)  (973 194)  (973 194)  LC_1 Logic Functioning bit
 (0 3)  (928 195)  (928 195)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (40 3)  (968 195)  (968 195)  LC_1 Logic Functioning bit
 (41 3)  (969 195)  (969 195)  LC_1 Logic Functioning bit
 (42 3)  (970 195)  (970 195)  LC_1 Logic Functioning bit
 (43 3)  (971 195)  (971 195)  LC_1 Logic Functioning bit
 (17 4)  (945 196)  (945 196)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (946 196)  (946 196)  routing T_18_12.wire_logic_cluster/lc_1/out <X> T_18_12.lc_trk_g1_1
 (25 4)  (953 196)  (953 196)  routing T_18_12.wire_logic_cluster/lc_2/out <X> T_18_12.lc_trk_g1_2
 (27 4)  (955 196)  (955 196)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 196)  (964 196)  LC_2 Logic Functioning bit
 (37 4)  (965 196)  (965 196)  LC_2 Logic Functioning bit
 (38 4)  (966 196)  (966 196)  LC_2 Logic Functioning bit
 (39 4)  (967 196)  (967 196)  LC_2 Logic Functioning bit
 (44 4)  (972 196)  (972 196)  LC_2 Logic Functioning bit
 (45 4)  (973 196)  (973 196)  LC_2 Logic Functioning bit
 (22 5)  (950 197)  (950 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 197)  (958 197)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 197)  (968 197)  LC_2 Logic Functioning bit
 (41 5)  (969 197)  (969 197)  LC_2 Logic Functioning bit
 (42 5)  (970 197)  (970 197)  LC_2 Logic Functioning bit
 (43 5)  (971 197)  (971 197)  LC_2 Logic Functioning bit
 (25 6)  (953 198)  (953 198)  routing T_18_12.wire_logic_cluster/lc_6/out <X> T_18_12.lc_trk_g1_6
 (27 6)  (955 198)  (955 198)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 198)  (956 198)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 198)  (958 198)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (37 6)  (965 198)  (965 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (44 6)  (972 198)  (972 198)  LC_3 Logic Functioning bit
 (22 7)  (950 199)  (950 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (40 7)  (968 199)  (968 199)  LC_3 Logic Functioning bit
 (41 7)  (969 199)  (969 199)  LC_3 Logic Functioning bit
 (42 7)  (970 199)  (970 199)  LC_3 Logic Functioning bit
 (43 7)  (971 199)  (971 199)  LC_3 Logic Functioning bit
 (15 8)  (943 200)  (943 200)  routing T_18_12.rgt_op_1 <X> T_18_12.lc_trk_g2_1
 (17 8)  (945 200)  (945 200)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 200)  (946 200)  routing T_18_12.rgt_op_1 <X> T_18_12.lc_trk_g2_1
 (21 8)  (949 200)  (949 200)  routing T_18_12.rgt_op_3 <X> T_18_12.lc_trk_g2_3
 (22 8)  (950 200)  (950 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 200)  (952 200)  routing T_18_12.rgt_op_3 <X> T_18_12.lc_trk_g2_3
 (27 8)  (955 200)  (955 200)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 200)  (956 200)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 200)  (957 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 200)  (958 200)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 200)  (960 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 200)  (964 200)  LC_4 Logic Functioning bit
 (37 8)  (965 200)  (965 200)  LC_4 Logic Functioning bit
 (38 8)  (966 200)  (966 200)  LC_4 Logic Functioning bit
 (39 8)  (967 200)  (967 200)  LC_4 Logic Functioning bit
 (44 8)  (972 200)  (972 200)  LC_4 Logic Functioning bit
 (45 8)  (973 200)  (973 200)  LC_4 Logic Functioning bit
 (40 9)  (968 201)  (968 201)  LC_4 Logic Functioning bit
 (41 9)  (969 201)  (969 201)  LC_4 Logic Functioning bit
 (42 9)  (970 201)  (970 201)  LC_4 Logic Functioning bit
 (43 9)  (971 201)  (971 201)  LC_4 Logic Functioning bit
 (27 10)  (955 202)  (955 202)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 202)  (956 202)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 202)  (958 202)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (37 10)  (965 202)  (965 202)  LC_5 Logic Functioning bit
 (38 10)  (966 202)  (966 202)  LC_5 Logic Functioning bit
 (39 10)  (967 202)  (967 202)  LC_5 Logic Functioning bit
 (44 10)  (972 202)  (972 202)  LC_5 Logic Functioning bit
 (30 11)  (958 203)  (958 203)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (968 203)  (968 203)  LC_5 Logic Functioning bit
 (41 11)  (969 203)  (969 203)  LC_5 Logic Functioning bit
 (42 11)  (970 203)  (970 203)  LC_5 Logic Functioning bit
 (43 11)  (971 203)  (971 203)  LC_5 Logic Functioning bit
 (15 12)  (943 204)  (943 204)  routing T_18_12.tnr_op_1 <X> T_18_12.lc_trk_g3_1
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (27 12)  (955 204)  (955 204)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 204)  (957 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 204)  (958 204)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 204)  (960 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 204)  (964 204)  LC_6 Logic Functioning bit
 (37 12)  (965 204)  (965 204)  LC_6 Logic Functioning bit
 (38 12)  (966 204)  (966 204)  LC_6 Logic Functioning bit
 (39 12)  (967 204)  (967 204)  LC_6 Logic Functioning bit
 (44 12)  (972 204)  (972 204)  LC_6 Logic Functioning bit
 (45 12)  (973 204)  (973 204)  LC_6 Logic Functioning bit
 (30 13)  (958 205)  (958 205)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 205)  (968 205)  LC_6 Logic Functioning bit
 (41 13)  (969 205)  (969 205)  LC_6 Logic Functioning bit
 (42 13)  (970 205)  (970 205)  LC_6 Logic Functioning bit
 (43 13)  (971 205)  (971 205)  LC_6 Logic Functioning bit
 (14 14)  (942 206)  (942 206)  routing T_18_12.wire_logic_cluster/lc_4/out <X> T_18_12.lc_trk_g3_4
 (15 14)  (943 206)  (943 206)  routing T_18_12.rgt_op_5 <X> T_18_12.lc_trk_g3_5
 (17 14)  (945 206)  (945 206)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 206)  (946 206)  routing T_18_12.rgt_op_5 <X> T_18_12.lc_trk_g3_5
 (21 14)  (949 206)  (949 206)  routing T_18_12.rgt_op_7 <X> T_18_12.lc_trk_g3_7
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 206)  (952 206)  routing T_18_12.rgt_op_7 <X> T_18_12.lc_trk_g3_7
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 206)  (964 206)  LC_7 Logic Functioning bit
 (39 14)  (967 206)  (967 206)  LC_7 Logic Functioning bit
 (41 14)  (969 206)  (969 206)  LC_7 Logic Functioning bit
 (42 14)  (970 206)  (970 206)  LC_7 Logic Functioning bit
 (44 14)  (972 206)  (972 206)  LC_7 Logic Functioning bit
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (32 15)  (960 207)  (960 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (961 207)  (961 207)  routing T_18_12.lc_trk_g2_1 <X> T_18_12.input_2_7
 (37 15)  (965 207)  (965 207)  LC_7 Logic Functioning bit
 (38 15)  (966 207)  (966 207)  LC_7 Logic Functioning bit
 (40 15)  (968 207)  (968 207)  LC_7 Logic Functioning bit
 (43 15)  (971 207)  (971 207)  LC_7 Logic Functioning bit


LogicTile_19_12

 (14 0)  (996 192)  (996 192)  routing T_19_12.wire_logic_cluster/lc_0/out <X> T_19_12.lc_trk_g0_0
 (15 0)  (997 192)  (997 192)  routing T_19_12.top_op_1 <X> T_19_12.lc_trk_g0_1
 (17 0)  (999 192)  (999 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (1003 192)  (1003 192)  routing T_19_12.lft_op_3 <X> T_19_12.lc_trk_g0_3
 (22 0)  (1004 192)  (1004 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 192)  (1006 192)  routing T_19_12.lft_op_3 <X> T_19_12.lc_trk_g0_3
 (27 0)  (1009 192)  (1009 192)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 192)  (1014 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 192)  (1015 192)  routing T_19_12.lc_trk_g3_0 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 192)  (1016 192)  routing T_19_12.lc_trk_g3_0 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 192)  (1017 192)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.input_2_0
 (37 0)  (1019 192)  (1019 192)  LC_0 Logic Functioning bit
 (38 0)  (1020 192)  (1020 192)  LC_0 Logic Functioning bit
 (39 0)  (1021 192)  (1021 192)  LC_0 Logic Functioning bit
 (45 0)  (1027 192)  (1027 192)  LC_0 Logic Functioning bit
 (17 1)  (999 193)  (999 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1000 193)  (1000 193)  routing T_19_12.top_op_1 <X> T_19_12.lc_trk_g0_1
 (26 1)  (1008 193)  (1008 193)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 193)  (1009 193)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 193)  (1011 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 193)  (1014 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1015 193)  (1015 193)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.input_2_0
 (35 1)  (1017 193)  (1017 193)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.input_2_0
 (36 1)  (1018 193)  (1018 193)  LC_0 Logic Functioning bit
 (37 1)  (1019 193)  (1019 193)  LC_0 Logic Functioning bit
 (38 1)  (1020 193)  (1020 193)  LC_0 Logic Functioning bit
 (39 1)  (1021 193)  (1021 193)  LC_0 Logic Functioning bit
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (996 194)  (996 194)  routing T_19_12.lft_op_4 <X> T_19_12.lc_trk_g0_4
 (21 2)  (1003 194)  (1003 194)  routing T_19_12.lft_op_7 <X> T_19_12.lc_trk_g0_7
 (22 2)  (1004 194)  (1004 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1006 194)  (1006 194)  routing T_19_12.lft_op_7 <X> T_19_12.lc_trk_g0_7
 (27 2)  (1009 194)  (1009 194)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 194)  (1011 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 194)  (1013 194)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 194)  (1014 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 194)  (1015 194)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 194)  (1017 194)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.input_2_1
 (37 2)  (1019 194)  (1019 194)  LC_1 Logic Functioning bit
 (42 2)  (1024 194)  (1024 194)  LC_1 Logic Functioning bit
 (43 2)  (1025 194)  (1025 194)  LC_1 Logic Functioning bit
 (45 2)  (1027 194)  (1027 194)  LC_1 Logic Functioning bit
 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (15 3)  (997 195)  (997 195)  routing T_19_12.lft_op_4 <X> T_19_12.lc_trk_g0_4
 (17 3)  (999 195)  (999 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (1009 195)  (1009 195)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 195)  (1011 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 195)  (1012 195)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 195)  (1013 195)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 195)  (1014 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1017 195)  (1017 195)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.input_2_1
 (36 3)  (1018 195)  (1018 195)  LC_1 Logic Functioning bit
 (37 3)  (1019 195)  (1019 195)  LC_1 Logic Functioning bit
 (42 3)  (1024 195)  (1024 195)  LC_1 Logic Functioning bit
 (43 3)  (1025 195)  (1025 195)  LC_1 Logic Functioning bit
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1006 196)  (1006 196)  routing T_19_12.top_op_3 <X> T_19_12.lc_trk_g1_3
 (14 5)  (996 197)  (996 197)  routing T_19_12.top_op_0 <X> T_19_12.lc_trk_g1_0
 (15 5)  (997 197)  (997 197)  routing T_19_12.top_op_0 <X> T_19_12.lc_trk_g1_0
 (17 5)  (999 197)  (999 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (1003 197)  (1003 197)  routing T_19_12.top_op_3 <X> T_19_12.lc_trk_g1_3
 (15 6)  (997 198)  (997 198)  routing T_19_12.lft_op_5 <X> T_19_12.lc_trk_g1_5
 (17 6)  (999 198)  (999 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1000 198)  (1000 198)  routing T_19_12.lft_op_5 <X> T_19_12.lc_trk_g1_5
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 198)  (1015 198)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 198)  (1016 198)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 198)  (1018 198)  LC_3 Logic Functioning bit
 (39 6)  (1021 198)  (1021 198)  LC_3 Logic Functioning bit
 (41 6)  (1023 198)  (1023 198)  LC_3 Logic Functioning bit
 (42 6)  (1024 198)  (1024 198)  LC_3 Logic Functioning bit
 (45 6)  (1027 198)  (1027 198)  LC_3 Logic Functioning bit
 (52 6)  (1034 198)  (1034 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (996 199)  (996 199)  routing T_19_12.top_op_4 <X> T_19_12.lc_trk_g1_4
 (15 7)  (997 199)  (997 199)  routing T_19_12.top_op_4 <X> T_19_12.lc_trk_g1_4
 (17 7)  (999 199)  (999 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (29 7)  (1011 199)  (1011 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 199)  (1013 199)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (1019 199)  (1019 199)  LC_3 Logic Functioning bit
 (38 7)  (1020 199)  (1020 199)  LC_3 Logic Functioning bit
 (40 7)  (1022 199)  (1022 199)  LC_3 Logic Functioning bit
 (43 7)  (1025 199)  (1025 199)  LC_3 Logic Functioning bit
 (17 8)  (999 200)  (999 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 200)  (1000 200)  routing T_19_12.wire_logic_cluster/lc_1/out <X> T_19_12.lc_trk_g2_1
 (26 8)  (1008 200)  (1008 200)  routing T_19_12.lc_trk_g0_4 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 200)  (1013 200)  routing T_19_12.lc_trk_g2_5 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 200)  (1015 200)  routing T_19_12.lc_trk_g2_5 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 200)  (1019 200)  LC_4 Logic Functioning bit
 (39 8)  (1021 200)  (1021 200)  LC_4 Logic Functioning bit
 (29 9)  (1011 201)  (1011 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (17 10)  (999 202)  (999 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 202)  (1000 202)  routing T_19_12.wire_logic_cluster/lc_5/out <X> T_19_12.lc_trk_g2_5
 (25 10)  (1007 202)  (1007 202)  routing T_19_12.wire_logic_cluster/lc_6/out <X> T_19_12.lc_trk_g2_6
 (28 10)  (1010 202)  (1010 202)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 202)  (1011 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 202)  (1012 202)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 202)  (1016 202)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (38 10)  (1020 202)  (1020 202)  LC_5 Logic Functioning bit
 (41 10)  (1023 202)  (1023 202)  LC_5 Logic Functioning bit
 (43 10)  (1025 202)  (1025 202)  LC_5 Logic Functioning bit
 (45 10)  (1027 202)  (1027 202)  LC_5 Logic Functioning bit
 (22 11)  (1004 203)  (1004 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1008 203)  (1008 203)  routing T_19_12.lc_trk_g0_3 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 203)  (1011 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 203)  (1012 203)  routing T_19_12.lc_trk_g2_6 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 203)  (1013 203)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 203)  (1014 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1016 203)  (1016 203)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.input_2_5
 (37 11)  (1019 203)  (1019 203)  LC_5 Logic Functioning bit
 (39 11)  (1021 203)  (1021 203)  LC_5 Logic Functioning bit
 (40 11)  (1022 203)  (1022 203)  LC_5 Logic Functioning bit
 (42 11)  (1024 203)  (1024 203)  LC_5 Logic Functioning bit
 (21 12)  (1003 204)  (1003 204)  routing T_19_12.wire_logic_cluster/lc_3/out <X> T_19_12.lc_trk_g3_3
 (22 12)  (1004 204)  (1004 204)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (28 12)  (1010 204)  (1010 204)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 204)  (1011 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 204)  (1013 204)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 204)  (1016 204)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 204)  (1017 204)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.input_2_6
 (36 12)  (1018 204)  (1018 204)  LC_6 Logic Functioning bit
 (14 13)  (996 205)  (996 205)  routing T_19_12.tnl_op_0 <X> T_19_12.lc_trk_g3_0
 (15 13)  (997 205)  (997 205)  routing T_19_12.tnl_op_0 <X> T_19_12.lc_trk_g3_0
 (17 13)  (999 205)  (999 205)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (29 13)  (1011 205)  (1011 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 205)  (1014 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1015 205)  (1015 205)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.input_2_6
 (34 13)  (1016 205)  (1016 205)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.input_2_6
 (35 13)  (1017 205)  (1017 205)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.input_2_6
 (21 14)  (1003 206)  (1003 206)  routing T_19_12.wire_logic_cluster/lc_7/out <X> T_19_12.lc_trk_g3_7
 (22 14)  (1004 206)  (1004 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 206)  (1009 206)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 206)  (1011 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 206)  (1013 206)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 206)  (1014 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 206)  (1016 206)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 206)  (1019 206)  LC_7 Logic Functioning bit
 (38 14)  (1020 206)  (1020 206)  LC_7 Logic Functioning bit
 (39 14)  (1021 206)  (1021 206)  LC_7 Logic Functioning bit
 (45 14)  (1027 206)  (1027 206)  LC_7 Logic Functioning bit
 (50 14)  (1032 206)  (1032 206)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (1009 207)  (1009 207)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 207)  (1011 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 207)  (1012 207)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (1018 207)  (1018 207)  LC_7 Logic Functioning bit
 (37 15)  (1019 207)  (1019 207)  LC_7 Logic Functioning bit
 (38 15)  (1020 207)  (1020 207)  LC_7 Logic Functioning bit
 (39 15)  (1021 207)  (1021 207)  LC_7 Logic Functioning bit


LogicTile_20_12

 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_3 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (1061 194)  (1061 194)  routing T_20_12.lft_op_6 <X> T_20_12.lc_trk_g0_6
 (0 3)  (1036 195)  (1036 195)  routing T_20_12.glb_netwk_3 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (22 3)  (1058 195)  (1058 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1060 195)  (1060 195)  routing T_20_12.lft_op_6 <X> T_20_12.lc_trk_g0_6
 (14 6)  (1050 198)  (1050 198)  routing T_20_12.wire_logic_cluster/lc_4/out <X> T_20_12.lc_trk_g1_4
 (17 6)  (1053 198)  (1053 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 198)  (1054 198)  routing T_20_12.wire_logic_cluster/lc_5/out <X> T_20_12.lc_trk_g1_5
 (17 7)  (1053 199)  (1053 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 8)  (1058 200)  (1058 200)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1060 200)  (1060 200)  routing T_20_12.tnl_op_3 <X> T_20_12.lc_trk_g2_3
 (27 8)  (1063 200)  (1063 200)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 200)  (1065 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 200)  (1066 200)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 200)  (1069 200)  routing T_20_12.lc_trk_g2_3 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 200)  (1071 200)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.input_2_4
 (38 8)  (1074 200)  (1074 200)  LC_4 Logic Functioning bit
 (41 8)  (1077 200)  (1077 200)  LC_4 Logic Functioning bit
 (43 8)  (1079 200)  (1079 200)  LC_4 Logic Functioning bit
 (45 8)  (1081 200)  (1081 200)  LC_4 Logic Functioning bit
 (52 8)  (1088 200)  (1088 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (1050 201)  (1050 201)  routing T_20_12.tnl_op_0 <X> T_20_12.lc_trk_g2_0
 (15 9)  (1051 201)  (1051 201)  routing T_20_12.tnl_op_0 <X> T_20_12.lc_trk_g2_0
 (17 9)  (1053 201)  (1053 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (1057 201)  (1057 201)  routing T_20_12.tnl_op_3 <X> T_20_12.lc_trk_g2_3
 (28 9)  (1064 201)  (1064 201)  routing T_20_12.lc_trk_g2_0 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 201)  (1065 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 201)  (1067 201)  routing T_20_12.lc_trk_g2_3 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 201)  (1068 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1071 201)  (1071 201)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.input_2_4
 (36 9)  (1072 201)  (1072 201)  LC_4 Logic Functioning bit
 (37 9)  (1073 201)  (1073 201)  LC_4 Logic Functioning bit
 (38 9)  (1074 201)  (1074 201)  LC_4 Logic Functioning bit
 (41 9)  (1077 201)  (1077 201)  LC_4 Logic Functioning bit
 (43 9)  (1079 201)  (1079 201)  LC_4 Logic Functioning bit
 (31 10)  (1067 202)  (1067 202)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 202)  (1068 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 202)  (1070 202)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 202)  (1072 202)  LC_5 Logic Functioning bit
 (39 10)  (1075 202)  (1075 202)  LC_5 Logic Functioning bit
 (41 10)  (1077 202)  (1077 202)  LC_5 Logic Functioning bit
 (42 10)  (1078 202)  (1078 202)  LC_5 Logic Functioning bit
 (45 10)  (1081 202)  (1081 202)  LC_5 Logic Functioning bit
 (26 11)  (1062 203)  (1062 203)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 203)  (1063 203)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 203)  (1064 203)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 203)  (1065 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1073 203)  (1073 203)  LC_5 Logic Functioning bit
 (38 11)  (1074 203)  (1074 203)  LC_5 Logic Functioning bit
 (40 11)  (1076 203)  (1076 203)  LC_5 Logic Functioning bit
 (43 11)  (1079 203)  (1079 203)  LC_5 Logic Functioning bit
 (52 11)  (1088 203)  (1088 203)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (22 13)  (1058 205)  (1058 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_21_12

 (21 0)  (1111 192)  (1111 192)  routing T_21_12.bnr_op_3 <X> T_21_12.lc_trk_g0_3
 (22 0)  (1112 192)  (1112 192)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (1117 192)  (1117 192)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 192)  (1118 192)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 192)  (1119 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 192)  (1120 192)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 192)  (1122 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 192)  (1126 192)  LC_0 Logic Functioning bit
 (37 0)  (1127 192)  (1127 192)  LC_0 Logic Functioning bit
 (38 0)  (1128 192)  (1128 192)  LC_0 Logic Functioning bit
 (39 0)  (1129 192)  (1129 192)  LC_0 Logic Functioning bit
 (44 0)  (1134 192)  (1134 192)  LC_0 Logic Functioning bit
 (21 1)  (1111 193)  (1111 193)  routing T_21_12.bnr_op_3 <X> T_21_12.lc_trk_g0_3
 (40 1)  (1130 193)  (1130 193)  LC_0 Logic Functioning bit
 (41 1)  (1131 193)  (1131 193)  LC_0 Logic Functioning bit
 (42 1)  (1132 193)  (1132 193)  LC_0 Logic Functioning bit
 (43 1)  (1133 193)  (1133 193)  LC_0 Logic Functioning bit
 (49 1)  (1139 193)  (1139 193)  Carry_In_Mux bit 

 (0 2)  (1090 194)  (1090 194)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 194)  (1092 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1117 194)  (1117 194)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 194)  (1118 194)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 194)  (1119 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 194)  (1122 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 194)  (1126 194)  LC_1 Logic Functioning bit
 (37 2)  (1127 194)  (1127 194)  LC_1 Logic Functioning bit
 (38 2)  (1128 194)  (1128 194)  LC_1 Logic Functioning bit
 (39 2)  (1129 194)  (1129 194)  LC_1 Logic Functioning bit
 (44 2)  (1134 194)  (1134 194)  LC_1 Logic Functioning bit
 (45 2)  (1135 194)  (1135 194)  LC_1 Logic Functioning bit
 (0 3)  (1090 195)  (1090 195)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (40 3)  (1130 195)  (1130 195)  LC_1 Logic Functioning bit
 (41 3)  (1131 195)  (1131 195)  LC_1 Logic Functioning bit
 (42 3)  (1132 195)  (1132 195)  LC_1 Logic Functioning bit
 (43 3)  (1133 195)  (1133 195)  LC_1 Logic Functioning bit
 (52 3)  (1142 195)  (1142 195)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (21 4)  (1111 196)  (1111 196)  routing T_21_12.wire_logic_cluster/lc_3/out <X> T_21_12.lc_trk_g1_3
 (22 4)  (1112 196)  (1112 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1119 196)  (1119 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 196)  (1122 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 196)  (1126 196)  LC_2 Logic Functioning bit
 (37 4)  (1127 196)  (1127 196)  LC_2 Logic Functioning bit
 (38 4)  (1128 196)  (1128 196)  LC_2 Logic Functioning bit
 (39 4)  (1129 196)  (1129 196)  LC_2 Logic Functioning bit
 (44 4)  (1134 196)  (1134 196)  LC_2 Logic Functioning bit
 (30 5)  (1120 197)  (1120 197)  routing T_21_12.lc_trk_g0_3 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (1130 197)  (1130 197)  LC_2 Logic Functioning bit
 (41 5)  (1131 197)  (1131 197)  LC_2 Logic Functioning bit
 (42 5)  (1132 197)  (1132 197)  LC_2 Logic Functioning bit
 (43 5)  (1133 197)  (1133 197)  LC_2 Logic Functioning bit
 (21 6)  (1111 198)  (1111 198)  routing T_21_12.wire_logic_cluster/lc_7/out <X> T_21_12.lc_trk_g1_7
 (22 6)  (1112 198)  (1112 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1117 198)  (1117 198)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 198)  (1119 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 198)  (1122 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 198)  (1126 198)  LC_3 Logic Functioning bit
 (37 6)  (1127 198)  (1127 198)  LC_3 Logic Functioning bit
 (38 6)  (1128 198)  (1128 198)  LC_3 Logic Functioning bit
 (39 6)  (1129 198)  (1129 198)  LC_3 Logic Functioning bit
 (44 6)  (1134 198)  (1134 198)  LC_3 Logic Functioning bit
 (45 6)  (1135 198)  (1135 198)  LC_3 Logic Functioning bit
 (30 7)  (1120 199)  (1120 199)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (1130 199)  (1130 199)  LC_3 Logic Functioning bit
 (41 7)  (1131 199)  (1131 199)  LC_3 Logic Functioning bit
 (42 7)  (1132 199)  (1132 199)  LC_3 Logic Functioning bit
 (43 7)  (1133 199)  (1133 199)  LC_3 Logic Functioning bit
 (48 7)  (1138 199)  (1138 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (1107 200)  (1107 200)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1108 200)  (1108 200)  routing T_21_12.bnl_op_1 <X> T_21_12.lc_trk_g2_1
 (27 8)  (1117 200)  (1117 200)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 200)  (1118 200)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 200)  (1119 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 200)  (1122 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 200)  (1126 200)  LC_4 Logic Functioning bit
 (37 8)  (1127 200)  (1127 200)  LC_4 Logic Functioning bit
 (38 8)  (1128 200)  (1128 200)  LC_4 Logic Functioning bit
 (39 8)  (1129 200)  (1129 200)  LC_4 Logic Functioning bit
 (44 8)  (1134 200)  (1134 200)  LC_4 Logic Functioning bit
 (18 9)  (1108 201)  (1108 201)  routing T_21_12.bnl_op_1 <X> T_21_12.lc_trk_g2_1
 (30 9)  (1120 201)  (1120 201)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (40 9)  (1130 201)  (1130 201)  LC_4 Logic Functioning bit
 (41 9)  (1131 201)  (1131 201)  LC_4 Logic Functioning bit
 (42 9)  (1132 201)  (1132 201)  LC_4 Logic Functioning bit
 (43 9)  (1133 201)  (1133 201)  LC_4 Logic Functioning bit
 (25 10)  (1115 202)  (1115 202)  routing T_21_12.bnl_op_6 <X> T_21_12.lc_trk_g2_6
 (28 10)  (1118 202)  (1118 202)  routing T_21_12.lc_trk_g2_6 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 202)  (1119 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 202)  (1120 202)  routing T_21_12.lc_trk_g2_6 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 202)  (1122 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 202)  (1126 202)  LC_5 Logic Functioning bit
 (37 10)  (1127 202)  (1127 202)  LC_5 Logic Functioning bit
 (38 10)  (1128 202)  (1128 202)  LC_5 Logic Functioning bit
 (39 10)  (1129 202)  (1129 202)  LC_5 Logic Functioning bit
 (44 10)  (1134 202)  (1134 202)  LC_5 Logic Functioning bit
 (22 11)  (1112 203)  (1112 203)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1115 203)  (1115 203)  routing T_21_12.bnl_op_6 <X> T_21_12.lc_trk_g2_6
 (30 11)  (1120 203)  (1120 203)  routing T_21_12.lc_trk_g2_6 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (1130 203)  (1130 203)  LC_5 Logic Functioning bit
 (41 11)  (1131 203)  (1131 203)  LC_5 Logic Functioning bit
 (42 11)  (1132 203)  (1132 203)  LC_5 Logic Functioning bit
 (43 11)  (1133 203)  (1133 203)  LC_5 Logic Functioning bit
 (17 12)  (1107 204)  (1107 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 204)  (1108 204)  routing T_21_12.wire_logic_cluster/lc_1/out <X> T_21_12.lc_trk_g3_1
 (25 12)  (1115 204)  (1115 204)  routing T_21_12.bnl_op_2 <X> T_21_12.lc_trk_g3_2
 (28 12)  (1118 204)  (1118 204)  routing T_21_12.lc_trk_g2_1 <X> T_21_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 204)  (1119 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 204)  (1122 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 204)  (1126 204)  LC_6 Logic Functioning bit
 (37 12)  (1127 204)  (1127 204)  LC_6 Logic Functioning bit
 (38 12)  (1128 204)  (1128 204)  LC_6 Logic Functioning bit
 (39 12)  (1129 204)  (1129 204)  LC_6 Logic Functioning bit
 (44 12)  (1134 204)  (1134 204)  LC_6 Logic Functioning bit
 (22 13)  (1112 205)  (1112 205)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1115 205)  (1115 205)  routing T_21_12.bnl_op_2 <X> T_21_12.lc_trk_g3_2
 (40 13)  (1130 205)  (1130 205)  LC_6 Logic Functioning bit
 (41 13)  (1131 205)  (1131 205)  LC_6 Logic Functioning bit
 (42 13)  (1132 205)  (1132 205)  LC_6 Logic Functioning bit
 (43 13)  (1133 205)  (1133 205)  LC_6 Logic Functioning bit
 (48 13)  (1138 205)  (1138 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (1104 206)  (1104 206)  routing T_21_12.bnl_op_4 <X> T_21_12.lc_trk_g3_4
 (27 14)  (1117 206)  (1117 206)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 206)  (1119 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 206)  (1120 206)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 206)  (1122 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 206)  (1127 206)  LC_7 Logic Functioning bit
 (39 14)  (1129 206)  (1129 206)  LC_7 Logic Functioning bit
 (41 14)  (1131 206)  (1131 206)  LC_7 Logic Functioning bit
 (43 14)  (1133 206)  (1133 206)  LC_7 Logic Functioning bit
 (45 14)  (1135 206)  (1135 206)  LC_7 Logic Functioning bit
 (14 15)  (1104 207)  (1104 207)  routing T_21_12.bnl_op_4 <X> T_21_12.lc_trk_g3_4
 (17 15)  (1107 207)  (1107 207)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (30 15)  (1120 207)  (1120 207)  routing T_21_12.lc_trk_g1_7 <X> T_21_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (1127 207)  (1127 207)  LC_7 Logic Functioning bit
 (39 15)  (1129 207)  (1129 207)  LC_7 Logic Functioning bit
 (41 15)  (1131 207)  (1131 207)  LC_7 Logic Functioning bit
 (43 15)  (1133 207)  (1133 207)  LC_7 Logic Functioning bit
 (48 15)  (1138 207)  (1138 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_24_12

 (3 5)  (1255 197)  (1255 197)  routing T_24_12.sp12_h_l_23 <X> T_24_12.sp12_h_r_0


LogicTile_26_12

 (19 15)  (1367 207)  (1367 207)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_29_12

 (5 8)  (1515 200)  (1515 200)  routing T_29_12.sp4_h_l_38 <X> T_29_12.sp4_h_r_6
 (3 9)  (1513 201)  (1513 201)  routing T_29_12.sp12_h_l_22 <X> T_29_12.sp12_v_b_1
 (4 9)  (1514 201)  (1514 201)  routing T_29_12.sp4_h_l_38 <X> T_29_12.sp4_h_r_6


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 205)  (1739 205)  routing T_33_12.span4_horz_43 <X> T_33_12.span4_vert_b_3


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_9_11

 (32 0)  (470 176)  (470 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 176)  (472 176)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_0/in_3
 (40 0)  (478 176)  (478 176)  LC_0 Logic Functioning bit
 (42 0)  (480 176)  (480 176)  LC_0 Logic Functioning bit
 (27 1)  (465 177)  (465 177)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 177)  (466 177)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 177)  (467 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 177)  (469 177)  routing T_9_11.lc_trk_g1_2 <X> T_9_11.wire_logic_cluster/lc_0/in_3
 (41 1)  (479 177)  (479 177)  LC_0 Logic Functioning bit
 (43 1)  (481 177)  (481 177)  LC_0 Logic Functioning bit
 (22 5)  (460 181)  (460 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 181)  (461 181)  routing T_9_11.sp4_v_b_18 <X> T_9_11.lc_trk_g1_2
 (24 5)  (462 181)  (462 181)  routing T_9_11.sp4_v_b_18 <X> T_9_11.lc_trk_g1_2
 (17 12)  (455 188)  (455 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1


LogicTile_10_11

 (19 4)  (511 180)  (511 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_11_11

 (4 2)  (550 178)  (550 178)  routing T_11_11.sp4_h_r_0 <X> T_11_11.sp4_v_t_37
 (5 3)  (551 179)  (551 179)  routing T_11_11.sp4_h_r_0 <X> T_11_11.sp4_v_t_37
 (3 4)  (549 180)  (549 180)  routing T_11_11.sp12_v_b_0 <X> T_11_11.sp12_h_r_0
 (3 5)  (549 181)  (549 181)  routing T_11_11.sp12_v_b_0 <X> T_11_11.sp12_h_r_0
 (8 11)  (554 187)  (554 187)  routing T_11_11.sp4_h_r_1 <X> T_11_11.sp4_v_t_42
 (9 11)  (555 187)  (555 187)  routing T_11_11.sp4_h_r_1 <X> T_11_11.sp4_v_t_42
 (10 11)  (556 187)  (556 187)  routing T_11_11.sp4_h_r_1 <X> T_11_11.sp4_v_t_42
 (19 13)  (565 189)  (565 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_12_11

 (3 4)  (603 180)  (603 180)  routing T_12_11.sp12_v_b_0 <X> T_12_11.sp12_h_r_0
 (3 5)  (603 181)  (603 181)  routing T_12_11.sp12_v_b_0 <X> T_12_11.sp12_h_r_0
 (11 12)  (611 188)  (611 188)  routing T_12_11.sp4_v_t_45 <X> T_12_11.sp4_v_b_11
 (12 13)  (612 189)  (612 189)  routing T_12_11.sp4_v_t_45 <X> T_12_11.sp4_v_b_11
 (19 13)  (619 189)  (619 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (11 14)  (611 190)  (611 190)  routing T_12_11.sp4_v_b_8 <X> T_12_11.sp4_v_t_46
 (12 15)  (612 191)  (612 191)  routing T_12_11.sp4_v_b_8 <X> T_12_11.sp4_v_t_46


LogicTile_14_11

 (2 4)  (710 180)  (710 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (6 10)  (714 186)  (714 186)  routing T_14_11.sp4_h_l_36 <X> T_14_11.sp4_v_t_43


LogicTile_15_11

 (5 2)  (767 178)  (767 178)  routing T_15_11.sp4_v_b_0 <X> T_15_11.sp4_h_l_37
 (11 10)  (773 186)  (773 186)  routing T_15_11.sp4_v_b_0 <X> T_15_11.sp4_v_t_45
 (13 10)  (775 186)  (775 186)  routing T_15_11.sp4_v_b_0 <X> T_15_11.sp4_v_t_45


LogicTile_16_11

 (26 2)  (842 178)  (842 178)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (31 2)  (847 178)  (847 178)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 178)  (848 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 178)  (849 178)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 178)  (850 178)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 178)  (852 178)  LC_1 Logic Functioning bit
 (38 2)  (854 178)  (854 178)  LC_1 Logic Functioning bit
 (40 2)  (856 178)  (856 178)  LC_1 Logic Functioning bit
 (41 2)  (857 178)  (857 178)  LC_1 Logic Functioning bit
 (42 2)  (858 178)  (858 178)  LC_1 Logic Functioning bit
 (43 2)  (859 178)  (859 178)  LC_1 Logic Functioning bit
 (52 2)  (868 178)  (868 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (844 179)  (844 179)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 179)  (845 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 179)  (853 179)  LC_1 Logic Functioning bit
 (39 3)  (855 179)  (855 179)  LC_1 Logic Functioning bit
 (40 3)  (856 179)  (856 179)  LC_1 Logic Functioning bit
 (41 3)  (857 179)  (857 179)  LC_1 Logic Functioning bit
 (42 3)  (858 179)  (858 179)  LC_1 Logic Functioning bit
 (43 3)  (859 179)  (859 179)  LC_1 Logic Functioning bit
 (14 5)  (830 181)  (830 181)  routing T_16_11.sp12_h_r_16 <X> T_16_11.lc_trk_g1_0
 (16 5)  (832 181)  (832 181)  routing T_16_11.sp12_h_r_16 <X> T_16_11.lc_trk_g1_0
 (17 5)  (833 181)  (833 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (17 6)  (833 182)  (833 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (19 6)  (835 182)  (835 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (18 7)  (834 183)  (834 183)  routing T_16_11.sp4_r_v_b_29 <X> T_16_11.lc_trk_g1_5
 (5 8)  (821 184)  (821 184)  routing T_16_11.sp4_v_b_6 <X> T_16_11.sp4_h_r_6
 (6 9)  (822 185)  (822 185)  routing T_16_11.sp4_v_b_6 <X> T_16_11.sp4_h_r_6
 (17 10)  (833 186)  (833 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (842 186)  (842 186)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (31 10)  (847 186)  (847 186)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 186)  (850 186)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (38 10)  (854 186)  (854 186)  LC_5 Logic Functioning bit
 (18 11)  (834 187)  (834 187)  routing T_16_11.sp4_r_v_b_37 <X> T_16_11.lc_trk_g2_5
 (27 11)  (843 187)  (843 187)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 187)  (844 187)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 187)  (853 187)  LC_5 Logic Functioning bit
 (39 11)  (855 187)  (855 187)  LC_5 Logic Functioning bit
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 188)  (850 188)  routing T_16_11.lc_trk_g1_0 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 188)  (852 188)  LC_6 Logic Functioning bit
 (37 12)  (853 188)  (853 188)  LC_6 Logic Functioning bit
 (38 12)  (854 188)  (854 188)  LC_6 Logic Functioning bit
 (39 12)  (855 188)  (855 188)  LC_6 Logic Functioning bit
 (40 12)  (856 188)  (856 188)  LC_6 Logic Functioning bit
 (41 12)  (857 188)  (857 188)  LC_6 Logic Functioning bit
 (47 12)  (863 188)  (863 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (866 188)  (866 188)  Cascade bit: LH_LC06_inmux02_5

 (36 13)  (852 189)  (852 189)  LC_6 Logic Functioning bit
 (37 13)  (853 189)  (853 189)  LC_6 Logic Functioning bit
 (38 13)  (854 189)  (854 189)  LC_6 Logic Functioning bit
 (39 13)  (855 189)  (855 189)  LC_6 Logic Functioning bit
 (40 13)  (856 189)  (856 189)  LC_6 Logic Functioning bit
 (41 13)  (857 189)  (857 189)  LC_6 Logic Functioning bit
 (17 14)  (833 190)  (833 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 190)  (834 190)  routing T_16_11.wire_logic_cluster/lc_5/out <X> T_16_11.lc_trk_g3_5
 (16 15)  (832 191)  (832 191)  routing T_16_11.sp12_v_b_12 <X> T_16_11.lc_trk_g3_4
 (17 15)  (833 191)  (833 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_17_11

 (8 9)  (882 185)  (882 185)  routing T_17_11.sp4_h_l_42 <X> T_17_11.sp4_v_b_7
 (9 9)  (883 185)  (883 185)  routing T_17_11.sp4_h_l_42 <X> T_17_11.sp4_v_b_7


LogicTile_20_11

 (17 0)  (1053 176)  (1053 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (1036 178)  (1036 178)  routing T_20_11.glb_netwk_3 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 178)  (1050 178)  routing T_20_11.sp4_h_l_1 <X> T_20_11.lc_trk_g0_4
 (25 2)  (1061 178)  (1061 178)  routing T_20_11.bnr_op_6 <X> T_20_11.lc_trk_g0_6
 (29 2)  (1065 178)  (1065 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 178)  (1066 178)  routing T_20_11.lc_trk_g0_6 <X> T_20_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 178)  (1067 178)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 178)  (1068 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 178)  (1070 178)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 178)  (1073 178)  LC_1 Logic Functioning bit
 (42 2)  (1078 178)  (1078 178)  LC_1 Logic Functioning bit
 (43 2)  (1079 178)  (1079 178)  LC_1 Logic Functioning bit
 (45 2)  (1081 178)  (1081 178)  LC_1 Logic Functioning bit
 (0 3)  (1036 179)  (1036 179)  routing T_20_11.glb_netwk_3 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (15 3)  (1051 179)  (1051 179)  routing T_20_11.sp4_h_l_1 <X> T_20_11.lc_trk_g0_4
 (16 3)  (1052 179)  (1052 179)  routing T_20_11.sp4_h_l_1 <X> T_20_11.lc_trk_g0_4
 (17 3)  (1053 179)  (1053 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1058 179)  (1058 179)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1061 179)  (1061 179)  routing T_20_11.bnr_op_6 <X> T_20_11.lc_trk_g0_6
 (26 3)  (1062 179)  (1062 179)  routing T_20_11.lc_trk_g1_2 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 179)  (1063 179)  routing T_20_11.lc_trk_g1_2 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 179)  (1065 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 179)  (1066 179)  routing T_20_11.lc_trk_g0_6 <X> T_20_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 179)  (1068 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1072 179)  (1072 179)  LC_1 Logic Functioning bit
 (37 3)  (1073 179)  (1073 179)  LC_1 Logic Functioning bit
 (42 3)  (1078 179)  (1078 179)  LC_1 Logic Functioning bit
 (43 3)  (1079 179)  (1079 179)  LC_1 Logic Functioning bit
 (25 4)  (1061 180)  (1061 180)  routing T_20_11.bnr_op_2 <X> T_20_11.lc_trk_g1_2
 (26 4)  (1062 180)  (1062 180)  routing T_20_11.lc_trk_g0_6 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 180)  (1063 180)  routing T_20_11.lc_trk_g1_2 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 180)  (1065 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 180)  (1067 180)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 180)  (1068 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 180)  (1069 180)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 180)  (1070 180)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 180)  (1071 180)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.input_2_2
 (37 4)  (1073 180)  (1073 180)  LC_2 Logic Functioning bit
 (38 4)  (1074 180)  (1074 180)  LC_2 Logic Functioning bit
 (39 4)  (1075 180)  (1075 180)  LC_2 Logic Functioning bit
 (45 4)  (1081 180)  (1081 180)  LC_2 Logic Functioning bit
 (22 5)  (1058 181)  (1058 181)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1061 181)  (1061 181)  routing T_20_11.bnr_op_2 <X> T_20_11.lc_trk_g1_2
 (26 5)  (1062 181)  (1062 181)  routing T_20_11.lc_trk_g0_6 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 181)  (1065 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 181)  (1066 181)  routing T_20_11.lc_trk_g1_2 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 181)  (1068 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1070 181)  (1070 181)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.input_2_2
 (36 5)  (1072 181)  (1072 181)  LC_2 Logic Functioning bit
 (37 5)  (1073 181)  (1073 181)  LC_2 Logic Functioning bit
 (38 5)  (1074 181)  (1074 181)  LC_2 Logic Functioning bit
 (39 5)  (1075 181)  (1075 181)  LC_2 Logic Functioning bit
 (17 6)  (1053 182)  (1053 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 182)  (1054 182)  routing T_20_11.wire_logic_cluster/lc_5/out <X> T_20_11.lc_trk_g1_5
 (21 8)  (1057 184)  (1057 184)  routing T_20_11.rgt_op_3 <X> T_20_11.lc_trk_g2_3
 (22 8)  (1058 184)  (1058 184)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1060 184)  (1060 184)  routing T_20_11.rgt_op_3 <X> T_20_11.lc_trk_g2_3
 (26 8)  (1062 184)  (1062 184)  routing T_20_11.lc_trk_g0_6 <X> T_20_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 184)  (1063 184)  routing T_20_11.lc_trk_g1_2 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 184)  (1065 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 184)  (1068 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 184)  (1069 184)  routing T_20_11.lc_trk_g3_0 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 184)  (1070 184)  routing T_20_11.lc_trk_g3_0 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 184)  (1071 184)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.input_2_4
 (37 8)  (1073 184)  (1073 184)  LC_4 Logic Functioning bit
 (38 8)  (1074 184)  (1074 184)  LC_4 Logic Functioning bit
 (39 8)  (1075 184)  (1075 184)  LC_4 Logic Functioning bit
 (45 8)  (1081 184)  (1081 184)  LC_4 Logic Functioning bit
 (26 9)  (1062 185)  (1062 185)  routing T_20_11.lc_trk_g0_6 <X> T_20_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 185)  (1065 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 185)  (1066 185)  routing T_20_11.lc_trk_g1_2 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 185)  (1068 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1070 185)  (1070 185)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.input_2_4
 (36 9)  (1072 185)  (1072 185)  LC_4 Logic Functioning bit
 (37 9)  (1073 185)  (1073 185)  LC_4 Logic Functioning bit
 (38 9)  (1074 185)  (1074 185)  LC_4 Logic Functioning bit
 (39 9)  (1075 185)  (1075 185)  LC_4 Logic Functioning bit
 (15 10)  (1051 186)  (1051 186)  routing T_20_11.tnr_op_5 <X> T_20_11.lc_trk_g2_5
 (17 10)  (1053 186)  (1053 186)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (1062 186)  (1062 186)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 186)  (1065 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 186)  (1066 186)  routing T_20_11.lc_trk_g0_4 <X> T_20_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 186)  (1068 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 186)  (1069 186)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 186)  (1070 186)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (47 10)  (1083 186)  (1083 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (1062 187)  (1062 187)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 187)  (1063 187)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 187)  (1064 187)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 187)  (1065 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 187)  (1068 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1069 187)  (1069 187)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.input_2_5
 (35 11)  (1071 187)  (1071 187)  routing T_20_11.lc_trk_g2_3 <X> T_20_11.input_2_5
 (38 11)  (1074 187)  (1074 187)  LC_5 Logic Functioning bit
 (17 12)  (1053 188)  (1053 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 188)  (1054 188)  routing T_20_11.wire_logic_cluster/lc_1/out <X> T_20_11.lc_trk_g3_1
 (26 12)  (1062 188)  (1062 188)  routing T_20_11.lc_trk_g0_6 <X> T_20_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 188)  (1063 188)  routing T_20_11.lc_trk_g1_2 <X> T_20_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 188)  (1065 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 188)  (1067 188)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 188)  (1068 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 188)  (1069 188)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 188)  (1073 188)  LC_6 Logic Functioning bit
 (38 12)  (1074 188)  (1074 188)  LC_6 Logic Functioning bit
 (39 12)  (1075 188)  (1075 188)  LC_6 Logic Functioning bit
 (45 12)  (1081 188)  (1081 188)  LC_6 Logic Functioning bit
 (50 12)  (1086 188)  (1086 188)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (1051 189)  (1051 189)  routing T_20_11.tnr_op_0 <X> T_20_11.lc_trk_g3_0
 (17 13)  (1053 189)  (1053 189)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (1062 189)  (1062 189)  routing T_20_11.lc_trk_g0_6 <X> T_20_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 189)  (1065 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 189)  (1066 189)  routing T_20_11.lc_trk_g1_2 <X> T_20_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 189)  (1072 189)  LC_6 Logic Functioning bit
 (37 13)  (1073 189)  (1073 189)  LC_6 Logic Functioning bit
 (38 13)  (1074 189)  (1074 189)  LC_6 Logic Functioning bit
 (39 13)  (1075 189)  (1075 189)  LC_6 Logic Functioning bit
 (46 13)  (1082 189)  (1082 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (11 14)  (1047 190)  (1047 190)  routing T_20_11.sp4_h_l_43 <X> T_20_11.sp4_v_t_46
 (25 14)  (1061 190)  (1061 190)  routing T_20_11.rgt_op_6 <X> T_20_11.lc_trk_g3_6
 (15 15)  (1051 191)  (1051 191)  routing T_20_11.tnr_op_4 <X> T_20_11.lc_trk_g3_4
 (17 15)  (1053 191)  (1053 191)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (1058 191)  (1058 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1060 191)  (1060 191)  routing T_20_11.rgt_op_6 <X> T_20_11.lc_trk_g3_6


LogicTile_21_11

 (22 0)  (1112 176)  (1112 176)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1114 176)  (1114 176)  routing T_21_11.bot_op_3 <X> T_21_11.lc_trk_g0_3
 (28 0)  (1118 176)  (1118 176)  routing T_21_11.lc_trk_g2_5 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 176)  (1119 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 176)  (1120 176)  routing T_21_11.lc_trk_g2_5 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (35 0)  (1125 176)  (1125 176)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.input_2_0
 (44 0)  (1134 176)  (1134 176)  LC_0 Logic Functioning bit
 (32 1)  (1122 177)  (1122 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1124 177)  (1124 177)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.input_2_0
 (0 2)  (1090 178)  (1090 178)  routing T_21_11.glb_netwk_3 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 178)  (1092 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (1112 178)  (1112 178)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1114 178)  (1114 178)  routing T_21_11.bot_op_7 <X> T_21_11.lc_trk_g0_7
 (27 2)  (1117 178)  (1117 178)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 178)  (1118 178)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 178)  (1119 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 178)  (1122 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 178)  (1126 178)  LC_1 Logic Functioning bit
 (37 2)  (1127 178)  (1127 178)  LC_1 Logic Functioning bit
 (38 2)  (1128 178)  (1128 178)  LC_1 Logic Functioning bit
 (39 2)  (1129 178)  (1129 178)  LC_1 Logic Functioning bit
 (44 2)  (1134 178)  (1134 178)  LC_1 Logic Functioning bit
 (45 2)  (1135 178)  (1135 178)  LC_1 Logic Functioning bit
 (0 3)  (1090 179)  (1090 179)  routing T_21_11.glb_netwk_3 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (40 3)  (1130 179)  (1130 179)  LC_1 Logic Functioning bit
 (41 3)  (1131 179)  (1131 179)  LC_1 Logic Functioning bit
 (42 3)  (1132 179)  (1132 179)  LC_1 Logic Functioning bit
 (43 3)  (1133 179)  (1133 179)  LC_1 Logic Functioning bit
 (21 4)  (1111 180)  (1111 180)  routing T_21_11.wire_logic_cluster/lc_3/out <X> T_21_11.lc_trk_g1_3
 (22 4)  (1112 180)  (1112 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 180)  (1115 180)  routing T_21_11.wire_logic_cluster/lc_2/out <X> T_21_11.lc_trk_g1_2
 (27 4)  (1117 180)  (1117 180)  routing T_21_11.lc_trk_g1_2 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 180)  (1119 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 180)  (1122 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 180)  (1126 180)  LC_2 Logic Functioning bit
 (37 4)  (1127 180)  (1127 180)  LC_2 Logic Functioning bit
 (38 4)  (1128 180)  (1128 180)  LC_2 Logic Functioning bit
 (39 4)  (1129 180)  (1129 180)  LC_2 Logic Functioning bit
 (44 4)  (1134 180)  (1134 180)  LC_2 Logic Functioning bit
 (45 4)  (1135 180)  (1135 180)  LC_2 Logic Functioning bit
 (22 5)  (1112 181)  (1112 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1120 181)  (1120 181)  routing T_21_11.lc_trk_g1_2 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (1130 181)  (1130 181)  LC_2 Logic Functioning bit
 (41 5)  (1131 181)  (1131 181)  LC_2 Logic Functioning bit
 (42 5)  (1132 181)  (1132 181)  LC_2 Logic Functioning bit
 (43 5)  (1133 181)  (1133 181)  LC_2 Logic Functioning bit
 (15 6)  (1105 182)  (1105 182)  routing T_21_11.bot_op_5 <X> T_21_11.lc_trk_g1_5
 (17 6)  (1107 182)  (1107 182)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (1115 182)  (1115 182)  routing T_21_11.wire_logic_cluster/lc_6/out <X> T_21_11.lc_trk_g1_6
 (27 6)  (1117 182)  (1117 182)  routing T_21_11.lc_trk_g1_3 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 182)  (1119 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 182)  (1122 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 182)  (1126 182)  LC_3 Logic Functioning bit
 (37 6)  (1127 182)  (1127 182)  LC_3 Logic Functioning bit
 (38 6)  (1128 182)  (1128 182)  LC_3 Logic Functioning bit
 (39 6)  (1129 182)  (1129 182)  LC_3 Logic Functioning bit
 (44 6)  (1134 182)  (1134 182)  LC_3 Logic Functioning bit
 (45 6)  (1135 182)  (1135 182)  LC_3 Logic Functioning bit
 (22 7)  (1112 183)  (1112 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1120 183)  (1120 183)  routing T_21_11.lc_trk_g1_3 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (1130 183)  (1130 183)  LC_3 Logic Functioning bit
 (41 7)  (1131 183)  (1131 183)  LC_3 Logic Functioning bit
 (42 7)  (1132 183)  (1132 183)  LC_3 Logic Functioning bit
 (43 7)  (1133 183)  (1133 183)  LC_3 Logic Functioning bit
 (29 8)  (1119 184)  (1119 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 184)  (1120 184)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 184)  (1122 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 184)  (1126 184)  LC_4 Logic Functioning bit
 (37 8)  (1127 184)  (1127 184)  LC_4 Logic Functioning bit
 (38 8)  (1128 184)  (1128 184)  LC_4 Logic Functioning bit
 (39 8)  (1129 184)  (1129 184)  LC_4 Logic Functioning bit
 (44 8)  (1134 184)  (1134 184)  LC_4 Logic Functioning bit
 (30 9)  (1120 185)  (1120 185)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (40 9)  (1130 185)  (1130 185)  LC_4 Logic Functioning bit
 (41 9)  (1131 185)  (1131 185)  LC_4 Logic Functioning bit
 (42 9)  (1132 185)  (1132 185)  LC_4 Logic Functioning bit
 (43 9)  (1133 185)  (1133 185)  LC_4 Logic Functioning bit
 (15 10)  (1105 186)  (1105 186)  routing T_21_11.tnl_op_5 <X> T_21_11.lc_trk_g2_5
 (17 10)  (1107 186)  (1107 186)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (32 10)  (1122 186)  (1122 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 186)  (1126 186)  LC_5 Logic Functioning bit
 (39 10)  (1129 186)  (1129 186)  LC_5 Logic Functioning bit
 (41 10)  (1131 186)  (1131 186)  LC_5 Logic Functioning bit
 (42 10)  (1132 186)  (1132 186)  LC_5 Logic Functioning bit
 (44 10)  (1134 186)  (1134 186)  LC_5 Logic Functioning bit
 (18 11)  (1108 187)  (1108 187)  routing T_21_11.tnl_op_5 <X> T_21_11.lc_trk_g2_5
 (32 11)  (1122 187)  (1122 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1125 187)  (1125 187)  routing T_21_11.lc_trk_g0_3 <X> T_21_11.input_2_5
 (37 11)  (1127 187)  (1127 187)  LC_5 Logic Functioning bit
 (38 11)  (1128 187)  (1128 187)  LC_5 Logic Functioning bit
 (40 11)  (1130 187)  (1130 187)  LC_5 Logic Functioning bit
 (43 11)  (1133 187)  (1133 187)  LC_5 Logic Functioning bit
 (17 12)  (1107 188)  (1107 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 188)  (1108 188)  routing T_21_11.wire_logic_cluster/lc_1/out <X> T_21_11.lc_trk_g3_1
 (27 12)  (1117 188)  (1117 188)  routing T_21_11.lc_trk_g1_6 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 188)  (1119 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 188)  (1120 188)  routing T_21_11.lc_trk_g1_6 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 188)  (1122 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 188)  (1126 188)  LC_6 Logic Functioning bit
 (37 12)  (1127 188)  (1127 188)  LC_6 Logic Functioning bit
 (38 12)  (1128 188)  (1128 188)  LC_6 Logic Functioning bit
 (39 12)  (1129 188)  (1129 188)  LC_6 Logic Functioning bit
 (44 12)  (1134 188)  (1134 188)  LC_6 Logic Functioning bit
 (45 12)  (1135 188)  (1135 188)  LC_6 Logic Functioning bit
 (30 13)  (1120 189)  (1120 189)  routing T_21_11.lc_trk_g1_6 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (1130 189)  (1130 189)  LC_6 Logic Functioning bit
 (41 13)  (1131 189)  (1131 189)  LC_6 Logic Functioning bit
 (42 13)  (1132 189)  (1132 189)  LC_6 Logic Functioning bit
 (43 13)  (1133 189)  (1133 189)  LC_6 Logic Functioning bit
 (21 14)  (1111 190)  (1111 190)  routing T_21_11.wire_logic_cluster/lc_7/out <X> T_21_11.lc_trk_g3_7
 (22 14)  (1112 190)  (1112 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1117 190)  (1117 190)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 190)  (1118 190)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 190)  (1119 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 190)  (1120 190)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 190)  (1122 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 190)  (1126 190)  LC_7 Logic Functioning bit
 (37 14)  (1127 190)  (1127 190)  LC_7 Logic Functioning bit
 (38 14)  (1128 190)  (1128 190)  LC_7 Logic Functioning bit
 (39 14)  (1129 190)  (1129 190)  LC_7 Logic Functioning bit
 (44 14)  (1134 190)  (1134 190)  LC_7 Logic Functioning bit
 (45 14)  (1135 190)  (1135 190)  LC_7 Logic Functioning bit
 (30 15)  (1120 191)  (1120 191)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (1130 191)  (1130 191)  LC_7 Logic Functioning bit
 (41 15)  (1131 191)  (1131 191)  LC_7 Logic Functioning bit
 (42 15)  (1132 191)  (1132 191)  LC_7 Logic Functioning bit
 (43 15)  (1133 191)  (1133 191)  LC_7 Logic Functioning bit


LogicTile_22_11

 (0 2)  (1144 178)  (1144 178)  routing T_22_11.glb_netwk_3 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 178)  (1146 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 179)  (1144 179)  routing T_22_11.glb_netwk_3 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (25 6)  (1169 182)  (1169 182)  routing T_22_11.sp12_h_l_5 <X> T_22_11.lc_trk_g1_6
 (28 6)  (1172 182)  (1172 182)  routing T_22_11.lc_trk_g2_6 <X> T_22_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 182)  (1173 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 182)  (1174 182)  routing T_22_11.lc_trk_g2_6 <X> T_22_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 182)  (1176 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 182)  (1177 182)  routing T_22_11.lc_trk_g2_2 <X> T_22_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 182)  (1179 182)  routing T_22_11.lc_trk_g1_6 <X> T_22_11.input_2_3
 (37 6)  (1181 182)  (1181 182)  LC_3 Logic Functioning bit
 (38 6)  (1182 182)  (1182 182)  LC_3 Logic Functioning bit
 (39 6)  (1183 182)  (1183 182)  LC_3 Logic Functioning bit
 (45 6)  (1189 182)  (1189 182)  LC_3 Logic Functioning bit
 (22 7)  (1166 183)  (1166 183)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1168 183)  (1168 183)  routing T_22_11.sp12_h_l_5 <X> T_22_11.lc_trk_g1_6
 (25 7)  (1169 183)  (1169 183)  routing T_22_11.sp12_h_l_5 <X> T_22_11.lc_trk_g1_6
 (26 7)  (1170 183)  (1170 183)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 183)  (1171 183)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 183)  (1172 183)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 183)  (1173 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 183)  (1174 183)  routing T_22_11.lc_trk_g2_6 <X> T_22_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 183)  (1175 183)  routing T_22_11.lc_trk_g2_2 <X> T_22_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 183)  (1176 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1178 183)  (1178 183)  routing T_22_11.lc_trk_g1_6 <X> T_22_11.input_2_3
 (35 7)  (1179 183)  (1179 183)  routing T_22_11.lc_trk_g1_6 <X> T_22_11.input_2_3
 (36 7)  (1180 183)  (1180 183)  LC_3 Logic Functioning bit
 (37 7)  (1181 183)  (1181 183)  LC_3 Logic Functioning bit
 (38 7)  (1182 183)  (1182 183)  LC_3 Logic Functioning bit
 (39 7)  (1183 183)  (1183 183)  LC_3 Logic Functioning bit
 (2 8)  (1146 184)  (1146 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 9)  (1166 185)  (1166 185)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1168 185)  (1168 185)  routing T_22_11.tnl_op_2 <X> T_22_11.lc_trk_g2_2
 (25 9)  (1169 185)  (1169 185)  routing T_22_11.tnl_op_2 <X> T_22_11.lc_trk_g2_2
 (25 10)  (1169 186)  (1169 186)  routing T_22_11.bnl_op_6 <X> T_22_11.lc_trk_g2_6
 (22 11)  (1166 187)  (1166 187)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1169 187)  (1169 187)  routing T_22_11.bnl_op_6 <X> T_22_11.lc_trk_g2_6
 (25 12)  (1169 188)  (1169 188)  routing T_22_11.bnl_op_2 <X> T_22_11.lc_trk_g3_2
 (22 13)  (1166 189)  (1166 189)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1169 189)  (1169 189)  routing T_22_11.bnl_op_2 <X> T_22_11.lc_trk_g3_2


RAM_Tile_25_11

 (6 13)  (1312 189)  (1312 189)  routing T_25_11.sp4_h_l_44 <X> T_25_11.sp4_h_r_9


LogicTile_29_11

 (5 0)  (1515 176)  (1515 176)  routing T_29_11.sp4_h_l_44 <X> T_29_11.sp4_h_r_0
 (4 1)  (1514 177)  (1514 177)  routing T_29_11.sp4_h_l_44 <X> T_29_11.sp4_h_r_0


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 183)  (1739 183)  routing T_33_11.span4_horz_37 <X> T_33_11.span4_vert_b_2


IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_12_10

 (19 8)  (619 168)  (619 168)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (9 9)  (609 169)  (609 169)  routing T_12_10.sp4_v_t_42 <X> T_12_10.sp4_v_b_7


LogicTile_15_10

 (11 0)  (773 160)  (773 160)  routing T_15_10.sp4_v_t_46 <X> T_15_10.sp4_v_b_2
 (19 0)  (781 160)  (781 160)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (12 1)  (774 161)  (774 161)  routing T_15_10.sp4_v_t_46 <X> T_15_10.sp4_v_b_2


LogicTile_16_10

 (19 6)  (835 166)  (835 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_17_10

 (6 2)  (880 162)  (880 162)  routing T_17_10.sp4_v_b_9 <X> T_17_10.sp4_v_t_37
 (5 3)  (879 163)  (879 163)  routing T_17_10.sp4_v_b_9 <X> T_17_10.sp4_v_t_37
 (5 12)  (879 172)  (879 172)  routing T_17_10.sp4_v_t_44 <X> T_17_10.sp4_h_r_9


LogicTile_21_10

 (14 0)  (1104 160)  (1104 160)  routing T_21_10.wire_logic_cluster/lc_0/out <X> T_21_10.lc_trk_g0_0
 (15 0)  (1105 160)  (1105 160)  routing T_21_10.top_op_1 <X> T_21_10.lc_trk_g0_1
 (17 0)  (1107 160)  (1107 160)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (1112 160)  (1112 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (1116 160)  (1116 160)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 160)  (1117 160)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 160)  (1119 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 160)  (1121 160)  routing T_21_10.lc_trk_g2_5 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 160)  (1122 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 160)  (1123 160)  routing T_21_10.lc_trk_g2_5 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (17 1)  (1107 161)  (1107 161)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1108 161)  (1108 161)  routing T_21_10.top_op_1 <X> T_21_10.lc_trk_g0_1
 (26 1)  (1116 161)  (1116 161)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 161)  (1117 161)  routing T_21_10.lc_trk_g1_7 <X> T_21_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 161)  (1119 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 161)  (1120 161)  routing T_21_10.lc_trk_g1_2 <X> T_21_10.wire_logic_cluster/lc_0/in_1
 (40 1)  (1130 161)  (1130 161)  LC_0 Logic Functioning bit
 (42 1)  (1132 161)  (1132 161)  LC_0 Logic Functioning bit
 (0 2)  (1090 162)  (1090 162)  routing T_21_10.glb_netwk_3 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 162)  (1092 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (1105 162)  (1105 162)  routing T_21_10.top_op_5 <X> T_21_10.lc_trk_g0_5
 (17 2)  (1107 162)  (1107 162)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (1112 162)  (1112 162)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1114 162)  (1114 162)  routing T_21_10.top_op_7 <X> T_21_10.lc_trk_g0_7
 (25 2)  (1115 162)  (1115 162)  routing T_21_10.wire_logic_cluster/lc_6/out <X> T_21_10.lc_trk_g0_6
 (26 2)  (1116 162)  (1116 162)  routing T_21_10.lc_trk_g0_7 <X> T_21_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 162)  (1117 162)  routing T_21_10.lc_trk_g3_3 <X> T_21_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 162)  (1118 162)  routing T_21_10.lc_trk_g3_3 <X> T_21_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 162)  (1119 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 162)  (1121 162)  routing T_21_10.lc_trk_g2_6 <X> T_21_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 162)  (1122 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 162)  (1123 162)  routing T_21_10.lc_trk_g2_6 <X> T_21_10.wire_logic_cluster/lc_1/in_3
 (40 2)  (1130 162)  (1130 162)  LC_1 Logic Functioning bit
 (0 3)  (1090 163)  (1090 163)  routing T_21_10.glb_netwk_3 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (14 3)  (1104 163)  (1104 163)  routing T_21_10.top_op_4 <X> T_21_10.lc_trk_g0_4
 (15 3)  (1105 163)  (1105 163)  routing T_21_10.top_op_4 <X> T_21_10.lc_trk_g0_4
 (17 3)  (1107 163)  (1107 163)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (1108 163)  (1108 163)  routing T_21_10.top_op_5 <X> T_21_10.lc_trk_g0_5
 (21 3)  (1111 163)  (1111 163)  routing T_21_10.top_op_7 <X> T_21_10.lc_trk_g0_7
 (22 3)  (1112 163)  (1112 163)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (1116 163)  (1116 163)  routing T_21_10.lc_trk_g0_7 <X> T_21_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 163)  (1119 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 163)  (1120 163)  routing T_21_10.lc_trk_g3_3 <X> T_21_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 163)  (1121 163)  routing T_21_10.lc_trk_g2_6 <X> T_21_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 163)  (1122 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (21 4)  (1111 164)  (1111 164)  routing T_21_10.wire_logic_cluster/lc_3/out <X> T_21_10.lc_trk_g1_3
 (22 4)  (1112 164)  (1112 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1117 164)  (1117 164)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 164)  (1118 164)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 164)  (1119 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 164)  (1120 164)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 164)  (1122 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (50 4)  (1140 164)  (1140 164)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (1101 165)  (1101 165)  routing T_21_10.sp4_h_l_44 <X> T_21_10.sp4_h_r_5
 (13 5)  (1103 165)  (1103 165)  routing T_21_10.sp4_h_l_44 <X> T_21_10.sp4_h_r_5
 (22 5)  (1112 165)  (1112 165)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1114 165)  (1114 165)  routing T_21_10.top_op_2 <X> T_21_10.lc_trk_g1_2
 (25 5)  (1115 165)  (1115 165)  routing T_21_10.top_op_2 <X> T_21_10.lc_trk_g1_2
 (29 5)  (1119 165)  (1119 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 165)  (1120 165)  routing T_21_10.lc_trk_g3_6 <X> T_21_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 165)  (1121 165)  routing T_21_10.lc_trk_g0_3 <X> T_21_10.wire_logic_cluster/lc_2/in_3
 (42 5)  (1132 165)  (1132 165)  LC_2 Logic Functioning bit
 (14 6)  (1104 166)  (1104 166)  routing T_21_10.wire_logic_cluster/lc_4/out <X> T_21_10.lc_trk_g1_4
 (21 6)  (1111 166)  (1111 166)  routing T_21_10.wire_logic_cluster/lc_7/out <X> T_21_10.lc_trk_g1_7
 (22 6)  (1112 166)  (1112 166)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1116 166)  (1116 166)  routing T_21_10.lc_trk_g0_5 <X> T_21_10.wire_logic_cluster/lc_3/in_0
 (29 6)  (1119 166)  (1119 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 166)  (1120 166)  routing T_21_10.lc_trk_g0_6 <X> T_21_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 166)  (1121 166)  routing T_21_10.lc_trk_g3_5 <X> T_21_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 166)  (1122 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 166)  (1123 166)  routing T_21_10.lc_trk_g3_5 <X> T_21_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 166)  (1124 166)  routing T_21_10.lc_trk_g3_5 <X> T_21_10.wire_logic_cluster/lc_3/in_3
 (38 6)  (1128 166)  (1128 166)  LC_3 Logic Functioning bit
 (41 6)  (1131 166)  (1131 166)  LC_3 Logic Functioning bit
 (43 6)  (1133 166)  (1133 166)  LC_3 Logic Functioning bit
 (45 6)  (1135 166)  (1135 166)  LC_3 Logic Functioning bit
 (50 6)  (1140 166)  (1140 166)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (1107 167)  (1107 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (1119 167)  (1119 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 167)  (1120 167)  routing T_21_10.lc_trk_g0_6 <X> T_21_10.wire_logic_cluster/lc_3/in_1
 (37 7)  (1127 167)  (1127 167)  LC_3 Logic Functioning bit
 (39 7)  (1129 167)  (1129 167)  LC_3 Logic Functioning bit
 (40 7)  (1130 167)  (1130 167)  LC_3 Logic Functioning bit
 (42 7)  (1132 167)  (1132 167)  LC_3 Logic Functioning bit
 (22 8)  (1112 168)  (1112 168)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1114 168)  (1114 168)  routing T_21_10.tnr_op_3 <X> T_21_10.lc_trk_g2_3
 (26 8)  (1116 168)  (1116 168)  routing T_21_10.lc_trk_g3_5 <X> T_21_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 168)  (1117 168)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 168)  (1118 168)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 168)  (1119 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 168)  (1121 168)  routing T_21_10.lc_trk_g1_4 <X> T_21_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 168)  (1122 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 168)  (1124 168)  routing T_21_10.lc_trk_g1_4 <X> T_21_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 168)  (1125 168)  routing T_21_10.lc_trk_g0_6 <X> T_21_10.input_2_4
 (37 8)  (1127 168)  (1127 168)  LC_4 Logic Functioning bit
 (38 8)  (1128 168)  (1128 168)  LC_4 Logic Functioning bit
 (39 8)  (1129 168)  (1129 168)  LC_4 Logic Functioning bit
 (43 8)  (1133 168)  (1133 168)  LC_4 Logic Functioning bit
 (45 8)  (1135 168)  (1135 168)  LC_4 Logic Functioning bit
 (22 9)  (1112 169)  (1112 169)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1114 169)  (1114 169)  routing T_21_10.tnl_op_2 <X> T_21_10.lc_trk_g2_2
 (25 9)  (1115 169)  (1115 169)  routing T_21_10.tnl_op_2 <X> T_21_10.lc_trk_g2_2
 (27 9)  (1117 169)  (1117 169)  routing T_21_10.lc_trk_g3_5 <X> T_21_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 169)  (1118 169)  routing T_21_10.lc_trk_g3_5 <X> T_21_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 169)  (1119 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 169)  (1120 169)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.wire_logic_cluster/lc_4/in_1
 (32 9)  (1122 169)  (1122 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1125 169)  (1125 169)  routing T_21_10.lc_trk_g0_6 <X> T_21_10.input_2_4
 (36 9)  (1126 169)  (1126 169)  LC_4 Logic Functioning bit
 (37 9)  (1127 169)  (1127 169)  LC_4 Logic Functioning bit
 (38 9)  (1128 169)  (1128 169)  LC_4 Logic Functioning bit
 (39 9)  (1129 169)  (1129 169)  LC_4 Logic Functioning bit
 (46 9)  (1136 169)  (1136 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (1107 170)  (1107 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 170)  (1108 170)  routing T_21_10.wire_logic_cluster/lc_5/out <X> T_21_10.lc_trk_g2_5
 (25 10)  (1115 170)  (1115 170)  routing T_21_10.sp4_v_b_38 <X> T_21_10.lc_trk_g2_6
 (26 10)  (1116 170)  (1116 170)  routing T_21_10.lc_trk_g2_5 <X> T_21_10.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 170)  (1119 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 170)  (1120 170)  routing T_21_10.lc_trk_g0_6 <X> T_21_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 170)  (1121 170)  routing T_21_10.lc_trk_g3_5 <X> T_21_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 170)  (1122 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 170)  (1123 170)  routing T_21_10.lc_trk_g3_5 <X> T_21_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 170)  (1124 170)  routing T_21_10.lc_trk_g3_5 <X> T_21_10.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 170)  (1127 170)  LC_5 Logic Functioning bit
 (39 10)  (1129 170)  (1129 170)  LC_5 Logic Functioning bit
 (40 10)  (1130 170)  (1130 170)  LC_5 Logic Functioning bit
 (42 10)  (1132 170)  (1132 170)  LC_5 Logic Functioning bit
 (45 10)  (1135 170)  (1135 170)  LC_5 Logic Functioning bit
 (51 10)  (1141 170)  (1141 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1112 171)  (1112 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1113 171)  (1113 171)  routing T_21_10.sp4_v_b_38 <X> T_21_10.lc_trk_g2_6
 (25 11)  (1115 171)  (1115 171)  routing T_21_10.sp4_v_b_38 <X> T_21_10.lc_trk_g2_6
 (28 11)  (1118 171)  (1118 171)  routing T_21_10.lc_trk_g2_5 <X> T_21_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 171)  (1119 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 171)  (1120 171)  routing T_21_10.lc_trk_g0_6 <X> T_21_10.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 171)  (1122 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1123 171)  (1123 171)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.input_2_5
 (34 11)  (1124 171)  (1124 171)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.input_2_5
 (35 11)  (1125 171)  (1125 171)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.input_2_5
 (38 11)  (1128 171)  (1128 171)  LC_5 Logic Functioning bit
 (41 11)  (1131 171)  (1131 171)  LC_5 Logic Functioning bit
 (43 11)  (1133 171)  (1133 171)  LC_5 Logic Functioning bit
 (21 12)  (1111 172)  (1111 172)  routing T_21_10.sp4_v_t_22 <X> T_21_10.lc_trk_g3_3
 (22 12)  (1112 172)  (1112 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1113 172)  (1113 172)  routing T_21_10.sp4_v_t_22 <X> T_21_10.lc_trk_g3_3
 (25 12)  (1115 172)  (1115 172)  routing T_21_10.wire_logic_cluster/lc_2/out <X> T_21_10.lc_trk_g3_2
 (27 12)  (1117 172)  (1117 172)  routing T_21_10.lc_trk_g3_4 <X> T_21_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 172)  (1118 172)  routing T_21_10.lc_trk_g3_4 <X> T_21_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 172)  (1119 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 172)  (1120 172)  routing T_21_10.lc_trk_g3_4 <X> T_21_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 172)  (1122 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 172)  (1123 172)  routing T_21_10.lc_trk_g2_3 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 172)  (1126 172)  LC_6 Logic Functioning bit
 (21 13)  (1111 173)  (1111 173)  routing T_21_10.sp4_v_t_22 <X> T_21_10.lc_trk_g3_3
 (22 13)  (1112 173)  (1112 173)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 173)  (1116 173)  routing T_21_10.lc_trk_g2_2 <X> T_21_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 173)  (1118 173)  routing T_21_10.lc_trk_g2_2 <X> T_21_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 173)  (1119 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 173)  (1121 173)  routing T_21_10.lc_trk_g2_3 <X> T_21_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 173)  (1122 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1124 173)  (1124 173)  routing T_21_10.lc_trk_g1_3 <X> T_21_10.input_2_6
 (35 13)  (1125 173)  (1125 173)  routing T_21_10.lc_trk_g1_3 <X> T_21_10.input_2_6
 (15 14)  (1105 174)  (1105 174)  routing T_21_10.tnl_op_5 <X> T_21_10.lc_trk_g3_5
 (17 14)  (1107 174)  (1107 174)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (29 14)  (1119 174)  (1119 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 174)  (1120 174)  routing T_21_10.lc_trk_g0_4 <X> T_21_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 174)  (1121 174)  routing T_21_10.lc_trk_g3_5 <X> T_21_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 174)  (1122 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 174)  (1123 174)  routing T_21_10.lc_trk_g3_5 <X> T_21_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 174)  (1124 174)  routing T_21_10.lc_trk_g3_5 <X> T_21_10.wire_logic_cluster/lc_7/in_3
 (38 14)  (1128 174)  (1128 174)  LC_7 Logic Functioning bit
 (41 14)  (1131 174)  (1131 174)  LC_7 Logic Functioning bit
 (43 14)  (1133 174)  (1133 174)  LC_7 Logic Functioning bit
 (45 14)  (1135 174)  (1135 174)  LC_7 Logic Functioning bit
 (50 14)  (1140 174)  (1140 174)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (1104 175)  (1104 175)  routing T_21_10.tnl_op_4 <X> T_21_10.lc_trk_g3_4
 (15 15)  (1105 175)  (1105 175)  routing T_21_10.tnl_op_4 <X> T_21_10.lc_trk_g3_4
 (17 15)  (1107 175)  (1107 175)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (1108 175)  (1108 175)  routing T_21_10.tnl_op_5 <X> T_21_10.lc_trk_g3_5
 (22 15)  (1112 175)  (1112 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1113 175)  (1113 175)  routing T_21_10.sp4_v_b_46 <X> T_21_10.lc_trk_g3_6
 (24 15)  (1114 175)  (1114 175)  routing T_21_10.sp4_v_b_46 <X> T_21_10.lc_trk_g3_6
 (26 15)  (1116 175)  (1116 175)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 175)  (1117 175)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 175)  (1118 175)  routing T_21_10.lc_trk_g3_2 <X> T_21_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 175)  (1119 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (1126 175)  (1126 175)  LC_7 Logic Functioning bit
 (38 15)  (1128 175)  (1128 175)  LC_7 Logic Functioning bit
 (41 15)  (1131 175)  (1131 175)  LC_7 Logic Functioning bit
 (43 15)  (1133 175)  (1133 175)  LC_7 Logic Functioning bit


RAM_Tile_25_10

 (8 0)  (1314 160)  (1314 160)  routing T_25_10.sp4_h_l_40 <X> T_25_10.sp4_h_r_1
 (10 0)  (1316 160)  (1316 160)  routing T_25_10.sp4_h_l_40 <X> T_25_10.sp4_h_r_1
 (12 12)  (1318 172)  (1318 172)  routing T_25_10.sp4_h_l_45 <X> T_25_10.sp4_h_r_11
 (13 13)  (1319 173)  (1319 173)  routing T_25_10.sp4_h_l_45 <X> T_25_10.sp4_h_r_11


LogicTile_29_10

 (8 1)  (1518 161)  (1518 161)  routing T_29_10.sp4_h_l_36 <X> T_29_10.sp4_v_b_1
 (9 1)  (1519 161)  (1519 161)  routing T_29_10.sp4_h_l_36 <X> T_29_10.sp4_v_b_1
 (13 12)  (1523 172)  (1523 172)  routing T_29_10.sp4_h_l_46 <X> T_29_10.sp4_v_b_11
 (12 13)  (1522 173)  (1522 173)  routing T_29_10.sp4_h_l_46 <X> T_29_10.sp4_v_b_11


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 162)  (1731 162)  routing T_33_10.span4_vert_b_11 <X> T_33_10.lc_trk_g0_3
 (7 2)  (1733 162)  (1733 162)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 162)  (1734 162)  routing T_33_10.span4_vert_b_11 <X> T_33_10.lc_trk_g0_3
 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_3 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9

 (11 2)  (449 146)  (449 146)  routing T_9_9.sp4_v_b_11 <X> T_9_9.sp4_v_t_39
 (12 3)  (450 147)  (450 147)  routing T_9_9.sp4_v_b_11 <X> T_9_9.sp4_v_t_39
 (12 4)  (450 148)  (450 148)  routing T_9_9.sp4_v_b_11 <X> T_9_9.sp4_h_r_5
 (11 5)  (449 149)  (449 149)  routing T_9_9.sp4_v_b_11 <X> T_9_9.sp4_h_r_5
 (13 5)  (451 149)  (451 149)  routing T_9_9.sp4_v_b_11 <X> T_9_9.sp4_h_r_5


LogicTile_10_9

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (499 158)  (499 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_11_9

 (7 14)  (553 158)  (553 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_9

 (7 14)  (607 158)  (607 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_9

 (11 5)  (665 149)  (665 149)  routing T_13_9.sp4_h_l_40 <X> T_13_9.sp4_h_r_5
 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (661 158)  (661 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (715 158)  (715 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (769 158)  (769 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (27 2)  (843 146)  (843 146)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 146)  (845 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 146)  (846 146)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 146)  (847 146)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 146)  (848 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 146)  (850 146)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 146)  (851 146)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.input_2_1
 (39 2)  (855 146)  (855 146)  LC_1 Logic Functioning bit
 (47 2)  (863 146)  (863 146)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (843 147)  (843 147)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 147)  (844 147)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 147)  (845 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 147)  (847 147)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 147)  (848 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (849 147)  (849 147)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.input_2_1
 (34 3)  (850 147)  (850 147)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.input_2_1
 (46 3)  (862 147)  (862 147)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (3 6)  (819 150)  (819 150)  routing T_16_9.sp12_h_r_0 <X> T_16_9.sp12_v_t_23
 (17 6)  (833 150)  (833 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (838 150)  (838 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (3 7)  (819 151)  (819 151)  routing T_16_9.sp12_h_r_0 <X> T_16_9.sp12_v_t_23
 (21 7)  (837 151)  (837 151)  routing T_16_9.sp4_r_v_b_31 <X> T_16_9.lc_trk_g1_7
 (27 10)  (843 154)  (843 154)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 154)  (845 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 154)  (846 154)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 154)  (847 154)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 154)  (848 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 154)  (850 154)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 154)  (851 154)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.input_2_5
 (42 10)  (858 154)  (858 154)  LC_5 Logic Functioning bit
 (47 10)  (863 154)  (863 154)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (843 155)  (843 155)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 155)  (844 155)  routing T_16_9.lc_trk_g3_0 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 155)  (845 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 155)  (847 155)  routing T_16_9.lc_trk_g1_7 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 155)  (848 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (849 155)  (849 155)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.input_2_5
 (34 11)  (850 155)  (850 155)  routing T_16_9.lc_trk_g3_4 <X> T_16_9.input_2_5
 (14 12)  (830 156)  (830 156)  routing T_16_9.sp4_h_r_40 <X> T_16_9.lc_trk_g3_0
 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (830 157)  (830 157)  routing T_16_9.sp4_h_r_40 <X> T_16_9.lc_trk_g3_0
 (15 13)  (831 157)  (831 157)  routing T_16_9.sp4_h_r_40 <X> T_16_9.lc_trk_g3_0
 (16 13)  (832 157)  (832 157)  routing T_16_9.sp4_h_r_40 <X> T_16_9.lc_trk_g3_0
 (17 13)  (833 157)  (833 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (833 159)  (833 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_17_9

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (881 158)  (881 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (3 8)  (1039 152)  (1039 152)  routing T_20_9.sp12_h_r_1 <X> T_20_9.sp12_v_b_1
 (3 9)  (1039 153)  (1039 153)  routing T_20_9.sp12_h_r_1 <X> T_20_9.sp12_v_b_1
 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (8 12)  (1044 156)  (1044 156)  routing T_20_9.sp4_h_l_39 <X> T_20_9.sp4_h_r_10
 (10 12)  (1046 156)  (1046 156)  routing T_20_9.sp4_h_l_39 <X> T_20_9.sp4_h_r_10


LogicTile_21_9

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (36 10)  (1126 154)  (1126 154)  LC_5 Logic Functioning bit
 (37 10)  (1127 154)  (1127 154)  LC_5 Logic Functioning bit
 (38 10)  (1128 154)  (1128 154)  LC_5 Logic Functioning bit
 (39 10)  (1129 154)  (1129 154)  LC_5 Logic Functioning bit
 (40 10)  (1130 154)  (1130 154)  LC_5 Logic Functioning bit
 (41 10)  (1131 154)  (1131 154)  LC_5 Logic Functioning bit
 (42 10)  (1132 154)  (1132 154)  LC_5 Logic Functioning bit
 (43 10)  (1133 154)  (1133 154)  LC_5 Logic Functioning bit
 (47 10)  (1137 154)  (1137 154)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (1138 154)  (1138 154)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (36 11)  (1126 155)  (1126 155)  LC_5 Logic Functioning bit
 (37 11)  (1127 155)  (1127 155)  LC_5 Logic Functioning bit
 (38 11)  (1128 155)  (1128 155)  LC_5 Logic Functioning bit
 (39 11)  (1129 155)  (1129 155)  LC_5 Logic Functioning bit
 (40 11)  (1130 155)  (1130 155)  LC_5 Logic Functioning bit
 (41 11)  (1131 155)  (1131 155)  LC_5 Logic Functioning bit
 (42 11)  (1132 155)  (1132 155)  LC_5 Logic Functioning bit
 (43 11)  (1133 155)  (1133 155)  LC_5 Logic Functioning bit
 (46 11)  (1136 155)  (1136 155)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_22_9

 (7 10)  (1151 154)  (1151 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_23_9

 (16 0)  (1214 144)  (1214 144)  routing T_23_9.sp12_h_l_14 <X> T_23_9.lc_trk_g0_1
 (17 0)  (1215 144)  (1215 144)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (18 1)  (1216 145)  (1216 145)  routing T_23_9.sp12_h_l_14 <X> T_23_9.lc_trk_g0_1
 (26 4)  (1224 148)  (1224 148)  routing T_23_9.lc_trk_g1_7 <X> T_23_9.wire_logic_cluster/lc_2/in_0
 (29 4)  (1227 148)  (1227 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (1234 148)  (1234 148)  LC_2 Logic Functioning bit
 (38 4)  (1236 148)  (1236 148)  LC_2 Logic Functioning bit
 (41 4)  (1239 148)  (1239 148)  LC_2 Logic Functioning bit
 (43 4)  (1241 148)  (1241 148)  LC_2 Logic Functioning bit
 (46 4)  (1244 148)  (1244 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (1224 149)  (1224 149)  routing T_23_9.lc_trk_g1_7 <X> T_23_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 149)  (1225 149)  routing T_23_9.lc_trk_g1_7 <X> T_23_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 149)  (1227 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (21 6)  (1219 150)  (1219 150)  routing T_23_9.sp4_v_b_15 <X> T_23_9.lc_trk_g1_7
 (22 6)  (1220 150)  (1220 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1221 150)  (1221 150)  routing T_23_9.sp4_v_b_15 <X> T_23_9.lc_trk_g1_7
 (21 7)  (1219 151)  (1219 151)  routing T_23_9.sp4_v_b_15 <X> T_23_9.lc_trk_g1_7
 (3 9)  (1201 153)  (1201 153)  routing T_23_9.sp12_h_l_22 <X> T_23_9.sp12_v_b_1


LogicTile_24_9

 (22 1)  (1274 145)  (1274 145)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1275 145)  (1275 145)  routing T_24_9.sp12_h_l_17 <X> T_24_9.lc_trk_g0_2
 (25 1)  (1277 145)  (1277 145)  routing T_24_9.sp12_h_l_17 <X> T_24_9.lc_trk_g0_2
 (8 5)  (1260 149)  (1260 149)  routing T_24_9.sp4_h_l_47 <X> T_24_9.sp4_v_b_4
 (9 5)  (1261 149)  (1261 149)  routing T_24_9.sp4_h_l_47 <X> T_24_9.sp4_v_b_4
 (10 5)  (1262 149)  (1262 149)  routing T_24_9.sp4_h_l_47 <X> T_24_9.sp4_v_b_4
 (3 9)  (1255 153)  (1255 153)  routing T_24_9.sp12_h_l_22 <X> T_24_9.sp12_v_b_1
 (29 10)  (1281 154)  (1281 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 154)  (1284 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 154)  (1285 154)  routing T_24_9.lc_trk_g3_3 <X> T_24_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 154)  (1286 154)  routing T_24_9.lc_trk_g3_3 <X> T_24_9.wire_logic_cluster/lc_5/in_3
 (41 10)  (1293 154)  (1293 154)  LC_5 Logic Functioning bit
 (43 10)  (1295 154)  (1295 154)  LC_5 Logic Functioning bit
 (53 10)  (1305 154)  (1305 154)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (30 11)  (1282 155)  (1282 155)  routing T_24_9.lc_trk_g0_2 <X> T_24_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (1283 155)  (1283 155)  routing T_24_9.lc_trk_g3_3 <X> T_24_9.wire_logic_cluster/lc_5/in_3
 (41 11)  (1293 155)  (1293 155)  LC_5 Logic Functioning bit
 (43 11)  (1295 155)  (1295 155)  LC_5 Logic Functioning bit
 (22 12)  (1274 156)  (1274 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1275 156)  (1275 156)  routing T_24_9.sp12_v_b_19 <X> T_24_9.lc_trk_g3_3
 (21 13)  (1273 157)  (1273 157)  routing T_24_9.sp12_v_b_19 <X> T_24_9.lc_trk_g3_3


RAM_Tile_25_9

 (8 5)  (1314 149)  (1314 149)  routing T_25_9.sp4_h_l_47 <X> T_25_9.sp4_v_b_4
 (9 5)  (1315 149)  (1315 149)  routing T_25_9.sp4_h_l_47 <X> T_25_9.sp4_v_b_4
 (10 5)  (1316 149)  (1316 149)  routing T_25_9.sp4_h_l_47 <X> T_25_9.sp4_v_b_4


LogicTile_26_9

 (11 5)  (1359 149)  (1359 149)  routing T_26_9.sp4_h_l_44 <X> T_26_9.sp4_h_r_5
 (13 5)  (1361 149)  (1361 149)  routing T_26_9.sp4_h_l_44 <X> T_26_9.sp4_h_r_5


LogicTile_27_9



LogicTile_28_9

 (3 3)  (1459 147)  (1459 147)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_h_l_23


LogicTile_29_9



LogicTile_30_9

 (8 0)  (1572 144)  (1572 144)  routing T_30_9.sp4_h_l_40 <X> T_30_9.sp4_h_r_1
 (10 0)  (1574 144)  (1574 144)  routing T_30_9.sp4_h_l_40 <X> T_30_9.sp4_h_r_1


LogicTile_31_9



LogicTile_32_9

 (3 15)  (1675 159)  (1675 159)  routing T_32_9.sp12_h_l_22 <X> T_32_9.sp12_v_t_22


IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 145)  (1739 145)  routing T_33_9.span4_horz_25 <X> T_33_9.span4_vert_b_0
 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (4 2)  (346 130)  (346 130)  routing T_7_8.sp4_v_b_0 <X> T_7_8.sp4_v_t_37


RAM_Tile_8_8



LogicTile_9_8

 (9 11)  (447 139)  (447 139)  routing T_9_8.sp4_v_b_11 <X> T_9_8.sp4_v_t_42
 (10 11)  (448 139)  (448 139)  routing T_9_8.sp4_v_b_11 <X> T_9_8.sp4_v_t_42


LogicTile_10_8



LogicTile_11_8

 (4 12)  (550 140)  (550 140)  routing T_11_8.sp4_v_t_36 <X> T_11_8.sp4_v_b_9
 (6 12)  (552 140)  (552 140)  routing T_11_8.sp4_v_t_36 <X> T_11_8.sp4_v_b_9


LogicTile_12_8

 (3 0)  (603 128)  (603 128)  routing T_12_8.sp12_v_t_23 <X> T_12_8.sp12_v_b_0


LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (3 12)  (819 140)  (819 140)  routing T_16_8.sp12_v_t_22 <X> T_16_8.sp12_h_r_1
 (7 14)  (823 142)  (823 142)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8

 (25 8)  (1223 136)  (1223 136)  routing T_23_8.sp4_v_b_26 <X> T_23_8.lc_trk_g2_2
 (22 9)  (1220 137)  (1220 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1221 137)  (1221 137)  routing T_23_8.sp4_v_b_26 <X> T_23_8.lc_trk_g2_2
 (32 10)  (1230 138)  (1230 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 138)  (1231 138)  routing T_23_8.lc_trk_g2_2 <X> T_23_8.wire_logic_cluster/lc_5/in_3
 (41 10)  (1239 138)  (1239 138)  LC_5 Logic Functioning bit
 (43 10)  (1241 138)  (1241 138)  LC_5 Logic Functioning bit
 (52 10)  (1250 138)  (1250 138)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (1224 139)  (1224 139)  routing T_23_8.lc_trk_g3_2 <X> T_23_8.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 139)  (1225 139)  routing T_23_8.lc_trk_g3_2 <X> T_23_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 139)  (1226 139)  routing T_23_8.lc_trk_g3_2 <X> T_23_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 139)  (1227 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 139)  (1229 139)  routing T_23_8.lc_trk_g2_2 <X> T_23_8.wire_logic_cluster/lc_5/in_3
 (40 11)  (1238 139)  (1238 139)  LC_5 Logic Functioning bit
 (42 11)  (1240 139)  (1240 139)  LC_5 Logic Functioning bit
 (25 12)  (1223 140)  (1223 140)  routing T_23_8.sp12_v_t_1 <X> T_23_8.lc_trk_g3_2
 (22 13)  (1220 141)  (1220 141)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (1222 141)  (1222 141)  routing T_23_8.sp12_v_t_1 <X> T_23_8.lc_trk_g3_2
 (25 13)  (1223 141)  (1223 141)  routing T_23_8.sp12_v_t_1 <X> T_23_8.lc_trk_g3_2


LogicTile_24_8

 (15 0)  (1267 128)  (1267 128)  routing T_24_8.sp4_v_b_17 <X> T_24_8.lc_trk_g0_1
 (16 0)  (1268 128)  (1268 128)  routing T_24_8.sp4_v_b_17 <X> T_24_8.lc_trk_g0_1
 (17 0)  (1269 128)  (1269 128)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (29 4)  (1281 132)  (1281 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 132)  (1283 132)  routing T_24_8.lc_trk_g3_4 <X> T_24_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 132)  (1284 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 132)  (1285 132)  routing T_24_8.lc_trk_g3_4 <X> T_24_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 132)  (1286 132)  routing T_24_8.lc_trk_g3_4 <X> T_24_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 132)  (1288 132)  LC_2 Logic Functioning bit
 (38 4)  (1290 132)  (1290 132)  LC_2 Logic Functioning bit
 (47 4)  (1299 132)  (1299 132)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (36 5)  (1288 133)  (1288 133)  LC_2 Logic Functioning bit
 (38 5)  (1290 133)  (1290 133)  LC_2 Logic Functioning bit
 (14 15)  (1266 143)  (1266 143)  routing T_24_8.sp12_v_b_20 <X> T_24_8.lc_trk_g3_4
 (16 15)  (1268 143)  (1268 143)  routing T_24_8.sp12_v_b_20 <X> T_24_8.lc_trk_g3_4
 (17 15)  (1269 143)  (1269 143)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8

 (2 14)  (1404 142)  (1404 142)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_8



LogicTile_29_8

 (3 0)  (1513 128)  (1513 128)  routing T_29_8.sp12_v_t_23 <X> T_29_8.sp12_v_b_0


LogicTile_30_8

 (9 0)  (1573 128)  (1573 128)  routing T_30_8.sp4_h_l_47 <X> T_30_8.sp4_h_r_1
 (10 0)  (1574 128)  (1574 128)  routing T_30_8.sp4_h_l_47 <X> T_30_8.sp4_h_r_1
 (3 1)  (1567 129)  (1567 129)  routing T_30_8.sp12_h_l_23 <X> T_30_8.sp12_v_b_0


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 129)  (1739 129)  routing T_33_8.span4_horz_25 <X> T_33_8.span4_vert_b_0
 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_12_7

 (3 6)  (603 118)  (603 118)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_v_t_23
 (13 12)  (613 124)  (613 124)  routing T_12_7.sp4_v_t_46 <X> T_12_7.sp4_v_b_11


LogicTile_13_7

 (11 8)  (665 120)  (665 120)  routing T_13_7.sp4_h_r_3 <X> T_13_7.sp4_v_b_8
 (3 12)  (657 124)  (657 124)  routing T_13_7.sp12_v_t_22 <X> T_13_7.sp12_h_r_1


LogicTile_16_7

 (17 3)  (833 115)  (833 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (816 118)  (816 118)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_0
 (1 6)  (817 118)  (817 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (31 6)  (847 118)  (847 118)  routing T_16_7.lc_trk_g0_4 <X> T_16_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 118)  (848 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 118)  (852 118)  LC_3 Logic Functioning bit
 (37 6)  (853 118)  (853 118)  LC_3 Logic Functioning bit
 (38 6)  (854 118)  (854 118)  LC_3 Logic Functioning bit
 (39 6)  (855 118)  (855 118)  LC_3 Logic Functioning bit
 (0 7)  (816 119)  (816 119)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_0
 (1 7)  (817 119)  (817 119)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_0
 (36 7)  (852 119)  (852 119)  LC_3 Logic Functioning bit
 (37 7)  (853 119)  (853 119)  LC_3 Logic Functioning bit
 (38 7)  (854 119)  (854 119)  LC_3 Logic Functioning bit
 (39 7)  (855 119)  (855 119)  LC_3 Logic Functioning bit
 (47 7)  (863 119)  (863 119)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38


RAM_Tile_25_7

 (13 9)  (1319 121)  (1319 121)  routing T_25_7.sp4_v_t_38 <X> T_25_7.sp4_h_r_8
 (3 13)  (1309 125)  (1309 125)  routing T_25_7.sp12_h_l_22 <X> T_25_7.sp12_h_r_1


LogicTile_29_7

 (13 8)  (1523 120)  (1523 120)  routing T_29_7.sp4_h_l_45 <X> T_29_7.sp4_v_b_8
 (12 9)  (1522 121)  (1522 121)  routing T_29_7.sp4_h_l_45 <X> T_29_7.sp4_v_b_8


LogicTile_32_7

 (2 6)  (1674 118)  (1674 118)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0

 (14 7)  (1740 119)  (1740 119)  routing T_33_7.span4_vert_t_14 <X> T_33_7.span4_vert_b_2
 (13 13)  (1739 125)  (1739 125)  routing T_33_7.span4_horz_19 <X> T_33_7.span4_vert_b_3
 (14 13)  (1740 125)  (1740 125)  routing T_33_7.span4_horz_19 <X> T_33_7.span4_vert_b_3


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_12_6

 (3 5)  (603 101)  (603 101)  routing T_12_6.sp12_h_l_23 <X> T_12_6.sp12_h_r_0
 (8 13)  (608 109)  (608 109)  routing T_12_6.sp4_v_t_42 <X> T_12_6.sp4_v_b_10
 (10 13)  (610 109)  (610 109)  routing T_12_6.sp4_v_t_42 <X> T_12_6.sp4_v_b_10


LogicTile_14_6

 (2 8)  (710 104)  (710 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_6

 (13 0)  (775 96)  (775 96)  routing T_15_6.sp4_v_t_39 <X> T_15_6.sp4_v_b_2


LogicTile_16_6

 (3 6)  (819 102)  (819 102)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_v_t_23
 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_v_t_23


LogicTile_17_6

 (5 15)  (879 111)  (879 111)  routing T_17_6.sp4_h_l_44 <X> T_17_6.sp4_v_t_44


LogicTile_20_6

 (2 8)  (1038 104)  (1038 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_23_6

 (11 2)  (1209 98)  (1209 98)  routing T_23_6.sp4_h_l_44 <X> T_23_6.sp4_v_t_39


LogicTile_24_6

 (3 7)  (1255 103)  (1255 103)  routing T_24_6.sp12_h_l_23 <X> T_24_6.sp12_v_t_23


LogicTile_28_6

 (3 2)  (1459 98)  (1459 98)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23
 (3 3)  (1459 99)  (1459 99)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23


LogicTile_29_6

 (9 0)  (1519 96)  (1519 96)  routing T_29_6.sp4_v_t_36 <X> T_29_6.sp4_h_r_1
 (9 9)  (1519 105)  (1519 105)  routing T_29_6.sp4_v_t_46 <X> T_29_6.sp4_v_b_7
 (10 9)  (1520 105)  (1520 105)  routing T_29_6.sp4_v_t_46 <X> T_29_6.sp4_v_b_7


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 98)  (1743 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 108)  (1730 108)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g1_4
 (5 13)  (1731 109)  (1731 109)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g1_4
 (6 13)  (1732 109)  (1732 109)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g1_4
 (7 13)  (1733 109)  (1733 109)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_6_5

 (2 12)  (290 92)  (290 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_8_5

 (3 7)  (399 87)  (399 87)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_v_t_23


LogicTile_9_5

 (12 15)  (450 95)  (450 95)  routing T_9_5.sp4_h_l_46 <X> T_9_5.sp4_v_t_46


LogicTile_10_5

 (3 5)  (495 85)  (495 85)  routing T_10_5.sp12_h_l_23 <X> T_10_5.sp12_h_r_0


LogicTile_14_5

 (2 0)  (710 80)  (710 80)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_16_5

 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23


LogicTile_17_5

 (12 7)  (886 87)  (886 87)  routing T_17_5.sp4_h_l_40 <X> T_17_5.sp4_v_t_40


RAM_Tile_25_5

 (8 9)  (1314 89)  (1314 89)  routing T_25_5.sp4_v_t_41 <X> T_25_5.sp4_v_b_7
 (10 9)  (1316 89)  (1316 89)  routing T_25_5.sp4_v_t_41 <X> T_25_5.sp4_v_b_7


LogicTile_28_5

 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_v_b_0 <X> T_28_5.sp12_h_l_23
 (3 6)  (1459 86)  (1459 86)  routing T_28_5.sp12_v_b_0 <X> T_28_5.sp12_v_t_23


LogicTile_30_5

 (19 2)  (1583 82)  (1583 82)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (14 1)  (1740 81)  (1740 81)  routing T_33_5.span4_vert_t_12 <X> T_33_5.span4_vert_b_0
 (5 2)  (1731 82)  (1731 82)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g0_3
 (7 2)  (1733 82)  (1733 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 82)  (1734 82)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g0_3
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (4 4)  (1730 84)  (1730 84)  routing T_33_5.span4_vert_b_12 <X> T_33_5.lc_trk_g0_4
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span4_vert_b_12 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_3 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (3 5)  (75 69)  (75 69)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_h_r_0


LogicTile_4_4

 (2 4)  (182 68)  (182 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23


LogicTile_6_4

 (2 12)  (290 76)  (290 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_7_4

 (6 2)  (348 66)  (348 66)  routing T_7_4.sp4_h_l_42 <X> T_7_4.sp4_v_t_37


RAM_Tile_8_4

 (3 7)  (399 71)  (399 71)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_v_t_23


LogicTile_9_4

 (12 15)  (450 79)  (450 79)  routing T_9_4.sp4_h_l_46 <X> T_9_4.sp4_v_t_46


LogicTile_10_4

 (3 7)  (495 71)  (495 71)  routing T_10_4.sp12_h_l_23 <X> T_10_4.sp12_v_t_23


LogicTile_11_4

 (6 0)  (552 64)  (552 64)  routing T_11_4.sp4_v_t_44 <X> T_11_4.sp4_v_b_0
 (5 1)  (551 65)  (551 65)  routing T_11_4.sp4_v_t_44 <X> T_11_4.sp4_v_b_0
 (11 4)  (557 68)  (557 68)  routing T_11_4.sp4_v_t_44 <X> T_11_4.sp4_v_b_5
 (13 4)  (559 68)  (559 68)  routing T_11_4.sp4_v_t_44 <X> T_11_4.sp4_v_b_5


LogicTile_12_4

 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23


LogicTile_14_4

 (3 7)  (711 71)  (711 71)  routing T_14_4.sp12_h_l_23 <X> T_14_4.sp12_v_t_23


LogicTile_20_4

 (3 4)  (1039 68)  (1039 68)  routing T_20_4.sp12_v_t_23 <X> T_20_4.sp12_h_r_0


LogicTile_26_4

 (2 4)  (1350 68)  (1350 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_4

 (8 9)  (1518 73)  (1518 73)  routing T_29_4.sp4_h_l_42 <X> T_29_4.sp4_v_b_7
 (9 9)  (1519 73)  (1519 73)  routing T_29_4.sp4_h_l_42 <X> T_29_4.sp4_v_b_7
 (19 9)  (1529 73)  (1529 73)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g0_4 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (4 5)  (1730 69)  (1730 69)  routing T_33_4.span4_vert_b_4 <X> T_33_4.lc_trk_g0_4
 (5 5)  (1731 69)  (1731 69)  routing T_33_4.span4_vert_b_4 <X> T_33_4.lc_trk_g0_4
 (7 5)  (1733 69)  (1733 69)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g1_6 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (4 14)  (1730 78)  (1730 78)  routing T_33_4.span4_vert_b_14 <X> T_33_4.lc_trk_g1_6
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit
 (5 15)  (1731 79)  (1731 79)  routing T_33_4.span4_vert_b_14 <X> T_33_4.lc_trk_g1_6
 (7 15)  (1733 79)  (1733 79)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_12_3

 (11 0)  (611 48)  (611 48)  routing T_12_3.sp4_v_t_46 <X> T_12_3.sp4_v_b_2
 (12 1)  (612 49)  (612 49)  routing T_12_3.sp4_v_t_46 <X> T_12_3.sp4_v_b_2


LogicTile_13_3

 (9 5)  (663 53)  (663 53)  routing T_13_3.sp4_v_t_45 <X> T_13_3.sp4_v_b_4
 (10 5)  (664 53)  (664 53)  routing T_13_3.sp4_v_t_45 <X> T_13_3.sp4_v_b_4


LogicTile_29_3

 (12 8)  (1522 56)  (1522 56)  routing T_29_3.sp4_v_t_45 <X> T_29_3.sp4_h_r_8


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 52)  (1731 52)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (6 4)  (1732 52)  (1732 52)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (7 4)  (1733 52)  (1733 52)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_45 lc_trk_g0_5
 (8 4)  (1734 52)  (1734 52)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (8 5)  (1734 53)  (1734 53)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_5 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_10_2

 (3 12)  (495 44)  (495 44)  routing T_10_2.sp12_v_t_22 <X> T_10_2.sp12_h_r_1


LogicTile_12_2

 (8 1)  (608 33)  (608 33)  routing T_12_2.sp4_v_t_47 <X> T_12_2.sp4_v_b_1
 (10 1)  (610 33)  (610 33)  routing T_12_2.sp4_v_t_47 <X> T_12_2.sp4_v_b_1


LogicTile_15_2

 (9 13)  (771 45)  (771 45)  routing T_15_2.sp4_v_t_39 <X> T_15_2.sp4_v_b_10
 (10 13)  (772 45)  (772 45)  routing T_15_2.sp4_v_t_39 <X> T_15_2.sp4_v_b_10


LogicTile_21_2

 (2 14)  (1092 46)  (1092 46)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_24_2

 (8 5)  (1260 37)  (1260 37)  routing T_24_2.sp4_h_l_47 <X> T_24_2.sp4_v_b_4
 (9 5)  (1261 37)  (1261 37)  routing T_24_2.sp4_h_l_47 <X> T_24_2.sp4_v_b_4
 (10 5)  (1262 37)  (1262 37)  routing T_24_2.sp4_h_l_47 <X> T_24_2.sp4_v_b_4


LogicTile_29_2

 (8 13)  (1518 45)  (1518 45)  routing T_29_2.sp4_v_t_42 <X> T_29_2.sp4_v_b_10
 (10 13)  (1520 45)  (1520 45)  routing T_29_2.sp4_v_t_42 <X> T_29_2.sp4_v_b_10


LogicTile_30_2

 (10 8)  (1574 40)  (1574 40)  routing T_30_2.sp4_v_t_39 <X> T_30_2.sp4_h_r_7


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_horz_31 <X> T_33_2.lc_trk_g0_7
 (6 6)  (1732 38)  (1732 38)  routing T_33_2.span4_horz_31 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (1734 39)  (1734 39)  routing T_33_2.span4_horz_31 <X> T_33_2.lc_trk_g0_7
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (12 11)  (1738 43)  (1738 43)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 46)  (1734 46)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g1_7
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_4_1

 (3 4)  (183 20)  (183 20)  routing T_4_1.sp12_v_b_0 <X> T_4_1.sp12_h_r_0
 (3 5)  (183 21)  (183 21)  routing T_4_1.sp12_v_b_0 <X> T_4_1.sp12_h_r_0
 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_v_b_0 <X> T_4_1.sp12_v_t_23


RAM_Tile_8_1

 (3 12)  (399 28)  (399 28)  routing T_8_1.sp12_v_t_22 <X> T_8_1.sp12_h_r_1


LogicTile_12_1

 (3 6)  (603 22)  (603 22)  routing T_12_1.sp12_v_b_0 <X> T_12_1.sp12_v_t_23
 (19 6)  (619 22)  (619 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_16_1

 (3 7)  (819 23)  (819 23)  routing T_16_1.sp12_h_l_23 <X> T_16_1.sp12_v_t_23


LogicTile_19_1

 (2 14)  (984 30)  (984 30)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_22_1

 (8 5)  (1152 21)  (1152 21)  routing T_22_1.sp4_h_l_47 <X> T_22_1.sp4_v_b_4
 (9 5)  (1153 21)  (1153 21)  routing T_22_1.sp4_h_l_47 <X> T_22_1.sp4_v_b_4
 (10 5)  (1154 21)  (1154 21)  routing T_22_1.sp4_h_l_47 <X> T_22_1.sp4_v_b_4


LogicTile_23_1

 (3 12)  (1201 28)  (1201 28)  routing T_23_1.sp12_v_t_22 <X> T_23_1.sp12_h_r_1


RAM_Tile_25_1

 (8 13)  (1314 29)  (1314 29)  routing T_25_1.sp4_v_t_42 <X> T_25_1.sp4_v_b_10
 (10 13)  (1316 29)  (1316 29)  routing T_25_1.sp4_v_t_42 <X> T_25_1.sp4_v_b_10


LogicTile_29_1

 (13 1)  (1523 17)  (1523 17)  routing T_29_1.sp4_v_t_44 <X> T_29_1.sp4_h_r_2
 (19 6)  (1529 22)  (1529 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_1

 (2 6)  (1566 22)  (1566 22)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (5 6)  (1731 22)  (1731 22)  routing T_33_1.span4_horz_39 <X> T_33_1.lc_trk_g0_7
 (6 6)  (1732 22)  (1732 22)  routing T_33_1.span4_horz_39 <X> T_33_1.lc_trk_g0_7
 (7 6)  (1733 22)  (1733 22)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_39 lc_trk_g0_7
 (8 6)  (1734 22)  (1734 22)  routing T_33_1.span4_horz_39 <X> T_33_1.lc_trk_g0_7
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 28)  (1738 28)  routing T_33_1.span4_horz_43 <X> T_33_1.span4_vert_t_15
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_vert_b_15 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 30)  (1734 30)  routing T_33_1.span4_vert_b_15 <X> T_33_1.lc_trk_g1_7
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 1)  (185 14)  (185 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0



IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (4 0)  (562 15)  (562 15)  routing T_11_0.span4_vert_40 <X> T_11_0.lc_trk_g0_0
 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (4 1)  (562 14)  (562 14)  routing T_11_0.span4_vert_40 <X> T_11_0.lc_trk_g0_0
 (5 1)  (563 14)  (563 14)  routing T_11_0.span4_vert_40 <X> T_11_0.lc_trk_g0_0
 (6 1)  (564 14)  (564 14)  routing T_11_0.span4_vert_40 <X> T_11_0.lc_trk_g0_0
 (7 1)  (565 14)  (565 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (5 6)  (563 8)  (563 8)  routing T_11_0.span4_horz_r_15 <X> T_11_0.lc_trk_g0_7
 (7 6)  (565 8)  (565 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (566 8)  (566 8)  routing T_11_0.span4_horz_r_15 <X> T_11_0.lc_trk_g0_7
 (13 7)  (581 9)  (581 9)  routing T_11_0.span4_vert_37 <X> T_11_0.span4_horz_r_2
 (16 8)  (550 7)  (550 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g0_7 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (11 11)  (579 5)  (579 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g0_7 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (17 14)  (551 0)  (551 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 1)  (605 14)  (605 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (4 4)  (616 11)  (616 11)  routing T_12_0.span4_vert_12 <X> T_12_0.lc_trk_g0_4
 (10 4)  (632 11)  (632 11)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (633 11)  (633 11)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g0_4 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (605 11)  (605 11)  IOB_0 IO Functioning bit
 (4 5)  (616 10)  (616 10)  routing T_12_0.span4_vert_12 <X> T_12_0.lc_trk_g0_4
 (6 5)  (618 10)  (618 10)  routing T_12_0.span4_vert_12 <X> T_12_0.lc_trk_g0_4
 (7 5)  (619 10)  (619 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
 (10 5)  (632 10)  (632 10)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (633 10)  (633 10)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (4 7)  (616 9)  (616 9)  routing T_12_0.span4_horz_r_6 <X> T_12_0.lc_trk_g0_6
 (5 7)  (617 9)  (617 9)  routing T_12_0.span4_horz_r_6 <X> T_12_0.lc_trk_g0_6
 (7 7)  (619 9)  (619 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (16 8)  (604 7)  (604 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (17 9)  (605 6)  (605 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (632 4)  (632 4)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (4 11)  (616 5)  (616 5)  routing T_12_0.span4_vert_26 <X> T_12_0.lc_trk_g1_2
 (5 11)  (617 5)  (617 5)  routing T_12_0.span4_vert_26 <X> T_12_0.lc_trk_g1_2
 (6 11)  (618 5)  (618 5)  routing T_12_0.span4_vert_26 <X> T_12_0.lc_trk_g1_2
 (7 11)  (619 5)  (619 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_26 lc_trk_g1_2
 (10 11)  (632 5)  (632 5)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (633 5)  (633 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (633 3)  (633 3)  routing T_12_0.span4_vert_19 <X> T_12_0.span4_horz_l_15
 (12 12)  (634 3)  (634 3)  routing T_12_0.span4_vert_19 <X> T_12_0.span4_horz_l_15
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (17 14)  (605 0)  (605 0)  IOB_1 IO Functioning bit
 (4 15)  (616 1)  (616 1)  routing T_12_0.span4_horz_r_6 <X> T_12_0.lc_trk_g1_6
 (5 15)  (617 1)  (617 1)  routing T_12_0.span4_horz_r_6 <X> T_12_0.lc_trk_g1_6
 (7 15)  (619 1)  (619 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_vert_28 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_vert_28 <X> T_13_0.lc_trk_g1_4
 (6 13)  (672 2)  (672 2)  routing T_13_0.span4_vert_28 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (4 3)  (778 13)  (778 13)  routing T_15_0.span4_horz_r_2 <X> T_15_0.lc_trk_g0_2
 (5 3)  (779 13)  (779 13)  routing T_15_0.span4_horz_r_2 <X> T_15_0.lc_trk_g0_2
 (7 3)  (781 13)  (781 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (5 6)  (779 8)  (779 8)  routing T_15_0.span4_vert_23 <X> T_15_0.lc_trk_g0_7
 (6 6)  (780 8)  (780 8)  routing T_15_0.span4_vert_23 <X> T_15_0.lc_trk_g0_7
 (7 6)  (781 8)  (781 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (14 7)  (798 9)  (798 9)  routing T_15_0.span4_horz_l_14 <X> T_15_0.span4_horz_r_2
 (16 8)  (766 7)  (766 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g0_7 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (10 11)  (794 5)  (794 5)  routing T_15_0.lc_trk_g0_2 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g0_7 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (4 7)  (832 9)  (832 9)  routing T_16_0.span12_vert_22 <X> T_16_0.lc_trk_g0_6
 (6 7)  (834 9)  (834 9)  routing T_16_0.span12_vert_22 <X> T_16_0.lc_trk_g0_6
 (7 7)  (835 9)  (835 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_22 lc_trk_g0_6
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (6 0)  (1054 15)  (1054 15)  routing T_20_0.span12_vert_17 <X> T_20_0.lc_trk_g0_1
 (7 0)  (1055 15)  (1055 15)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_17 lc_trk_g0_1
 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (8 1)  (1056 14)  (1056 14)  routing T_20_0.span12_vert_17 <X> T_20_0.lc_trk_g0_1
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (1178 4)  (1178 4)  routing T_22_0.lc_trk_g1_4 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g1_4 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1160 3)  (1160 3)  routing T_22_0.span4_vert_4 <X> T_22_0.lc_trk_g1_4
 (6 13)  (1162 2)  (1162 2)  routing T_22_0.span4_vert_4 <X> T_22_0.lc_trk_g1_4
 (7 13)  (1163 2)  (1163 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_4 lc_trk_g1_4
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (6 0)  (1270 15)  (1270 15)  routing T_24_0.span12_vert_17 <X> T_24_0.lc_trk_g0_1
 (7 0)  (1271 15)  (1271 15)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_17 lc_trk_g0_1
 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (8 1)  (1272 14)  (1272 14)  routing T_24_0.span12_vert_17 <X> T_24_0.lc_trk_g0_1
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_1 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 8)  (1269 7)  (1269 7)  routing T_24_0.span4_vert_17 <X> T_24_0.lc_trk_g1_1
 (6 8)  (1270 7)  (1270 7)  routing T_24_0.span4_vert_17 <X> T_24_0.lc_trk_g1_1
 (7 8)  (1271 7)  (1271 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (4 2)  (1322 12)  (1322 12)  routing T_25_0.span4_vert_10 <X> T_25_0.lc_trk_g0_2
 (4 3)  (1322 13)  (1322 13)  routing T_25_0.span4_vert_10 <X> T_25_0.lc_trk_g0_2
 (6 3)  (1324 13)  (1324 13)  routing T_25_0.span4_vert_10 <X> T_25_0.lc_trk_g0_2
 (7 3)  (1325 13)  (1325 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g0_2 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 2)  (1461 12)  (1461 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 5)  (1461 10)  (1461 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0



IO_Tile_29_0

 (16 0)  (1514 15)  (1514 15)  IOB_0 IO Functioning bit
 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (4 2)  (1526 12)  (1526 12)  routing T_29_0.span4_vert_42 <X> T_29_0.lc_trk_g0_2
 (4 3)  (1526 13)  (1526 13)  routing T_29_0.span4_vert_42 <X> T_29_0.lc_trk_g0_2
 (5 3)  (1527 13)  (1527 13)  routing T_29_0.span4_vert_42 <X> T_29_0.lc_trk_g0_2
 (6 3)  (1528 13)  (1528 13)  routing T_29_0.span4_vert_42 <X> T_29_0.lc_trk_g0_2
 (7 3)  (1529 13)  (1529 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_42 lc_trk_g0_2
 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (16 4)  (1514 11)  (1514 11)  IOB_0 IO Functioning bit
 (12 5)  (1544 10)  (1544 10)  routing T_29_0.lc_trk_g0_2 <X> T_29_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 10)  (1545 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (5 6)  (1527 8)  (1527 8)  routing T_29_0.span4_vert_23 <X> T_29_0.lc_trk_g0_7
 (6 6)  (1528 8)  (1528 8)  routing T_29_0.span4_vert_23 <X> T_29_0.lc_trk_g0_7
 (7 6)  (1529 8)  (1529 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g0_7 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g0_7 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1545 2)  (1545 2)  routing T_29_0.span4_vert_19 <X> T_29_0.span4_horz_r_3
 (14 13)  (1546 2)  (1546 2)  routing T_29_0.span4_vert_19 <X> T_29_0.span4_horz_r_3
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


