// Testbench
../00_TESTBED/testfixture.v
../00_TESTBED/axi/axi_ram.v

// Your Designs
../01_RTL/top.v
../01_RTL/fifo.v
../01_RTL/calc.v
../01_RTL/CDC_finish.v
../01_RTL/CDC_fifo_read.v
../01_RTL/CDC_fifo_write.v

// Memory and DesignWare
/share1/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fifo_s2_sf.v
/share1/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fifoctl_s2_sf.v
/share1/cad/synopsys/synthesis/cur/dw/sim_ver/DW_ram_r_w_s_dff.v
/share1/cad/synopsys/synthesis/cur/dw/sim_ver/DWsc_sync.v