<stg><name>conv1</name>


<trans_list>

<trans id="411" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="3" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="14" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="23" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond275" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="25" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="26" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="35" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="36" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond337" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="37" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond337" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="38" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="40" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="41" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="42" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="46" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="47" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap

]]></Node>
<StgValue><ssdm name="output_ftmap_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights

]]></Node>
<StgValue><ssdm name="conv1_weights_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap

]]></Node>
<StgValue><ssdm name="input_ftmap_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %add_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_loc"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_21, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_47, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_9, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_23, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %store_ln31 = store i8 0, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln31 = br void %TILE_OUT

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
TILE_OUT:0 %h_2 = load i8 %h

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
TILE_OUT:1 %icmp_ln31 = icmp_eq  i8 %h_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TILE_OUT:2 %br_ln31 = br i1 %icmp_ln31, void %TILE_OUT.split, void %for.end76

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="8">
<![CDATA[
TILE_OUT.split:0 %zext_ln31 = zext i8 %h_2

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TILE_OUT.split:1 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TILE_OUT.split:2 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
TILE_OUT.split:3 %br_ln82 = br void %PAD.i

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0">
<![CDATA[
for.end76:0 %ret_ln61 = ret

]]></Node>
<StgValue><ssdm name="ret_ln61"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
PAD.i:0 %bh = phi i5 %add_ln82, void %for.inc42.i, i5 0, void %TILE_OUT.split

]]></Node>
<StgValue><ssdm name="bh"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="5">
<![CDATA[
PAD.i:1 %zext_ln82 = zext i5 %bh

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="5">
<![CDATA[
PAD.i:2 %trunc_ln82 = trunc i5 %bh

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i:3 %icmp_ln82 = icmp_eq  i5 %bh, i5 23

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i:4 %add_ln82 = add i5 %bh, i5 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
PAD.i:5 %br_ln82 = br i1 %icmp_ln82, void %PAD.i.split, void %OUT.preheader

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.split:2 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %bh, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
PAD.i.split:5 %add_ln85 = add i6 %zext_ln82, i6 60

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="6">
<![CDATA[
PAD.i.split:6 %sext_ln85 = sext i6 %add_ln85

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
PAD.i.split:7 %add_ln85_1 = add i10 %sext_ln85, i10 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
PAD.i.split:8 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln85_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
PAD.i.split:9 %icmp_ln55 = icmp_sgt  i10 %add_ln85_1, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
PAD.i.split:10 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln85_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
PAD.i.split:11 %select_ln54 = select i1 %tmp_15, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
PAD.i.split:12 %or_ln54 = or i1 %tmp_14, i1 %icmp_ln55

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
PAD.i.split:13 %hclamp = select i1 %or_ln54, i10 %select_ln54, i10 %add_ln85_1

]]></Node>
<StgValue><ssdm name="hclamp"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
PAD.i.split:14 %shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
PAD.i.split:15 %shl_ln87_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln87_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="20" op_0_bw="12">
<![CDATA[
PAD.i.split:16 %sext_ln87 = sext i12 %shl_ln87_1

]]></Node>
<StgValue><ssdm name="sext_ln87"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
PAD.i.split:17 %sub_ln87 = sub i20 %shl_ln, i20 %sext_ln87

]]></Node>
<StgValue><ssdm name="sub_ln87"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="20">
<![CDATA[
PAD.i.split:18 %sext_ln87_2 = sext i20 %sub_ln87

]]></Node>
<StgValue><ssdm name="sext_ln87_2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.split:19 %add_ln87 = add i64 %sext_ln87_2, i64 %input_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.split:20 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln87, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="62">
<![CDATA[
PAD.i.split:21 %sext_ln87_1 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln87_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
PAD.i.split:22 %i1_addr = getelementptr i32 %i1, i64 %sext_ln87_1

]]></Node>
<StgValue><ssdm name="i1_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.split:26 %add_ln88 = add i64 %add_ln87, i64 1016

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.split:27 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln88, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="62">
<![CDATA[
PAD.i.split:28 %sext_ln88 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln88"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
PAD.i.split:29 %i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln88

]]></Node>
<StgValue><ssdm name="i1_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
OUT.preheader:0 %br_ln35 = br void %OUT

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="97" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:23 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:23 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:30 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="100" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:23 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:30 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:23 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:30 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:23 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:30 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:23 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:30 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="108" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:23 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:30 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="110" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:23 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:30 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="112" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
PAD.i.split:24 %i1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr

]]></Node>
<StgValue><ssdm name="i1_addr_read_1"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:30 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
PAD.i.split:0 %speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 23, i64 23, i64 23

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln82"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
PAD.i.split:1 %specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="3">
<![CDATA[
PAD.i.split:3 %zext_ln82_1 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
PAD.i.split:4 %mul_ln82 = mul i11 %zext_ln82_1, i11 263

]]></Node>
<StgValue><ssdm name="mul_ln82"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
PAD.i.split:25 %left = bitcast i32 %i1_addr_read_1

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
PAD.i.split:31 %i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_1

]]></Node>
<StgValue><ssdm name="i1_addr_1_read"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
PAD.i.split:32 %right = bitcast i32 %i1_addr_1_read

]]></Node>
<StgValue><ssdm name="right"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
PAD.i.split:33 %br_ln91 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc.i:0 %p = phi i3 %add_ln91, void %arrayidx311114.i.exit, i3 0, void %PAD.i.split

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="3">
<![CDATA[
for.inc.i:1 %zext_ln93 = zext i3 %p

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i:2 %add_ln93 = add i11 %mul_ln82, i11 %zext_ln93

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i:3 %zext_ln93_1 = zext i11 %add_ln93

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:4 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_28 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_28"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:5 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_29 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_29"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_30 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_30"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_31 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_31"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="3">
<![CDATA[
for.inc.i:8 %zext_ln91 = zext i3 %p

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:9 %icmp_ln91 = icmp_eq  i3 %p, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:10 %add_ln91 = add i3 %p, i3 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:11 %br_ln91 = br i1 %icmp_ln91, void %for.inc.i.split, void %for.end.i

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:0 %speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln91"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:2 %add_ln94 = add i9 %zext_ln91, i9 259

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="9">
<![CDATA[
for.inc.i.split:3 %zext_ln94 = zext i9 %add_ln94

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:4 %add_ln94_1 = add i11 %mul_ln82, i11 %zext_ln94

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i.split:5 %zext_ln94_1 = zext i11 %add_ln94_1

]]></Node>
<StgValue><ssdm name="zext_ln94_1"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_32 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_32"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_33 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_33"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_34 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_34"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:9 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_35 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_35"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i.split:10 %switch_ln93 = switch i2 %trunc_ln82, void %arrayidx311114.i.case.3, i2 0, void %arrayidx311114.i.case.0, i2 1, void %arrayidx311114.i.case.1, i2 2, void %arrayidx311114.i.case.2

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="trunc_ln82" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx311114.i.case.2:0 %store_ln93 = store i32 %left, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_31

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="trunc_ln82" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx311114.i.case.2:1 %store_ln94 = store i32 %right, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_35

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="trunc_ln82" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx311114.i.case.2:2 %br_ln94 = br void %arrayidx311114.i.exit

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="trunc_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx311114.i.case.1:0 %store_ln93 = store i32 %left, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_30

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="trunc_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx311114.i.case.1:1 %store_ln94 = store i32 %right, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_34

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="trunc_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx311114.i.case.1:2 %br_ln94 = br void %arrayidx311114.i.exit

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="trunc_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx311114.i.case.0:0 %store_ln93 = store i32 %left, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_28

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="trunc_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx311114.i.case.0:1 %store_ln94 = store i32 %right, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_32

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="trunc_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx311114.i.case.0:2 %br_ln94 = br void %arrayidx311114.i.exit

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="trunc_ln82" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx311114.i.case.3:0 %store_ln93 = store i32 %left, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_29

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="trunc_ln82" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx311114.i.case.3:1 %store_ln94 = store i32 %right, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_33

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
<literal name="trunc_ln82" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
arrayidx311114.i.case.3:2 %br_ln94 = br void %arrayidx311114.i.exit

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
arrayidx311114.i.exit:0 %br_ln91 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="158" st_id="15" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="159" st_id="16" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="160" st_id="17" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="161" st_id="18" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="162" st_id="19" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="163" st_id="20" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="164" st_id="21" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="165" st_id="22" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
for.end.i:1 %br_ln98 = br void %load-store-loop.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="167" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
load-store-loop.i:0 %loop_index_i = phi i8 0, void %for.end.i, i8 %empty_109, void %.exit

]]></Node>
<StgValue><ssdm name="loop_index_i"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="8">
<![CDATA[
load-store-loop.i:1 %loop_index_i_cast = zext i8 %loop_index_i

]]></Node>
<StgValue><ssdm name="loop_index_i_cast"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.i:2 %exitcond275 = icmp_eq  i8 %loop_index_i, i8 255

]]></Node>
<StgValue><ssdm name="exitcond275"/></StgValue>
</operation>

<operation id="170" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.i:3 %empty_109 = add i8 %loop_index_i, i8 1

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="171" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.i:4 %br_ln0 = br i1 %exitcond275, void %load-store-loop.i.split, void %for.inc42.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="172" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:3 %arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 4

]]></Node>
<StgValue><ssdm name="arrayidx36612_sum_i"/></StgValue>
</operation>

<operation id="173" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="9">
<![CDATA[
load-store-loop.i.split:4 %arrayidx36612_sum_i_cast502 = zext i9 %arrayidx36612_sum_i

]]></Node>
<StgValue><ssdm name="arrayidx36612_sum_i_cast502"/></StgValue>
</operation>

<operation id="174" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop.i.split:5 %empty_111 = add i11 %mul_ln82, i11 %arrayidx36612_sum_i_cast502

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="175" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond275" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
for.inc42.i:0 %br_ln82 = br void %PAD.i

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="176" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
load-store-loop.i.split:1 %i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr

]]></Node>
<StgValue><ssdm name="i1_addr_read"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.i.split:2 %empty_110 = bitcast i32 %i1_addr_read

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.i.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="11">
<![CDATA[
load-store-loop.i.split:6 %p_cast505 = zext i11 %empty_111

]]></Node>
<StgValue><ssdm name="p_cast505"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.split:7 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_36 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %p_cast505

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_36"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.split:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_37 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %p_cast505

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_37"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.split:9 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_38 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %p_cast505

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_38"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.split:10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_39 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %p_cast505

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_39"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
load-store-loop.i.split:11 %switch_ln82 = switch i2 %trunc_ln82, void %.case.3, i2 0, void %.case.0, i2 1, void %.case.1, i2 2, void %.case.2

]]></Node>
<StgValue><ssdm name="switch_ln82"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.case.2:0 %store_ln87 = store i32 %empty_110, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_39

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
.case.2:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.case.1:0 %store_ln87 = store i32 %empty_110, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_38

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
.case.1:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.case.0:0 %store_ln87 = store i32 %empty_110, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_36

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
.case.0:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.case.3:0 %store_ln87 = store i32 %empty_110, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_37

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="192" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln82" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
.case.3:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="193" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.exit:0 %br_ln0 = br void %load-store-loop.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="194" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
OUT:0 %out = phi i7 %add_ln35, void %for.inc68, i7 0, void %OUT.preheader

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
OUT:1 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %out, i32 6

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
OUT:2 %br_ln35 = br i1 %tmp_16, void %OUT.split, void %for.inc71

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="197" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="15" op_0_bw="7">
<![CDATA[
OUT.split:0 %zext_ln35 = zext i7 %out

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
OUT.split:3 %mul_ln108 = mul i15 %zext_ln35, i15 324

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="199" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="15">
<![CDATA[
OUT.split:4 %zext_ln108 = zext i15 %mul_ln108

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
OUT.split:5 %add_ln108 = add i64 %zext_ln108, i64 %conv1_weights_read

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="201" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
OUT.split:6 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="62">
<![CDATA[
OUT.split:7 %sext_ln108 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
OUT.split:8 %w1_addr = getelementptr i32 %w1, i64 %sext_ln108

]]></Node>
<StgValue><ssdm name="w1_addr"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc71:0 %add_ln31 = add i8 %h_2, i8 15

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc71:1 %store_ln31 = store i8 %add_ln31, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="206" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
for.inc71:2 %br_ln31 = br void %TILE_OUT

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="207" st_id="27" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OUT.split:9 %empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="208" st_id="28" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OUT.split:9 %empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="209" st_id="29" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OUT.split:9 %empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="210" st_id="30" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OUT.split:9 %empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="211" st_id="31" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OUT.split:9 %empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="212" st_id="32" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OUT.split:9 %empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="213" st_id="33" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OUT.split:9 %empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="214" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
OUT.split:1 %speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln35"/></StgValue>
</operation>

<operation id="215" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
OUT.split:2 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="216" st_id="34" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OUT.split:9 %empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="217" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
OUT.split:10 %br_ln108 = br void %IN.i

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="218" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
IN.i:0 %bout = phi i4 %add_ln108_1, void %for.inc23.i, i4 0, void %OUT.split

]]></Node>
<StgValue><ssdm name="bout"/></StgValue>
</operation>

<operation id="219" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="4">
<![CDATA[
IN.i:1 %bout_cast = zext i4 %bout

]]></Node>
<StgValue><ssdm name="bout_cast"/></StgValue>
</operation>

<operation id="220" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
IN.i:2 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %bout, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="221" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
IN.i:3 %empty_113 = add i6 %tmp_s, i6 %bout_cast

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="222" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
IN.i:4 %icmp_ln108 = icmp_eq  i4 %bout, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="223" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
IN.i:5 %add_ln108_1 = add i4 %bout, i4 1

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="224" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
IN.i:6 %br_ln108 = br i1 %icmp_ln108, void %IN.i.split, void %KR.preheader

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="225" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
IN.i.split:0 %speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln108"/></StgValue>
</operation>

<operation id="226" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
IN.i.split:1 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="227" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
IN.i.split:2 %br_ln110 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="228" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
KR.preheader:0 %br_ln39 = br void %KR

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="229" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.body8.i:0 %k = phi i4 %add_ln110, void %for.inc.i25, i4 0, void %IN.i.split

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="230" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="4">
<![CDATA[
for.body8.i:1 %trunc_ln110 = trunc i4 %k

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="231" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.i:2 %icmp_ln110 = icmp_eq  i4 %k, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="232" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.i:3 %add_ln110 = add i4 %k, i4 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="233" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i:4 %br_ln110 = br i1 %icmp_ln110, void %for.body8.i.split, void %for.inc23.i

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="234" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.i.split:0 %speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln110"/></StgValue>
</operation>

<operation id="235" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.i.split:1 %specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln110"/></StgValue>
</operation>

<operation id="236" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.i.split:2 %lshr_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %k, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="237" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="3">
<![CDATA[
for.body8.i.split:3 %lshr_ln4_cast = zext i3 %lshr_ln4

]]></Node>
<StgValue><ssdm name="lshr_ln4_cast"/></StgValue>
</operation>

<operation id="238" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body8.i.split:4 %empty_114 = add i6 %empty_113, i6 %lshr_ln4_cast

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="239" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="6">
<![CDATA[
for.body8.i.split:5 %p_cast507 = zext i6 %empty_114

]]></Node>
<StgValue><ssdm name="p_cast507"/></StgValue>
</operation>

<operation id="240" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr"/></StgValue>
</operation>

<operation id="241" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:7 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_addr"/></StgValue>
</operation>

<operation id="242" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:8 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_addr"/></StgValue>
</operation>

<operation id="243" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_addr"/></StgValue>
</operation>

<operation id="244" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_addr"/></StgValue>
</operation>

<operation id="245" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_addr"/></StgValue>
</operation>

<operation id="246" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:12 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_addr"/></StgValue>
</operation>

<operation id="247" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:13 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_addr"/></StgValue>
</operation>

<operation id="248" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:14 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_addr"/></StgValue>
</operation>

<operation id="249" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:15 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr"/></StgValue>
</operation>

<operation id="250" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:16 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_addr"/></StgValue>
</operation>

<operation id="251" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:17 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_addr"/></StgValue>
</operation>

<operation id="252" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:18 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_addr"/></StgValue>
</operation>

<operation id="253" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:19 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_addr"/></StgValue>
</operation>

<operation id="254" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:20 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_addr"/></StgValue>
</operation>

<operation id="255" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:21 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_addr"/></StgValue>
</operation>

<operation id="256" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:22 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_addr"/></StgValue>
</operation>

<operation id="257" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i.split:23 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0, i64 0, i64 %p_cast507

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_addr"/></StgValue>
</operation>

<operation id="258" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
for.body8.i.split:24 %br_ln112 = br void %load-store-loop.i23

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="259" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.i:0 %br_ln108 = br void %IN.i

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="260" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
load-store-loop.i23:0 %loop_index_i22 = phi i4 0, void %for.body8.i.split, i4 %empty_115, void %.exit3

]]></Node>
<StgValue><ssdm name="loop_index_i22"/></StgValue>
</operation>

<operation id="261" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.i23:1 %exitcond337 = icmp_eq  i4 %loop_index_i22, i4 9

]]></Node>
<StgValue><ssdm name="exitcond337"/></StgValue>
</operation>

<operation id="262" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.i23:2 %empty_115 = add i4 %loop_index_i22, i4 1

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="263" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.i23:3 %br_ln0 = br i1 %exitcond337, void %load-store-loop.i23.split, void %for.inc.i25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="264" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i25:0 %br_ln110 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="265" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.i23.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="266" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
load-store-loop.i23.split:1 %w1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr

]]></Node>
<StgValue><ssdm name="w1_addr_read"/></StgValue>
</operation>

<operation id="267" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.i23.split:2 %empty_116 = bitcast i32 %w1_addr_read

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="268" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.i23.split:3 %br_ln110 = br i1 %trunc_ln110, void %.case.04, void %.case.15

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="269" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
.case.04:0 %switch_ln0 = switch i4 %loop_index_i22, void %.case.8, i4 0, void %.case.08, i4 1, void %.case.19, i4 2, void %.case.210, i4 3, void %.case.311, i4 4, void %.case.4, i4 5, void %.case.5, i4 6, void %.case.6, i4 7, void %.case.7

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="270" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
.case.15:0 %switch_ln0 = switch i4 %loop_index_i22, void %.case.822, i4 0, void %.case.014, i4 1, void %.case.115, i4 2, void %.case.216, i4 3, void %.case.317, i4 4, void %.case.418, i4 5, void %.case.519, i4 6, void %.case.620, i4 7, void %.case.721

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="271" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.7:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="272" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
.case.7:1 %br_ln0 = br void %.exit7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="273" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.6:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="274" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.case.6:1 %br_ln0 = br void %.exit7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="275" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.5:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="276" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
.case.5:1 %br_ln0 = br void %.exit7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="277" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.4:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="278" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
.case.4:1 %br_ln0 = br void %.exit7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="279" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.311:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="280" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.case.311:1 %br_ln0 = br void %.exit7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="281" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.210:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="282" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
.case.210:1 %br_ln0 = br void %.exit7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="283" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.19:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="284" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
.case.19:1 %br_ln0 = br void %.exit7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="285" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.08:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="286" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
.case.08:1 %br_ln0 = br void %.exit7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="287" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="!0"/>
<literal name="loop_index_i22" val="!1"/>
<literal name="loop_index_i22" val="!2"/>
<literal name="loop_index_i22" val="!3"/>
<literal name="loop_index_i22" val="!4"/>
<literal name="loop_index_i22" val="!5"/>
<literal name="loop_index_i22" val="!6"/>
<literal name="loop_index_i22" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.8:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="288" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="!0"/>
<literal name="loop_index_i22" val="!1"/>
<literal name="loop_index_i22" val="!2"/>
<literal name="loop_index_i22" val="!3"/>
<literal name="loop_index_i22" val="!4"/>
<literal name="loop_index_i22" val="!5"/>
<literal name="loop_index_i22" val="!6"/>
<literal name="loop_index_i22" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
.case.8:1 %br_ln0 = br void %.exit7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="289" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
.exit7:0 %br_ln0 = br void %.exit3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="290" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.exit13:0 %br_ln0 = br void %.exit3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="291" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
.exit3:0 %br_ln0 = br void %load-store-loop.i23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="292" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.721:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="293" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
.case.721:1 %br_ln0 = br void %.exit13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="294" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.620:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="295" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
.case.620:1 %br_ln0 = br void %.exit13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="296" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.519:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="297" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
.case.519:1 %br_ln0 = br void %.exit13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="298" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.418:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="299" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
.case.418:1 %br_ln0 = br void %.exit13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="300" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.317:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="301" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
.case.317:1 %br_ln0 = br void %.exit13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="302" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.216:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="303" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
.case.216:1 %br_ln0 = br void %.exit13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="304" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.115:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="305" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
.case.115:1 %br_ln0 = br void %.exit13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="306" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.014:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="307" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
.case.014:1 %br_ln0 = br void %.exit13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="308" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="!0"/>
<literal name="loop_index_i22" val="!1"/>
<literal name="loop_index_i22" val="!2"/>
<literal name="loop_index_i22" val="!3"/>
<literal name="loop_index_i22" val="!4"/>
<literal name="loop_index_i22" val="!5"/>
<literal name="loop_index_i22" val="!6"/>
<literal name="loop_index_i22" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.case.822:0 %store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="309" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index_i22" val="!0"/>
<literal name="loop_index_i22" val="!1"/>
<literal name="loop_index_i22" val="!2"/>
<literal name="loop_index_i22" val="!3"/>
<literal name="loop_index_i22" val="!4"/>
<literal name="loop_index_i22" val="!5"/>
<literal name="loop_index_i22" val="!6"/>
<literal name="loop_index_i22" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
.case.822:1 %br_ln0 = br void %.exit13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="310" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
KR:0 %indvar_flatten55 = phi i15 %add_ln39_1, void %arrayidx517.exit, i15 0, void %KR.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten55"/></StgValue>
</operation>

<operation id="311" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
KR:1 %o = phi i4 %select_ln39_1, void %arrayidx517.exit, i4 0, void %KR.preheader

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="312" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
KR:2 %indvar_flatten34 = phi i12 %select_ln42_5, void %arrayidx517.exit, i12 0, void %KR.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten34"/></StgValue>
</operation>

<operation id="313" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
KR:3 %r = phi i4 %select_ln42_1, void %arrayidx517.exit, i4 0, void %KR.preheader

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="314" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
KR:4 %c = phi i8 %add_ln43, void %arrayidx517.exit, i8 0, void %KR.preheader

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="315" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="4">
<![CDATA[
KR:5 %trunc_ln42 = trunc i4 %r

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="316" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
KR:6 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %r, i32 3

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="317" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="2" op_0_bw="4">
<![CDATA[
KR:7 %empty_117 = trunc i4 %r

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="318" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
KR:8 %icmp_ln39 = icmp_eq  i15 %indvar_flatten55, i15 30600

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="319" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
KR:9 %add_ln39_1 = add i15 %indvar_flatten55, i15 1

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="320" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KR:10 %br_ln39 = br i1 %icmp_ln39, void %for.inc65, void %for.inc68

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="321" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc65:0 %add_ln39 = add i4 %o, i4 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="322" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc65:3 %icmp_ln42 = icmp_eq  i12 %indvar_flatten34, i12 3825

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="323" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc65:4 %select_ln39 = select i1 %icmp_ln42, i4 0, i4 %r

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="324" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc65:5 %select_ln39_1 = select i1 %icmp_ln42, i4 %add_ln39, i4 %o

]]></Node>
<StgValue><ssdm name="select_ln39_1"/></StgValue>
</operation>

<operation id="325" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc65:9 %select_ln39_2 = select i1 %icmp_ln42, i3 0, i3 %trunc_ln42

]]></Node>
<StgValue><ssdm name="select_ln39_2"/></StgValue>
</operation>

<operation id="326" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc65:10 %xor_ln39_1 = xor i1 %icmp_ln42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln39_1"/></StgValue>
</operation>

<operation id="327" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc65:11 %and_ln39_1 = and i1 %tmp_17, i1 %xor_ln39_1

]]></Node>
<StgValue><ssdm name="and_ln39_1"/></StgValue>
</operation>

<operation id="328" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc65:12 %select_ln39_3 = select i1 %icmp_ln42, i2 0, i2 %empty_117

]]></Node>
<StgValue><ssdm name="select_ln39_3"/></StgValue>
</operation>

<operation id="329" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc65:13 %xor_ln39 = xor i1 %icmp_ln42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="330" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc65:14 %icmp_ln43 = icmp_eq  i8 %c, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="331" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc65:15 %and_ln39 = and i1 %icmp_ln43, i1 %xor_ln39

]]></Node>
<StgValue><ssdm name="and_ln39"/></StgValue>
</operation>

<operation id="332" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc65:16 %add_ln42 = add i4 %select_ln39, i4 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="333" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc65:18 %or_ln42 = or i1 %and_ln39, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="334" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc65:19 %select_ln42 = select i1 %or_ln42, i8 0, i8 %c

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="335" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc65:20 %select_ln42_1 = select i1 %and_ln39, i4 %add_ln42, i4 %select_ln39

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="336" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="4">
<![CDATA[
for.inc65:21 %trunc_ln42_1 = trunc i4 %add_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="337" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc65:22 %select_ln42_2 = select i1 %and_ln39, i3 %trunc_ln42_1, i3 %select_ln39_2

]]></Node>
<StgValue><ssdm name="select_ln42_2"/></StgValue>
</operation>

<operation id="338" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc65:23 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %add_ln42, i32 3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="339" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc65:24 %select_ln42_3 = select i1 %and_ln39, i1 %tmp_19, i1 %and_ln39_1

]]></Node>
<StgValue><ssdm name="select_ln42_3"/></StgValue>
</operation>

<operation id="340" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="3" op_0_bw="4">
<![CDATA[
for.inc65:25 %empty_119 = trunc i4 %select_ln39_1

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="341" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="4" op_3_bw="1">
<![CDATA[
for.inc65:26 %tmp_20 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i4.i1, i1 0, i4 %select_ln39_1, i1 %select_ln42_3

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="342" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="6">
<![CDATA[
for.inc65:27 %tmp_32_cast = zext i6 %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="343" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="1" op_3_bw="8">
<![CDATA[
for.inc65:28 %p_shl1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i1.i8, i3 %empty_119, i1 %select_ln42_3, i8 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="344" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc65:29 %empty_120 = sub i12 %p_shl1, i12 %tmp_32_cast

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="345" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="2" op_0_bw="4">
<![CDATA[
for.inc65:30 %empty_121 = trunc i4 %add_ln42

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="346" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc65:31 %select_ln42_4 = select i1 %and_ln39, i2 %empty_121, i2 %select_ln39_3

]]></Node>
<StgValue><ssdm name="select_ln42_4"/></StgValue>
</operation>

<operation id="347" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="8">
<![CDATA[
for.inc65:32 %select_ln42_cast = zext i8 %select_ln42

]]></Node>
<StgValue><ssdm name="select_ln42_cast"/></StgValue>
</operation>

<operation id="348" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc65:33 %empty_122 = add i12 %empty_120, i12 %select_ln42_cast

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="349" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="12">
<![CDATA[
for.inc65:34 %p_cast506 = zext i12 %empty_122

]]></Node>
<StgValue><ssdm name="p_cast506"/></StgValue>
</operation>

<operation id="350" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65:35 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %p_cast506

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61"/></StgValue>
</operation>

<operation id="351" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65:36 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %p_cast506

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62"/></StgValue>
</operation>

<operation id="352" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65:37 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %p_cast506

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63"/></StgValue>
</operation>

<operation id="353" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65:38 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %p_cast506

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64"/></StgValue>
</operation>

<operation id="354" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65:39 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %p_cast506

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65"/></StgValue>
</operation>

<operation id="355" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65:40 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %p_cast506

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66"/></StgValue>
</operation>

<operation id="356" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65:41 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast506

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67"/></StgValue>
</operation>

<operation id="357" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc65:42 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast506

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68"/></StgValue>
</operation>

<operation id="358" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:44 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69"/></StgValue>
</operation>

<operation id="359" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:45 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70"/></StgValue>
</operation>

<operation id="360" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:46 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71"/></StgValue>
</operation>

<operation id="361" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:47 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72"/></StgValue>
</operation>

<operation id="362" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:48 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73"/></StgValue>
</operation>

<operation id="363" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:49 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74"/></StgValue>
</operation>

<operation id="364" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:50 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75"/></StgValue>
</operation>

<operation id="365" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:51 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76"/></StgValue>
</operation>

<operation id="366" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="7">
<![CDATA[
for.inc68:0 %trunc_ln58 = trunc i7 %out

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="367" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="6" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32">
<![CDATA[
for.inc68:1 %call_ln58 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln58, i8 %h_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>

<operation id="368" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc68:2 %add_ln35 = add i7 %out, i7 8

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="369" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="4">
<![CDATA[
for.inc65:6 %select_ln39_1_cast = zext i4 %select_ln39_1

]]></Node>
<StgValue><ssdm name="select_ln39_1_cast"/></StgValue>
</operation>

<operation id="370" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc65:7 %tmp_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln39_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="371" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc65:8 %empty_118 = add i6 %tmp_18, i6 %select_ln39_1_cast

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="372" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:44 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69"/></StgValue>
</operation>

<operation id="373" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:45 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70"/></StgValue>
</operation>

<operation id="374" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:46 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71"/></StgValue>
</operation>

<operation id="375" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:47 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72"/></StgValue>
</operation>

<operation id="376" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:48 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73"/></StgValue>
</operation>

<operation id="377" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:49 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74"/></StgValue>
</operation>

<operation id="378" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:50 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75"/></StgValue>
</operation>

<operation id="379" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="12">
<![CDATA[
for.inc65:51 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76"/></StgValue>
</operation>

<operation id="380" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc65:52 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76, i3 %select_ln42_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="381" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="6" op_3_bw="4" op_4_bw="2" op_5_bw="8" op_6_bw="8" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32">
<![CDATA[
for.inc65:53 %call_ln53 = call void @conv1_Pipeline_KR_KC, i32 %tmp, i6 %empty_118, i4 %select_ln42_1, i2 %select_ln42_4, i8 %select_ln42, i8 %select_ln42, i32 %add_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="382" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="6" op_3_bw="4" op_4_bw="2" op_5_bw="8" op_6_bw="8" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32">
<![CDATA[
for.inc65:53 %call_ln53 = call void @conv1_Pipeline_KR_KC, i32 %tmp, i6 %empty_118, i4 %select_ln42_1, i2 %select_ln42_4, i8 %select_ln42, i8 %select_ln42, i32 %add_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="383" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc65:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="384" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc65:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30600, i64 30600, i64 30600

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="385" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc65:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="386" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc65:43 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="387" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc65:54 %add_loc_load = load i32 %add_loc

]]></Node>
<StgValue><ssdm name="add_loc_load"/></StgValue>
</operation>

<operation id="388" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc65:55 %switch_ln53 = switch i3 %select_ln42_2, void %arrayidx517.case.7, i3 0, void %arrayidx517.case.0, i3 1, void %arrayidx517.case.1, i3 2, void %arrayidx517.case.2, i3 3, void %arrayidx517.case.3, i3 4, void %arrayidx517.case.4, i3 5, void %arrayidx517.case.5, i3 6, void %arrayidx517.case.6

]]></Node>
<StgValue><ssdm name="switch_ln53"/></StgValue>
</operation>

<operation id="389" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx517.case.6:0 %store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="390" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
arrayidx517.case.6:1 %br_ln53 = br void %arrayidx517.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="391" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx517.case.5:0 %store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="392" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
arrayidx517.case.5:1 %br_ln53 = br void %arrayidx517.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="393" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx517.case.4:0 %store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="394" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
arrayidx517.case.4:1 %br_ln53 = br void %arrayidx517.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="395" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx517.case.3:0 %store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="396" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
arrayidx517.case.3:1 %br_ln53 = br void %arrayidx517.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="397" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx517.case.2:0 %store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="398" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
arrayidx517.case.2:1 %br_ln53 = br void %arrayidx517.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="399" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx517.case.1:0 %store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="400" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
arrayidx517.case.1:1 %br_ln53 = br void %arrayidx517.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="401" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx517.case.0:0 %store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="402" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
arrayidx517.case.0:1 %br_ln53 = br void %arrayidx517.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="403" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx517.case.7:0 %store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="404" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln42_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
arrayidx517.case.7:1 %br_ln53 = br void %arrayidx517.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="405" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx517.exit:0 %add_ln43 = add i8 %select_ln42, i8 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="406" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx517.exit:1 %add_ln42_1 = add i12 %indvar_flatten34, i12 1

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="407" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
arrayidx517.exit:2 %select_ln42_5 = select i1 %icmp_ln42, i12 1, i12 %add_ln42_1

]]></Node>
<StgValue><ssdm name="select_ln42_5"/></StgValue>
</operation>

<operation id="408" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
arrayidx517.exit:3 %br_ln43 = br void %KR

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="409" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="6" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32">
<![CDATA[
for.inc68:1 %call_ln58 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln58, i8 %h_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou

]]></Node>
<StgValue><ssdm name="call_ln58"/></StgValue>
</operation>

<operation id="410" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
for.inc68:3 %br_ln35 = br void %OUT

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
