Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date              : Fri Oct 23 13:57:44 2020
| Host              : LAPTOP-G1I2TTIP running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.344        0.000                      0                 1353        0.040        0.000                      0                 1353        1.600        0.000                       0                   337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sysclk_125_clk_p                 {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_125_clk_p                                                                                                                                                                   1.600        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        5.344        0.000                      0                 1353        0.040        0.000                      0                 1353        4.020        0.000                       0                   336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_125_clk_p
  To Clock:  sysclk_125_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_125_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_125_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/pc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.489ns (33.423%)  route 2.966ns (66.577%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.002ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.002ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.228     2.959    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X59Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.073 r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/Q
                         net (fo=9, routed)           0.477     3.550    design_1_i/multicycle_cpu_sim_0/inst/a/Q[0]
    SLICE_X62Y157        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     3.727 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry_i_19/O
                         net (fo=1, routed)           0.124     3.851    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry_i_16_0
    SLICE_X62Y157        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     3.891 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry_i_18/O
                         net (fo=48, routed)          0.540     4.431    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/in
    SLICE_X59Y160        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.603 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/alu_out_reg[10]_i_2/O
                         net (fo=2, routed)           0.336     4.939    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/srcBB[10]
    SLICE_X60Y158        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.124 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry__0_i_14/O
                         net (fo=1, routed)           0.000     5.124    design_1_i/multicycle_cpu_sim_0/inst/a/alu_out_reg_reg[15]_0[2]
    SLICE_X60Y158        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     5.468 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.495    design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__0_n_0
    SLICE_X60Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     5.633 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__1/O[3]
                         net (fo=2, routed)           0.380     6.013    design_1_i/multicycle_cpu_sim_0/inst/a/out2[19]
    SLICE_X64Y159        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     6.190 r  design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_14/O
                         net (fo=1, routed)           0.197     6.387    design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_14_n_0
    SLICE_X64Y160        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073     6.460 r  design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_5/O
                         net (fo=1, routed)           0.223     6.683    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc_reg[0]_1
    SLICE_X63Y162        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     6.752 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc[31]_i_1/O
                         net (fo=32, routed)          0.662     7.414    design_1_i/multicycle_cpu_sim_0/inst/pcen
    SLICE_X64Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.488 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    11.833    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.128    13.036    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X64Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[4]/C
                         clock pessimism             -0.159    12.877    
                         clock uncertainty           -0.072    12.805    
    SLICE_X64Y157        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047    12.758    design_1_i/multicycle_cpu_sim_0/inst/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/pc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.489ns (33.423%)  route 2.966ns (66.577%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.002ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.002ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.228     2.959    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X59Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.073 r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/Q
                         net (fo=9, routed)           0.477     3.550    design_1_i/multicycle_cpu_sim_0/inst/a/Q[0]
    SLICE_X62Y157        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     3.727 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry_i_19/O
                         net (fo=1, routed)           0.124     3.851    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry_i_16_0
    SLICE_X62Y157        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     3.891 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry_i_18/O
                         net (fo=48, routed)          0.540     4.431    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/in
    SLICE_X59Y160        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.603 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/alu_out_reg[10]_i_2/O
                         net (fo=2, routed)           0.336     4.939    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/srcBB[10]
    SLICE_X60Y158        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.124 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry__0_i_14/O
                         net (fo=1, routed)           0.000     5.124    design_1_i/multicycle_cpu_sim_0/inst/a/alu_out_reg_reg[15]_0[2]
    SLICE_X60Y158        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     5.468 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.495    design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__0_n_0
    SLICE_X60Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     5.633 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__1/O[3]
                         net (fo=2, routed)           0.380     6.013    design_1_i/multicycle_cpu_sim_0/inst/a/out2[19]
    SLICE_X64Y159        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     6.190 r  design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_14/O
                         net (fo=1, routed)           0.197     6.387    design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_14_n_0
    SLICE_X64Y160        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073     6.460 r  design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_5/O
                         net (fo=1, routed)           0.223     6.683    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc_reg[0]_1
    SLICE_X63Y162        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     6.752 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc[31]_i_1/O
                         net (fo=32, routed)          0.662     7.414    design_1_i/multicycle_cpu_sim_0/inst/pcen
    SLICE_X64Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.488 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    11.833    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.128    13.036    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X64Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[7]/C
                         clock pessimism             -0.159    12.877    
                         clock uncertainty           -0.072    12.805    
    SLICE_X64Y157        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047    12.758    design_1_i/multicycle_cpu_sim_0/inst/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/data_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 3.383ns (76.040%)  route 1.066ns (23.960%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 13.033 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    -0.160ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.002ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.002ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.329     3.060    design_1_i/multicycle_cpu_sim_0/inst/idmd/clk
    RAMB36_X6Y24         RAMB36E2                                     r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[13])
                                                      1.372     4.432 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0/CASDOUTA[13]
                         net (fo=1, routed)           0.029     4.461    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0_n_22
    RAMB36_X6Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[13]_CASDOUTA[13])
                                                      0.301     4.762 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_1/CASDOUTA[13]
                         net (fo=1, routed)           0.029     4.791    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_1_n_22
    RAMB36_X6Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[13]_CASDOUTA[13])
                                                      0.301     5.092 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_2/CASDOUTA[13]
                         net (fo=1, routed)           0.029     5.121    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_2_n_22
    RAMB36_X6Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[13]_CASDOUTA[13])
                                                      0.301     5.422 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_3/CASDOUTA[13]
                         net (fo=1, routed)           0.029     5.451    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_3_n_22
    RAMB36_X6Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[13]_CASDOUTA[13])
                                                      0.301     5.752 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_4/CASDOUTA[13]
                         net (fo=1, routed)           0.029     5.781    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_4_n_22
    RAMB36_X6Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[13]_CASDOUTA[13])
                                                      0.301     6.082 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_5/CASDOUTA[13]
                         net (fo=1, routed)           0.029     6.111    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_5_n_22
    RAMB36_X6Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[13]_CASDOUTA[13])
                                                      0.301     6.412 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_6/CASDOUTA[13]
                         net (fo=1, routed)           0.029     6.441    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_6_n_22
    RAMB36_X6Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[13]_DOUTADOUT[13])
                                                      0.205     6.646 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_7/DOUTADOUT[13]
                         net (fo=2, routed)           0.863     7.509    design_1_i/multicycle_cpu_sim_0/inst/rd_0[13]
    SLICE_X62Y158        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.488 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    11.833    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.125    13.033    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X62Y158        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/data_reg_reg[13]/C
                         clock pessimism             -0.160    12.873    
                         clock uncertainty           -0.072    12.801    
    SLICE_X62Y158        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    12.861    design_1_i/multicycle_cpu_sim_0/inst/data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 3.451ns (78.095%)  route 0.968ns (21.905%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 13.004 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    -0.160ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.002ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.002ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.329     3.060    design_1_i/multicycle_cpu_sim_0/inst/idmd/clk
    RAMB36_X6Y24         RAMB36E2                                     r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[7])
                                                      1.440     4.500 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0/CASDOUTA[7]
                         net (fo=1, routed)           0.038     4.538    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0_n_28
    RAMB36_X6Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.301     4.839 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_1/CASDOUTA[7]
                         net (fo=1, routed)           0.038     4.877    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_1_n_28
    RAMB36_X6Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.301     5.178 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_2/CASDOUTA[7]
                         net (fo=1, routed)           0.038     5.216    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_2_n_28
    RAMB36_X6Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.301     5.517 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_3/CASDOUTA[7]
                         net (fo=1, routed)           0.038     5.555    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_3_n_28
    RAMB36_X6Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.301     5.856 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_4/CASDOUTA[7]
                         net (fo=1, routed)           0.038     5.894    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_4_n_28
    RAMB36_X6Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.301     6.195 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_5/CASDOUTA[7]
                         net (fo=1, routed)           0.038     6.233    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_5_n_28
    RAMB36_X6Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_CASDOUTA[7])
                                                      0.301     6.534 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_6/CASDOUTA[7]
                         net (fo=1, routed)           0.038     6.572    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_6_n_28
    RAMB36_X6Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[7]_DOUTADOUT[7])
                                                      0.205     6.777 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_7/DOUTADOUT[7]
                         net (fo=2, routed)           0.702     7.479    design_1_i/multicycle_cpu_sim_0/inst/rd_0[7]
    SLICE_X59Y161        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.488 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    11.833    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.096    13.004    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X59Y161        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/data_reg_reg[7]/C
                         clock pessimism             -0.160    12.844    
                         clock uncertainty           -0.072    12.773    
    SLICE_X59Y161        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    12.832    design_1_i/multicycle_cpu_sim_0/inst/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/data_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 3.429ns (77.527%)  route 0.994ns (22.473%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 13.043 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    -0.160ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.002ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.002ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.329     3.060    design_1_i/multicycle_cpu_sim_0/inst/idmd/clk
    RAMB36_X6Y24         RAMB36E2                                     r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTPA[0])
                                                      1.418     4.478 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0/CASDOUTPA[0]
                         net (fo=1, routed)           0.029     4.507    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0_n_135
    RAMB36_X6Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[0]_CASDOUTPA[0])
                                                      0.301     4.808 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_1/CASDOUTPA[0]
                         net (fo=1, routed)           0.029     4.837    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_1_n_135
    RAMB36_X6Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[0]_CASDOUTPA[0])
                                                      0.301     5.138 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_2/CASDOUTPA[0]
                         net (fo=1, routed)           0.029     5.167    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_2_n_135
    RAMB36_X6Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[0]_CASDOUTPA[0])
                                                      0.301     5.468 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_3/CASDOUTPA[0]
                         net (fo=1, routed)           0.029     5.497    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_3_n_135
    RAMB36_X6Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[0]_CASDOUTPA[0])
                                                      0.301     5.798 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_4/CASDOUTPA[0]
                         net (fo=1, routed)           0.029     5.827    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_4_n_135
    RAMB36_X6Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[0]_CASDOUTPA[0])
                                                      0.301     6.128 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_5/CASDOUTPA[0]
                         net (fo=1, routed)           0.029     6.157    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_5_n_135
    RAMB36_X6Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[0]_CASDOUTPA[0])
                                                      0.301     6.458 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_6/CASDOUTPA[0]
                         net (fo=1, routed)           0.029     6.487    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_6_n_135
    RAMB36_X6Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[0]_DOUTPADOUTP[0])
                                                      0.205     6.692 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_7/DOUTPADOUTP[0]
                         net (fo=2, routed)           0.791     7.483    design_1_i/multicycle_cpu_sim_0/inst/rd_0[16]
    SLICE_X64Y159        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/data_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.488 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    11.833    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.135    13.043    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X64Y159        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/data_reg_reg[16]/C
                         clock pessimism             -0.160    12.883    
                         clock uncertainty           -0.072    12.811    
    SLICE_X64Y159        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    12.872    design_1_i/multicycle_cpu_sim_0/inst/data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/pc_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.489ns (33.849%)  route 2.910ns (66.151%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.002ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.002ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.228     2.959    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X59Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.073 r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/Q
                         net (fo=9, routed)           0.477     3.550    design_1_i/multicycle_cpu_sim_0/inst/a/Q[0]
    SLICE_X62Y157        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     3.727 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry_i_19/O
                         net (fo=1, routed)           0.124     3.851    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry_i_16_0
    SLICE_X62Y157        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     3.891 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry_i_18/O
                         net (fo=48, routed)          0.540     4.431    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/in
    SLICE_X59Y160        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.603 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/alu_out_reg[10]_i_2/O
                         net (fo=2, routed)           0.336     4.939    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/srcBB[10]
    SLICE_X60Y158        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.124 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry__0_i_14/O
                         net (fo=1, routed)           0.000     5.124    design_1_i/multicycle_cpu_sim_0/inst/a/alu_out_reg_reg[15]_0[2]
    SLICE_X60Y158        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     5.468 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.495    design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__0_n_0
    SLICE_X60Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     5.633 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__1/O[3]
                         net (fo=2, routed)           0.380     6.013    design_1_i/multicycle_cpu_sim_0/inst/a/out2[19]
    SLICE_X64Y159        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     6.190 r  design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_14/O
                         net (fo=1, routed)           0.197     6.387    design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_14_n_0
    SLICE_X64Y160        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073     6.460 r  design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_5/O
                         net (fo=1, routed)           0.223     6.683    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc_reg[0]_1
    SLICE_X63Y162        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     6.752 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc[31]_i_1/O
                         net (fo=32, routed)          0.606     7.358    design_1_i/multicycle_cpu_sim_0/inst/pcen
    SLICE_X64Y158        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.488 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    11.833    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.128    13.036    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X64Y158        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[9]/C
                         clock pessimism             -0.159    12.877    
                         clock uncertainty           -0.072    12.805    
    SLICE_X64Y158        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047    12.758    design_1_i/multicycle_cpu_sim_0/inst/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/pc_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.489ns (33.895%)  route 2.904ns (66.105%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.002ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.002ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.228     2.959    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X59Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.073 r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/Q
                         net (fo=9, routed)           0.477     3.550    design_1_i/multicycle_cpu_sim_0/inst/a/Q[0]
    SLICE_X62Y157        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     3.727 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry_i_19/O
                         net (fo=1, routed)           0.124     3.851    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry_i_16_0
    SLICE_X62Y157        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     3.891 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry_i_18/O
                         net (fo=48, routed)          0.540     4.431    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/in
    SLICE_X59Y160        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.603 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/alu_out_reg[10]_i_2/O
                         net (fo=2, routed)           0.336     4.939    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/srcBB[10]
    SLICE_X60Y158        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.124 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry__0_i_14/O
                         net (fo=1, routed)           0.000     5.124    design_1_i/multicycle_cpu_sim_0/inst/a/alu_out_reg_reg[15]_0[2]
    SLICE_X60Y158        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     5.468 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.495    design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__0_n_0
    SLICE_X60Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     5.633 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__1/O[3]
                         net (fo=2, routed)           0.380     6.013    design_1_i/multicycle_cpu_sim_0/inst/a/out2[19]
    SLICE_X64Y159        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     6.190 r  design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_14/O
                         net (fo=1, routed)           0.197     6.387    design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_14_n_0
    SLICE_X64Y160        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073     6.460 r  design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_5/O
                         net (fo=1, routed)           0.223     6.683    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc_reg[0]_1
    SLICE_X63Y162        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     6.752 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc[31]_i_1/O
                         net (fo=32, routed)          0.600     7.352    design_1_i/multicycle_cpu_sim_0/inst/pcen
    SLICE_X64Y158        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.488 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    11.833    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.129    13.037    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X64Y158        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[13]/C
                         clock pessimism             -0.159    12.878    
                         clock uncertainty           -0.072    12.806    
    SLICE_X64Y158        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    12.759    design_1_i/multicycle_cpu_sim_0/inst/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.489ns (33.895%)  route 2.904ns (66.105%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.002ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.002ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.228     2.959    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X59Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.073 r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/Q
                         net (fo=9, routed)           0.477     3.550    design_1_i/multicycle_cpu_sim_0/inst/a/Q[0]
    SLICE_X62Y157        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     3.727 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry_i_19/O
                         net (fo=1, routed)           0.124     3.851    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry_i_16_0
    SLICE_X62Y157        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     3.891 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry_i_18/O
                         net (fo=48, routed)          0.540     4.431    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/in
    SLICE_X59Y160        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.603 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/alu_out_reg[10]_i_2/O
                         net (fo=2, routed)           0.336     4.939    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/srcBB[10]
    SLICE_X60Y158        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.124 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry__0_i_14/O
                         net (fo=1, routed)           0.000     5.124    design_1_i/multicycle_cpu_sim_0/inst/a/alu_out_reg_reg[15]_0[2]
    SLICE_X60Y158        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     5.468 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.495    design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__0_n_0
    SLICE_X60Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     5.633 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__1/O[3]
                         net (fo=2, routed)           0.380     6.013    design_1_i/multicycle_cpu_sim_0/inst/a/out2[19]
    SLICE_X64Y159        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     6.190 r  design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_14/O
                         net (fo=1, routed)           0.197     6.387    design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_14_n_0
    SLICE_X64Y160        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073     6.460 r  design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_5/O
                         net (fo=1, routed)           0.223     6.683    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc_reg[0]_1
    SLICE_X63Y162        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     6.752 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc[31]_i_1/O
                         net (fo=32, routed)          0.600     7.352    design_1_i/multicycle_cpu_sim_0/inst/pcen
    SLICE_X64Y158        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.488 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    11.833    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.129    13.037    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X64Y158        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[3]/C
                         clock pessimism             -0.159    12.878    
                         clock uncertainty           -0.072    12.806    
    SLICE_X64Y158        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047    12.759    design_1_i/multicycle_cpu_sim_0/inst/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.407ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/pc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.489ns (33.895%)  route 2.904ns (66.105%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    -0.159ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.002ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.002ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.228     2.959    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X59Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y157        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     3.073 r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[0]/Q
                         net (fo=9, routed)           0.477     3.550    design_1_i/multicycle_cpu_sim_0/inst/a/Q[0]
    SLICE_X62Y157        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     3.727 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry_i_19/O
                         net (fo=1, routed)           0.124     3.851    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry_i_16_0
    SLICE_X62Y157        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     3.891 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry_i_18/O
                         net (fo=48, routed)          0.540     4.431    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/in
    SLICE_X59Y160        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.603 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/alu_out_reg[10]_i_2/O
                         net (fo=2, routed)           0.336     4.939    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/srcBB[10]
    SLICE_X60Y158        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.124 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/out2_carry__0_i_14/O
                         net (fo=1, routed)           0.000     5.124    design_1_i/multicycle_cpu_sim_0/inst/a/alu_out_reg_reg[15]_0[2]
    SLICE_X60Y158        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     5.468 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.495    design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__0_n_0
    SLICE_X60Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     5.633 r  design_1_i/multicycle_cpu_sim_0/inst/a/out2_carry__1/O[3]
                         net (fo=2, routed)           0.380     6.013    design_1_i/multicycle_cpu_sim_0/inst/a/out2[19]
    SLICE_X64Y159        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     6.190 r  design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_14/O
                         net (fo=1, routed)           0.197     6.387    design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_14_n_0
    SLICE_X64Y160        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073     6.460 r  design_1_i/multicycle_cpu_sim_0/inst/a/pc[31]_i_5/O
                         net (fo=1, routed)           0.223     6.683    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc_reg[0]_1
    SLICE_X63Y162        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     6.752 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc[31]_i_1/O
                         net (fo=32, routed)          0.600     7.352    design_1_i/multicycle_cpu_sim_0/inst/pcen
    SLICE_X64Y158        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.488 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    11.833    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.129    13.037    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X64Y158        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[5]/C
                         clock pessimism             -0.159    12.878    
                         clock uncertainty           -0.072    12.806    
    SLICE_X64Y158        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047    12.759    design_1_i/multicycle_cpu_sim_0/inst/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  5.407    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 3.402ns (78.333%)  route 0.941ns (21.667%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.003ns = ( 13.003 - 10.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    -0.160ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.002ns, distribution 1.327ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.002ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.329     3.060    design_1_i/multicycle_cpu_sim_0/inst/idmd/clk
    RAMB36_X6Y24         RAMB36E2                                     r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[10])
                                                      1.391     4.451 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0/CASDOUTA[10]
                         net (fo=1, routed)           0.029     4.480    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_0_n_25
    RAMB36_X6Y25         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.301     4.781 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_1/CASDOUTA[10]
                         net (fo=1, routed)           0.029     4.810    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_1_n_25
    RAMB36_X6Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.301     5.111 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_2/CASDOUTA[10]
                         net (fo=1, routed)           0.029     5.140    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_2_n_25
    RAMB36_X6Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.301     5.441 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_3/CASDOUTA[10]
                         net (fo=1, routed)           0.029     5.470    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_3_n_25
    RAMB36_X6Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.301     5.771 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_4/CASDOUTA[10]
                         net (fo=1, routed)           0.029     5.800    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_4_n_25
    RAMB36_X6Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.301     6.101 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_5/CASDOUTA[10]
                         net (fo=1, routed)           0.029     6.130    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_5_n_25
    RAMB36_X6Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_CASDOUTA[10])
                                                      0.301     6.431 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_6/CASDOUTA[10]
                         net (fo=1, routed)           0.029     6.460    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_6_n_25
    RAMB36_X6Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[10]_DOUTADOUT[10])
                                                      0.205     6.665 r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_7/DOUTADOUT[10]
                         net (fo=2, routed)           0.738     7.403    design_1_i/multicycle_cpu_sim_0/inst/rd_0[10]
    SLICE_X59Y160        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.488 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    11.833    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         1.095    13.003    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X59Y160        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[10]/C
                         clock pessimism             -0.160    12.843    
                         clock uncertainty           -0.072    12.772    
    SLICE_X59Y160        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    12.832    design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  5.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.063ns (41.722%)  route 0.088ns (58.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.659ns (routing 0.002ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.558     1.656    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X63Y159        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y159        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.704 r  design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[14]/Q
                         net (fo=37, routed)          0.072     1.776    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/Q[14]
    SLICE_X63Y160        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     1.791 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc[14]_i_1/O
                         net (fo=1, routed)           0.016     1.807    design_1_i/multicycle_cpu_sim_0/inst/pc_[14]
    SLICE_X63Y160        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.659     1.653    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X63Y160        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[14]/C
                         clock pessimism              0.058     1.711    
    SLICE_X63Y160        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.767    design_1_i/multicycle_cpu_sim_0/inst/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.764%)  route 0.093ns (59.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.660ns (routing 0.002ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.558     1.656    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X62Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y157        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.704 r  design_1_i/multicycle_cpu_sim_0/inst/inst_reg_reg[6]/Q
                         net (fo=3, routed)           0.078     1.782    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/FSM_sequential_state_reg[3]_0[6]
    SLICE_X62Y160        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016     1.798 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc[8]_i_1/O
                         net (fo=1, routed)           0.015     1.813    design_1_i/multicycle_cpu_sim_0/inst/pc_[8]
    SLICE_X62Y160        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.660     1.654    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X62Y160        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[8]/C
                         clock pessimism              0.058     1.712    
    SLICE_X62Y160        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.768    design_1_i/multicycle_cpu_sim_0/inst/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/output_rf2_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_7/DINADIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.049ns (26.344%)  route 0.137ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.095ns
  Clock Net Delay (Source):      0.549ns (routing 0.002ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.002ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.549     1.647    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X61Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/output_rf2_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y157        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.696 r  design_1_i/multicycle_cpu_sim_0/inst/output_rf2_reg_reg[11]/Q
                         net (fo=9, routed)           0.137     1.833    design_1_i/multicycle_cpu_sim_0/inst/idmd/output_rf2_reg[11]
    RAMB36_X6Y31         RAMB36E2                                     r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_7/DINADIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.669     1.663    design_1_i/multicycle_cpu_sim_0/inst/idmd/clk
    RAMB36_X6Y31         RAMB36E2                                     r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_7/CLKARDCLK
                         clock pessimism              0.095     1.758    
    RAMB36_X6Y31         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[11])
                                                      0.029     1.787    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.093ns (64.138%)  route 0.052ns (35.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.655ns (routing 0.002ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.556     1.654    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X63Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y157        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.702 r  design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[6]/Q
                         net (fo=4, routed)           0.036     1.738    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/Q[6]
    SLICE_X63Y157        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.045     1.783 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc[6]_i_1/O
                         net (fo=1, routed)           0.016     1.799    design_1_i/multicycle_cpu_sim_0/inst/pc_[6]
    SLICE_X63Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.655     1.649    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X63Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[6]/C
                         clock pessimism              0.047     1.696    
    SLICE_X63Y157        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.752    design_1_i/multicycle_cpu_sim_0/inst/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/output_rf2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_7/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.048ns (25.806%)  route 0.138ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.095ns
  Clock Net Delay (Source):      0.550ns (routing 0.002ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.002ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.550     1.648    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X61Y157        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/output_rf2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y157        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.696 r  design_1_i/multicycle_cpu_sim_0/inst/output_rf2_reg_reg[2]/Q
                         net (fo=9, routed)           0.138     1.834    design_1_i/multicycle_cpu_sim_0/inst/idmd/output_rf2_reg[2]
    RAMB36_X6Y31         RAMB36E2                                     r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_7/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.669     1.663    design_1_i/multicycle_cpu_sim_0/inst/idmd/clk
    RAMB36_X6Y31         RAMB36E2                                     r  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_7/CLKARDCLK
                         clock pessimism              0.095     1.758    
    RAMB36_X6Y31         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                      0.029     1.787    design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Net Delay (Source):      0.560ns (routing 0.002ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.659ns (routing 0.002ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.560     1.658    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X63Y161        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y161        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.707 r  design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[11]/Q
                         net (fo=3, routed)           0.037     1.744    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/Q[11]
    SLICE_X63Y161        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.045     1.789 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc[11]_i_1/O
                         net (fo=1, routed)           0.015     1.804    design_1_i/multicycle_cpu_sim_0/inst/pc_[11]
    SLICE_X63Y161        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.659     1.653    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X63Y161        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[11]/C
                         clock pessimism              0.047     1.700    
    SLICE_X63Y161        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.756    design_1_i/multicycle_cpu_sim_0/inst/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/pc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.093ns (63.699%)  route 0.053ns (36.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.662ns (routing 0.002ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.562     1.660    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X65Y161        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y161        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.708 r  design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[18]/Q
                         net (fo=2, routed)           0.037     1.745    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/Q[18]
    SLICE_X65Y161        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     1.790 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc[18]_i_1/O
                         net (fo=1, routed)           0.016     1.806    design_1_i/multicycle_cpu_sim_0/inst/pc_[18]
    SLICE_X65Y161        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.662     1.656    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X65Y161        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[18]/C
                         clock pessimism              0.046     1.702    
    SLICE_X65Y161        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.758    design_1_i/multicycle_cpu_sim_0/inst/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.093ns (63.699%)  route 0.053ns (36.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Net Delay (Source):      0.561ns (routing 0.002ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.660ns (routing 0.002ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.561     1.659    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X62Y160        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y160        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.707 r  design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[12]/Q
                         net (fo=3, routed)           0.037     1.744    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/Q[12]
    SLICE_X62Y160        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.045     1.789 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc[12]_i_1/O
                         net (fo=1, routed)           0.016     1.805    design_1_i/multicycle_cpu_sim_0/inst/pc_[12]
    SLICE_X62Y160        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.660     1.654    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X62Y160        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[12]/C
                         clock pessimism              0.046     1.700    
    SLICE_X62Y160        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.756    design_1_i/multicycle_cpu_sim_0/inst/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.093ns (63.265%)  route 0.054ns (36.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.661ns (routing 0.002ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.562     1.660    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X64Y159        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y159        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.708 r  design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[16]/Q
                         net (fo=2, routed)           0.038     1.746    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/Q[16]
    SLICE_X64Y159        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.045     1.791 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc[16]_i_1/O
                         net (fo=1, routed)           0.016     1.807    design_1_i/multicycle_cpu_sim_0/inst/pc_[16]
    SLICE_X64Y159        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.661     1.655    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X64Y159        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[16]/C
                         clock pessimism              0.046     1.701    
    SLICE_X64Y159        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.757    design_1_i/multicycle_cpu_sim_0/inst/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multicycle_cpu_sim_0/inst/pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.093ns (63.265%)  route 0.054ns (36.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Net Delay (Source):      0.564ns (routing 0.002ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.002ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.564     1.662    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X64Y161        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y161        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.710 r  design_1_i/multicycle_cpu_sim_0/inst/alu_out_reg_reg[19]/Q
                         net (fo=2, routed)           0.038     1.748    design_1_i/multicycle_cpu_sim_0/inst/mcu/md/Q[19]
    SLICE_X64Y161        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.045     1.793 r  design_1_i/multicycle_cpu_sim_0/inst/mcu/md/pc[19]_i_1/O
                         net (fo=1, routed)           0.016     1.809    design_1_i/multicycle_cpu_sim_0/inst/pc_[19]
    SLICE_X64Y161        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=334, routed)         0.663     1.657    design_1_i/multicycle_cpu_sim_0/inst/clk
    SLICE_X64Y161        FDRE                                         r  design_1_i/multicycle_cpu_sim_0/inst/pc_reg[19]/C
                         clock pessimism              0.046     1.703    
    SLICE_X64Y161        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.759    design_1_i/multicycle_cpu_sim_0/inst/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X6Y25  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X7Y33  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X6Y33  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X6Y26  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X6Y28  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X6Y30  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X7Y30  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_8/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB18_X6Y68  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_14/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X7Y32  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X6Y32  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_12/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y33  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_13/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y28  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y30  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_6/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y30  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_8/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y32  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_10/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y27  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y29  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_5/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y31  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_7/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y31  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_7/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y31  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_9/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y33  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_11/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y33  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_13/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y26  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y30  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y30  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_8/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB18_X6Y68  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_14/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y27  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y29  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y31  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_9/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y25  design_1_i/multicycle_cpu_sim_0/inst/idmd/RAM_reg_bram_1/CLKARDCLK



