Protel Design System Design Rule Check
PCB File : D:\Desktop\AD_lab\ECG系统设计\ECG系统 3210105209 谌梓轩\PCB 3210105209 谌梓轩.PcbDoc
Date     : 2022/12/20
Time     : 15:51:35

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=25mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.068mil < 10mil) Between Pad C18-2(3242.068mil,936.004mil) on Top Layer And Via (3200mil,935mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.068mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C29-2(1800mil,955mil) on Top Layer And Via (1840mil,955mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad P4-2(2043.189mil,1757.047mil) on Top Layer And Pad P4-3(2017.598mil,1757.047mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad P4-3(2017.598mil,1757.047mil) on Top Layer And Pad P4-4(1992.008mil,1757.047mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad P4-4(1992.008mil,1757.047mil) on Top Layer And Pad P4-5(1966.417mil,1757.047mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad R16-2(967.5mil,1060mil) on Top Layer And Via (925mil,1060mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad U1-1(840mil,1335mil) on Top Layer And Pad U1-2(840mil,1315mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.229mil < 10mil) Between Pad U1-10(960mil,1215mil) on Top Layer And Pad U1-11(1000mil,1255mil) on Top Layer [Top Solder] Mask Sliver [8.229mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad U1-10(960mil,1215mil) on Top Layer And Pad U1-9(940mil,1215mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad U1-11(1000mil,1255mil) on Top Layer And Pad U1-12(1000mil,1275mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad U1-12(1000mil,1275mil) on Top Layer And Pad U1-13(1000mil,1295mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad U1-14(1000mil,1315mil) on Top Layer And Pad U1-15(1000mil,1335mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.229mil < 10mil) Between Pad U1-15(1000mil,1335mil) on Top Layer And Pad U1-16(960mil,1375mil) on Top Layer [Top Solder] Mask Sliver [8.229mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad U1-16(960mil,1375mil) on Top Layer And Pad U1-17(940mil,1375mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad U1-17(940mil,1375mil) on Top Layer And Pad U1-18(920mil,1375mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad U1-2(840mil,1315mil) on Top Layer And Pad U1-3(840mil,1295mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad U1-3(840mil,1295mil) on Top Layer And Pad U1-4(840mil,1275mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad U1-4(840mil,1275mil) on Top Layer And Pad U1-5(840mil,1255mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.229mil < 10mil) Between Pad U1-5(840mil,1255mil) on Top Layer And Pad U1-6(880mil,1215mil) on Top Layer [Top Solder] Mask Sliver [8.229mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad U1-7(900mil,1215mil) on Top Layer And Pad U1-8(920mil,1215mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad U1-8(920mil,1215mil) on Top Layer And Pad U1-9(940mil,1215mil) on Top Layer [Top Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-1(2849.213mil,1153.425mil) on Top Layer And Pad U2-2(2849.213mil,1133.74mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.181mil < 10mil) Between Pad U2-1(2849.213mil,1153.425mil) on Top Layer And Pad U2-32(2880.709mil,1184.921mil) on Top Layer [Top Solder] Mask Sliver [9.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-1(2849.213mil,1153.425mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-10(2900.394mil,984.134mil) on Top Layer And Pad U2-9(2880.709mil,984.134mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-11(2920.079mil,984.134mil) on Top Layer And Pad U2-12(2939.764mil,984.134mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-11(2920.079mil,984.134mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-12(2939.764mil,984.134mil) on Top Layer And Pad U2-13(2959.449mil,984.134mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-12(2939.764mil,984.134mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-13(2959.449mil,984.134mil) on Top Layer And Pad U2-14(2979.134mil,984.134mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-13(2959.449mil,984.134mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-14(2979.134mil,984.134mil) on Top Layer And Pad U2-15(2998.819mil,984.134mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-14(2979.134mil,984.134mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-15(2998.819mil,984.134mil) on Top Layer And Pad U2-16(3018.504mil,984.134mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-15(2998.819mil,984.134mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.181mil < 10mil) Between Pad U2-16(3018.504mil,984.134mil) on Top Layer And Pad U2-17(3050mil,1015.63mil) on Top Layer [Top Solder] Mask Sliver [9.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-16(3018.504mil,984.134mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-18(3050mil,1035.315mil) on Top Layer And Pad U2-19(3050mil,1055mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-18(3050mil,1035.315mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-19(3050mil,1055mil) on Top Layer And Pad U2-20(3050mil,1074.685mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-19(3050mil,1055mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-2(2849.213mil,1133.74mil) on Top Layer And Pad U2-3(2849.213mil,1114.055mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-2(2849.213mil,1133.74mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-20(3050mil,1074.685mil) on Top Layer And Pad U2-21(3050mil,1094.37mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-20(3050mil,1074.685mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-21(3050mil,1094.37mil) on Top Layer And Pad U2-22(3050mil,1114.055mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-21(3050mil,1094.37mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-22(3050mil,1114.055mil) on Top Layer And Pad U2-23(3050mil,1133.74mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-22(3050mil,1114.055mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-23(3050mil,1133.74mil) on Top Layer And Pad U2-24(3050mil,1153.425mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-23(3050mil,1133.74mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-25(3018.504mil,1184.921mil) on Top Layer And Pad U2-26(2998.819mil,1184.921mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-25(3018.504mil,1184.921mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-26(2998.819mil,1184.921mil) on Top Layer And Pad U2-27(2979.134mil,1184.921mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-26(2998.819mil,1184.921mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-27(2979.134mil,1184.921mil) on Top Layer And Pad U2-28(2959.449mil,1184.921mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-27(2979.134mil,1184.921mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-28(2959.449mil,1184.921mil) on Top Layer And Pad U2-29(2939.764mil,1184.921mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-28(2959.449mil,1184.921mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-29(2939.764mil,1184.921mil) on Top Layer And Pad U2-30(2920.079mil,1184.921mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-29(2939.764mil,1184.921mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-30(2920.079mil,1184.921mil) on Top Layer And Pad U2-31(2900.394mil,1184.921mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-30(2920.079mil,1184.921mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-32(2880.709mil,1184.921mil) on Top Layer And Pad U2-33(2949.606mil,1084.528mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-33(2949.606mil,1084.528mil) on Top Layer And Pad U2-4(2849.213mil,1094.37mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-33(2949.606mil,1084.528mil) on Top Layer And Pad U2-5(2849.213mil,1074.685mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-33(2949.606mil,1084.528mil) on Top Layer And Pad U2-6(2849.213mil,1055mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-33(2949.606mil,1084.528mil) on Top Layer And Pad U2-7(2849.213mil,1035.315mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-33(2949.606mil,1084.528mil) on Top Layer And Pad U2-8(2849.213mil,1015.63mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad U2-33(2949.606mil,1084.528mil) on Top Layer And Pad U2-9(2880.709mil,984.134mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-4(2849.213mil,1094.37mil) on Top Layer And Pad U2-5(2849.213mil,1074.685mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-5(2849.213mil,1074.685mil) on Top Layer And Pad U2-6(2849.213mil,1055mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-6(2849.213mil,1055mil) on Top Layer And Pad U2-7(2849.213mil,1035.315mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-7(2849.213mil,1035.315mil) on Top Layer And Pad U2-8(2849.213mil,1015.63mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.181mil < 10mil) Between Pad U2-8(2849.213mil,1015.63mil) on Top Layer And Pad U2-9(2880.709mil,984.134mil) on Top Layer [Top Solder] Mask Sliver [9.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.922mil < 10mil) Between Pad U2-9(2880.709mil,984.134mil) on Top Layer And Via (2900mil,945mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.922mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-1(1983.583mil,1183.268mil) on Top Layer And Pad U4-2(1983.583mil,1163.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.397mil < 10mil) Between Pad U4-1(1983.583mil,1183.268mil) on Top Layer And Pad U4-48(2036.732mil,1236.417mil) on Top Layer [Top Solder] Mask Sliver [6.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-10(1983.583mil,1006.102mil) on Top Layer And Pad U4-11(1983.583mil,986.417mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-10(1983.583mil,1006.102mil) on Top Layer And Pad U4-9(1983.583mil,1025.787mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.601mil < 10mil) Between Pad U4-10(1983.583mil,1006.102mil) on Top Layer And Via (1924.797mil,1025mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.601mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-11(1983.583mil,986.417mil) on Top Layer And Pad U4-12(1983.583mil,966.732mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.397mil < 10mil) Between Pad U4-12(1983.583mil,966.732mil) on Top Layer And Pad U4-13(2036.732mil,913.583mil) on Top Layer [Top Solder] Mask Sliver [6.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-13(2036.732mil,913.583mil) on Top Layer And Pad U4-14(2056.417mil,913.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-15(2076.102mil,913.583mil) on Top Layer And Pad U4-16(2095.787mil,913.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-16(2095.787mil,913.583mil) on Top Layer And Pad U4-17(2115.472mil,913.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-17(2115.472mil,913.583mil) on Top Layer And Pad U4-18(2135.157mil,913.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-18(2135.157mil,913.583mil) on Top Layer And Pad U4-19(2154.843mil,913.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-19(2154.843mil,913.583mil) on Top Layer And Pad U4-20(2174.528mil,913.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-2(1983.583mil,1163.583mil) on Top Layer And Pad U4-3(1983.583mil,1143.898mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-20(2174.528mil,913.583mil) on Top Layer And Pad U4-21(2194.213mil,913.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-22(2213.898mil,913.583mil) on Top Layer And Pad U4-23(2233.583mil,913.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-23(2233.583mil,913.583mil) on Top Layer And Pad U4-24(2253.268mil,913.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.397mil < 10mil) Between Pad U4-24(2253.268mil,913.583mil) on Top Layer And Pad U4-25(2306.417mil,966.732mil) on Top Layer [Top Solder] Mask Sliver [6.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-25(2306.417mil,966.732mil) on Top Layer And Pad U4-26(2306.417mil,986.417mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-26(2306.417mil,986.417mil) on Top Layer And Pad U4-27(2306.417mil,1006.102mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-27(2306.417mil,1006.102mil) on Top Layer And Pad U4-28(2306.417mil,1025.787mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-29(2306.417mil,1045.472mil) on Top Layer And Pad U4-30(2306.417mil,1065.158mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-3(1983.583mil,1143.898mil) on Top Layer And Pad U4-4(1983.583mil,1124.213mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-30(2306.417mil,1065.158mil) on Top Layer And Pad U4-31(2306.417mil,1084.842mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-31(2306.417mil,1084.842mil) on Top Layer And Pad U4-32(2306.417mil,1104.527mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-32(2306.417mil,1104.527mil) on Top Layer And Pad U4-33(2306.417mil,1124.213mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-33(2306.417mil,1124.213mil) on Top Layer And Pad U4-34(2306.417mil,1143.898mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-34(2306.417mil,1143.898mil) on Top Layer And Pad U4-35(2306.417mil,1163.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.397mil < 10mil) Between Pad U4-36(2306.417mil,1183.268mil) on Top Layer And Pad U4-37(2253.268mil,1236.417mil) on Top Layer [Top Solder] Mask Sliver [6.397mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-37(2253.268mil,1236.417mil) on Top Layer And Pad U4-38(2233.583mil,1236.417mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-38(2233.583mil,1236.417mil) on Top Layer And Pad U4-39(2213.898mil,1236.417mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-39(2213.898mil,1236.417mil) on Top Layer And Pad U4-40(2194.213mil,1236.417mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-4(1983.583mil,1124.213mil) on Top Layer And Pad U4-5(1983.583mil,1104.527mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-40(2194.213mil,1236.417mil) on Top Layer And Pad U4-41(2174.528mil,1236.417mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-41(2174.528mil,1236.417mil) on Top Layer And Pad U4-42(2154.843mil,1236.417mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-43(2135.157mil,1236.417mil) on Top Layer And Pad U4-44(2115.472mil,1236.417mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-44(2115.472mil,1236.417mil) on Top Layer And Pad U4-45(2095.787mil,1236.417mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-45(2095.787mil,1236.417mil) on Top Layer And Pad U4-46(2076.102mil,1236.417mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-46(2076.102mil,1236.417mil) on Top Layer And Pad U4-47(2056.417mil,1236.417mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-47(2056.417mil,1236.417mil) on Top Layer And Pad U4-48(2036.732mil,1236.417mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-5(1983.583mil,1104.527mil) on Top Layer And Pad U4-6(1983.583mil,1084.842mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-6(1983.583mil,1084.842mil) on Top Layer And Pad U4-7(1983.583mil,1065.158mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-8(1983.583mil,1045.472mil) on Top Layer And Pad U4-9(1983.583mil,1025.787mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.857mil < 10mil) Between Via (1900mil,1045mil) from Top Layer to Bottom Layer And Via (1924.797mil,1025mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.857mil] / [Bottom Solder] Mask Sliver [3.857mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2075mil,1400mil) from Top Layer to Bottom Layer And Via (2095mil,1420mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.055mil < 10mil) Between Via (2115mil,560mil) from Top Layer to Bottom Layer And Via (2145mil,540mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.056mil] / [Bottom Solder] Mask Sliver [8.056mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.403mil < 10mil) Between Via (2145mil,540mil) from Top Layer to Bottom Layer And Via (2174.213mil,520mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.403mil] / [Bottom Solder] Mask Sliver [7.403mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2390mil,1060mil) from Top Layer to Bottom Layer And Via (2390mil,1090mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2390mil,1090mil) from Top Layer to Bottom Layer And Via (2390mil,1120mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2390mil,1120mil) from Top Layer to Bottom Layer And Via (2390mil,1150mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2390mil,1180mil) from Top Layer to Bottom Layer And Via (2390mil,1210mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2900mil,945mil) from Top Layer to Bottom Layer And Via (2920mil,925mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.155mil < 10mil) Between Via (2920mil,925mil) from Top Layer to Bottom Layer And Via (2935mil,900mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.155mil] / [Bottom Solder] Mask Sliver [1.155mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.356mil < 10mil) Between Via (2935mil,900mil) from Top Layer to Bottom Layer And Via (2960mil,875mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.355mil] / [Bottom Solder] Mask Sliver [7.355mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (3110mil,1080mil) from Top Layer to Bottom Layer And Via (3110mil,1110mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (3110mil,1110mil) from Top Layer to Bottom Layer And Via (3110mil,1140mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
Rule Violations :132

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1022.5mil,1560mil) on Top Overlay And Pad C2-2(1022.5mil,1560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1022.5mil,865mil) on Top Overlay And Pad C6-1(1022.5mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1077.5mil,1560mil) on Top Overlay And Pad C2-1(1077.5mil,1560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1250mil,1700mil) on Top Overlay And Pad C25-1(1250mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1305mil,1700mil) on Top Overlay And Pad C25-2(1305mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1360mil,1077.5mil) on Top Overlay And Pad C31-1(1360mil,1077.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1360mil,1132.5mil) on Top Overlay And Pad C31-2(1360mil,1132.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1365mil,1317.5mil) on Top Overlay And Pad C30-2(1365mil,1317.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1365mil,1372.5mil) on Top Overlay And Pad C30-1(1365mil,1372.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1417.5mil,1605mil) on Top Overlay And Pad C24-2(1417.5mil,1605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1417.5mil,1700mil) on Top Overlay And Pad C23-2(1417.5mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1472.5mil,1605mil) on Top Overlay And Pad C24-1(1472.5mil,1605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1472.5mil,1700mil) on Top Overlay And Pad C23-1(1472.5mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1637.5mil,1500mil) on Top Overlay And Pad C22-1(1637.5mil,1500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1670mil,900mil) on Top Overlay And Pad C28-1(1670mil,900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1670mil,955mil) on Top Overlay And Pad C28-2(1670mil,955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1692.5mil,1500mil) on Top Overlay And Pad C22-2(1692.5mil,1500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1800mil,1070mil) on Top Overlay And Pad C33-1(1800mil,1070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1800mil,1125mil) on Top Overlay And Pad C33-2(1800mil,1125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1800mil,955mil) on Top Overlay And Pad C29-2(1800mil,955mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1940mil,1617.5mil) on Top Overlay And Pad C21-2(1940mil,1617.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (1940mil,1672.5mil) on Top Overlay And Pad C21-1(1940mil,1672.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (2447.5mil,1370mil) on Top Overlay And Pad C27-2(2447.5mil,1370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3065mil,1437.5mil) on Top Overlay And Pad C9-1(3065mil,1437.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3242.068mil,881.004mil) on Top Overlay And Pad C18-1(3242.068mil,881.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3242.068mil,936.004mil) on Top Overlay And Pad C18-2(3242.068mil,936.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3245mil,1097.5mil) on Top Overlay And Pad C14-1(3245mil,1097.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3245mil,1152.5mil) on Top Overlay And Pad C14-2(3245mil,1152.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3365mil,885mil) on Top Overlay And Pad C17-1(3365mil,885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3365mil,940mil) on Top Overlay And Pad C17-2(3365mil,940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3380mil,1315mil) on Top Overlay And Pad C11-1(3380mil,1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3380mil,1370mil) on Top Overlay And Pad C11-2(3380mil,1370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3555mil,905mil) on Top Overlay And Pad C16-1(3555mil,905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3610mil,905mil) on Top Overlay And Pad C16-2(3610mil,905mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3730mil,995mil) on Top Overlay And Pad C13-1(3730mil,995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3732.5mil,1095mil) on Top Overlay And Pad C12-2(3732.5mil,1095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3785mil,995mil) on Top Overlay And Pad C13-2(3785mil,995mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (3787.5mil,1095mil) on Top Overlay And Pad C12-1(3787.5mil,1095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (647.5mil,1060mil) on Top Overlay And Pad C5-2(647.5mil,1060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (662.5mil,1565mil) on Top Overlay And Pad C3-1(662.5mil,1565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (670mil,1200mil) on Top Overlay And Pad C4-1(670mil,1200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (670mil,1255mil) on Top Overlay And Pad C4-2(670mil,1255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (702.5mil,1060mil) on Top Overlay And Pad C5-1(702.5mil,1060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (717.5mil,1565mil) on Top Overlay And Pad C3-2(717.5mil,1565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (812.5mil,975mil) on Top Overlay And Pad C7-1(812.5mil,975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (850mil,1560mil) on Top Overlay And Pad C1-1(850mil,1560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (867.5mil,975mil) on Top Overlay And Pad C7-2(867.5mil,975mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (905mil,1560mil) on Top Overlay And Pad C1-2(905mil,1560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.238mil < 10mil) Between Arc (967.5mil,865mil) on Top Overlay And Pad C6-2(967.5mil,865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C1-1(850mil,1560mil) on Top Layer And Track (837.5mil,1535mil)(860mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C1-1(850mil,1560mil) on Top Layer And Track (837.5mil,1585mil)(860mil,1585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C11-1(3380mil,1315mil) on Top Layer And Track (3355mil,1302.5mil)(3355mil,1325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C11-1(3380mil,1315mil) on Top Layer And Track (3405mil,1302.5mil)(3405mil,1325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C11-2(3380mil,1370mil) on Top Layer And Track (3355mil,1355mil)(3355mil,1382.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C11-2(3380mil,1370mil) on Top Layer And Track (3405mil,1355mil)(3405mil,1382.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C1-2(905mil,1560mil) on Top Layer And Track (890mil,1535mil)(917.5mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C1-2(905mil,1560mil) on Top Layer And Track (890mil,1585mil)(917.5mil,1585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C12-1(3787.5mil,1095mil) on Top Layer And Track (3777.5mil,1070mil)(3800mil,1070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C12-1(3787.5mil,1095mil) on Top Layer And Track (3777.5mil,1120mil)(3800mil,1120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C12-2(3732.5mil,1095mil) on Top Layer And Track (3720mil,1070mil)(3747.5mil,1070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C12-2(3732.5mil,1095mil) on Top Layer And Track (3720mil,1120mil)(3747.5mil,1120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C13-1(3730mil,995mil) on Top Layer And Track (3717.5mil,1020mil)(3740mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C13-1(3730mil,995mil) on Top Layer And Track (3717.5mil,970mil)(3740mil,970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C13-2(3785mil,995mil) on Top Layer And Track (3770mil,1020mil)(3797.5mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C13-2(3785mil,995mil) on Top Layer And Track (3770mil,970mil)(3797.5mil,970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C14-1(3245mil,1097.5mil) on Top Layer And Track (3220mil,1085mil)(3220mil,1107.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C14-1(3245mil,1097.5mil) on Top Layer And Track (3270mil,1085mil)(3270mil,1107.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C14-2(3245mil,1152.5mil) on Top Layer And Track (3220mil,1137.5mil)(3220mil,1165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C14-2(3245mil,1152.5mil) on Top Layer And Track (3270mil,1137.5mil)(3270mil,1165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C16-1(3555mil,905mil) on Top Layer And Track (3542.5mil,880mil)(3565mil,880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C16-1(3555mil,905mil) on Top Layer And Track (3542.5mil,930mil)(3565mil,930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C16-2(3610mil,905mil) on Top Layer And Track (3595mil,880mil)(3622.5mil,880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C16-2(3610mil,905mil) on Top Layer And Track (3595mil,930mil)(3622.5mil,930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C17-1(3365mil,885mil) on Top Layer And Track (3340mil,872.5mil)(3340mil,895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C17-1(3365mil,885mil) on Top Layer And Track (3390mil,872.5mil)(3390mil,895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C17-2(3365mil,940mil) on Top Layer And Track (3340mil,925mil)(3340mil,952.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C17-2(3365mil,940mil) on Top Layer And Track (3390mil,925mil)(3390mil,952.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C18-1(3242.068mil,881.004mil) on Top Layer And Track (3217.068mil,868.504mil)(3217.068mil,891.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C18-1(3242.068mil,881.004mil) on Top Layer And Track (3267.068mil,868.504mil)(3267.068mil,891.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C18-2(3242.068mil,936.004mil) on Top Layer And Track (3217.068mil,921.004mil)(3217.068mil,948.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C18-2(3242.068mil,936.004mil) on Top Layer And Track (3267.068mil,921.004mil)(3267.068mil,948.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C2-1(1077.5mil,1560mil) on Top Layer And Track (1067.5mil,1535mil)(1090mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C2-1(1077.5mil,1560mil) on Top Layer And Track (1067.5mil,1585mil)(1090mil,1585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C21-1(1940mil,1672.5mil) on Top Layer And Track (1915mil,1662.5mil)(1915mil,1685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C21-1(1940mil,1672.5mil) on Top Layer And Track (1965mil,1662.5mil)(1965mil,1685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C21-2(1940mil,1617.5mil) on Top Layer And Track (1915mil,1605mil)(1915mil,1632.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C21-2(1940mil,1617.5mil) on Top Layer And Track (1965mil,1605mil)(1965mil,1632.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C2-2(1022.5mil,1560mil) on Top Layer And Track (1010mil,1535mil)(1037.5mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C2-2(1022.5mil,1560mil) on Top Layer And Track (1010mil,1585mil)(1037.5mil,1585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C22-1(1637.5mil,1500mil) on Top Layer And Track (1625mil,1475mil)(1647.5mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C22-1(1637.5mil,1500mil) on Top Layer And Track (1625mil,1525mil)(1647.5mil,1525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C22-2(1692.5mil,1500mil) on Top Layer And Track (1677.5mil,1475mil)(1705mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C22-2(1692.5mil,1500mil) on Top Layer And Track (1677.5mil,1525mil)(1705mil,1525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C23-1(1472.5mil,1700mil) on Top Layer And Track (1462.5mil,1675mil)(1485mil,1675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C23-1(1472.5mil,1700mil) on Top Layer And Track (1462.5mil,1725mil)(1485mil,1725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C23-2(1417.5mil,1700mil) on Top Layer And Track (1405mil,1675mil)(1432.5mil,1675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C23-2(1417.5mil,1700mil) on Top Layer And Track (1405mil,1725mil)(1432.5mil,1725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C24-1(1472.5mil,1605mil) on Top Layer And Track (1462.5mil,1580mil)(1485mil,1580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C24-1(1472.5mil,1605mil) on Top Layer And Track (1462.5mil,1630mil)(1485mil,1630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C24-2(1417.5mil,1605mil) on Top Layer And Track (1405mil,1580mil)(1432.5mil,1580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C24-2(1417.5mil,1605mil) on Top Layer And Track (1405mil,1630mil)(1432.5mil,1630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C25-1(1250mil,1700mil) on Top Layer And Track (1237.5mil,1675mil)(1260mil,1675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C25-1(1250mil,1700mil) on Top Layer And Track (1237.5mil,1725mil)(1260mil,1725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C25-2(1305mil,1700mil) on Top Layer And Track (1290mil,1675mil)(1317.5mil,1675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C25-2(1305mil,1700mil) on Top Layer And Track (1290mil,1725mil)(1317.5mil,1725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C27-2(2447.5mil,1370mil) on Top Layer And Track (2435mil,1345mil)(2462.5mil,1345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C27-2(2447.5mil,1370mil) on Top Layer And Track (2435mil,1395mil)(2462.5mil,1395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C28-1(1670mil,900mil) on Top Layer And Track (1645mil,887.5mil)(1645mil,910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C28-1(1670mil,900mil) on Top Layer And Track (1695mil,887.5mil)(1695mil,910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C28-2(1670mil,955mil) on Top Layer And Track (1645mil,940mil)(1645mil,967.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C28-2(1670mil,955mil) on Top Layer And Track (1695mil,940mil)(1695mil,967.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C29-2(1800mil,955mil) on Top Layer And Track (1775mil,940mil)(1775mil,967.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C29-2(1800mil,955mil) on Top Layer And Track (1825mil,940mil)(1825mil,967.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C30-1(1365mil,1372.5mil) on Top Layer And Track (1340mil,1362.5mil)(1340mil,1385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C30-1(1365mil,1372.5mil) on Top Layer And Track (1390mil,1362.5mil)(1390mil,1385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C30-2(1365mil,1317.5mil) on Top Layer And Track (1340mil,1305mil)(1340mil,1332.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C30-2(1365mil,1317.5mil) on Top Layer And Track (1390mil,1305mil)(1390mil,1332.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C3-1(662.5mil,1565mil) on Top Layer And Track (650mil,1540mil)(672.5mil,1540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C3-1(662.5mil,1565mil) on Top Layer And Track (650mil,1590mil)(672.5mil,1590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C31-1(1360mil,1077.5mil) on Top Layer And Track (1335mil,1065mil)(1335mil,1087.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C31-1(1360mil,1077.5mil) on Top Layer And Track (1385mil,1065mil)(1385mil,1087.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C31-2(1360mil,1132.5mil) on Top Layer And Track (1335mil,1117.5mil)(1335mil,1145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C31-2(1360mil,1132.5mil) on Top Layer And Track (1385mil,1117.5mil)(1385mil,1145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C3-2(717.5mil,1565mil) on Top Layer And Track (702.5mil,1540mil)(730mil,1540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C3-2(717.5mil,1565mil) on Top Layer And Track (702.5mil,1590mil)(730mil,1590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C33-1(1800mil,1070mil) on Top Layer And Track (1775mil,1057.5mil)(1775mil,1080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C33-1(1800mil,1070mil) on Top Layer And Track (1825mil,1057.5mil)(1825mil,1080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C33-2(1800mil,1125mil) on Top Layer And Track (1775mil,1110mil)(1775mil,1137.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C33-2(1800mil,1125mil) on Top Layer And Track (1825mil,1110mil)(1825mil,1137.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C4-1(670mil,1200mil) on Top Layer And Track (645mil,1187.5mil)(645mil,1210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C4-1(670mil,1200mil) on Top Layer And Track (695mil,1187.5mil)(695mil,1210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C4-2(670mil,1255mil) on Top Layer And Track (645mil,1240mil)(645mil,1267.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C4-2(670mil,1255mil) on Top Layer And Track (695mil,1240mil)(695mil,1267.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C5-1(702.5mil,1060mil) on Top Layer And Track (692.5mil,1035mil)(715mil,1035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C5-1(702.5mil,1060mil) on Top Layer And Track (692.5mil,1085mil)(715mil,1085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C5-2(647.5mil,1060mil) on Top Layer And Track (635mil,1035mil)(662.5mil,1035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C5-2(647.5mil,1060mil) on Top Layer And Track (635mil,1085mil)(662.5mil,1085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C6-1(1022.5mil,865mil) on Top Layer And Track (1012.5mil,840mil)(1035mil,840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C6-1(1022.5mil,865mil) on Top Layer And Track (1012.5mil,890mil)(1035mil,890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C6-2(967.5mil,865mil) on Top Layer And Track (955mil,840mil)(982.5mil,840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C6-2(967.5mil,865mil) on Top Layer And Track (955mil,890mil)(982.5mil,890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C7-1(812.5mil,975mil) on Top Layer And Track (800mil,1000mil)(822.5mil,1000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C7-1(812.5mil,975mil) on Top Layer And Track (800mil,950mil)(822.5mil,950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C7-2(867.5mil,975mil) on Top Layer And Track (852.5mil,1000mil)(880mil,1000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C7-2(867.5mil,975mil) on Top Layer And Track (852.5mil,950mil)(880mil,950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C9-1(3065mil,1437.5mil) on Top Layer And Track (3040mil,1427.5mil)(3040mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C9-1(3065mil,1437.5mil) on Top Layer And Track (3090mil,1427.5mil)(3090mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D1-1(2048.74mil,1595mil) on Top Layer And Track (2057.598mil,1565.472mil)(2057.598mil,1573.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D1-1(2048.74mil,1595mil) on Top Layer And Track (2057.598mil,1573.347mil)(2073.347mil,1573.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D1-1(2048.74mil,1595mil) on Top Layer And Track (2057.598mil,1616.653mil)(2057.598mil,1624.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D1-1(2048.74mil,1595mil) on Top Layer And Track (2057.598mil,1616.653mil)(2073.347mil,1616.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D1-1(2048.74mil,1595mil) on Top Layer And Track (2073.347mil,1565.472mil)(2073.347mil,1573.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D1-1(2048.74mil,1595mil) on Top Layer And Track (2073.347mil,1616.653mil)(2073.347mil,1624.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D1-2(2141.26mil,1595mil) on Top Layer And Track (2132.402mil,1565.472mil)(2132.402mil,1573.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad D1-2(2141.26mil,1595mil) on Top Layer And Track (2132.402mil,1616.653mil)(2132.402mil,1624.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad D2-1(1225mil,1495mil) on Top Layer And Track (1196.142mil,1460.394mil)(1196.142mil,1530.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.394mil < 10mil) Between Pad D2-1(1225mil,1495mil) on Top Layer And Track (1196.142mil,1530.394mil)(1238.149mil,1530.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.606mil < 10mil) Between Pad D2-1(1225mil,1495mil) on Top Layer And Track (1198.149mil,1460.394mil)(1238.149mil,1460.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.606mil < 10mil) Between Pad D2-2(1310mil,1495mil) on Top Layer And Track (1298.149mil,1460.394mil)(1338.149mil,1460.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.394mil < 10mil) Between Pad D2-2(1310mil,1495mil) on Top Layer And Track (1298.149mil,1530.394mil)(1338.149mil,1530.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.149mil < 10mil) Between Pad D2-2(1310mil,1495mil) on Top Layer And Track (1338.149mil,1460.394mil)(1338.149mil,1530.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.149mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.605mil < 10mil) Between Pad D2-2(1310mil,1495mil) on Top Layer And Track (1338.149mil,1460.394mil)(1348.149mil,1460.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.605mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad D5-1(1310mil,550mil) on Top Layer And Track (1281.142mil,515.394mil)(1281.142mil,585.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.394mil < 10mil) Between Pad D5-1(1310mil,550mil) on Top Layer And Track (1281.142mil,585.394mil)(1323.149mil,585.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.606mil < 10mil) Between Pad D5-1(1310mil,550mil) on Top Layer And Track (1283.149mil,515.394mil)(1323.149mil,515.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.606mil < 10mil) Between Pad D5-2(1395mil,550mil) on Top Layer And Track (1383.149mil,515.394mil)(1423.149mil,515.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.394mil < 10mil) Between Pad D5-2(1395mil,550mil) on Top Layer And Track (1383.149mil,585.394mil)(1423.149mil,585.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.149mil < 10mil) Between Pad D5-2(1395mil,550mil) on Top Layer And Track (1423.149mil,515.394mil)(1423.149mil,585.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.149mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.605mil < 10mil) Between Pad D5-2(1395mil,550mil) on Top Layer And Track (1423.149mil,515.394mil)(1433.149mil,515.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.605mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L1-A(3555mil,1100mil) on Top Layer And Track (3530mil,1075mil)(3530mil,1125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L1-A(3555mil,1100mil) on Top Layer And Track (3530mil,1075mil)(3565mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L1-A(3555mil,1100mil) on Top Layer And Track (3530mil,1125mil)(3565mil,1125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L1-K(3610mil,1100mil) on Top Layer And Track (3595mil,1075mil)(3635mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L1-K(3610mil,1100mil) on Top Layer And Track (3595mil,1125mil)(3635mil,1125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L1-K(3610mil,1100mil) on Top Layer And Track (3635mil,1075mil)(3635mil,1125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L3-A(3557.5mil,1010mil) on Top Layer And Track (3532.5mil,1035mil)(3567.5mil,1035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L3-A(3557.5mil,1010mil) on Top Layer And Track (3532.5mil,985mil)(3532.5mil,1035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L3-A(3557.5mil,1010mil) on Top Layer And Track (3532.5mil,985mil)(3567.5mil,985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L3-K(3612.5mil,1010mil) on Top Layer And Track (3597.5mil,1035mil)(3637.5mil,1035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L3-K(3612.5mil,1010mil) on Top Layer And Track (3597.5mil,985mil)(3637.5mil,985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L3-K(3612.5mil,1010mil) on Top Layer And Track (3637.5mil,985mil)(3637.5mil,1035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L4-A(1252.951mil,1608.5mil) on Top Layer And Track (1227.951mil,1583.5mil)(1227.951mil,1633.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L4-A(1252.951mil,1608.5mil) on Top Layer And Track (1227.951mil,1583.5mil)(1262.951mil,1583.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L4-A(1252.951mil,1608.5mil) on Top Layer And Track (1227.951mil,1633.5mil)(1262.951mil,1633.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L4-K(1307.951mil,1608.5mil) on Top Layer And Track (1292.951mil,1583.5mil)(1332.951mil,1583.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L4-K(1307.951mil,1608.5mil) on Top Layer And Track (1292.951mil,1633.5mil)(1332.951mil,1633.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad L4-K(1307.951mil,1608.5mil) on Top Layer And Track (1332.951mil,1583.5mil)(1332.951mil,1633.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad P1-1(105mil,1745mil) on Multi-Layer And Track (155mil,1595mil)(155mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad P1-1(105mil,1745mil) on Multi-Layer And Track (55mil,1595mil)(55mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.986mil < 10mil) Between Pad P1-2(105mil,1645mil) on Multi-Layer And Track (155mil,1595mil)(155mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.986mil < 10mil) Between Pad P1-2(105mil,1645mil) on Multi-Layer And Track (55mil,1595mil)(55mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad P2-1(105mil,1425mil) on Multi-Layer And Track (155mil,1275mil)(155mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad P2-1(105mil,1425mil) on Multi-Layer And Track (55mil,1275mil)(55mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.986mil < 10mil) Between Pad P2-2(105mil,1325mil) on Multi-Layer And Track (155mil,1275mil)(155mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.986mil < 10mil) Between Pad P2-2(105mil,1325mil) on Multi-Layer And Track (55mil,1275mil)(55mil,1475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad P3-1(105mil,1090mil) on Multi-Layer And Track (155mil,940mil)(155mil,1140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad P3-1(105mil,1090mil) on Multi-Layer And Track (55mil,940mil)(55mil,1140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.986mil < 10mil) Between Pad P3-2(105mil,990mil) on Multi-Layer And Track (155mil,940mil)(155mil,1140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.986mil < 10mil) Between Pad P3-2(105mil,990mil) on Multi-Layer And Track (55mil,940mil)(55mil,1140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-0(1874.882mil,1870mil) on Multi-Layer And Track (1860.866mil,1742.047mil)(1860.866mil,1941.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-0(2160.315mil,1870mil) on Multi-Layer And Track (2174.331mil,1742.047mil)(2174.331mil,1941.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R1-1(1022.5mil,1665mil) on Top Layer And Track (997.5mil,1640mil)(1032.5mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R1-1(1022.5mil,1665mil) on Top Layer And Track (997.5mil,1640mil)(997.5mil,1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R1-1(1022.5mil,1665mil) on Top Layer And Track (997.5mil,1690mil)(1032.5mil,1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R11-1(645mil,980mil) on Top Layer And Track (620mil,1005mil)(655mil,1005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R11-1(645mil,980mil) on Top Layer And Track (620mil,955mil)(620mil,1005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R11-1(645mil,980mil) on Top Layer And Track (620mil,955mil)(655mil,955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R11-2(700mil,980mil) on Top Layer And Track (685mil,1005mil)(725mil,1005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R11-2(700mil,980mil) on Top Layer And Track (685mil,955mil)(725mil,955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R11-2(700mil,980mil) on Top Layer And Track (725mil,955mil)(725mil,1005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R1-2(1077.5mil,1665mil) on Top Layer And Track (1062.5mil,1640mil)(1102.5mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R1-2(1077.5mil,1665mil) on Top Layer And Track (1062.5mil,1690mil)(1102.5mil,1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R1-2(1077.5mil,1665mil) on Top Layer And Track (1102.5mil,1640mil)(1102.5mil,1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R12-1(645mil,865mil) on Top Layer And Track (620mil,840mil)(620mil,890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R12-1(645mil,865mil) on Top Layer And Track (620mil,840mil)(655mil,840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R12-1(645mil,865mil) on Top Layer And Track (620mil,890mil)(655mil,890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R12-2(700mil,865mil) on Top Layer And Track (685mil,840mil)(725mil,840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R12-2(700mil,865mil) on Top Layer And Track (685mil,890mil)(725mil,890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R12-2(700mil,865mil) on Top Layer And Track (725mil,840mil)(725mil,890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R13-1(867.5mil,865mil) on Top Layer And Track (857.5mil,840mil)(892.5mil,840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R13-1(867.5mil,865mil) on Top Layer And Track (857.5mil,890mil)(892.5mil,890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R13-1(867.5mil,865mil) on Top Layer And Track (892.5mil,840mil)(892.5mil,890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R13-2(812.5mil,865mil) on Top Layer And Track (787.5mil,840mil)(787.5mil,890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R13-2(812.5mil,865mil) on Top Layer And Track (787.5mil,840mil)(827.5mil,840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R13-2(812.5mil,865mil) on Top Layer And Track (787.5mil,890mil)(827.5mil,890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R15-1(1025mil,975mil) on Top Layer And Track (1015mil,1000mil)(1050mil,1000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R15-1(1025mil,975mil) on Top Layer And Track (1015mil,950mil)(1050mil,950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R15-1(1025mil,975mil) on Top Layer And Track (1050mil,950mil)(1050mil,1000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R15-2(970mil,975mil) on Top Layer And Track (945mil,1000mil)(985mil,1000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R15-2(970mil,975mil) on Top Layer And Track (945mil,950mil)(945mil,1000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R15-2(970mil,975mil) on Top Layer And Track (945mil,950mil)(985mil,950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R17-1(3250mil,1315mil) on Top Layer And Track (3225mil,1290mil)(3225mil,1325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R17-1(3250mil,1315mil) on Top Layer And Track (3225mil,1290mil)(3275mil,1290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R17-1(3250mil,1315mil) on Top Layer And Track (3275mil,1290mil)(3275mil,1325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R17-2(3250mil,1370mil) on Top Layer And Track (3225mil,1355mil)(3225mil,1395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R17-2(3250mil,1370mil) on Top Layer And Track (3225mil,1395mil)(3275mil,1395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R17-2(3250mil,1370mil) on Top Layer And Track (3275mil,1355mil)(3275mil,1395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R19-1(2502.5mil,1470mil) on Top Layer And Track (2492.5mil,1445mil)(2527.5mil,1445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R19-1(2502.5mil,1470mil) on Top Layer And Track (2492.5mil,1495mil)(2527.5mil,1495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R19-1(2502.5mil,1470mil) on Top Layer And Track (2527.5mil,1445mil)(2527.5mil,1495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R19-2(2447.5mil,1470mil) on Top Layer And Track (2422.5mil,1445mil)(2422.5mil,1495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R19-2(2447.5mil,1470mil) on Top Layer And Track (2422.5mil,1445mil)(2462.5mil,1445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R19-2(2447.5mil,1470mil) on Top Layer And Track (2422.5mil,1495mil)(2462.5mil,1495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R2-1(852.5mil,1665mil) on Top Layer And Track (827.5mil,1640mil)(827.5mil,1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R2-1(852.5mil,1665mil) on Top Layer And Track (827.5mil,1640mil)(862.5mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R2-1(852.5mil,1665mil) on Top Layer And Track (827.5mil,1690mil)(862.5mil,1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R21-1(1680mil,387.5mil) on Top Layer And Track (1655mil,362.5mil)(1655mil,397.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R21-1(1680mil,387.5mil) on Top Layer And Track (1655mil,362.5mil)(1705mil,362.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R21-1(1680mil,387.5mil) on Top Layer And Track (1705mil,362.5mil)(1705mil,397.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R21-2(1680mil,442.5mil) on Top Layer And Track (1655mil,427.5mil)(1655mil,467.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R21-2(1680mil,442.5mil) on Top Layer And Track (1655mil,467.5mil)(1705mil,467.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R21-2(1680mil,442.5mil) on Top Layer And Track (1705mil,427.5mil)(1705mil,467.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.505mil < 10mil) Between Pad R2-2(907.5mil,1665mil) on Top Layer And Text "R2" (895.008mil,1690.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.505mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R2-2(907.5mil,1665mil) on Top Layer And Track (892.5mil,1640mil)(932.5mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R2-2(907.5mil,1665mil) on Top Layer And Track (892.5mil,1690mil)(932.5mil,1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R2-2(907.5mil,1665mil) on Top Layer And Track (932.5mil,1640mil)(932.5mil,1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R22-1(1975mil,382.5mil) on Top Layer And Track (1950mil,357.5mil)(1950mil,392.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R22-1(1975mil,382.5mil) on Top Layer And Track (1950mil,357.5mil)(2000mil,357.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R22-1(1975mil,382.5mil) on Top Layer And Track (2000mil,357.5mil)(2000mil,392.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R22-2(1975mil,437.5mil) on Top Layer And Track (1950mil,422.5mil)(1950mil,462.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R22-2(1975mil,437.5mil) on Top Layer And Track (1950mil,462.5mil)(2000mil,462.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R22-2(1975mil,437.5mil) on Top Layer And Track (2000mil,422.5mil)(2000mil,462.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R24-1(2535mil,380mil) on Top Layer And Track (2510mil,355mil)(2510mil,390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R24-1(2535mil,380mil) on Top Layer And Track (2510mil,355mil)(2560mil,355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R24-1(2535mil,380mil) on Top Layer And Track (2560mil,355mil)(2560mil,390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R24-2(2535mil,435mil) on Top Layer And Track (2510mil,420mil)(2510mil,460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R24-2(2535mil,435mil) on Top Layer And Track (2510mil,460mil)(2560mil,460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R24-2(2535mil,435mil) on Top Layer And Track (2560mil,420mil)(2560mil,460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(1477.5mil,1495mil) on Top Layer And Text "Y1" (1431mil,1456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R25-1(1477.5mil,1495mil) on Top Layer And Track (1467.5mil,1470mil)(1502.5mil,1470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R25-1(1477.5mil,1495mil) on Top Layer And Track (1467.5mil,1520mil)(1502.5mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R25-1(1477.5mil,1495mil) on Top Layer And Track (1502.5mil,1470mil)(1502.5mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(1422.5mil,1495mil) on Top Layer And Text "Y1" (1431mil,1456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R25-2(1422.5mil,1495mil) on Top Layer And Track (1397.5mil,1470mil)(1397.5mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R25-2(1422.5mil,1495mil) on Top Layer And Track (1397.5mil,1470mil)(1437.5mil,1470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R25-2(1422.5mil,1495mil) on Top Layer And Track (1397.5mil,1520mil)(1437.5mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R26-1(1572.5mil,820mil) on Top Layer And Track (1547.5mil,795mil)(1547.5mil,845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R26-1(1572.5mil,820mil) on Top Layer And Track (1547.5mil,795mil)(1582.5mil,795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R26-1(1572.5mil,820mil) on Top Layer And Track (1547.5mil,845mil)(1582.5mil,845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R3-1(667.5mil,1770mil) on Top Layer And Track (642.5mil,1745mil)(642.5mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R3-1(667.5mil,1770mil) on Top Layer And Track (642.5mil,1745mil)(677.5mil,1745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R3-1(667.5mil,1770mil) on Top Layer And Track (642.5mil,1795mil)(677.5mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R3-2(722.5mil,1770mil) on Top Layer And Track (707.5mil,1745mil)(747.5mil,1745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R3-2(722.5mil,1770mil) on Top Layer And Track (707.5mil,1795mil)(747.5mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R3-2(722.5mil,1770mil) on Top Layer And Track (747.5mil,1745mil)(747.5mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R4-1(667.5mil,1665mil) on Top Layer And Track (642.5mil,1640mil)(642.5mil,1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R4-1(667.5mil,1665mil) on Top Layer And Track (642.5mil,1640mil)(677.5mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R4-1(667.5mil,1665mil) on Top Layer And Track (642.5mil,1690mil)(677.5mil,1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R4-2(722.5mil,1665mil) on Top Layer And Track (707.5mil,1640mil)(747.5mil,1640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R4-2(722.5mil,1665mil) on Top Layer And Track (707.5mil,1690mil)(747.5mil,1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R4-2(722.5mil,1665mil) on Top Layer And Track (747.5mil,1640mil)(747.5mil,1690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R5-1(367.5mil,1430mil) on Top Layer And Track (342.5mil,1405mil)(342.5mil,1455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R5-1(367.5mil,1430mil) on Top Layer And Track (342.5mil,1405mil)(377.5mil,1405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R5-1(367.5mil,1430mil) on Top Layer And Track (342.5mil,1455mil)(377.5mil,1455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R5-2(422.5mil,1430mil) on Top Layer And Track (407.5mil,1405mil)(447.5mil,1405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R5-2(422.5mil,1430mil) on Top Layer And Track (407.5mil,1455mil)(447.5mil,1455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R5-2(422.5mil,1430mil) on Top Layer And Track (447.5mil,1405mil)(447.5mil,1455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R6-1(367.5mil,1755mil) on Top Layer And Track (342.5mil,1730mil)(342.5mil,1780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R6-1(367.5mil,1755mil) on Top Layer And Track (342.5mil,1730mil)(377.5mil,1730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R6-1(367.5mil,1755mil) on Top Layer And Track (342.5mil,1780mil)(377.5mil,1780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R6-2(422.5mil,1755mil) on Top Layer And Track (407.5mil,1730mil)(447.5mil,1730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R6-2(422.5mil,1755mil) on Top Layer And Track (407.5mil,1780mil)(447.5mil,1780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R6-2(422.5mil,1755mil) on Top Layer And Track (447.5mil,1730mil)(447.5mil,1780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R7-1(360mil,1100mil) on Top Layer And Track (335mil,1075mil)(335mil,1125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R7-1(360mil,1100mil) on Top Layer And Track (335mil,1075mil)(370mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R7-1(360mil,1100mil) on Top Layer And Track (335mil,1125mil)(370mil,1125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R7-2(415mil,1100mil) on Top Layer And Track (400mil,1075mil)(440mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R7-2(415mil,1100mil) on Top Layer And Track (400mil,1125mil)(440mil,1125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad R7-2(415mil,1100mil) on Top Layer And Track (440mil,1075mil)(440mil,1125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.969mil < 10mil) Between Pad SW2-1(1545mil,100mil) on Top Layer And Track (1470mil,125mil)(1495mil,100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-1(1545mil,100mil) on Top Layer And Track (1520mil,150mil)(1520mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-1(1545mil,100mil) on Top Layer And Track (1520mil,150mil)(1570mil,150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-1(1545mil,100mil) on Top Layer And Track (1570mil,150mil)(1570mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.969mil < 10mil) Between Pad SW2-1(1545mil,100mil) on Top Layer And Track (1595mil,100mil)(1620mil,125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.969mil < 10mil) Between Pad SW2-2(1545mil,350mil) on Top Layer And Track (1470mil,325mil)(1495mil,350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-2(1545mil,350mil) on Top Layer And Track (1520mil,150mil)(1520mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-2(1545mil,350mil) on Top Layer And Track (1520mil,300mil)(1570mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-2(1545mil,350mil) on Top Layer And Track (1570mil,150mil)(1570mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.969mil < 10mil) Between Pad SW2-2(1545mil,350mil) on Top Layer And Track (1595mil,350mil)(1620mil,325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.969mil < 10mil) Between Pad SW3-1(1825mil,105mil) on Top Layer And Track (1750mil,130mil)(1775mil,105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW3-1(1825mil,105mil) on Top Layer And Track (1800mil,155mil)(1800mil,305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW3-1(1825mil,105mil) on Top Layer And Track (1800mil,155mil)(1850mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW3-1(1825mil,105mil) on Top Layer And Track (1850mil,155mil)(1850mil,305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.969mil < 10mil) Between Pad SW3-1(1825mil,105mil) on Top Layer And Track (1875mil,105mil)(1900mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.969mil < 10mil) Between Pad SW4-1(3345mil,1860mil) on Top Layer And Track (3270mil,1835mil)(3295mil,1860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW4-1(3345mil,1860mil) on Top Layer And Track (3320mil,1660mil)(3320mil,1810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW4-1(3345mil,1860mil) on Top Layer And Track (3320mil,1810mil)(3370mil,1810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW4-1(3345mil,1860mil) on Top Layer And Track (3370mil,1660mil)(3370mil,1810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.969mil < 10mil) Between Pad SW4-1(3345mil,1860mil) on Top Layer And Track (3395mil,1860mil)(3420mil,1835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.969mil < 10mil) Between Pad SW4-2(3345mil,1610mil) on Top Layer And Track (3270mil,1635mil)(3295mil,1610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW4-2(3345mil,1610mil) on Top Layer And Track (3320mil,1660mil)(3320mil,1810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW4-2(3345mil,1610mil) on Top Layer And Track (3320mil,1660mil)(3370mil,1660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW4-2(3345mil,1610mil) on Top Layer And Track (3370mil,1660mil)(3370mil,1810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.969mil < 10mil) Between Pad SW4-2(3345mil,1610mil) on Top Layer And Track (3395mil,1610mil)(3420mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.362mil < 10mil) Between Pad U1-1(840mil,1335mil) on Top Layer And Track (810.006mil,1183.764mil)(810.006mil,1374.845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-1(840mil,1335mil) on Top Layer And Track (840.489mil,1215.164mil)(840.489mil,1375.254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.769mil < 10mil) Between Pad U1-1(840mil,1335mil) on Top Layer And Track (848.482mil,1349.806mil)(848.482mil,1366.932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.769mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.769mil < 10mil) Between Pad U1-1(840mil,1335mil) on Top Layer And Track (848.482mil,1349.806mil)(865.608mil,1349.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.769mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.32mil < 10mil) Between Pad U1-18(920mil,1375mil) on Top Layer And Track (838.648mil,1405.942mil)(1030.957mil,1405.942mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-18(920mil,1375mil) on Top Layer And Track (840.681mil,1375mil)(960.249mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.32mil < 10mil) Between Pad U1-19(900mil,1375mil) on Top Layer And Track (838.648mil,1405.942mil)(1030.957mil,1405.942mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-19(900mil,1375mil) on Top Layer And Track (840.681mil,1375mil)(960.249mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.372mil < 10mil) Between Pad U1-2(840mil,1315mil) on Top Layer And Track (810.006mil,1183.764mil)(810.006mil,1374.845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.372mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-2(840mil,1315mil) on Top Layer And Track (840.489mil,1215.164mil)(840.489mil,1375.254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.32mil < 10mil) Between Pad U1-20(880mil,1375mil) on Top Layer And Track (838.648mil,1405.942mil)(1030.957mil,1405.942mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-20(880mil,1375mil) on Top Layer And Track (840.681mil,1375mil)(960.249mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.981mil < 10mil) Between Pad U1-20(880mil,1375mil) on Top Layer And Track (848.482mil,1349.806mil)(865.608mil,1349.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.981mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.242mil < 10mil) Between Pad U1-20(880mil,1375mil) on Top Layer And Track (848.604mil,1366.932mil)(865.73mil,1366.932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.242mil < 10mil) Between Pad U1-20(880mil,1375mil) on Top Layer And Track (865.73mil,1349.806mil)(865.73mil,1366.932mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.372mil < 10mil) Between Pad U1-3(840mil,1295mil) on Top Layer And Track (810.006mil,1183.764mil)(810.006mil,1374.845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.372mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-3(840mil,1295mil) on Top Layer And Track (840.489mil,1215.164mil)(840.489mil,1375.254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.372mil < 10mil) Between Pad U1-4(840mil,1275mil) on Top Layer And Track (810.006mil,1183.764mil)(810.006mil,1374.845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.372mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-4(840mil,1275mil) on Top Layer And Track (840.489mil,1215.164mil)(840.489mil,1375.254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.372mil < 10mil) Between Pad U1-5(840mil,1255mil) on Top Layer And Track (810.006mil,1183.764mil)(810.006mil,1374.845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.372mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-5(840mil,1255mil) on Top Layer And Track (840.489mil,1215.164mil)(840.489mil,1375.254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.796mil < 10mil) Between Pad U1-6(880mil,1215mil) on Top Layer And Track (810.824mil,1184.582mil)(1031.366mil,1184.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-6(880mil,1215mil) on Top Layer And Track (840.833mil,1215mil)(999.941mil,1215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.796mil < 10mil) Between Pad U1-7(900mil,1215mil) on Top Layer And Track (810.824mil,1184.582mil)(1031.366mil,1184.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-7(900mil,1215mil) on Top Layer And Track (840.833mil,1215mil)(999.941mil,1215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.796mil < 10mil) Between Pad U1-8(920mil,1215mil) on Top Layer And Track (810.824mil,1184.582mil)(1031.366mil,1184.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-8(920mil,1215mil) on Top Layer And Track (840.833mil,1215mil)(999.941mil,1215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.796mil < 10mil) Between Pad U1-9(940mil,1215mil) on Top Layer And Track (810.824mil,1184.582mil)(1031.366mil,1184.582mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-9(940mil,1215mil) on Top Layer And Track (840.833mil,1215mil)(999.941mil,1215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.51mil < 10mil) Between Pad U3-2(1685mil,1605mil) on Top Layer And Text "C22" (1612mil,1552mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U3-3(1785mil,1645mil) on Top Layer And Track (1785mil,1595mil)(1785mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U3-3(1785mil,1645mil) on Top Layer And Track (1785mil,1675mil)(1785mil,1695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-1(2805mil,720mil) on Multi-Layer And Track (2805mil,650mil)(2805mil,720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-2(2805mil,520mil) on Multi-Layer And Track (2805mil,520mil)(2805mil,590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :368

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02