-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reversi_accel_xfdilate_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mat_lap_4242_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    mat_lap_4242_empty_n : IN STD_LOGIC;
    mat_lap_4242_read : OUT STD_LOGIC;
    mat_dil_b_4243_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    mat_dil_b_4243_full_n : IN STD_LOGIC;
    mat_dil_b_4243_write : OUT STD_LOGIC;
    add_ln1795 : IN STD_LOGIC_VECTOR (13 downto 0);
    p_read : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (0 downto 0);
    img_width : IN STD_LOGIC_VECTOR (15 downto 0);
    buf_V_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_0_ce0 : OUT STD_LOGIC;
    buf_V_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_0_ce1 : OUT STD_LOGIC;
    buf_V_0_we1 : OUT STD_LOGIC;
    buf_V_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_1_ce0 : OUT STD_LOGIC;
    buf_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_1_ce1 : OUT STD_LOGIC;
    buf_V_1_we1 : OUT STD_LOGIC;
    buf_V_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_2_ce0 : OUT STD_LOGIC;
    buf_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_2_ce1 : OUT STD_LOGIC;
    buf_V_2_we1 : OUT STD_LOGIC;
    buf_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    trunc_ln4 : IN STD_LOGIC_VECTOR (1 downto 0);
    trunc_ln136_6 : IN STD_LOGIC_VECTOR (1 downto 0);
    trunc_ln : IN STD_LOGIC_VECTOR (1 downto 0);
    cmp_i_i115_i : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of reversi_accel_xfdilate_1024_1024_1_0_1_0_1025_3_3_Pipeline_Col_Loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln1057_reg_749 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_62_reg_753 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i115_i_read_reg_703 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op67_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal icmp_ln1061_reg_777 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_777_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1057_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal mat_dil_b_4243_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mat_lap_4242_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal cmp_i_i115_i_read_read_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_read_reg_707 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read_1_reg_721 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read_2_reg_726 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read_3_reg_731 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_V_7_reg_741 : STD_LOGIC_VECTOR (12 downto 0);
    signal col_V_7_reg_741_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1057_reg_749_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_749_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_749_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_749_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_reg_749_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_62_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_62_reg_753_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_62_reg_753_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_777_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_777_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1061_reg_777_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_cop_V_0_fu_454_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_465_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_350_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_1_reg_791 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_1_reg_791_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_1_reg_791_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_243_fu_517_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_243_reg_798 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_356_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_1_1_reg_804 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_245_fu_558_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_245_reg_809 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1065_51_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_51_reg_814 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_248_fu_620_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_248_reg_819 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_condition_exit_pp0_iter6_stage0 : STD_LOGIC;
    signal src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_344_ap_ready : STD_LOGIC;
    signal src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_344_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_350_ap_ready : STD_LOGIC;
    signal src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_356_ap_ready : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_arrayidx396_i179246_load_0_2_reg_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_arrayidx396_i179246_load_0_2_reg_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_arrayidx396_i179246_load_0_2_reg_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_arrayidx396_i179246_load_0_2_reg_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_0_0_reg_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_0_0_reg_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_0_0_reg_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_2_reg_321 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_2_reg_321 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_2_reg_321 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_2_reg_321 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_2_reg_321 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_1_reg_333 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_1_reg_333 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_1_reg_333 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_1_reg_333 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_1_reg_333 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_buf_cop_V_1_reg_333 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln573_4_fu_431_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln573_fu_437_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1795_fu_443_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal col_V_fu_92 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_col_V_7 : STD_LOGIC_VECTOR (12 downto 0);
    signal col_V_8_fu_414_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_125_fu_96 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_126_fu_100 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_127_fu_104 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_128_fu_108 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_129_fu_112 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_130_fu_116 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln1057_9_fu_404_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1057_fu_400_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_fu_482_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1065_fu_489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_242_fu_495_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1065_48_fu_503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_fu_509_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1065_49_fu_540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_244_fu_545_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1065_50_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_246_fu_588_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1065_52_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_4_fu_599_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_247_fu_607_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1065_53_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_54_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_6_fu_641_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_350 : BOOLEAN;
    signal ap_condition_337 : BOOLEAN;
    signal ap_condition_61 : BOOLEAN;
    signal ap_condition_339 : BOOLEAN;
    signal ap_condition_672 : BOOLEAN;
    signal ap_condition_675 : BOOLEAN;
    signal ap_condition_679 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component reversi_accel_xfExtractPixels_1_1_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reversi_accel_mux_32_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reversi_accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_344 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_344_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_310,
        ap_return => src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_344_ap_return);

    src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_350 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_350_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter4_buf_cop_V_2_reg_321,
        ap_return => src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_350_ap_return);

    src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_356 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_356_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter5_buf_cop_V_1_reg_333,
        ap_return => src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_356_ap_return);

    mux_32_8_1_1_U353 : component reversi_accel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => trunc_ln4,
        dout => buf_cop_V_0_fu_454_p5);

    mux_32_8_1_1_U354 : component reversi_accel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_0_q0,
        din1 => buf_V_1_q0,
        din2 => buf_V_2_q0,
        din3 => trunc_ln136_6,
        dout => tmp_fu_465_p5);

    flow_control_loop_pipe_sequential_init_U : component reversi_accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter6_stage0)) then 
                    ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_arrayidx396_i179246_load_0_2_reg_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_337)) then
                if ((ap_const_boolean_1 = ap_condition_350)) then 
                    ap_phi_reg_pp0_iter1_arrayidx396_i179246_load_0_2_reg_298 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_arrayidx396_i179246_load_0_2_reg_298 <= ap_phi_reg_pp0_iter0_arrayidx396_i179246_load_0_2_reg_298;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_337)) then
                if (((icmp_ln1057_fu_408_p2 = ap_const_lv1_1) and (icmp_ln1057_62_fu_420_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_310 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_310 <= ap_phi_reg_pp0_iter0_buf_cop_V_0_0_reg_310;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_1_reg_333_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_337)) then
                if (((icmp_ln1057_fu_408_p2 = ap_const_lv1_1) and (icmp_ln1057_62_fu_420_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_1_reg_333 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_1_reg_333 <= ap_phi_reg_pp0_iter0_buf_cop_V_1_reg_333;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_2_reg_321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_337)) then
                if (((icmp_ln1057_fu_408_p2 = ap_const_lv1_1) and (icmp_ln1057_62_fu_420_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_2_reg_321 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_2_reg_321 <= ap_phi_reg_pp0_iter0_buf_cop_V_2_reg_321;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_arrayidx396_i179246_load_0_2_reg_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_339)) then
                if ((ap_const_boolean_1 = ap_condition_61)) then 
                    ap_phi_reg_pp0_iter2_arrayidx396_i179246_load_0_2_reg_298 <= mat_lap_4242_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_arrayidx396_i179246_load_0_2_reg_298 <= ap_phi_reg_pp0_iter1_arrayidx396_i179246_load_0_2_reg_298;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln1057_62_reg_753_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1057_reg_749_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_310 <= buf_cop_V_0_fu_454_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_0_0_reg_310 <= ap_phi_reg_pp0_iter3_buf_cop_V_0_0_reg_310;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_1_reg_333_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln1057_62_reg_753_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1057_reg_749_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_1_reg_333 <= tmp_fu_465_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_1_reg_333 <= ap_phi_reg_pp0_iter3_buf_cop_V_1_reg_333;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_2_reg_321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln1057_62_reg_753_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1057_reg_749_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_2_reg_321 <= ap_phi_reg_pp0_iter3_arrayidx396_i179246_load_0_2_reg_298;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_2_reg_321 <= ap_phi_reg_pp0_iter3_buf_cop_V_2_reg_321;
                end if;
            end if; 
        end if;
    end process;

    col_V_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln1057_fu_408_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    col_V_fu_92 <= col_V_8_fu_414_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    col_V_fu_92 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    ret_125_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ret_125_fu_96 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln1057_reg_749_pp0_iter3_reg = ap_const_lv1_1))) then 
                    ret_125_fu_96 <= ret_129_fu_112;
                end if;
            end if; 
        end if;
    end process;

    ret_126_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ret_126_fu_100 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1057_reg_749_pp0_iter4_reg = ap_const_lv1_1))) then 
                    ret_126_fu_100 <= ret_130_fu_116;
                end if;
            end if; 
        end if;
    end process;

    ret_127_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ret_127_fu_104 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln1057_reg_749_pp0_iter5_reg = ap_const_lv1_1))) then 
                    ret_127_fu_104 <= ret_128_fu_108;
                end if;
            end if; 
        end if;
    end process;

    ret_128_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ret_128_fu_108 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln1057_reg_749_pp0_iter5_reg = ap_const_lv1_1))) then 
                    ret_128_fu_108 <= src_buf_V_2_1_reg_791_pp0_iter5_reg;
                end if;
            end if; 
        end if;
    end process;

    ret_129_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ret_129_fu_112 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln1057_reg_749_pp0_iter3_reg = ap_const_lv1_1))) then 
                    ret_129_fu_112 <= src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_344_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_130_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ret_130_fu_116 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1057_reg_749_pp0_iter4_reg = ap_const_lv1_1))) then 
                    ret_130_fu_116 <= src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_356_ap_return;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                col_V_7_reg_741 <= ap_sig_allocacmp_col_V_7;
                col_V_7_reg_741_pp0_iter1_reg <= col_V_7_reg_741;
                icmp_ln1057_62_reg_753_pp0_iter1_reg <= icmp_ln1057_62_reg_753;
                icmp_ln1057_reg_749 <= icmp_ln1057_fu_408_p2;
                icmp_ln1057_reg_749_pp0_iter1_reg <= icmp_ln1057_reg_749;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                icmp_ln1057_62_reg_753_pp0_iter2_reg <= icmp_ln1057_62_reg_753_pp0_iter1_reg;
                icmp_ln1057_reg_749_pp0_iter2_reg <= icmp_ln1057_reg_749_pp0_iter1_reg;
                icmp_ln1057_reg_749_pp0_iter3_reg <= icmp_ln1057_reg_749_pp0_iter2_reg;
                icmp_ln1057_reg_749_pp0_iter4_reg <= icmp_ln1057_reg_749_pp0_iter3_reg;
                icmp_ln1057_reg_749_pp0_iter5_reg <= icmp_ln1057_reg_749_pp0_iter4_reg;
                icmp_ln1061_reg_777_pp0_iter3_reg <= icmp_ln1061_reg_777;
                icmp_ln1061_reg_777_pp0_iter4_reg <= icmp_ln1061_reg_777_pp0_iter3_reg;
                icmp_ln1061_reg_777_pp0_iter5_reg <= icmp_ln1061_reg_777_pp0_iter4_reg;
                icmp_ln1061_reg_777_pp0_iter6_reg <= icmp_ln1061_reg_777_pp0_iter5_reg;
                src_buf_V_2_1_reg_791_pp0_iter5_reg <= src_buf_V_2_1_reg_791;
                src_buf_V_2_1_reg_791_pp0_iter6_reg <= src_buf_V_2_1_reg_791_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_buf_cop_V_0_0_reg_310 <= ap_phi_reg_pp0_iter1_buf_cop_V_0_0_reg_310;
                ap_phi_reg_pp0_iter2_buf_cop_V_1_reg_333 <= ap_phi_reg_pp0_iter1_buf_cop_V_1_reg_333;
                ap_phi_reg_pp0_iter2_buf_cop_V_2_reg_321 <= ap_phi_reg_pp0_iter1_buf_cop_V_2_reg_321;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_arrayidx396_i179246_load_0_2_reg_298 <= ap_phi_reg_pp0_iter2_arrayidx396_i179246_load_0_2_reg_298;
                ap_phi_reg_pp0_iter3_buf_cop_V_0_0_reg_310 <= ap_phi_reg_pp0_iter2_buf_cop_V_0_0_reg_310;
                ap_phi_reg_pp0_iter3_buf_cop_V_1_reg_333 <= ap_phi_reg_pp0_iter2_buf_cop_V_1_reg_333;
                ap_phi_reg_pp0_iter3_buf_cop_V_2_reg_321 <= ap_phi_reg_pp0_iter2_buf_cop_V_2_reg_321;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_buf_cop_V_1_reg_333 <= ap_phi_reg_pp0_iter4_buf_cop_V_1_reg_333;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1057_fu_408_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1057_62_reg_753 <= icmp_ln1057_62_fu_420_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1057_reg_749_pp0_iter1_reg = ap_const_lv1_1))) then
                icmp_ln1061_reg_777 <= icmp_ln1061_fu_449_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1057_reg_749_pp0_iter4_reg = ap_const_lv1_1))) then
                icmp_ln1065_51_reg_814 <= icmp_ln1065_51_fu_566_p2;
                max_V_245_reg_809 <= max_V_245_fu_558_p3;
                src_buf_V_1_1_reg_804 <= src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_356_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1057_reg_749_pp0_iter3_reg = ap_const_lv1_1))) then
                max_V_243_reg_798 <= max_V_243_fu_517_p3;
                src_buf_V_2_1_reg_791 <= src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_350_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1057_reg_749_pp0_iter5_reg = ap_const_lv1_1))) then
                max_V_248_reg_819 <= max_V_248_fu_620_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, mat_lap_4242_empty_n, ap_predicate_op67_read_state2, mat_dil_b_4243_full_n, icmp_ln1061_reg_777_pp0_iter6_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((icmp_ln1061_reg_777_pp0_iter6_reg = ap_const_lv1_0) and (mat_dil_b_4243_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op67_read_state2 = ap_const_boolean_1) and (mat_lap_4242_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, mat_lap_4242_empty_n, ap_predicate_op67_read_state2, mat_dil_b_4243_full_n, icmp_ln1061_reg_777_pp0_iter6_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((icmp_ln1061_reg_777_pp0_iter6_reg = ap_const_lv1_0) and (mat_dil_b_4243_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op67_read_state2 = ap_const_boolean_1) and (mat_lap_4242_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, mat_lap_4242_empty_n, ap_predicate_op67_read_state2, mat_dil_b_4243_full_n, icmp_ln1061_reg_777_pp0_iter6_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((icmp_ln1061_reg_777_pp0_iter6_reg = ap_const_lv1_0) and (mat_dil_b_4243_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op67_read_state2 = ap_const_boolean_1) and (mat_lap_4242_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(mat_lap_4242_empty_n, ap_predicate_op67_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op67_read_state2 = ap_const_boolean_1) and (mat_lap_4242_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage0_iter7_assign_proc : process(mat_dil_b_4243_full_n, icmp_ln1061_reg_777_pp0_iter6_reg)
    begin
                ap_block_state8_pp0_stage0_iter7 <= ((icmp_ln1061_reg_777_pp0_iter6_reg = ap_const_lv1_0) and (mat_dil_b_4243_full_n = ap_const_logic_0));
    end process;


    ap_condition_337_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_337 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_339_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_339 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_350_assign_proc : process(icmp_ln1057_fu_408_p2, cmp_i_i115_i_read_read_fu_120_p2, icmp_ln1057_62_fu_420_p2)
    begin
                ap_condition_350 <= ((icmp_ln1057_fu_408_p2 = ap_const_lv1_1) and (icmp_ln1057_62_fu_420_p2 = ap_const_lv1_1) and (cmp_i_i115_i_read_read_fu_120_p2 = ap_const_lv1_0));
    end process;


    ap_condition_61_assign_proc : process(icmp_ln1057_reg_749, icmp_ln1057_62_reg_753, cmp_i_i115_i)
    begin
                ap_condition_61 <= ((cmp_i_i115_i = ap_const_lv1_1) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1));
    end process;


    ap_condition_672_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_749, icmp_ln1057_62_reg_753, ap_block_pp0_stage0, trunc_ln_read_reg_707)
    begin
                ap_condition_672 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_read_reg_707 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_675_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_749, icmp_ln1057_62_reg_753, ap_block_pp0_stage0, trunc_ln_read_reg_707)
    begin
                ap_condition_675 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_read_reg_707 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_679_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_749, icmp_ln1057_62_reg_753, ap_block_pp0_stage0, trunc_ln_read_reg_707)
    begin
                ap_condition_679 <= (not((trunc_ln_read_reg_707 = ap_const_lv2_0)) and not((trunc_ln_read_reg_707 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln1057_fu_408_p2)
    begin
        if (((icmp_ln1057_fu_408_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter6_stage0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_subdone, icmp_ln1057_reg_749_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln1057_reg_749_pp0_iter5_reg = ap_const_lv1_0))) then 
            ap_condition_exit_pp0_iter6_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter6_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_arrayidx396_i179246_load_0_2_reg_298 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_0_0_reg_310 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_1_reg_333 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_2_reg_321 <= "XXXXXXXX";

    ap_predicate_op67_read_state2_assign_proc : process(icmp_ln1057_reg_749, icmp_ln1057_62_reg_753, cmp_i_i115_i)
    begin
                ap_predicate_op67_read_state2 <= ((cmp_i_i115_i = ap_const_lv1_1) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_col_V_7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, col_V_fu_92, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_col_V_7 <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_col_V_7 <= col_V_fu_92;
        end if; 
    end process;

    buf_V_0_address0 <= zext_ln1795_fu_443_p1(10 - 1 downto 0);

    buf_V_0_address1_assign_proc : process(cmp_i_i115_i_read_reg_703, cmp_i_i115_i, zext_ln573_4_fu_431_p1, zext_ln573_fu_437_p1, ap_condition_672)
    begin
        if ((ap_const_boolean_1 = ap_condition_672)) then
            if ((cmp_i_i115_i = ap_const_lv1_1)) then 
                buf_V_0_address1 <= zext_ln573_fu_437_p1(10 - 1 downto 0);
            elsif ((cmp_i_i115_i_read_reg_703 = ap_const_lv1_0)) then 
                buf_V_0_address1 <= zext_ln573_4_fu_431_p1(10 - 1 downto 0);
            else 
                buf_V_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buf_V_0_ce0 <= ap_const_logic_1;
        else 
            buf_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_749, icmp_ln1057_62_reg_753, cmp_i_i115_i_read_reg_703, cmp_i_i115_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_707)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i115_i = ap_const_lv1_1) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_read_reg_707 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i115_i_read_reg_703 = ap_const_lv1_0) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_read_reg_707 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_0_ce1 <= ap_const_logic_1;
        else 
            buf_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_0_d1_assign_proc : process(mat_lap_4242_dout, cmp_i_i115_i_read_reg_703, cmp_i_i115_i, ap_condition_672)
    begin
        if ((ap_const_boolean_1 = ap_condition_672)) then
            if ((cmp_i_i115_i = ap_const_lv1_1)) then 
                buf_V_0_d1 <= mat_lap_4242_dout;
            elsif ((cmp_i_i115_i_read_reg_703 = ap_const_lv1_0)) then 
                buf_V_0_d1 <= ap_const_lv8_0;
            else 
                buf_V_0_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_0_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_749, icmp_ln1057_62_reg_753, cmp_i_i115_i_read_reg_703, cmp_i_i115_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_707)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i115_i = ap_const_lv1_1) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_read_reg_707 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i115_i_read_reg_703 = ap_const_lv1_0) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_read_reg_707 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_0_we1 <= ap_const_logic_1;
        else 
            buf_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_1_address0 <= zext_ln1795_fu_443_p1(10 - 1 downto 0);

    buf_V_1_address1_assign_proc : process(cmp_i_i115_i_read_reg_703, cmp_i_i115_i, zext_ln573_4_fu_431_p1, zext_ln573_fu_437_p1, ap_condition_675)
    begin
        if ((ap_const_boolean_1 = ap_condition_675)) then
            if ((cmp_i_i115_i = ap_const_lv1_1)) then 
                buf_V_1_address1 <= zext_ln573_fu_437_p1(10 - 1 downto 0);
            elsif ((cmp_i_i115_i_read_reg_703 = ap_const_lv1_0)) then 
                buf_V_1_address1 <= zext_ln573_4_fu_431_p1(10 - 1 downto 0);
            else 
                buf_V_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buf_V_1_ce0 <= ap_const_logic_1;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_749, icmp_ln1057_62_reg_753, cmp_i_i115_i_read_reg_703, cmp_i_i115_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_707)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i115_i = ap_const_lv1_1) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_read_reg_707 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i115_i_read_reg_703 = ap_const_lv1_0) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_read_reg_707 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_1_ce1 <= ap_const_logic_1;
        else 
            buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d1_assign_proc : process(mat_lap_4242_dout, cmp_i_i115_i_read_reg_703, cmp_i_i115_i, ap_condition_675)
    begin
        if ((ap_const_boolean_1 = ap_condition_675)) then
            if ((cmp_i_i115_i = ap_const_lv1_1)) then 
                buf_V_1_d1 <= mat_lap_4242_dout;
            elsif ((cmp_i_i115_i_read_reg_703 = ap_const_lv1_0)) then 
                buf_V_1_d1 <= ap_const_lv8_0;
            else 
                buf_V_1_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_749, icmp_ln1057_62_reg_753, cmp_i_i115_i_read_reg_703, cmp_i_i115_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_707)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i115_i = ap_const_lv1_1) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_read_reg_707 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i115_i_read_reg_703 = ap_const_lv1_0) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_read_reg_707 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_1_we1 <= ap_const_logic_1;
        else 
            buf_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_2_address0 <= zext_ln1795_fu_443_p1(10 - 1 downto 0);

    buf_V_2_address1_assign_proc : process(cmp_i_i115_i_read_reg_703, cmp_i_i115_i, zext_ln573_4_fu_431_p1, zext_ln573_fu_437_p1, ap_condition_679)
    begin
        if ((ap_const_boolean_1 = ap_condition_679)) then
            if ((cmp_i_i115_i = ap_const_lv1_1)) then 
                buf_V_2_address1 <= zext_ln573_fu_437_p1(10 - 1 downto 0);
            elsif ((cmp_i_i115_i_read_reg_703 = ap_const_lv1_0)) then 
                buf_V_2_address1 <= zext_ln573_4_fu_431_p1(10 - 1 downto 0);
            else 
                buf_V_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            buf_V_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buf_V_2_ce0 <= ap_const_logic_1;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_749, icmp_ln1057_62_reg_753, cmp_i_i115_i_read_reg_703, cmp_i_i115_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_707)
    begin
        if (((not((trunc_ln_read_reg_707 = ap_const_lv2_0)) and not((trunc_ln_read_reg_707 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i115_i = ap_const_lv1_1) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((trunc_ln_read_reg_707 = ap_const_lv2_0)) and not((trunc_ln_read_reg_707 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i115_i_read_reg_703 = ap_const_lv1_0) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_2_ce1 <= ap_const_logic_1;
        else 
            buf_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_d1_assign_proc : process(mat_lap_4242_dout, cmp_i_i115_i_read_reg_703, cmp_i_i115_i, ap_condition_679)
    begin
        if ((ap_const_boolean_1 = ap_condition_679)) then
            if ((cmp_i_i115_i = ap_const_lv1_1)) then 
                buf_V_2_d1 <= mat_lap_4242_dout;
            elsif ((cmp_i_i115_i_read_reg_703 = ap_const_lv1_0)) then 
                buf_V_2_d1 <= ap_const_lv8_0;
            else 
                buf_V_2_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1057_reg_749, icmp_ln1057_62_reg_753, cmp_i_i115_i_read_reg_703, cmp_i_i115_i, ap_block_pp0_stage0_11001, trunc_ln_read_reg_707)
    begin
        if (((not((trunc_ln_read_reg_707 = ap_const_lv2_0)) and not((trunc_ln_read_reg_707 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i115_i = ap_const_lv1_1) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((trunc_ln_read_reg_707 = ap_const_lv2_0)) and not((trunc_ln_read_reg_707 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i115_i_read_reg_703 = ap_const_lv1_0) and (icmp_ln1057_62_reg_753 = ap_const_lv1_1) and (icmp_ln1057_reg_749 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_2_we1 <= ap_const_logic_1;
        else 
            buf_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i115_i_read_read_fu_120_p2 <= cmp_i_i115_i;
    cmp_i_i115_i_read_reg_703 <= cmp_i_i115_i;
    col_V_8_fu_414_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_col_V_7) + unsigned(ap_const_lv13_1));
    icmp_ln1057_62_fu_420_p2 <= "1" when (unsigned(zext_ln1057_fu_400_p1) < unsigned(img_width)) else "0";
    icmp_ln1057_fu_408_p2 <= "1" when (unsigned(zext_ln1057_9_fu_404_p1) < unsigned(add_ln1795)) else "0";
    icmp_ln1061_fu_449_p2 <= "1" when (col_V_7_reg_741_pp0_iter1_reg = ap_const_lv13_0) else "0";
    icmp_ln1065_48_fu_503_p2 <= "1" when (unsigned(src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_344_ap_return) > unsigned(max_V_242_fu_495_p3)) else "0";
    icmp_ln1065_49_fu_540_p2 <= "1" when (unsigned(ret_126_fu_100) > unsigned(max_V_243_reg_798)) else "0";
    icmp_ln1065_50_fu_552_p2 <= "1" when (unsigned(ret_130_fu_116) > unsigned(max_V_244_fu_545_p3)) else "0";
    icmp_ln1065_51_fu_566_p2 <= "1" when (unsigned(src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_356_ap_return) > unsigned(max_V_245_fu_558_p3)) else "0";
    icmp_ln1065_52_fu_593_p2 <= "1" when (unsigned(ret_127_fu_104) > unsigned(max_V_246_fu_588_p3)) else "0";
    icmp_ln1065_53_fu_614_p2 <= "1" when (unsigned(ret_128_fu_108) > unsigned(max_V_247_fu_607_p3)) else "0";
    icmp_ln1065_54_fu_637_p2 <= "1" when (unsigned(src_buf_V_2_1_reg_791_pp0_iter6_reg) > unsigned(max_V_248_reg_819)) else "0";
    icmp_ln1065_fu_489_p2 <= "1" when (unsigned(ret_129_fu_112) > unsigned(ret_fu_482_p3)) else "0";

    mat_dil_b_4243_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, mat_dil_b_4243_full_n, icmp_ln1061_reg_777_pp0_iter6_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1061_reg_777_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            mat_dil_b_4243_blk_n <= mat_dil_b_4243_full_n;
        else 
            mat_dil_b_4243_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mat_dil_b_4243_din <= 
        select_ln56_6_fu_641_p3 when (p_read8(0) = '1') else 
        max_V_248_reg_819;

    mat_dil_b_4243_write_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln1061_reg_777_pp0_iter6_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1061_reg_777_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            mat_dil_b_4243_write <= ap_const_logic_1;
        else 
            mat_dil_b_4243_write <= ap_const_logic_0;
        end if; 
    end process;


    mat_lap_4242_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, mat_lap_4242_empty_n, ap_predicate_op67_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op67_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mat_lap_4242_blk_n <= mat_lap_4242_empty_n;
        else 
            mat_lap_4242_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mat_lap_4242_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op67_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op67_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mat_lap_4242_read <= ap_const_logic_1;
        else 
            mat_lap_4242_read <= ap_const_logic_0;
        end if; 
    end process;

    max_V_242_fu_495_p3 <= 
        ret_129_fu_112 when (icmp_ln1065_fu_489_p2(0) = '1') else 
        ret_fu_482_p3;
    max_V_243_fu_517_p3 <= 
        select_ln56_fu_509_p3 when (p_read2(0) = '1') else 
        max_V_242_fu_495_p3;
    max_V_244_fu_545_p3 <= 
        ret_126_fu_100 when (icmp_ln1065_49_fu_540_p2(0) = '1') else 
        max_V_243_reg_798;
    max_V_245_fu_558_p3 <= 
        ret_130_fu_116 when (icmp_ln1065_50_fu_552_p2(0) = '1') else 
        max_V_244_fu_545_p3;
    max_V_246_fu_588_p3 <= 
        src_buf_V_1_1_reg_804 when (icmp_ln1065_51_reg_814(0) = '1') else 
        max_V_245_reg_809;
    max_V_247_fu_607_p3 <= 
        select_ln56_4_fu_599_p3 when (p_read6(0) = '1') else 
        max_V_246_fu_588_p3;
    max_V_248_fu_620_p3 <= 
        ret_128_fu_108 when (icmp_ln1065_53_fu_614_p2(0) = '1') else 
        max_V_247_fu_607_p3;
    p_read_1_reg_721 <= p_read8;
    p_read_2_reg_726 <= p_read6;
    p_read_3_reg_731 <= p_read2;
    ret_fu_482_p3 <= 
        ret_125_fu_96 when (p_read(0) = '1') else 
        ap_const_lv8_0;
    select_ln56_4_fu_599_p3 <= 
        ret_127_fu_104 when (icmp_ln1065_52_fu_593_p2(0) = '1') else 
        max_V_246_fu_588_p3;
    select_ln56_6_fu_641_p3 <= 
        src_buf_V_2_1_reg_791_pp0_iter6_reg when (icmp_ln1065_54_fu_637_p2(0) = '1') else 
        max_V_248_reg_819;
    select_ln56_fu_509_p3 <= 
        src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_344_ap_return when (icmp_ln1065_48_fu_503_p2(0) = '1') else 
        max_V_242_fu_495_p3;
    trunc_ln_read_reg_707 <= trunc_ln;
    zext_ln1057_9_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_col_V_7),14));
    zext_ln1057_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_col_V_7),16));
    zext_ln1795_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_7_reg_741_pp0_iter1_reg),64));
    zext_ln573_4_fu_431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_7_reg_741),64));
    zext_ln573_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_7_reg_741),64));
end behav;
