
test.elf:     file format elf32-littlenios2
test.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x028001b4

Program Header:
    LOAD off    0x00001000 vaddr 0x02800000 paddr 0x02800000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x02800020 paddr 0x02800020 align 2**12
         filesz 0x00006d40 memsz 0x00006d40 flags r-x
    LOAD off    0x00007d60 vaddr 0x02806d60 paddr 0x02808958 align 2**12
         filesz 0x00001bf8 memsz 0x00001bf8 flags rw-
    LOAD off    0x0000a550 vaddr 0x0280a550 paddr 0x0280a550 align 2**12
         filesz 0x00000000 memsz 0x000002e8 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  02800000  02800000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  02800020  02800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00006b4c  028001b4  028001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000060  02806d00  02806d00  00007d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001bf8  02806d60  02808958  00007d60  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002e8  0280a550  0280a550  0000a550  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  00009958  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000009b8  00000000  00000000  00009980  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000fd7  00000000  00000000  0000a338  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0001c3a0  00000000  00000000  0000b30f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000057e3  00000000  00000000  000276af  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000e004  00000000  00000000  0002ce92  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001368  00000000  00000000  0003ae98  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000181a  00000000  00000000  0003c200  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000042f8  00000000  00000000  0003da1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000010  00000000  00000000  00041d14  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000002f8  00000000  00000000  00041d28  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  000449d4  2**0
                  CONTENTS, READONLY
 18 .cpu          00000008  00000000  00000000  000449d7  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  000449df  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  000449e0  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   00000009  00000000  00000000  000449e1  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    00000009  00000000  00000000  000449ea  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   00000009  00000000  00000000  000449f3  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 00000007  00000000  00000000  000449fc  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 00000025  00000000  00000000  00044a03  2**0
                  CONTENTS, READONLY
 26 .sopcinfo     00056911  00000000  00000000  00044a28  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
02800000 l    d  .entry	00000000 .entry
02800020 l    d  .exceptions	00000000 .exceptions
028001b4 l    d  .text	00000000 .text
02806d00 l    d  .rodata	00000000 .rodata
02806d60 l    d  .rwdata	00000000 .rwdata
0280a550 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
028001ec l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 impure.c
02806d60 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
02801b5c l     F .text	00000058 std
02801c68 l     F .text	00000008 __fp_lock
02801c70 l     F .text	00000008 __fp_unlock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_close.c
02802ca0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
02802d00 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
02802e04 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
02802f28 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
02803008 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
02803168 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
02803398 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
02808938 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
02803650 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
02807710 l     O .rwdata	000000a4 dma_priv
028077b4 l     O .rwdata	0000001c dma_tx
028077d0 l     O .rwdata	0000001c dma_rx
028077ec l     O .rwdata	00001060 jtag_uart
0280884c l     O .rwdata	000000c4 uart0
02803794 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_dma.c
028038ec l     F .text	000000a8 alt_avalon_dma_launch_txonly
02803994 l     F .text	000000a8 alt_avalon_dma_launch_rxonly
02803a3c l     F .text	000003a4 alt_avalon_dma_ioctl
02804190 l     F .text	000001c8 alt_avalon_dma_irq
02804408 l     F .text	00000038 alt_dma_txchan_reg
02804440 l     F .text	00000038 alt_dma_rxchan_reg
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
02804680 l     F .text	00000228 altera_avalon_jtag_uart_irq
028048a8 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_vars.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
028050e4 l     F .text	0000009c altera_avalon_uart_irq
02805180 l     F .text	000000e0 altera_avalon_uart_rxirq
02805260 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0280564c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
02805874 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
02805af8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dma_rxchan_open.c
02805bb0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dma_txchan_open.c
02805c68 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0280610c l     F .text	000000d8 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
0280625c l     F .text	000000f8 alt_file_locked
028064e0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
02806ae8 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
02806c9c l     F .text	00000040 alt_sim_halt
02802a08 g     F .text	00000070 _isatty_r
028031c8 g     F .text	0000006c alt_main
02800224 g     F .text	000000a0 _puts_r
0280a5a8 g     O .bss	00000100 alt_irq
02802a78 g     F .text	00000078 _lseek_r
02808958 g       *ABS*	00000000 __flash_rwdata_start
0280a838 g       *ABS*	00000000 __alt_heap_start
02802644 g     F .text	00000068 __sseek
02801bc4 g     F .text	000000a4 __sinit
02804358 g     F .text	000000b0 alt_avalon_dma_init
02801cc4 g     F .text	0000009c __sfmoreglue
02803254 g     F .text	00000020 __malloc_unlock
0280a570 g     O .bss	00000004 altera_avalon_timer_ts_freq
028010ac g     F .text	000000e0 memmove
02801cb4 g     F .text	00000010 _cleanup
00000000  w      *UND*	00000000 __errno
02800000 g     F .entry	0000000c __reset
02800020 g       *ABS*	00000000 __flash_exceptions_start
02802994 g     F .text	00000074 _fstat_r
0280a55c g     O .bss	00000004 errno
0280a564 g     O .bss	00000004 alt_argv
02810910 g       *ABS*	00000000 _gp
02805c10 g     F .text	00000058 alt_dma_txchan_open
02807590 g     O .rwdata	00000180 alt_fd_list
02805d90 g     F .text	00000094 alt_find_dev
0280100c g     F .text	000000a0 memcpy
02801ca8 g     F .text	0000000c _cleanup_r
028061e4 g     F .text	00000078 alt_io_redirect
02806d00 g       *ABS*	00000000 __DTOR_END__
028002c4 g     F .text	00000014 puts
02804ac0 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
02802e64 g     F .text	000000c4 isatty
0280a550 g     O .bss	00000004 __malloc_top_pad
0280034c g     F .text	0000049c __sfvwrite_r
02801780 g     F .text	00000070 _sbrk_r
02802af0 g     F .text	00000078 _read_r
02808930 g     O .rwdata	00000004 alt_max_fd
02802870 g     F .text	00000110 _fclose_r
02801b28 g     F .text	00000034 fflush
0280a554 g     O .bss	00000004 __malloc_max_sbrked_mem
028037cc g     F .text	00000120 alt_avalon_dma_launch_bidir
02805b58 g     F .text	00000058 alt_dma_rxchan_open
02803074 g     F .text	000000f4 lseek
02808914 g     O .rwdata	00000004 _global_impure_ptr
0280118c g     F .text	000005f4 _realloc_r
0280a838 g       *ABS*	00000000 __bss_end
02806014 g     F .text	000000f8 alt_iic_isr_register
028065d8 g     F .text	0000010c alt_tick
0280501c g     F .text	000000c8 altera_avalon_uart_init
02801c90 g     F .text	00000018 __fp_lock_all
02805fcc g     F .text	00000048 alt_ic_irq_enabled
02806540 g     F .text	00000098 alt_alarm_stop
0280a574 g     O .bss	00000004 alt_irq_active
028000ec g     F .exceptions	000000c8 alt_irq_handler
02807568 g     O .rwdata	00000028 alt_dev_null
02805a28 g     F .text	0000001c alt_dcache_flush_all
02808958 g       *ABS*	00000000 __ram_rwdata_end
02808928 g     O .rwdata	00000008 alt_dev_list
02803fbc g     F .text	00000080 alt_avalon_dma_space
0280352c g     F .text	00000124 write
02806d60 g       *ABS*	00000000 __ram_rodata_end
02802d2c g     F .text	000000d8 fstat
0280a838 g       *ABS*	00000000 end
028056ac g     F .text	000001c8 altera_avalon_uart_write
028045c0 g     F .text	000000c0 altera_avalon_jtag_uart_init
02806cfc g       *ABS*	00000000 __CTOR_LIST__
03000000 g       *ABS*	00000000 __alt_stack_pointer
02804f7c g     F .text	00000058 altera_avalon_uart_write_fd
02804fd4 g     F .text	00000048 altera_avalon_uart_close_fd
02804ce4 g     F .text	00000240 altera_avalon_jtag_uart_write
02801bb4 g     F .text	00000004 __sfp_lock_acquire
02800f28 g     F .text	000000e4 memchr
02801f7c g     F .text	00000314 _free_r
0280403c g     F .text	00000154 alt_avalon_dma_send
02806aec g     F .text	000001b0 __call_exitprocs
02808944 g     O .rwdata	00000008 alt_dma_txchan_list
0280891c g     O .rwdata	00000004 __malloc_sbrk_base
028001b4 g     F .text	0000003c _start
0280a578 g     O .bss	00000004 _alt_tick_rate
0280a57c g     O .bss	00000004 _alt_nticks
02803274 g     F .text	00000124 read
028036e4 g     F .text	000000b0 alt_sys_init
028069b4 g     F .text	00000134 __register_exitproc
02804958 g     F .text	00000074 altera_avalon_jtag_uart_close
02802b68 g     F .text	00000038 __mulsi3
02806d60 g       *ABS*	00000000 __ram_rwdata_start
02806d00 g       *ABS*	00000000 __ram_rodata_start
0280a580 g     O .bss	00000028 __malloc_current_mallinfo
02804478 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
02806824 g     F .text	000000d0 alt_get_fd
02800000 g       *ABS*	00000000 __alt_mem_sdram_ctrl
02802800 g     F .text	00000070 _close_r
02806940 g     F .text	00000074 memcmp
02804528 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
0280a838 g       *ABS*	00000000 __alt_stack_base
02804570 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
028017f0 g     F .text	0000013c __swsetup_r
02801d60 g     F .text	000000f0 __sfp
02807160 g     O .rwdata	00000408 __malloc_av_
02801bc0 g     F .text	00000004 __sinit_lock_release
02802728 g     F .text	00000060 __sread
02806704 g     F .text	00000120 alt_find_file
02805a44 g     F .text	000000b4 alt_dev_llist_insert
02803234 g     F .text	00000020 __malloc_lock
02803470 g     F .text	000000bc sbrk
0280192c g     F .text	000001fc _fflush_r
0280a550 g       *ABS*	00000000 __bss_start
028025a4 g     F .text	00000098 memset
028001f0 g     F .text	00000034 main
02803e24 g     F .text	00000044 alt_avalon_dma_rx_ioctl
0280a568 g     O .bss	00000004 alt_envp
0280a558 g     O .bss	00000004 __malloc_max_total_mem
028044d0 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
0280263c g     F .text	00000008 __sclose
03000000 g       *ABS*	00000000 __alt_heap_limit
02802980 g     F .text	00000014 fclose
0280a6a8 g     O .bss	00000190 _atexit0
028007e8 g     F .text	00000740 _malloc_r
02808934 g     O .rwdata	00000004 alt_errno
02802358 g     F .text	000000b8 _fwalk
02801e50 g     F .text	0000012c _malloc_trim_r
02806d00 g       *ABS*	00000000 __CTOR_END__
02806d00 g       *ABS*	00000000 __flash_rodata_start
02806d00 g       *ABS*	00000000 __DTOR_LIST__
028036b0 g     F .text	00000034 alt_irq_init
028033f8 g     F .text	00000078 alt_release_fd
028068f4 g     F .text	00000014 atexit
02802788 g     F .text	00000078 _write_r
02808910 g     O .rwdata	00000004 _impure_ptr
0280a560 g     O .bss	00000004 alt_argc
0280a56c g     O .bss	00000004 altera_avalon_timer_ts_base
02805d2c g     F .text	00000064 _do_dtors
02800020 g       .exceptions	00000000 alt_irq_entry
02801c78 g     F .text	00000018 __fp_unlock_all
02808920 g     O .rwdata	00000008 alt_fs_list
02800020 g       *ABS*	00000000 __ram_exceptions_start
02805e40 g     F .text	00000050 alt_ic_isr_register
02808958 g       *ABS*	00000000 _edata
02804f24 g     F .text	00000058 altera_avalon_uart_read_fd
0280a838 g       *ABS*	00000000 _end
028001b4 g       *ABS*	00000000 __ram_exceptions_end
028049cc g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
02805f2c g     F .text	000000a0 alt_ic_irq_disable
028026ac g     F .text	0000007c __swrite
02808918 g     O .rwdata	00000004 __malloc_trim_threshold
028066e4 g     F .text	00000020 altera_nios2_qsys_irq_init
02806908 g     F .text	00000038 exit
02802290 g     F .text	000000c8 _fwalk_reent
03000000 g       *ABS*	00000000 __alt_data_end
02800020 g     F .exceptions	00000000 alt_exception
02801bb8 g     F .text	00000004 __sfp_lock_release
028053bc g     F .text	00000060 altera_avalon_uart_close
02806cdc g     F .text	00000020 _exit
028058d4 g     F .text	00000154 alt_alarm_start
02802410 g     F .text	00000194 __smakebuf_r
028002d8 g     F .text	00000074 strlen
02806354 g     F .text	0000018c open
02805e24 g     F .text	0000001c alt_icache_flush_all
0280894c g     O .rwdata	00000004 alt_priority_mask
02805e90 g     F .text	0000009c alt_ic_irq_enable
0280541c g     F .text	00000230 altera_avalon_uart_read
02803e68 g     F .text	00000154 alt_avalon_dma_prepare
0280893c g     O .rwdata	00000008 alt_dma_rxchan_list
02808950 g     O .rwdata	00000008 alt_alarm_list
02805cc8 g     F .text	00000064 _do_ctors
02802ba0 g     F .text	00000100 close
02802f88 g     F .text	00000080 alt_load
02803de0 g     F .text	00000044 alt_avalon_dma_tx_ioctl
00000000  w      *UND*	00000000 free
02801bbc g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .entry:

02800000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 2800000:	0040a034 	movhi	at,640
    ori r1, r1, %lo(_start)
 2800004:	08406d14 	ori	at,at,436
    jmp r1
 2800008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

02800020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
 2800020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
 2800024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
 2800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 280002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 2800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 2800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 2800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 280003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 2800040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
 2800044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
 2800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 280004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 2800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 2800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 2800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 280005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 2800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 2800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 2800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 280006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 2800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 2800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 2800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 280007c:	10000326 	beq	r2,zero,280008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 2800080:	20000226 	beq	r4,zero,280008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 2800084:	28000ec0 	call	28000ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 2800088:	00000306 	br	2800098 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
 280008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
 2800090:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
 2800094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 2800098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 280009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 28000a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 28000a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 28000a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 28000ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 28000b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 28000b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 28000b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 28000bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 28000c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
 28000c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 28000c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 28000cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 28000d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 28000d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 28000d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 28000dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 28000e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
 28000e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 28000e8:	ef80083a 	eret

028000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 28000ec:	defff904 	addi	sp,sp,-28
 28000f0:	dfc00615 	stw	ra,24(sp)
 28000f4:	df000515 	stw	fp,20(sp)
 28000f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 28000fc:	0005313a 	rdctl	r2,ipending
 2800100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 2800104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 2800108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 280010c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 2800110:	00800044 	movi	r2,1
 2800114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 2800118:	e0ffff17 	ldw	r3,-4(fp)
 280011c:	e0bffe17 	ldw	r2,-8(fp)
 2800120:	1884703a 	and	r2,r3,r2
 2800124:	1005003a 	cmpeq	r2,r2,zero
 2800128:	1000161e 	bne	r2,zero,2800184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 280012c:	e0bffd17 	ldw	r2,-12(fp)
 2800130:	00c0a074 	movhi	r3,641
 2800134:	18e96a04 	addi	r3,r3,-23128
 2800138:	100490fa 	slli	r2,r2,3
 280013c:	10c5883a 	add	r2,r2,r3
 2800140:	11400017 	ldw	r5,0(r2)
 2800144:	e0bffd17 	ldw	r2,-12(fp)
 2800148:	00c0a074 	movhi	r3,641
 280014c:	18e96a04 	addi	r3,r3,-23128
 2800150:	100490fa 	slli	r2,r2,3
 2800154:	10c5883a 	add	r2,r2,r3
 2800158:	10800104 	addi	r2,r2,4
 280015c:	11000017 	ldw	r4,0(r2)
 2800160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 2800164:	0005313a 	rdctl	r2,ipending
 2800168:	e0bffb15 	stw	r2,-20(fp)

  return active;
 280016c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 2800170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 2800174:	e0bfff17 	ldw	r2,-4(fp)
 2800178:	1004c03a 	cmpne	r2,r2,zero
 280017c:	103fe31e 	bne	r2,zero,280010c <alt_irq_handler+0x20>
 2800180:	00000706 	br	28001a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 2800184:	e0bffe17 	ldw	r2,-8(fp)
 2800188:	1085883a 	add	r2,r2,r2
 280018c:	e0bffe15 	stw	r2,-8(fp)
      i++;
 2800190:	e0bffd17 	ldw	r2,-12(fp)
 2800194:	10800044 	addi	r2,r2,1
 2800198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 280019c:	003fde06 	br	2800118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 28001a0:	e037883a 	mov	sp,fp
 28001a4:	dfc00117 	ldw	ra,4(sp)
 28001a8:	df000017 	ldw	fp,0(sp)
 28001ac:	dec00204 	addi	sp,sp,8
 28001b0:	f800283a 	ret

Disassembly of section .text:

028001b4 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 28001b4:	06c0c034 	movhi	sp,768
    ori sp, sp, %lo(__alt_stack_pointer)
 28001b8:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
 28001bc:	0680a074 	movhi	gp,641
    ori gp, gp, %lo(_gp)
 28001c0:	d6824414 	ori	gp,gp,2320
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 28001c4:	0080a034 	movhi	r2,640
    ori r2, r2, %lo(__bss_start)
 28001c8:	10a95414 	ori	r2,r2,42320

    movhi r3, %hi(__bss_end)
 28001cc:	00c0a034 	movhi	r3,640
    ori r3, r3, %lo(__bss_end)
 28001d0:	18ea0e14 	ori	r3,r3,43064

    beq r2, r3, 1f
 28001d4:	10c00326 	beq	r2,r3,28001e4 <_start+0x30>

0:
    stw zero, (r2)
 28001d8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 28001dc:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 28001e0:	10fffd36 	bltu	r2,r3,28001d8 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 28001e4:	2802f880 	call	2802f88 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 28001e8:	28031c80 	call	28031c8 <alt_main>

028001ec <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 28001ec:	003fff06 	br	28001ec <alt_after_alt_main>

028001f0 <main>:
 */

#include <stdio.h>

int main()
{
 28001f0:	defffe04 	addi	sp,sp,-8
 28001f4:	dfc00115 	stw	ra,4(sp)
 28001f8:	df000015 	stw	fp,0(sp)
 28001fc:	d839883a 	mov	fp,sp
  printf("Hello from Nios II!\n");
 2800200:	0100a034 	movhi	r4,640
 2800204:	211b4004 	addi	r4,r4,27904
 2800208:	28002c40 	call	28002c4 <puts>

  return 0;
 280020c:	0005883a 	mov	r2,zero
}
 2800210:	e037883a 	mov	sp,fp
 2800214:	dfc00117 	ldw	ra,4(sp)
 2800218:	df000017 	ldw	fp,0(sp)
 280021c:	dec00204 	addi	sp,sp,8
 2800220:	f800283a 	ret

02800224 <_puts_r>:
 2800224:	defff604 	addi	sp,sp,-40
 2800228:	dc400715 	stw	r17,28(sp)
 280022c:	2023883a 	mov	r17,r4
 2800230:	2809883a 	mov	r4,r5
 2800234:	dfc00915 	stw	ra,36(sp)
 2800238:	dcc00815 	stw	r19,32(sp)
 280023c:	2827883a 	mov	r19,r5
 2800240:	28002d80 	call	28002d8 <strlen>
 2800244:	89400217 	ldw	r5,8(r17)
 2800248:	00c0a034 	movhi	r3,640
 280024c:	18db4504 	addi	r3,r3,27924
 2800250:	01c00044 	movi	r7,1
 2800254:	12000044 	addi	r8,r2,1
 2800258:	d8c00515 	stw	r3,20(sp)
 280025c:	d9c00615 	stw	r7,24(sp)
 2800260:	d8c00304 	addi	r3,sp,12
 2800264:	01c00084 	movi	r7,2
 2800268:	8809883a 	mov	r4,r17
 280026c:	d80d883a 	mov	r6,sp
 2800270:	d8c00015 	stw	r3,0(sp)
 2800274:	dcc00315 	stw	r19,12(sp)
 2800278:	da000215 	stw	r8,8(sp)
 280027c:	d9c00115 	stw	r7,4(sp)
 2800280:	d8800415 	stw	r2,16(sp)
 2800284:	280034c0 	call	280034c <__sfvwrite_r>
 2800288:	00ffffc4 	movi	r3,-1
 280028c:	10000626 	beq	r2,zero,28002a8 <_puts_r+0x84>
 2800290:	1805883a 	mov	r2,r3
 2800294:	dfc00917 	ldw	ra,36(sp)
 2800298:	dcc00817 	ldw	r19,32(sp)
 280029c:	dc400717 	ldw	r17,28(sp)
 28002a0:	dec00a04 	addi	sp,sp,40
 28002a4:	f800283a 	ret
 28002a8:	00c00284 	movi	r3,10
 28002ac:	1805883a 	mov	r2,r3
 28002b0:	dfc00917 	ldw	ra,36(sp)
 28002b4:	dcc00817 	ldw	r19,32(sp)
 28002b8:	dc400717 	ldw	r17,28(sp)
 28002bc:	dec00a04 	addi	sp,sp,40
 28002c0:	f800283a 	ret

028002c4 <puts>:
 28002c4:	0080a074 	movhi	r2,641
 28002c8:	10a24404 	addi	r2,r2,-30448
 28002cc:	200b883a 	mov	r5,r4
 28002d0:	11000017 	ldw	r4,0(r2)
 28002d4:	28002241 	jmpi	2800224 <_puts_r>

028002d8 <strlen>:
 28002d8:	208000cc 	andi	r2,r4,3
 28002dc:	2011883a 	mov	r8,r4
 28002e0:	1000161e 	bne	r2,zero,280033c <strlen+0x64>
 28002e4:	20c00017 	ldw	r3,0(r4)
 28002e8:	017fbff4 	movhi	r5,65279
 28002ec:	297fbfc4 	addi	r5,r5,-257
 28002f0:	01e02074 	movhi	r7,32897
 28002f4:	39e02004 	addi	r7,r7,-32640
 28002f8:	1945883a 	add	r2,r3,r5
 28002fc:	11c4703a 	and	r2,r2,r7
 2800300:	00c6303a 	nor	r3,zero,r3
 2800304:	1886703a 	and	r3,r3,r2
 2800308:	18000c1e 	bne	r3,zero,280033c <strlen+0x64>
 280030c:	280d883a 	mov	r6,r5
 2800310:	380b883a 	mov	r5,r7
 2800314:	21000104 	addi	r4,r4,4
 2800318:	20800017 	ldw	r2,0(r4)
 280031c:	1187883a 	add	r3,r2,r6
 2800320:	1946703a 	and	r3,r3,r5
 2800324:	0084303a 	nor	r2,zero,r2
 2800328:	10c4703a 	and	r2,r2,r3
 280032c:	103ff926 	beq	r2,zero,2800314 <strlen+0x3c>
 2800330:	20800007 	ldb	r2,0(r4)
 2800334:	10000326 	beq	r2,zero,2800344 <strlen+0x6c>
 2800338:	21000044 	addi	r4,r4,1
 280033c:	20800007 	ldb	r2,0(r4)
 2800340:	103ffd1e 	bne	r2,zero,2800338 <strlen+0x60>
 2800344:	2205c83a 	sub	r2,r4,r8
 2800348:	f800283a 	ret

0280034c <__sfvwrite_r>:
 280034c:	30800217 	ldw	r2,8(r6)
 2800350:	defff504 	addi	sp,sp,-44
 2800354:	df000915 	stw	fp,36(sp)
 2800358:	dd800715 	stw	r22,28(sp)
 280035c:	dc800315 	stw	r18,12(sp)
 2800360:	dfc00a15 	stw	ra,40(sp)
 2800364:	ddc00815 	stw	r23,32(sp)
 2800368:	dd400615 	stw	r21,24(sp)
 280036c:	dd000515 	stw	r20,20(sp)
 2800370:	dcc00415 	stw	r19,16(sp)
 2800374:	dc400215 	stw	r17,8(sp)
 2800378:	dc000115 	stw	r16,4(sp)
 280037c:	302d883a 	mov	r22,r6
 2800380:	2039883a 	mov	fp,r4
 2800384:	2825883a 	mov	r18,r5
 2800388:	10001c26 	beq	r2,zero,28003fc <__sfvwrite_r+0xb0>
 280038c:	29c0030b 	ldhu	r7,12(r5)
 2800390:	3880020c 	andi	r2,r7,8
 2800394:	10002726 	beq	r2,zero,2800434 <__sfvwrite_r+0xe8>
 2800398:	28800417 	ldw	r2,16(r5)
 280039c:	10002526 	beq	r2,zero,2800434 <__sfvwrite_r+0xe8>
 28003a0:	3880008c 	andi	r2,r7,2
 28003a4:	b5400017 	ldw	r21,0(r22)
 28003a8:	10002826 	beq	r2,zero,280044c <__sfvwrite_r+0x100>
 28003ac:	0021883a 	mov	r16,zero
 28003b0:	0023883a 	mov	r17,zero
 28003b4:	880d883a 	mov	r6,r17
 28003b8:	e009883a 	mov	r4,fp
 28003bc:	00810004 	movi	r2,1024
 28003c0:	80006e26 	beq	r16,zero,280057c <__sfvwrite_r+0x230>
 28003c4:	800f883a 	mov	r7,r16
 28003c8:	91400717 	ldw	r5,28(r18)
 28003cc:	1400012e 	bgeu	r2,r16,28003d4 <__sfvwrite_r+0x88>
 28003d0:	100f883a 	mov	r7,r2
 28003d4:	90c00917 	ldw	r3,36(r18)
 28003d8:	183ee83a 	callr	r3
 28003dc:	1007883a 	mov	r3,r2
 28003e0:	80a1c83a 	sub	r16,r16,r2
 28003e4:	88a3883a 	add	r17,r17,r2
 28003e8:	00806d0e 	bge	zero,r2,28005a0 <__sfvwrite_r+0x254>
 28003ec:	b0800217 	ldw	r2,8(r22)
 28003f0:	10c5c83a 	sub	r2,r2,r3
 28003f4:	b0800215 	stw	r2,8(r22)
 28003f8:	103fee1e 	bne	r2,zero,28003b4 <__sfvwrite_r+0x68>
 28003fc:	0009883a 	mov	r4,zero
 2800400:	2005883a 	mov	r2,r4
 2800404:	dfc00a17 	ldw	ra,40(sp)
 2800408:	df000917 	ldw	fp,36(sp)
 280040c:	ddc00817 	ldw	r23,32(sp)
 2800410:	dd800717 	ldw	r22,28(sp)
 2800414:	dd400617 	ldw	r21,24(sp)
 2800418:	dd000517 	ldw	r20,20(sp)
 280041c:	dcc00417 	ldw	r19,16(sp)
 2800420:	dc800317 	ldw	r18,12(sp)
 2800424:	dc400217 	ldw	r17,8(sp)
 2800428:	dc000117 	ldw	r16,4(sp)
 280042c:	dec00b04 	addi	sp,sp,44
 2800430:	f800283a 	ret
 2800434:	28017f00 	call	28017f0 <__swsetup_r>
 2800438:	1000e41e 	bne	r2,zero,28007cc <__sfvwrite_r+0x480>
 280043c:	91c0030b 	ldhu	r7,12(r18)
 2800440:	b5400017 	ldw	r21,0(r22)
 2800444:	3880008c 	andi	r2,r7,2
 2800448:	103fd81e 	bne	r2,zero,28003ac <__sfvwrite_r+0x60>
 280044c:	3880004c 	andi	r2,r7,1
 2800450:	1005003a 	cmpeq	r2,r2,zero
 2800454:	10005726 	beq	r2,zero,28005b4 <__sfvwrite_r+0x268>
 2800458:	0029883a 	mov	r20,zero
 280045c:	002f883a 	mov	r23,zero
 2800460:	a0004226 	beq	r20,zero,280056c <__sfvwrite_r+0x220>
 2800464:	3880800c 	andi	r2,r7,512
 2800468:	94000217 	ldw	r16,8(r18)
 280046c:	10008b26 	beq	r2,zero,280069c <__sfvwrite_r+0x350>
 2800470:	800d883a 	mov	r6,r16
 2800474:	a400a536 	bltu	r20,r16,280070c <__sfvwrite_r+0x3c0>
 2800478:	3881200c 	andi	r2,r7,1152
 280047c:	10002726 	beq	r2,zero,280051c <__sfvwrite_r+0x1d0>
 2800480:	90800517 	ldw	r2,20(r18)
 2800484:	92000417 	ldw	r8,16(r18)
 2800488:	91400017 	ldw	r5,0(r18)
 280048c:	1087883a 	add	r3,r2,r2
 2800490:	1887883a 	add	r3,r3,r2
 2800494:	1808d7fa 	srli	r4,r3,31
 2800498:	2a21c83a 	sub	r16,r5,r8
 280049c:	80800044 	addi	r2,r16,1
 28004a0:	20c9883a 	add	r4,r4,r3
 28004a4:	2027d07a 	srai	r19,r4,1
 28004a8:	a085883a 	add	r2,r20,r2
 28004ac:	980d883a 	mov	r6,r19
 28004b0:	9880022e 	bgeu	r19,r2,28004bc <__sfvwrite_r+0x170>
 28004b4:	1027883a 	mov	r19,r2
 28004b8:	100d883a 	mov	r6,r2
 28004bc:	3881000c 	andi	r2,r7,1024
 28004c0:	1000b826 	beq	r2,zero,28007a4 <__sfvwrite_r+0x458>
 28004c4:	300b883a 	mov	r5,r6
 28004c8:	e009883a 	mov	r4,fp
 28004cc:	28007e80 	call	28007e8 <_malloc_r>
 28004d0:	10003126 	beq	r2,zero,2800598 <__sfvwrite_r+0x24c>
 28004d4:	91400417 	ldw	r5,16(r18)
 28004d8:	1009883a 	mov	r4,r2
 28004dc:	800d883a 	mov	r6,r16
 28004e0:	1023883a 	mov	r17,r2
 28004e4:	280100c0 	call	280100c <memcpy>
 28004e8:	90c0030b 	ldhu	r3,12(r18)
 28004ec:	00beffc4 	movi	r2,-1025
 28004f0:	1886703a 	and	r3,r3,r2
 28004f4:	18c02014 	ori	r3,r3,128
 28004f8:	90c0030d 	sth	r3,12(r18)
 28004fc:	9c07c83a 	sub	r3,r19,r16
 2800500:	8c05883a 	add	r2,r17,r16
 2800504:	a00d883a 	mov	r6,r20
 2800508:	a021883a 	mov	r16,r20
 280050c:	90800015 	stw	r2,0(r18)
 2800510:	90c00215 	stw	r3,8(r18)
 2800514:	94400415 	stw	r17,16(r18)
 2800518:	94c00515 	stw	r19,20(r18)
 280051c:	91000017 	ldw	r4,0(r18)
 2800520:	b80b883a 	mov	r5,r23
 2800524:	a023883a 	mov	r17,r20
 2800528:	28010ac0 	call	28010ac <memmove>
 280052c:	90c00217 	ldw	r3,8(r18)
 2800530:	90800017 	ldw	r2,0(r18)
 2800534:	a027883a 	mov	r19,r20
 2800538:	1c07c83a 	sub	r3,r3,r16
 280053c:	1405883a 	add	r2,r2,r16
 2800540:	90c00215 	stw	r3,8(r18)
 2800544:	a021883a 	mov	r16,r20
 2800548:	90800015 	stw	r2,0(r18)
 280054c:	b0800217 	ldw	r2,8(r22)
 2800550:	1405c83a 	sub	r2,r2,r16
 2800554:	b0800215 	stw	r2,8(r22)
 2800558:	103fa826 	beq	r2,zero,28003fc <__sfvwrite_r+0xb0>
 280055c:	a469c83a 	sub	r20,r20,r17
 2800560:	91c0030b 	ldhu	r7,12(r18)
 2800564:	bcef883a 	add	r23,r23,r19
 2800568:	a03fbe1e 	bne	r20,zero,2800464 <__sfvwrite_r+0x118>
 280056c:	adc00017 	ldw	r23,0(r21)
 2800570:	ad000117 	ldw	r20,4(r21)
 2800574:	ad400204 	addi	r21,r21,8
 2800578:	003fb906 	br	2800460 <__sfvwrite_r+0x114>
 280057c:	ac400017 	ldw	r17,0(r21)
 2800580:	ac000117 	ldw	r16,4(r21)
 2800584:	ad400204 	addi	r21,r21,8
 2800588:	003f8a06 	br	28003b4 <__sfvwrite_r+0x68>
 280058c:	91400417 	ldw	r5,16(r18)
 2800590:	e009883a 	mov	r4,fp
 2800594:	2801f7c0 	call	2801f7c <_free_r>
 2800598:	00800304 	movi	r2,12
 280059c:	e0800015 	stw	r2,0(fp)
 28005a0:	9080030b 	ldhu	r2,12(r18)
 28005a4:	013fffc4 	movi	r4,-1
 28005a8:	10801014 	ori	r2,r2,64
 28005ac:	9080030d 	sth	r2,12(r18)
 28005b0:	003f9306 	br	2800400 <__sfvwrite_r+0xb4>
 28005b4:	0027883a 	mov	r19,zero
 28005b8:	002f883a 	mov	r23,zero
 28005bc:	d8000015 	stw	zero,0(sp)
 28005c0:	0029883a 	mov	r20,zero
 28005c4:	98001e26 	beq	r19,zero,2800640 <__sfvwrite_r+0x2f4>
 28005c8:	d8c00017 	ldw	r3,0(sp)
 28005cc:	1804c03a 	cmpne	r2,r3,zero
 28005d0:	10005e26 	beq	r2,zero,280074c <__sfvwrite_r+0x400>
 28005d4:	9821883a 	mov	r16,r19
 28005d8:	a4c0012e 	bgeu	r20,r19,28005e0 <__sfvwrite_r+0x294>
 28005dc:	a021883a 	mov	r16,r20
 28005e0:	91000017 	ldw	r4,0(r18)
 28005e4:	90800417 	ldw	r2,16(r18)
 28005e8:	91800217 	ldw	r6,8(r18)
 28005ec:	91c00517 	ldw	r7,20(r18)
 28005f0:	1100022e 	bgeu	r2,r4,28005fc <__sfvwrite_r+0x2b0>
 28005f4:	31e3883a 	add	r17,r6,r7
 28005f8:	8c001616 	blt	r17,r16,2800654 <__sfvwrite_r+0x308>
 28005fc:	81c03816 	blt	r16,r7,28006e0 <__sfvwrite_r+0x394>
 2800600:	90c00917 	ldw	r3,36(r18)
 2800604:	91400717 	ldw	r5,28(r18)
 2800608:	e009883a 	mov	r4,fp
 280060c:	b80d883a 	mov	r6,r23
 2800610:	183ee83a 	callr	r3
 2800614:	1023883a 	mov	r17,r2
 2800618:	00bfe10e 	bge	zero,r2,28005a0 <__sfvwrite_r+0x254>
 280061c:	a469c83a 	sub	r20,r20,r17
 2800620:	a0001826 	beq	r20,zero,2800684 <__sfvwrite_r+0x338>
 2800624:	b0800217 	ldw	r2,8(r22)
 2800628:	1445c83a 	sub	r2,r2,r17
 280062c:	b0800215 	stw	r2,8(r22)
 2800630:	103f7226 	beq	r2,zero,28003fc <__sfvwrite_r+0xb0>
 2800634:	9c67c83a 	sub	r19,r19,r17
 2800638:	bc6f883a 	add	r23,r23,r17
 280063c:	983fe21e 	bne	r19,zero,28005c8 <__sfvwrite_r+0x27c>
 2800640:	adc00017 	ldw	r23,0(r21)
 2800644:	acc00117 	ldw	r19,4(r21)
 2800648:	ad400204 	addi	r21,r21,8
 280064c:	d8000015 	stw	zero,0(sp)
 2800650:	003fdc06 	br	28005c4 <__sfvwrite_r+0x278>
 2800654:	b80b883a 	mov	r5,r23
 2800658:	880d883a 	mov	r6,r17
 280065c:	28010ac0 	call	28010ac <memmove>
 2800660:	90c00017 	ldw	r3,0(r18)
 2800664:	e009883a 	mov	r4,fp
 2800668:	900b883a 	mov	r5,r18
 280066c:	1c47883a 	add	r3,r3,r17
 2800670:	90c00015 	stw	r3,0(r18)
 2800674:	280192c0 	call	280192c <_fflush_r>
 2800678:	103fc91e 	bne	r2,zero,28005a0 <__sfvwrite_r+0x254>
 280067c:	a469c83a 	sub	r20,r20,r17
 2800680:	a03fe81e 	bne	r20,zero,2800624 <__sfvwrite_r+0x2d8>
 2800684:	e009883a 	mov	r4,fp
 2800688:	900b883a 	mov	r5,r18
 280068c:	280192c0 	call	280192c <_fflush_r>
 2800690:	103fc31e 	bne	r2,zero,28005a0 <__sfvwrite_r+0x254>
 2800694:	d8000015 	stw	zero,0(sp)
 2800698:	003fe206 	br	2800624 <__sfvwrite_r+0x2d8>
 280069c:	91000017 	ldw	r4,0(r18)
 28006a0:	90800417 	ldw	r2,16(r18)
 28006a4:	1100022e 	bgeu	r2,r4,28006b0 <__sfvwrite_r+0x364>
 28006a8:	8023883a 	mov	r17,r16
 28006ac:	85003136 	bltu	r16,r20,2800774 <__sfvwrite_r+0x428>
 28006b0:	91c00517 	ldw	r7,20(r18)
 28006b4:	a1c01836 	bltu	r20,r7,2800718 <__sfvwrite_r+0x3cc>
 28006b8:	90c00917 	ldw	r3,36(r18)
 28006bc:	91400717 	ldw	r5,28(r18)
 28006c0:	e009883a 	mov	r4,fp
 28006c4:	b80d883a 	mov	r6,r23
 28006c8:	183ee83a 	callr	r3
 28006cc:	1021883a 	mov	r16,r2
 28006d0:	00bfb30e 	bge	zero,r2,28005a0 <__sfvwrite_r+0x254>
 28006d4:	1023883a 	mov	r17,r2
 28006d8:	1027883a 	mov	r19,r2
 28006dc:	003f9b06 	br	280054c <__sfvwrite_r+0x200>
 28006e0:	b80b883a 	mov	r5,r23
 28006e4:	800d883a 	mov	r6,r16
 28006e8:	28010ac0 	call	28010ac <memmove>
 28006ec:	90c00217 	ldw	r3,8(r18)
 28006f0:	90800017 	ldw	r2,0(r18)
 28006f4:	8023883a 	mov	r17,r16
 28006f8:	1c07c83a 	sub	r3,r3,r16
 28006fc:	1405883a 	add	r2,r2,r16
 2800700:	90c00215 	stw	r3,8(r18)
 2800704:	90800015 	stw	r2,0(r18)
 2800708:	003fc406 	br	280061c <__sfvwrite_r+0x2d0>
 280070c:	a00d883a 	mov	r6,r20
 2800710:	a021883a 	mov	r16,r20
 2800714:	003f8106 	br	280051c <__sfvwrite_r+0x1d0>
 2800718:	b80b883a 	mov	r5,r23
 280071c:	a00d883a 	mov	r6,r20
 2800720:	28010ac0 	call	28010ac <memmove>
 2800724:	90c00217 	ldw	r3,8(r18)
 2800728:	90800017 	ldw	r2,0(r18)
 280072c:	a021883a 	mov	r16,r20
 2800730:	1d07c83a 	sub	r3,r3,r20
 2800734:	1505883a 	add	r2,r2,r20
 2800738:	a023883a 	mov	r17,r20
 280073c:	a027883a 	mov	r19,r20
 2800740:	90c00215 	stw	r3,8(r18)
 2800744:	90800015 	stw	r2,0(r18)
 2800748:	003f8006 	br	280054c <__sfvwrite_r+0x200>
 280074c:	b809883a 	mov	r4,r23
 2800750:	01400284 	movi	r5,10
 2800754:	980d883a 	mov	r6,r19
 2800758:	2800f280 	call	2800f28 <memchr>
 280075c:	10001726 	beq	r2,zero,28007bc <__sfvwrite_r+0x470>
 2800760:	15c5c83a 	sub	r2,r2,r23
 2800764:	15000044 	addi	r20,r2,1
 2800768:	00800044 	movi	r2,1
 280076c:	d8800015 	stw	r2,0(sp)
 2800770:	003f9806 	br	28005d4 <__sfvwrite_r+0x288>
 2800774:	b80b883a 	mov	r5,r23
 2800778:	800d883a 	mov	r6,r16
 280077c:	28010ac0 	call	28010ac <memmove>
 2800780:	90c00017 	ldw	r3,0(r18)
 2800784:	e009883a 	mov	r4,fp
 2800788:	900b883a 	mov	r5,r18
 280078c:	1c07883a 	add	r3,r3,r16
 2800790:	90c00015 	stw	r3,0(r18)
 2800794:	8027883a 	mov	r19,r16
 2800798:	280192c0 	call	280192c <_fflush_r>
 280079c:	103f6b26 	beq	r2,zero,280054c <__sfvwrite_r+0x200>
 28007a0:	003f7f06 	br	28005a0 <__sfvwrite_r+0x254>
 28007a4:	400b883a 	mov	r5,r8
 28007a8:	e009883a 	mov	r4,fp
 28007ac:	280118c0 	call	280118c <_realloc_r>
 28007b0:	103f7626 	beq	r2,zero,280058c <__sfvwrite_r+0x240>
 28007b4:	1023883a 	mov	r17,r2
 28007b8:	003f5006 	br	28004fc <__sfvwrite_r+0x1b0>
 28007bc:	00c00044 	movi	r3,1
 28007c0:	9d000044 	addi	r20,r19,1
 28007c4:	d8c00015 	stw	r3,0(sp)
 28007c8:	003f8206 	br	28005d4 <__sfvwrite_r+0x288>
 28007cc:	9080030b 	ldhu	r2,12(r18)
 28007d0:	00c00244 	movi	r3,9
 28007d4:	013fffc4 	movi	r4,-1
 28007d8:	10801014 	ori	r2,r2,64
 28007dc:	9080030d 	sth	r2,12(r18)
 28007e0:	e0c00015 	stw	r3,0(fp)
 28007e4:	003f0606 	br	2800400 <__sfvwrite_r+0xb4>

028007e8 <_malloc_r>:
 28007e8:	defff604 	addi	sp,sp,-40
 28007ec:	28c002c4 	addi	r3,r5,11
 28007f0:	00800584 	movi	r2,22
 28007f4:	dc800215 	stw	r18,8(sp)
 28007f8:	dfc00915 	stw	ra,36(sp)
 28007fc:	df000815 	stw	fp,32(sp)
 2800800:	ddc00715 	stw	r23,28(sp)
 2800804:	dd800615 	stw	r22,24(sp)
 2800808:	dd400515 	stw	r21,20(sp)
 280080c:	dd000415 	stw	r20,16(sp)
 2800810:	dcc00315 	stw	r19,12(sp)
 2800814:	dc400115 	stw	r17,4(sp)
 2800818:	dc000015 	stw	r16,0(sp)
 280081c:	2025883a 	mov	r18,r4
 2800820:	10c01236 	bltu	r2,r3,280086c <_malloc_r+0x84>
 2800824:	04400404 	movi	r17,16
 2800828:	8940142e 	bgeu	r17,r5,280087c <_malloc_r+0x94>
 280082c:	00800304 	movi	r2,12
 2800830:	0007883a 	mov	r3,zero
 2800834:	90800015 	stw	r2,0(r18)
 2800838:	1805883a 	mov	r2,r3
 280083c:	dfc00917 	ldw	ra,36(sp)
 2800840:	df000817 	ldw	fp,32(sp)
 2800844:	ddc00717 	ldw	r23,28(sp)
 2800848:	dd800617 	ldw	r22,24(sp)
 280084c:	dd400517 	ldw	r21,20(sp)
 2800850:	dd000417 	ldw	r20,16(sp)
 2800854:	dcc00317 	ldw	r19,12(sp)
 2800858:	dc800217 	ldw	r18,8(sp)
 280085c:	dc400117 	ldw	r17,4(sp)
 2800860:	dc000017 	ldw	r16,0(sp)
 2800864:	dec00a04 	addi	sp,sp,40
 2800868:	f800283a 	ret
 280086c:	00bffe04 	movi	r2,-8
 2800870:	18a2703a 	and	r17,r3,r2
 2800874:	883fed16 	blt	r17,zero,280082c <_malloc_r+0x44>
 2800878:	897fec36 	bltu	r17,r5,280082c <_malloc_r+0x44>
 280087c:	9009883a 	mov	r4,r18
 2800880:	28032340 	call	2803234 <__malloc_lock>
 2800884:	00807dc4 	movi	r2,503
 2800888:	14402b2e 	bgeu	r2,r17,2800938 <_malloc_r+0x150>
 280088c:	8806d27a 	srli	r3,r17,9
 2800890:	18003f1e 	bne	r3,zero,2800990 <_malloc_r+0x1a8>
 2800894:	880cd0fa 	srli	r6,r17,3
 2800898:	300490fa 	slli	r2,r6,3
 280089c:	02c0a034 	movhi	r11,640
 28008a0:	5adc5804 	addi	r11,r11,29024
 28008a4:	12cb883a 	add	r5,r2,r11
 28008a8:	2c000317 	ldw	r16,12(r5)
 28008ac:	580f883a 	mov	r7,r11
 28008b0:	2c00041e 	bne	r5,r16,28008c4 <_malloc_r+0xdc>
 28008b4:	00000a06 	br	28008e0 <_malloc_r+0xf8>
 28008b8:	1800860e 	bge	r3,zero,2800ad4 <_malloc_r+0x2ec>
 28008bc:	84000317 	ldw	r16,12(r16)
 28008c0:	2c000726 	beq	r5,r16,28008e0 <_malloc_r+0xf8>
 28008c4:	80800117 	ldw	r2,4(r16)
 28008c8:	00ffff04 	movi	r3,-4
 28008cc:	10c8703a 	and	r4,r2,r3
 28008d0:	2447c83a 	sub	r3,r4,r17
 28008d4:	008003c4 	movi	r2,15
 28008d8:	10fff70e 	bge	r2,r3,28008b8 <_malloc_r+0xd0>
 28008dc:	31bfffc4 	addi	r6,r6,-1
 28008e0:	32400044 	addi	r9,r6,1
 28008e4:	0280a034 	movhi	r10,640
 28008e8:	529c5a04 	addi	r10,r10,29032
 28008ec:	54000217 	ldw	r16,8(r10)
 28008f0:	8280a026 	beq	r16,r10,2800b74 <_malloc_r+0x38c>
 28008f4:	80800117 	ldw	r2,4(r16)
 28008f8:	00ffff04 	movi	r3,-4
 28008fc:	10ca703a 	and	r5,r2,r3
 2800900:	2c4dc83a 	sub	r6,r5,r17
 2800904:	008003c4 	movi	r2,15
 2800908:	11808316 	blt	r2,r6,2800b18 <_malloc_r+0x330>
 280090c:	52800315 	stw	r10,12(r10)
 2800910:	52800215 	stw	r10,8(r10)
 2800914:	30002916 	blt	r6,zero,28009bc <_malloc_r+0x1d4>
 2800918:	8147883a 	add	r3,r16,r5
 280091c:	18800117 	ldw	r2,4(r3)
 2800920:	9009883a 	mov	r4,r18
 2800924:	10800054 	ori	r2,r2,1
 2800928:	18800115 	stw	r2,4(r3)
 280092c:	28032540 	call	2803254 <__malloc_unlock>
 2800930:	80c00204 	addi	r3,r16,8
 2800934:	003fc006 	br	2800838 <_malloc_r+0x50>
 2800938:	02c0a034 	movhi	r11,640
 280093c:	5adc5804 	addi	r11,r11,29024
 2800940:	8ac5883a 	add	r2,r17,r11
 2800944:	14000317 	ldw	r16,12(r2)
 2800948:	580f883a 	mov	r7,r11
 280094c:	8806d0fa 	srli	r3,r17,3
 2800950:	14006c26 	beq	r2,r16,2800b04 <_malloc_r+0x31c>
 2800954:	80c00117 	ldw	r3,4(r16)
 2800958:	00bfff04 	movi	r2,-4
 280095c:	81800317 	ldw	r6,12(r16)
 2800960:	1886703a 	and	r3,r3,r2
 2800964:	80c7883a 	add	r3,r16,r3
 2800968:	18800117 	ldw	r2,4(r3)
 280096c:	81400217 	ldw	r5,8(r16)
 2800970:	9009883a 	mov	r4,r18
 2800974:	10800054 	ori	r2,r2,1
 2800978:	18800115 	stw	r2,4(r3)
 280097c:	31400215 	stw	r5,8(r6)
 2800980:	29800315 	stw	r6,12(r5)
 2800984:	28032540 	call	2803254 <__malloc_unlock>
 2800988:	80c00204 	addi	r3,r16,8
 280098c:	003faa06 	br	2800838 <_malloc_r+0x50>
 2800990:	00800104 	movi	r2,4
 2800994:	10c0052e 	bgeu	r2,r3,28009ac <_malloc_r+0x1c4>
 2800998:	00800504 	movi	r2,20
 280099c:	10c07836 	bltu	r2,r3,2800b80 <_malloc_r+0x398>
 28009a0:	198016c4 	addi	r6,r3,91
 28009a4:	300490fa 	slli	r2,r6,3
 28009a8:	003fbc06 	br	280089c <_malloc_r+0xb4>
 28009ac:	8804d1ba 	srli	r2,r17,6
 28009b0:	11800e04 	addi	r6,r2,56
 28009b4:	300490fa 	slli	r2,r6,3
 28009b8:	003fb806 	br	280089c <_malloc_r+0xb4>
 28009bc:	00807fc4 	movi	r2,511
 28009c0:	1140bb36 	bltu	r2,r5,2800cb0 <_malloc_r+0x4c8>
 28009c4:	2806d0fa 	srli	r3,r5,3
 28009c8:	573ffe04 	addi	fp,r10,-8
 28009cc:	00800044 	movi	r2,1
 28009d0:	180890fa 	slli	r4,r3,3
 28009d4:	1807d0ba 	srai	r3,r3,2
 28009d8:	e1c00117 	ldw	r7,4(fp)
 28009dc:	5909883a 	add	r4,r11,r4
 28009e0:	21400217 	ldw	r5,8(r4)
 28009e4:	10c4983a 	sll	r2,r2,r3
 28009e8:	81000315 	stw	r4,12(r16)
 28009ec:	81400215 	stw	r5,8(r16)
 28009f0:	388eb03a 	or	r7,r7,r2
 28009f4:	2c000315 	stw	r16,12(r5)
 28009f8:	24000215 	stw	r16,8(r4)
 28009fc:	e1c00115 	stw	r7,4(fp)
 2800a00:	4807883a 	mov	r3,r9
 2800a04:	4800cd16 	blt	r9,zero,2800d3c <_malloc_r+0x554>
 2800a08:	1807d0ba 	srai	r3,r3,2
 2800a0c:	00800044 	movi	r2,1
 2800a10:	10c8983a 	sll	r4,r2,r3
 2800a14:	39004436 	bltu	r7,r4,2800b28 <_malloc_r+0x340>
 2800a18:	21c4703a 	and	r2,r4,r7
 2800a1c:	10000a1e 	bne	r2,zero,2800a48 <_malloc_r+0x260>
 2800a20:	2109883a 	add	r4,r4,r4
 2800a24:	00bfff04 	movi	r2,-4
 2800a28:	4884703a 	and	r2,r9,r2
 2800a2c:	3906703a 	and	r3,r7,r4
 2800a30:	12400104 	addi	r9,r2,4
 2800a34:	1800041e 	bne	r3,zero,2800a48 <_malloc_r+0x260>
 2800a38:	2109883a 	add	r4,r4,r4
 2800a3c:	3904703a 	and	r2,r7,r4
 2800a40:	4a400104 	addi	r9,r9,4
 2800a44:	103ffc26 	beq	r2,zero,2800a38 <_malloc_r+0x250>
 2800a48:	480490fa 	slli	r2,r9,3
 2800a4c:	4819883a 	mov	r12,r9
 2800a50:	023fff04 	movi	r8,-4
 2800a54:	589b883a 	add	r13,r11,r2
 2800a58:	6807883a 	mov	r3,r13
 2800a5c:	014003c4 	movi	r5,15
 2800a60:	1c000317 	ldw	r16,12(r3)
 2800a64:	1c00041e 	bne	r3,r16,2800a78 <_malloc_r+0x290>
 2800a68:	0000a706 	br	2800d08 <_malloc_r+0x520>
 2800a6c:	3000ab0e 	bge	r6,zero,2800d1c <_malloc_r+0x534>
 2800a70:	84000317 	ldw	r16,12(r16)
 2800a74:	1c00a426 	beq	r3,r16,2800d08 <_malloc_r+0x520>
 2800a78:	80800117 	ldw	r2,4(r16)
 2800a7c:	1204703a 	and	r2,r2,r8
 2800a80:	144dc83a 	sub	r6,r2,r17
 2800a84:	29bff90e 	bge	r5,r6,2800a6c <_malloc_r+0x284>
 2800a88:	81000317 	ldw	r4,12(r16)
 2800a8c:	80c00217 	ldw	r3,8(r16)
 2800a90:	89400054 	ori	r5,r17,1
 2800a94:	8445883a 	add	r2,r16,r17
 2800a98:	20c00215 	stw	r3,8(r4)
 2800a9c:	19000315 	stw	r4,12(r3)
 2800aa0:	81400115 	stw	r5,4(r16)
 2800aa4:	1187883a 	add	r3,r2,r6
 2800aa8:	31000054 	ori	r4,r6,1
 2800aac:	50800315 	stw	r2,12(r10)
 2800ab0:	50800215 	stw	r2,8(r10)
 2800ab4:	19800015 	stw	r6,0(r3)
 2800ab8:	11000115 	stw	r4,4(r2)
 2800abc:	12800215 	stw	r10,8(r2)
 2800ac0:	12800315 	stw	r10,12(r2)
 2800ac4:	9009883a 	mov	r4,r18
 2800ac8:	28032540 	call	2803254 <__malloc_unlock>
 2800acc:	80c00204 	addi	r3,r16,8
 2800ad0:	003f5906 	br	2800838 <_malloc_r+0x50>
 2800ad4:	8109883a 	add	r4,r16,r4
 2800ad8:	20800117 	ldw	r2,4(r4)
 2800adc:	80c00217 	ldw	r3,8(r16)
 2800ae0:	81400317 	ldw	r5,12(r16)
 2800ae4:	10800054 	ori	r2,r2,1
 2800ae8:	20800115 	stw	r2,4(r4)
 2800aec:	28c00215 	stw	r3,8(r5)
 2800af0:	19400315 	stw	r5,12(r3)
 2800af4:	9009883a 	mov	r4,r18
 2800af8:	28032540 	call	2803254 <__malloc_unlock>
 2800afc:	80c00204 	addi	r3,r16,8
 2800b00:	003f4d06 	br	2800838 <_malloc_r+0x50>
 2800b04:	80800204 	addi	r2,r16,8
 2800b08:	14000317 	ldw	r16,12(r2)
 2800b0c:	143f911e 	bne	r2,r16,2800954 <_malloc_r+0x16c>
 2800b10:	1a400084 	addi	r9,r3,2
 2800b14:	003f7306 	br	28008e4 <_malloc_r+0xfc>
 2800b18:	88c00054 	ori	r3,r17,1
 2800b1c:	8445883a 	add	r2,r16,r17
 2800b20:	80c00115 	stw	r3,4(r16)
 2800b24:	003fdf06 	br	2800aa4 <_malloc_r+0x2bc>
 2800b28:	e4000217 	ldw	r16,8(fp)
 2800b2c:	00bfff04 	movi	r2,-4
 2800b30:	80c00117 	ldw	r3,4(r16)
 2800b34:	802d883a 	mov	r22,r16
 2800b38:	18aa703a 	and	r21,r3,r2
 2800b3c:	ac401636 	bltu	r21,r17,2800b98 <_malloc_r+0x3b0>
 2800b40:	ac49c83a 	sub	r4,r21,r17
 2800b44:	008003c4 	movi	r2,15
 2800b48:	1100130e 	bge	r2,r4,2800b98 <_malloc_r+0x3b0>
 2800b4c:	88800054 	ori	r2,r17,1
 2800b50:	8447883a 	add	r3,r16,r17
 2800b54:	80800115 	stw	r2,4(r16)
 2800b58:	20800054 	ori	r2,r4,1
 2800b5c:	18800115 	stw	r2,4(r3)
 2800b60:	e0c00215 	stw	r3,8(fp)
 2800b64:	9009883a 	mov	r4,r18
 2800b68:	28032540 	call	2803254 <__malloc_unlock>
 2800b6c:	80c00204 	addi	r3,r16,8
 2800b70:	003f3106 	br	2800838 <_malloc_r+0x50>
 2800b74:	39c00117 	ldw	r7,4(r7)
 2800b78:	573ffe04 	addi	fp,r10,-8
 2800b7c:	003fa006 	br	2800a00 <_malloc_r+0x218>
 2800b80:	00801504 	movi	r2,84
 2800b84:	10c06736 	bltu	r2,r3,2800d24 <_malloc_r+0x53c>
 2800b88:	8804d33a 	srli	r2,r17,12
 2800b8c:	11801b84 	addi	r6,r2,110
 2800b90:	300490fa 	slli	r2,r6,3
 2800b94:	003f4106 	br	280089c <_malloc_r+0xb4>
 2800b98:	d0a71017 	ldw	r2,-25536(gp)
 2800b9c:	d0e00317 	ldw	r3,-32756(gp)
 2800ba0:	053fffc4 	movi	r20,-1
 2800ba4:	10800404 	addi	r2,r2,16
 2800ba8:	88a7883a 	add	r19,r17,r2
 2800bac:	1d000326 	beq	r3,r20,2800bbc <_malloc_r+0x3d4>
 2800bb0:	98c3ffc4 	addi	r3,r19,4095
 2800bb4:	00bc0004 	movi	r2,-4096
 2800bb8:	18a6703a 	and	r19,r3,r2
 2800bbc:	9009883a 	mov	r4,r18
 2800bc0:	980b883a 	mov	r5,r19
 2800bc4:	28017800 	call	2801780 <_sbrk_r>
 2800bc8:	1009883a 	mov	r4,r2
 2800bcc:	15000426 	beq	r2,r20,2800be0 <_malloc_r+0x3f8>
 2800bd0:	854b883a 	add	r5,r16,r21
 2800bd4:	1029883a 	mov	r20,r2
 2800bd8:	11405a2e 	bgeu	r2,r5,2800d44 <_malloc_r+0x55c>
 2800bdc:	87000c26 	beq	r16,fp,2800c10 <_malloc_r+0x428>
 2800be0:	e4000217 	ldw	r16,8(fp)
 2800be4:	80c00117 	ldw	r3,4(r16)
 2800be8:	00bfff04 	movi	r2,-4
 2800bec:	1884703a 	and	r2,r3,r2
 2800bf0:	14400336 	bltu	r2,r17,2800c00 <_malloc_r+0x418>
 2800bf4:	1449c83a 	sub	r4,r2,r17
 2800bf8:	008003c4 	movi	r2,15
 2800bfc:	113fd316 	blt	r2,r4,2800b4c <_malloc_r+0x364>
 2800c00:	9009883a 	mov	r4,r18
 2800c04:	28032540 	call	2803254 <__malloc_unlock>
 2800c08:	0007883a 	mov	r3,zero
 2800c0c:	003f0a06 	br	2800838 <_malloc_r+0x50>
 2800c10:	05c0a074 	movhi	r23,641
 2800c14:	bde96004 	addi	r23,r23,-23168
 2800c18:	b8800017 	ldw	r2,0(r23)
 2800c1c:	988d883a 	add	r6,r19,r2
 2800c20:	b9800015 	stw	r6,0(r23)
 2800c24:	d0e00317 	ldw	r3,-32756(gp)
 2800c28:	00bfffc4 	movi	r2,-1
 2800c2c:	18808e26 	beq	r3,r2,2800e68 <_malloc_r+0x680>
 2800c30:	2145c83a 	sub	r2,r4,r5
 2800c34:	3085883a 	add	r2,r6,r2
 2800c38:	b8800015 	stw	r2,0(r23)
 2800c3c:	20c001cc 	andi	r3,r4,7
 2800c40:	18005f1e 	bne	r3,zero,2800dc0 <_malloc_r+0x5d8>
 2800c44:	000b883a 	mov	r5,zero
 2800c48:	a4c5883a 	add	r2,r20,r19
 2800c4c:	1083ffcc 	andi	r2,r2,4095
 2800c50:	00c40004 	movi	r3,4096
 2800c54:	1887c83a 	sub	r3,r3,r2
 2800c58:	28e7883a 	add	r19,r5,r3
 2800c5c:	9009883a 	mov	r4,r18
 2800c60:	980b883a 	mov	r5,r19
 2800c64:	28017800 	call	2801780 <_sbrk_r>
 2800c68:	1007883a 	mov	r3,r2
 2800c6c:	00bfffc4 	movi	r2,-1
 2800c70:	18807a26 	beq	r3,r2,2800e5c <_malloc_r+0x674>
 2800c74:	1d05c83a 	sub	r2,r3,r20
 2800c78:	9885883a 	add	r2,r19,r2
 2800c7c:	10c00054 	ori	r3,r2,1
 2800c80:	b8800017 	ldw	r2,0(r23)
 2800c84:	a021883a 	mov	r16,r20
 2800c88:	a0c00115 	stw	r3,4(r20)
 2800c8c:	9885883a 	add	r2,r19,r2
 2800c90:	b8800015 	stw	r2,0(r23)
 2800c94:	e5000215 	stw	r20,8(fp)
 2800c98:	b7003626 	beq	r22,fp,2800d74 <_malloc_r+0x58c>
 2800c9c:	018003c4 	movi	r6,15
 2800ca0:	35404b36 	bltu	r6,r21,2800dd0 <_malloc_r+0x5e8>
 2800ca4:	00800044 	movi	r2,1
 2800ca8:	a0800115 	stw	r2,4(r20)
 2800cac:	003fcd06 	br	2800be4 <_malloc_r+0x3fc>
 2800cb0:	2808d27a 	srli	r4,r5,9
 2800cb4:	2000371e 	bne	r4,zero,2800d94 <_malloc_r+0x5ac>
 2800cb8:	2808d0fa 	srli	r4,r5,3
 2800cbc:	200690fa 	slli	r3,r4,3
 2800cc0:	1ad1883a 	add	r8,r3,r11
 2800cc4:	41800217 	ldw	r6,8(r8)
 2800cc8:	41805b26 	beq	r8,r6,2800e38 <_malloc_r+0x650>
 2800ccc:	30800117 	ldw	r2,4(r6)
 2800cd0:	00ffff04 	movi	r3,-4
 2800cd4:	10c4703a 	and	r2,r2,r3
 2800cd8:	2880022e 	bgeu	r5,r2,2800ce4 <_malloc_r+0x4fc>
 2800cdc:	31800217 	ldw	r6,8(r6)
 2800ce0:	41bffa1e 	bne	r8,r6,2800ccc <_malloc_r+0x4e4>
 2800ce4:	32000317 	ldw	r8,12(r6)
 2800ce8:	39c00117 	ldw	r7,4(r7)
 2800cec:	82000315 	stw	r8,12(r16)
 2800cf0:	81800215 	stw	r6,8(r16)
 2800cf4:	0700a034 	movhi	fp,640
 2800cf8:	e71c5804 	addi	fp,fp,29024
 2800cfc:	34000315 	stw	r16,12(r6)
 2800d00:	44000215 	stw	r16,8(r8)
 2800d04:	003f3e06 	br	2800a00 <_malloc_r+0x218>
 2800d08:	63000044 	addi	r12,r12,1
 2800d0c:	608000cc 	andi	r2,r12,3
 2800d10:	10005d26 	beq	r2,zero,2800e88 <_malloc_r+0x6a0>
 2800d14:	18c00204 	addi	r3,r3,8
 2800d18:	003f5106 	br	2800a60 <_malloc_r+0x278>
 2800d1c:	8089883a 	add	r4,r16,r2
 2800d20:	003f6d06 	br	2800ad8 <_malloc_r+0x2f0>
 2800d24:	00805504 	movi	r2,340
 2800d28:	10c02036 	bltu	r2,r3,2800dac <_malloc_r+0x5c4>
 2800d2c:	8804d3fa 	srli	r2,r17,15
 2800d30:	11801dc4 	addi	r6,r2,119
 2800d34:	300490fa 	slli	r2,r6,3
 2800d38:	003ed806 	br	280089c <_malloc_r+0xb4>
 2800d3c:	48c000c4 	addi	r3,r9,3
 2800d40:	003f3106 	br	2800a08 <_malloc_r+0x220>
 2800d44:	05c0a074 	movhi	r23,641
 2800d48:	bde96004 	addi	r23,r23,-23168
 2800d4c:	b8800017 	ldw	r2,0(r23)
 2800d50:	988d883a 	add	r6,r19,r2
 2800d54:	b9800015 	stw	r6,0(r23)
 2800d58:	293fb21e 	bne	r5,r4,2800c24 <_malloc_r+0x43c>
 2800d5c:	2083ffcc 	andi	r2,r4,4095
 2800d60:	103fb01e 	bne	r2,zero,2800c24 <_malloc_r+0x43c>
 2800d64:	e4000217 	ldw	r16,8(fp)
 2800d68:	9d45883a 	add	r2,r19,r21
 2800d6c:	10800054 	ori	r2,r2,1
 2800d70:	80800115 	stw	r2,4(r16)
 2800d74:	b8c00017 	ldw	r3,0(r23)
 2800d78:	d0a71117 	ldw	r2,-25532(gp)
 2800d7c:	10c0012e 	bgeu	r2,r3,2800d84 <_malloc_r+0x59c>
 2800d80:	d0e71115 	stw	r3,-25532(gp)
 2800d84:	d0a71217 	ldw	r2,-25528(gp)
 2800d88:	10ff962e 	bgeu	r2,r3,2800be4 <_malloc_r+0x3fc>
 2800d8c:	d0e71215 	stw	r3,-25528(gp)
 2800d90:	003f9406 	br	2800be4 <_malloc_r+0x3fc>
 2800d94:	00800104 	movi	r2,4
 2800d98:	11001e36 	bltu	r2,r4,2800e14 <_malloc_r+0x62c>
 2800d9c:	2804d1ba 	srli	r2,r5,6
 2800da0:	11000e04 	addi	r4,r2,56
 2800da4:	200690fa 	slli	r3,r4,3
 2800da8:	003fc506 	br	2800cc0 <_malloc_r+0x4d8>
 2800dac:	00815504 	movi	r2,1364
 2800db0:	10c01d2e 	bgeu	r2,r3,2800e28 <_malloc_r+0x640>
 2800db4:	01801f84 	movi	r6,126
 2800db8:	0080fc04 	movi	r2,1008
 2800dbc:	003eb706 	br	280089c <_malloc_r+0xb4>
 2800dc0:	00800204 	movi	r2,8
 2800dc4:	10cbc83a 	sub	r5,r2,r3
 2800dc8:	2169883a 	add	r20,r4,r5
 2800dcc:	003f9e06 	br	2800c48 <_malloc_r+0x460>
 2800dd0:	00bffe04 	movi	r2,-8
 2800dd4:	a93ffd04 	addi	r4,r21,-12
 2800dd8:	2088703a 	and	r4,r4,r2
 2800ddc:	b10b883a 	add	r5,r22,r4
 2800de0:	00c00144 	movi	r3,5
 2800de4:	28c00215 	stw	r3,8(r5)
 2800de8:	28c00115 	stw	r3,4(r5)
 2800dec:	b0800117 	ldw	r2,4(r22)
 2800df0:	1080004c 	andi	r2,r2,1
 2800df4:	2084b03a 	or	r2,r4,r2
 2800df8:	b0800115 	stw	r2,4(r22)
 2800dfc:	313fdd2e 	bgeu	r6,r4,2800d74 <_malloc_r+0x58c>
 2800e00:	b1400204 	addi	r5,r22,8
 2800e04:	9009883a 	mov	r4,r18
 2800e08:	2801f7c0 	call	2801f7c <_free_r>
 2800e0c:	e4000217 	ldw	r16,8(fp)
 2800e10:	003fd806 	br	2800d74 <_malloc_r+0x58c>
 2800e14:	00800504 	movi	r2,20
 2800e18:	11001536 	bltu	r2,r4,2800e70 <_malloc_r+0x688>
 2800e1c:	210016c4 	addi	r4,r4,91
 2800e20:	200690fa 	slli	r3,r4,3
 2800e24:	003fa606 	br	2800cc0 <_malloc_r+0x4d8>
 2800e28:	8804d4ba 	srli	r2,r17,18
 2800e2c:	11801f04 	addi	r6,r2,124
 2800e30:	300490fa 	slli	r2,r6,3
 2800e34:	003e9906 	br	280089c <_malloc_r+0xb4>
 2800e38:	2009d0ba 	srai	r4,r4,2
 2800e3c:	0140a034 	movhi	r5,640
 2800e40:	295c5804 	addi	r5,r5,29024
 2800e44:	00c00044 	movi	r3,1
 2800e48:	28800117 	ldw	r2,4(r5)
 2800e4c:	1906983a 	sll	r3,r3,r4
 2800e50:	10c4b03a 	or	r2,r2,r3
 2800e54:	28800115 	stw	r2,4(r5)
 2800e58:	003fa306 	br	2800ce8 <_malloc_r+0x500>
 2800e5c:	0027883a 	mov	r19,zero
 2800e60:	00c00044 	movi	r3,1
 2800e64:	003f8606 	br	2800c80 <_malloc_r+0x498>
 2800e68:	d1200315 	stw	r4,-32756(gp)
 2800e6c:	003f7306 	br	2800c3c <_malloc_r+0x454>
 2800e70:	00801504 	movi	r2,84
 2800e74:	11001936 	bltu	r2,r4,2800edc <_malloc_r+0x6f4>
 2800e78:	2804d33a 	srli	r2,r5,12
 2800e7c:	11001b84 	addi	r4,r2,110
 2800e80:	200690fa 	slli	r3,r4,3
 2800e84:	003f8e06 	br	2800cc0 <_malloc_r+0x4d8>
 2800e88:	480b883a 	mov	r5,r9
 2800e8c:	6807883a 	mov	r3,r13
 2800e90:	288000cc 	andi	r2,r5,3
 2800e94:	18fffe04 	addi	r3,r3,-8
 2800e98:	297fffc4 	addi	r5,r5,-1
 2800e9c:	10001526 	beq	r2,zero,2800ef4 <_malloc_r+0x70c>
 2800ea0:	18800217 	ldw	r2,8(r3)
 2800ea4:	10fffa26 	beq	r2,r3,2800e90 <_malloc_r+0x6a8>
 2800ea8:	2109883a 	add	r4,r4,r4
 2800eac:	393f1e36 	bltu	r7,r4,2800b28 <_malloc_r+0x340>
 2800eb0:	203f1d26 	beq	r4,zero,2800b28 <_malloc_r+0x340>
 2800eb4:	21c4703a 	and	r2,r4,r7
 2800eb8:	10000226 	beq	r2,zero,2800ec4 <_malloc_r+0x6dc>
 2800ebc:	6013883a 	mov	r9,r12
 2800ec0:	003ee106 	br	2800a48 <_malloc_r+0x260>
 2800ec4:	2109883a 	add	r4,r4,r4
 2800ec8:	3904703a 	and	r2,r7,r4
 2800ecc:	63000104 	addi	r12,r12,4
 2800ed0:	103ffc26 	beq	r2,zero,2800ec4 <_malloc_r+0x6dc>
 2800ed4:	6013883a 	mov	r9,r12
 2800ed8:	003edb06 	br	2800a48 <_malloc_r+0x260>
 2800edc:	00805504 	movi	r2,340
 2800ee0:	11000836 	bltu	r2,r4,2800f04 <_malloc_r+0x71c>
 2800ee4:	2804d3fa 	srli	r2,r5,15
 2800ee8:	11001dc4 	addi	r4,r2,119
 2800eec:	200690fa 	slli	r3,r4,3
 2800ef0:	003f7306 	br	2800cc0 <_malloc_r+0x4d8>
 2800ef4:	0104303a 	nor	r2,zero,r4
 2800ef8:	388e703a 	and	r7,r7,r2
 2800efc:	e1c00115 	stw	r7,4(fp)
 2800f00:	003fe906 	br	2800ea8 <_malloc_r+0x6c0>
 2800f04:	00815504 	movi	r2,1364
 2800f08:	1100032e 	bgeu	r2,r4,2800f18 <_malloc_r+0x730>
 2800f0c:	01001f84 	movi	r4,126
 2800f10:	00c0fc04 	movi	r3,1008
 2800f14:	003f6a06 	br	2800cc0 <_malloc_r+0x4d8>
 2800f18:	2804d4ba 	srli	r2,r5,18
 2800f1c:	11001f04 	addi	r4,r2,124
 2800f20:	200690fa 	slli	r3,r4,3
 2800f24:	003f6606 	br	2800cc0 <_malloc_r+0x4d8>

02800f28 <memchr>:
 2800f28:	008000c4 	movi	r2,3
 2800f2c:	29403fcc 	andi	r5,r5,255
 2800f30:	2007883a 	mov	r3,r4
 2800f34:	1180022e 	bgeu	r2,r6,2800f40 <memchr+0x18>
 2800f38:	2084703a 	and	r2,r4,r2
 2800f3c:	10000b26 	beq	r2,zero,2800f6c <memchr+0x44>
 2800f40:	313fffc4 	addi	r4,r6,-1
 2800f44:	3000051e 	bne	r6,zero,2800f5c <memchr+0x34>
 2800f48:	00002c06 	br	2800ffc <memchr+0xd4>
 2800f4c:	213fffc4 	addi	r4,r4,-1
 2800f50:	00bfffc4 	movi	r2,-1
 2800f54:	18c00044 	addi	r3,r3,1
 2800f58:	20802826 	beq	r4,r2,2800ffc <memchr+0xd4>
 2800f5c:	18800003 	ldbu	r2,0(r3)
 2800f60:	28bffa1e 	bne	r5,r2,2800f4c <memchr+0x24>
 2800f64:	1805883a 	mov	r2,r3
 2800f68:	f800283a 	ret
 2800f6c:	0011883a 	mov	r8,zero
 2800f70:	0007883a 	mov	r3,zero
 2800f74:	01c00104 	movi	r7,4
 2800f78:	4004923a 	slli	r2,r8,8
 2800f7c:	18c00044 	addi	r3,r3,1
 2800f80:	1151883a 	add	r8,r2,r5
 2800f84:	19fffc1e 	bne	r3,r7,2800f78 <memchr+0x50>
 2800f88:	02bfbff4 	movhi	r10,65279
 2800f8c:	52bfbfc4 	addi	r10,r10,-257
 2800f90:	02602074 	movhi	r9,32897
 2800f94:	4a602004 	addi	r9,r9,-32640
 2800f98:	02c000c4 	movi	r11,3
 2800f9c:	20800017 	ldw	r2,0(r4)
 2800fa0:	31bfff04 	addi	r6,r6,-4
 2800fa4:	200f883a 	mov	r7,r4
 2800fa8:	1204f03a 	xor	r2,r2,r8
 2800fac:	1287883a 	add	r3,r2,r10
 2800fb0:	1a46703a 	and	r3,r3,r9
 2800fb4:	0084303a 	nor	r2,zero,r2
 2800fb8:	10c4703a 	and	r2,r2,r3
 2800fbc:	10000b26 	beq	r2,zero,2800fec <memchr+0xc4>
 2800fc0:	20800003 	ldbu	r2,0(r4)
 2800fc4:	28800f26 	beq	r5,r2,2801004 <memchr+0xdc>
 2800fc8:	20800043 	ldbu	r2,1(r4)
 2800fcc:	21c00044 	addi	r7,r4,1
 2800fd0:	28800c26 	beq	r5,r2,2801004 <memchr+0xdc>
 2800fd4:	20800083 	ldbu	r2,2(r4)
 2800fd8:	21c00084 	addi	r7,r4,2
 2800fdc:	28800926 	beq	r5,r2,2801004 <memchr+0xdc>
 2800fe0:	208000c3 	ldbu	r2,3(r4)
 2800fe4:	21c000c4 	addi	r7,r4,3
 2800fe8:	28800626 	beq	r5,r2,2801004 <memchr+0xdc>
 2800fec:	21000104 	addi	r4,r4,4
 2800ff0:	59bfea36 	bltu	r11,r6,2800f9c <memchr+0x74>
 2800ff4:	2007883a 	mov	r3,r4
 2800ff8:	003fd106 	br	2800f40 <memchr+0x18>
 2800ffc:	0005883a 	mov	r2,zero
 2801000:	f800283a 	ret
 2801004:	3805883a 	mov	r2,r7
 2801008:	f800283a 	ret

0280100c <memcpy>:
 280100c:	01c003c4 	movi	r7,15
 2801010:	2007883a 	mov	r3,r4
 2801014:	3980032e 	bgeu	r7,r6,2801024 <memcpy+0x18>
 2801018:	2904b03a 	or	r2,r5,r4
 280101c:	108000cc 	andi	r2,r2,3
 2801020:	10000926 	beq	r2,zero,2801048 <memcpy+0x3c>
 2801024:	30000626 	beq	r6,zero,2801040 <memcpy+0x34>
 2801028:	30cd883a 	add	r6,r6,r3
 280102c:	28800003 	ldbu	r2,0(r5)
 2801030:	29400044 	addi	r5,r5,1
 2801034:	18800005 	stb	r2,0(r3)
 2801038:	18c00044 	addi	r3,r3,1
 280103c:	30fffb1e 	bne	r6,r3,280102c <memcpy+0x20>
 2801040:	2005883a 	mov	r2,r4
 2801044:	f800283a 	ret
 2801048:	3811883a 	mov	r8,r7
 280104c:	200f883a 	mov	r7,r4
 2801050:	28c00017 	ldw	r3,0(r5)
 2801054:	31bffc04 	addi	r6,r6,-16
 2801058:	38c00015 	stw	r3,0(r7)
 280105c:	28800117 	ldw	r2,4(r5)
 2801060:	38800115 	stw	r2,4(r7)
 2801064:	28c00217 	ldw	r3,8(r5)
 2801068:	38c00215 	stw	r3,8(r7)
 280106c:	28800317 	ldw	r2,12(r5)
 2801070:	29400404 	addi	r5,r5,16
 2801074:	38800315 	stw	r2,12(r7)
 2801078:	39c00404 	addi	r7,r7,16
 280107c:	41bff436 	bltu	r8,r6,2801050 <memcpy+0x44>
 2801080:	008000c4 	movi	r2,3
 2801084:	1180072e 	bgeu	r2,r6,28010a4 <memcpy+0x98>
 2801088:	1007883a 	mov	r3,r2
 280108c:	28800017 	ldw	r2,0(r5)
 2801090:	31bfff04 	addi	r6,r6,-4
 2801094:	29400104 	addi	r5,r5,4
 2801098:	38800015 	stw	r2,0(r7)
 280109c:	39c00104 	addi	r7,r7,4
 28010a0:	19bffa36 	bltu	r3,r6,280108c <memcpy+0x80>
 28010a4:	3807883a 	mov	r3,r7
 28010a8:	003fde06 	br	2801024 <memcpy+0x18>

028010ac <memmove>:
 28010ac:	2807883a 	mov	r3,r5
 28010b0:	2011883a 	mov	r8,r4
 28010b4:	29000c2e 	bgeu	r5,r4,28010e8 <memmove+0x3c>
 28010b8:	298f883a 	add	r7,r5,r6
 28010bc:	21c00a2e 	bgeu	r4,r7,28010e8 <memmove+0x3c>
 28010c0:	30000726 	beq	r6,zero,28010e0 <memmove+0x34>
 28010c4:	2187883a 	add	r3,r4,r6
 28010c8:	198dc83a 	sub	r6,r3,r6
 28010cc:	39ffffc4 	addi	r7,r7,-1
 28010d0:	38800003 	ldbu	r2,0(r7)
 28010d4:	18ffffc4 	addi	r3,r3,-1
 28010d8:	18800005 	stb	r2,0(r3)
 28010dc:	19bffb1e 	bne	r3,r6,28010cc <memmove+0x20>
 28010e0:	2005883a 	mov	r2,r4
 28010e4:	f800283a 	ret
 28010e8:	01c003c4 	movi	r7,15
 28010ec:	39800a36 	bltu	r7,r6,2801118 <memmove+0x6c>
 28010f0:	303ffb26 	beq	r6,zero,28010e0 <memmove+0x34>
 28010f4:	400f883a 	mov	r7,r8
 28010f8:	320d883a 	add	r6,r6,r8
 28010fc:	28800003 	ldbu	r2,0(r5)
 2801100:	29400044 	addi	r5,r5,1
 2801104:	38800005 	stb	r2,0(r7)
 2801108:	39c00044 	addi	r7,r7,1
 280110c:	39bffb1e 	bne	r7,r6,28010fc <memmove+0x50>
 2801110:	2005883a 	mov	r2,r4
 2801114:	f800283a 	ret
 2801118:	1904b03a 	or	r2,r3,r4
 280111c:	108000cc 	andi	r2,r2,3
 2801120:	103ff31e 	bne	r2,zero,28010f0 <memmove+0x44>
 2801124:	3811883a 	mov	r8,r7
 2801128:	180b883a 	mov	r5,r3
 280112c:	200f883a 	mov	r7,r4
 2801130:	28c00017 	ldw	r3,0(r5)
 2801134:	31bffc04 	addi	r6,r6,-16
 2801138:	38c00015 	stw	r3,0(r7)
 280113c:	28800117 	ldw	r2,4(r5)
 2801140:	38800115 	stw	r2,4(r7)
 2801144:	28c00217 	ldw	r3,8(r5)
 2801148:	38c00215 	stw	r3,8(r7)
 280114c:	28800317 	ldw	r2,12(r5)
 2801150:	29400404 	addi	r5,r5,16
 2801154:	38800315 	stw	r2,12(r7)
 2801158:	39c00404 	addi	r7,r7,16
 280115c:	41bff436 	bltu	r8,r6,2801130 <memmove+0x84>
 2801160:	008000c4 	movi	r2,3
 2801164:	1180072e 	bgeu	r2,r6,2801184 <memmove+0xd8>
 2801168:	1007883a 	mov	r3,r2
 280116c:	28800017 	ldw	r2,0(r5)
 2801170:	31bfff04 	addi	r6,r6,-4
 2801174:	29400104 	addi	r5,r5,4
 2801178:	38800015 	stw	r2,0(r7)
 280117c:	39c00104 	addi	r7,r7,4
 2801180:	19bffa36 	bltu	r3,r6,280116c <memmove+0xc0>
 2801184:	3811883a 	mov	r8,r7
 2801188:	003fd906 	br	28010f0 <memmove+0x44>

0280118c <_realloc_r>:
 280118c:	defff404 	addi	sp,sp,-48
 2801190:	dd800815 	stw	r22,32(sp)
 2801194:	dc800415 	stw	r18,16(sp)
 2801198:	dc400315 	stw	r17,12(sp)
 280119c:	dfc00b15 	stw	ra,44(sp)
 28011a0:	df000a15 	stw	fp,40(sp)
 28011a4:	ddc00915 	stw	r23,36(sp)
 28011a8:	dd400715 	stw	r21,28(sp)
 28011ac:	dd000615 	stw	r20,24(sp)
 28011b0:	dcc00515 	stw	r19,20(sp)
 28011b4:	dc000215 	stw	r16,8(sp)
 28011b8:	2825883a 	mov	r18,r5
 28011bc:	3023883a 	mov	r17,r6
 28011c0:	202d883a 	mov	r22,r4
 28011c4:	2800c926 	beq	r5,zero,28014ec <_realloc_r+0x360>
 28011c8:	28032340 	call	2803234 <__malloc_lock>
 28011cc:	943ffe04 	addi	r16,r18,-8
 28011d0:	88c002c4 	addi	r3,r17,11
 28011d4:	00800584 	movi	r2,22
 28011d8:	82000117 	ldw	r8,4(r16)
 28011dc:	10c01b2e 	bgeu	r2,r3,280124c <_realloc_r+0xc0>
 28011e0:	00bffe04 	movi	r2,-8
 28011e4:	188e703a 	and	r7,r3,r2
 28011e8:	3839883a 	mov	fp,r7
 28011ec:	38001a16 	blt	r7,zero,2801258 <_realloc_r+0xcc>
 28011f0:	e4401936 	bltu	fp,r17,2801258 <_realloc_r+0xcc>
 28011f4:	013fff04 	movi	r4,-4
 28011f8:	4126703a 	and	r19,r8,r4
 28011fc:	99c02616 	blt	r19,r7,2801298 <_realloc_r+0x10c>
 2801200:	802b883a 	mov	r21,r16
 2801204:	9829883a 	mov	r20,r19
 2801208:	84000204 	addi	r16,r16,8
 280120c:	a80f883a 	mov	r7,r21
 2801210:	a70dc83a 	sub	r6,r20,fp
 2801214:	008003c4 	movi	r2,15
 2801218:	1180c136 	bltu	r2,r6,2801520 <_realloc_r+0x394>
 280121c:	38800117 	ldw	r2,4(r7)
 2801220:	a549883a 	add	r4,r20,r21
 2801224:	1080004c 	andi	r2,r2,1
 2801228:	a084b03a 	or	r2,r20,r2
 280122c:	38800115 	stw	r2,4(r7)
 2801230:	20c00117 	ldw	r3,4(r4)
 2801234:	18c00054 	ori	r3,r3,1
 2801238:	20c00115 	stw	r3,4(r4)
 280123c:	b009883a 	mov	r4,r22
 2801240:	28032540 	call	2803254 <__malloc_unlock>
 2801244:	8023883a 	mov	r17,r16
 2801248:	00000606 	br	2801264 <_realloc_r+0xd8>
 280124c:	01c00404 	movi	r7,16
 2801250:	3839883a 	mov	fp,r7
 2801254:	e47fe72e 	bgeu	fp,r17,28011f4 <_realloc_r+0x68>
 2801258:	00800304 	movi	r2,12
 280125c:	0023883a 	mov	r17,zero
 2801260:	b0800015 	stw	r2,0(r22)
 2801264:	8805883a 	mov	r2,r17
 2801268:	dfc00b17 	ldw	ra,44(sp)
 280126c:	df000a17 	ldw	fp,40(sp)
 2801270:	ddc00917 	ldw	r23,36(sp)
 2801274:	dd800817 	ldw	r22,32(sp)
 2801278:	dd400717 	ldw	r21,28(sp)
 280127c:	dd000617 	ldw	r20,24(sp)
 2801280:	dcc00517 	ldw	r19,20(sp)
 2801284:	dc800417 	ldw	r18,16(sp)
 2801288:	dc400317 	ldw	r17,12(sp)
 280128c:	dc000217 	ldw	r16,8(sp)
 2801290:	dec00c04 	addi	sp,sp,48
 2801294:	f800283a 	ret
 2801298:	0080a034 	movhi	r2,640
 280129c:	109c5804 	addi	r2,r2,29024
 28012a0:	12400217 	ldw	r9,8(r2)
 28012a4:	84cd883a 	add	r6,r16,r19
 28012a8:	802b883a 	mov	r21,r16
 28012ac:	3240b926 	beq	r6,r9,2801594 <_realloc_r+0x408>
 28012b0:	31400117 	ldw	r5,4(r6)
 28012b4:	00bfff84 	movi	r2,-2
 28012b8:	2884703a 	and	r2,r5,r2
 28012bc:	1185883a 	add	r2,r2,r6
 28012c0:	10c00117 	ldw	r3,4(r2)
 28012c4:	18c0004c 	andi	r3,r3,1
 28012c8:	1807003a 	cmpeq	r3,r3,zero
 28012cc:	1800a326 	beq	r3,zero,280155c <_realloc_r+0x3d0>
 28012d0:	2908703a 	and	r4,r5,r4
 28012d4:	9929883a 	add	r20,r19,r4
 28012d8:	a1c0a30e 	bge	r20,r7,2801568 <_realloc_r+0x3dc>
 28012dc:	4080004c 	andi	r2,r8,1
 28012e0:	1000551e 	bne	r2,zero,2801438 <_realloc_r+0x2ac>
 28012e4:	80800017 	ldw	r2,0(r16)
 28012e8:	80afc83a 	sub	r23,r16,r2
 28012ec:	b8c00117 	ldw	r3,4(r23)
 28012f0:	00bfff04 	movi	r2,-4
 28012f4:	1884703a 	and	r2,r3,r2
 28012f8:	30002e26 	beq	r6,zero,28013b4 <_realloc_r+0x228>
 28012fc:	3240b926 	beq	r6,r9,28015e4 <_realloc_r+0x458>
 2801300:	98a9883a 	add	r20,r19,r2
 2801304:	2509883a 	add	r4,r4,r20
 2801308:	d9000015 	stw	r4,0(sp)
 280130c:	21c02a16 	blt	r4,r7,28013b8 <_realloc_r+0x22c>
 2801310:	30800317 	ldw	r2,12(r6)
 2801314:	30c00217 	ldw	r3,8(r6)
 2801318:	01400904 	movi	r5,36
 280131c:	99bfff04 	addi	r6,r19,-4
 2801320:	18800315 	stw	r2,12(r3)
 2801324:	10c00215 	stw	r3,8(r2)
 2801328:	b9000317 	ldw	r4,12(r23)
 280132c:	b8800217 	ldw	r2,8(r23)
 2801330:	b82b883a 	mov	r21,r23
 2801334:	bc000204 	addi	r16,r23,8
 2801338:	20800215 	stw	r2,8(r4)
 280133c:	11000315 	stw	r4,12(r2)
 2801340:	2980e436 	bltu	r5,r6,28016d4 <_realloc_r+0x548>
 2801344:	008004c4 	movi	r2,19
 2801348:	9009883a 	mov	r4,r18
 280134c:	8011883a 	mov	r8,r16
 2801350:	11800f2e 	bgeu	r2,r6,2801390 <_realloc_r+0x204>
 2801354:	90800017 	ldw	r2,0(r18)
 2801358:	ba000404 	addi	r8,r23,16
 280135c:	91000204 	addi	r4,r18,8
 2801360:	b8800215 	stw	r2,8(r23)
 2801364:	90c00117 	ldw	r3,4(r18)
 2801368:	008006c4 	movi	r2,27
 280136c:	b8c00315 	stw	r3,12(r23)
 2801370:	1180072e 	bgeu	r2,r6,2801390 <_realloc_r+0x204>
 2801374:	90c00217 	ldw	r3,8(r18)
 2801378:	ba000604 	addi	r8,r23,24
 280137c:	91000404 	addi	r4,r18,16
 2801380:	b8c00415 	stw	r3,16(r23)
 2801384:	90800317 	ldw	r2,12(r18)
 2801388:	b8800515 	stw	r2,20(r23)
 280138c:	3140e726 	beq	r6,r5,280172c <_realloc_r+0x5a0>
 2801390:	20800017 	ldw	r2,0(r4)
 2801394:	dd000017 	ldw	r20,0(sp)
 2801398:	b80f883a 	mov	r7,r23
 280139c:	40800015 	stw	r2,0(r8)
 28013a0:	20c00117 	ldw	r3,4(r4)
 28013a4:	40c00115 	stw	r3,4(r8)
 28013a8:	20800217 	ldw	r2,8(r4)
 28013ac:	40800215 	stw	r2,8(r8)
 28013b0:	003f9706 	br	2801210 <_realloc_r+0x84>
 28013b4:	98a9883a 	add	r20,r19,r2
 28013b8:	a1c01f16 	blt	r20,r7,2801438 <_realloc_r+0x2ac>
 28013bc:	b8c00317 	ldw	r3,12(r23)
 28013c0:	b8800217 	ldw	r2,8(r23)
 28013c4:	99bfff04 	addi	r6,r19,-4
 28013c8:	01400904 	movi	r5,36
 28013cc:	b82b883a 	mov	r21,r23
 28013d0:	18800215 	stw	r2,8(r3)
 28013d4:	10c00315 	stw	r3,12(r2)
 28013d8:	bc000204 	addi	r16,r23,8
 28013dc:	2980c336 	bltu	r5,r6,28016ec <_realloc_r+0x560>
 28013e0:	008004c4 	movi	r2,19
 28013e4:	9009883a 	mov	r4,r18
 28013e8:	8011883a 	mov	r8,r16
 28013ec:	11800f2e 	bgeu	r2,r6,280142c <_realloc_r+0x2a0>
 28013f0:	90800017 	ldw	r2,0(r18)
 28013f4:	ba000404 	addi	r8,r23,16
 28013f8:	91000204 	addi	r4,r18,8
 28013fc:	b8800215 	stw	r2,8(r23)
 2801400:	90c00117 	ldw	r3,4(r18)
 2801404:	008006c4 	movi	r2,27
 2801408:	b8c00315 	stw	r3,12(r23)
 280140c:	1180072e 	bgeu	r2,r6,280142c <_realloc_r+0x2a0>
 2801410:	90c00217 	ldw	r3,8(r18)
 2801414:	ba000604 	addi	r8,r23,24
 2801418:	91000404 	addi	r4,r18,16
 280141c:	b8c00415 	stw	r3,16(r23)
 2801420:	90800317 	ldw	r2,12(r18)
 2801424:	b8800515 	stw	r2,20(r23)
 2801428:	3140c726 	beq	r6,r5,2801748 <_realloc_r+0x5bc>
 280142c:	20800017 	ldw	r2,0(r4)
 2801430:	b80f883a 	mov	r7,r23
 2801434:	003fd906 	br	280139c <_realloc_r+0x210>
 2801438:	880b883a 	mov	r5,r17
 280143c:	b009883a 	mov	r4,r22
 2801440:	28007e80 	call	28007e8 <_malloc_r>
 2801444:	1023883a 	mov	r17,r2
 2801448:	10002526 	beq	r2,zero,28014e0 <_realloc_r+0x354>
 280144c:	80800117 	ldw	r2,4(r16)
 2801450:	00ffff84 	movi	r3,-2
 2801454:	893ffe04 	addi	r4,r17,-8
 2801458:	10c4703a 	and	r2,r2,r3
 280145c:	8085883a 	add	r2,r16,r2
 2801460:	20809526 	beq	r4,r2,28016b8 <_realloc_r+0x52c>
 2801464:	99bfff04 	addi	r6,r19,-4
 2801468:	01c00904 	movi	r7,36
 280146c:	39804536 	bltu	r7,r6,2801584 <_realloc_r+0x3f8>
 2801470:	008004c4 	movi	r2,19
 2801474:	9009883a 	mov	r4,r18
 2801478:	880b883a 	mov	r5,r17
 280147c:	11800f2e 	bgeu	r2,r6,28014bc <_realloc_r+0x330>
 2801480:	90800017 	ldw	r2,0(r18)
 2801484:	89400204 	addi	r5,r17,8
 2801488:	91000204 	addi	r4,r18,8
 280148c:	88800015 	stw	r2,0(r17)
 2801490:	90c00117 	ldw	r3,4(r18)
 2801494:	008006c4 	movi	r2,27
 2801498:	88c00115 	stw	r3,4(r17)
 280149c:	1180072e 	bgeu	r2,r6,28014bc <_realloc_r+0x330>
 28014a0:	90c00217 	ldw	r3,8(r18)
 28014a4:	89400404 	addi	r5,r17,16
 28014a8:	91000404 	addi	r4,r18,16
 28014ac:	88c00215 	stw	r3,8(r17)
 28014b0:	90800317 	ldw	r2,12(r18)
 28014b4:	88800315 	stw	r2,12(r17)
 28014b8:	31c09126 	beq	r6,r7,2801700 <_realloc_r+0x574>
 28014bc:	20800017 	ldw	r2,0(r4)
 28014c0:	28800015 	stw	r2,0(r5)
 28014c4:	20c00117 	ldw	r3,4(r4)
 28014c8:	28c00115 	stw	r3,4(r5)
 28014cc:	20800217 	ldw	r2,8(r4)
 28014d0:	28800215 	stw	r2,8(r5)
 28014d4:	900b883a 	mov	r5,r18
 28014d8:	b009883a 	mov	r4,r22
 28014dc:	2801f7c0 	call	2801f7c <_free_r>
 28014e0:	b009883a 	mov	r4,r22
 28014e4:	28032540 	call	2803254 <__malloc_unlock>
 28014e8:	003f5e06 	br	2801264 <_realloc_r+0xd8>
 28014ec:	300b883a 	mov	r5,r6
 28014f0:	dfc00b17 	ldw	ra,44(sp)
 28014f4:	df000a17 	ldw	fp,40(sp)
 28014f8:	ddc00917 	ldw	r23,36(sp)
 28014fc:	dd800817 	ldw	r22,32(sp)
 2801500:	dd400717 	ldw	r21,28(sp)
 2801504:	dd000617 	ldw	r20,24(sp)
 2801508:	dcc00517 	ldw	r19,20(sp)
 280150c:	dc800417 	ldw	r18,16(sp)
 2801510:	dc400317 	ldw	r17,12(sp)
 2801514:	dc000217 	ldw	r16,8(sp)
 2801518:	dec00c04 	addi	sp,sp,48
 280151c:	28007e81 	jmpi	28007e8 <_malloc_r>
 2801520:	38800117 	ldw	r2,4(r7)
 2801524:	e54b883a 	add	r5,fp,r21
 2801528:	31000054 	ori	r4,r6,1
 280152c:	1080004c 	andi	r2,r2,1
 2801530:	1704b03a 	or	r2,r2,fp
 2801534:	38800115 	stw	r2,4(r7)
 2801538:	29000115 	stw	r4,4(r5)
 280153c:	2987883a 	add	r3,r5,r6
 2801540:	18800117 	ldw	r2,4(r3)
 2801544:	29400204 	addi	r5,r5,8
 2801548:	b009883a 	mov	r4,r22
 280154c:	10800054 	ori	r2,r2,1
 2801550:	18800115 	stw	r2,4(r3)
 2801554:	2801f7c0 	call	2801f7c <_free_r>
 2801558:	003f3806 	br	280123c <_realloc_r+0xb0>
 280155c:	000d883a 	mov	r6,zero
 2801560:	0009883a 	mov	r4,zero
 2801564:	003f5d06 	br	28012dc <_realloc_r+0x150>
 2801568:	30c00217 	ldw	r3,8(r6)
 280156c:	30800317 	ldw	r2,12(r6)
 2801570:	800f883a 	mov	r7,r16
 2801574:	84000204 	addi	r16,r16,8
 2801578:	10c00215 	stw	r3,8(r2)
 280157c:	18800315 	stw	r2,12(r3)
 2801580:	003f2306 	br	2801210 <_realloc_r+0x84>
 2801584:	8809883a 	mov	r4,r17
 2801588:	900b883a 	mov	r5,r18
 280158c:	28010ac0 	call	28010ac <memmove>
 2801590:	003fd006 	br	28014d4 <_realloc_r+0x348>
 2801594:	30800117 	ldw	r2,4(r6)
 2801598:	e0c00404 	addi	r3,fp,16
 280159c:	1108703a 	and	r4,r2,r4
 28015a0:	9905883a 	add	r2,r19,r4
 28015a4:	10ff4d16 	blt	r2,r3,28012dc <_realloc_r+0x150>
 28015a8:	1705c83a 	sub	r2,r2,fp
 28015ac:	870b883a 	add	r5,r16,fp
 28015b0:	10800054 	ori	r2,r2,1
 28015b4:	28800115 	stw	r2,4(r5)
 28015b8:	80c00117 	ldw	r3,4(r16)
 28015bc:	0080a034 	movhi	r2,640
 28015c0:	109c5804 	addi	r2,r2,29024
 28015c4:	b009883a 	mov	r4,r22
 28015c8:	18c0004c 	andi	r3,r3,1
 28015cc:	e0c6b03a 	or	r3,fp,r3
 28015d0:	11400215 	stw	r5,8(r2)
 28015d4:	80c00115 	stw	r3,4(r16)
 28015d8:	28032540 	call	2803254 <__malloc_unlock>
 28015dc:	84400204 	addi	r17,r16,8
 28015e0:	003f2006 	br	2801264 <_realloc_r+0xd8>
 28015e4:	98a9883a 	add	r20,r19,r2
 28015e8:	2509883a 	add	r4,r4,r20
 28015ec:	e0800404 	addi	r2,fp,16
 28015f0:	d9000115 	stw	r4,4(sp)
 28015f4:	20bf7016 	blt	r4,r2,28013b8 <_realloc_r+0x22c>
 28015f8:	b8c00317 	ldw	r3,12(r23)
 28015fc:	b8800217 	ldw	r2,8(r23)
 2801600:	99bfff04 	addi	r6,r19,-4
 2801604:	01400904 	movi	r5,36
 2801608:	18800215 	stw	r2,8(r3)
 280160c:	10c00315 	stw	r3,12(r2)
 2801610:	bc400204 	addi	r17,r23,8
 2801614:	29804136 	bltu	r5,r6,280171c <_realloc_r+0x590>
 2801618:	008004c4 	movi	r2,19
 280161c:	9009883a 	mov	r4,r18
 2801620:	880f883a 	mov	r7,r17
 2801624:	11800f2e 	bgeu	r2,r6,2801664 <_realloc_r+0x4d8>
 2801628:	90800017 	ldw	r2,0(r18)
 280162c:	b9c00404 	addi	r7,r23,16
 2801630:	91000204 	addi	r4,r18,8
 2801634:	b8800215 	stw	r2,8(r23)
 2801638:	90c00117 	ldw	r3,4(r18)
 280163c:	008006c4 	movi	r2,27
 2801640:	b8c00315 	stw	r3,12(r23)
 2801644:	1180072e 	bgeu	r2,r6,2801664 <_realloc_r+0x4d8>
 2801648:	90c00217 	ldw	r3,8(r18)
 280164c:	b9c00604 	addi	r7,r23,24
 2801650:	91000404 	addi	r4,r18,16
 2801654:	b8c00415 	stw	r3,16(r23)
 2801658:	90800317 	ldw	r2,12(r18)
 280165c:	b8800515 	stw	r2,20(r23)
 2801660:	31404026 	beq	r6,r5,2801764 <_realloc_r+0x5d8>
 2801664:	20800017 	ldw	r2,0(r4)
 2801668:	38800015 	stw	r2,0(r7)
 280166c:	20c00117 	ldw	r3,4(r4)
 2801670:	38c00115 	stw	r3,4(r7)
 2801674:	20800217 	ldw	r2,8(r4)
 2801678:	38800215 	stw	r2,8(r7)
 280167c:	d8c00117 	ldw	r3,4(sp)
 2801680:	bf0b883a 	add	r5,r23,fp
 2801684:	b009883a 	mov	r4,r22
 2801688:	1f05c83a 	sub	r2,r3,fp
 280168c:	10800054 	ori	r2,r2,1
 2801690:	28800115 	stw	r2,4(r5)
 2801694:	b8c00117 	ldw	r3,4(r23)
 2801698:	0080a034 	movhi	r2,640
 280169c:	109c5804 	addi	r2,r2,29024
 28016a0:	11400215 	stw	r5,8(r2)
 28016a4:	18c0004c 	andi	r3,r3,1
 28016a8:	e0c6b03a 	or	r3,fp,r3
 28016ac:	b8c00115 	stw	r3,4(r23)
 28016b0:	28032540 	call	2803254 <__malloc_unlock>
 28016b4:	003eeb06 	br	2801264 <_realloc_r+0xd8>
 28016b8:	20800117 	ldw	r2,4(r4)
 28016bc:	00ffff04 	movi	r3,-4
 28016c0:	800f883a 	mov	r7,r16
 28016c4:	10c4703a 	and	r2,r2,r3
 28016c8:	98a9883a 	add	r20,r19,r2
 28016cc:	84000204 	addi	r16,r16,8
 28016d0:	003ecf06 	br	2801210 <_realloc_r+0x84>
 28016d4:	900b883a 	mov	r5,r18
 28016d8:	8009883a 	mov	r4,r16
 28016dc:	28010ac0 	call	28010ac <memmove>
 28016e0:	dd000017 	ldw	r20,0(sp)
 28016e4:	b80f883a 	mov	r7,r23
 28016e8:	003ec906 	br	2801210 <_realloc_r+0x84>
 28016ec:	900b883a 	mov	r5,r18
 28016f0:	8009883a 	mov	r4,r16
 28016f4:	28010ac0 	call	28010ac <memmove>
 28016f8:	b80f883a 	mov	r7,r23
 28016fc:	003ec406 	br	2801210 <_realloc_r+0x84>
 2801700:	90c00417 	ldw	r3,16(r18)
 2801704:	89400604 	addi	r5,r17,24
 2801708:	91000604 	addi	r4,r18,24
 280170c:	88c00415 	stw	r3,16(r17)
 2801710:	90800517 	ldw	r2,20(r18)
 2801714:	88800515 	stw	r2,20(r17)
 2801718:	003f6806 	br	28014bc <_realloc_r+0x330>
 280171c:	900b883a 	mov	r5,r18
 2801720:	8809883a 	mov	r4,r17
 2801724:	28010ac0 	call	28010ac <memmove>
 2801728:	003fd406 	br	280167c <_realloc_r+0x4f0>
 280172c:	90c00417 	ldw	r3,16(r18)
 2801730:	91000604 	addi	r4,r18,24
 2801734:	ba000804 	addi	r8,r23,32
 2801738:	b8c00615 	stw	r3,24(r23)
 280173c:	90800517 	ldw	r2,20(r18)
 2801740:	b8800715 	stw	r2,28(r23)
 2801744:	003f1206 	br	2801390 <_realloc_r+0x204>
 2801748:	90c00417 	ldw	r3,16(r18)
 280174c:	91000604 	addi	r4,r18,24
 2801750:	ba000804 	addi	r8,r23,32
 2801754:	b8c00615 	stw	r3,24(r23)
 2801758:	90800517 	ldw	r2,20(r18)
 280175c:	b8800715 	stw	r2,28(r23)
 2801760:	003f3206 	br	280142c <_realloc_r+0x2a0>
 2801764:	90c00417 	ldw	r3,16(r18)
 2801768:	91000604 	addi	r4,r18,24
 280176c:	b9c00804 	addi	r7,r23,32
 2801770:	b8c00615 	stw	r3,24(r23)
 2801774:	90800517 	ldw	r2,20(r18)
 2801778:	b8800715 	stw	r2,28(r23)
 280177c:	003fb906 	br	2801664 <_realloc_r+0x4d8>

02801780 <_sbrk_r>:
 2801780:	defffd04 	addi	sp,sp,-12
 2801784:	dc000015 	stw	r16,0(sp)
 2801788:	0400a074 	movhi	r16,641
 280178c:	84295704 	addi	r16,r16,-23204
 2801790:	dc400115 	stw	r17,4(sp)
 2801794:	80000015 	stw	zero,0(r16)
 2801798:	2023883a 	mov	r17,r4
 280179c:	2809883a 	mov	r4,r5
 28017a0:	dfc00215 	stw	ra,8(sp)
 28017a4:	28034700 	call	2803470 <sbrk>
 28017a8:	1007883a 	mov	r3,r2
 28017ac:	00bfffc4 	movi	r2,-1
 28017b0:	18800626 	beq	r3,r2,28017cc <_sbrk_r+0x4c>
 28017b4:	1805883a 	mov	r2,r3
 28017b8:	dfc00217 	ldw	ra,8(sp)
 28017bc:	dc400117 	ldw	r17,4(sp)
 28017c0:	dc000017 	ldw	r16,0(sp)
 28017c4:	dec00304 	addi	sp,sp,12
 28017c8:	f800283a 	ret
 28017cc:	80800017 	ldw	r2,0(r16)
 28017d0:	103ff826 	beq	r2,zero,28017b4 <_sbrk_r+0x34>
 28017d4:	88800015 	stw	r2,0(r17)
 28017d8:	1805883a 	mov	r2,r3
 28017dc:	dfc00217 	ldw	ra,8(sp)
 28017e0:	dc400117 	ldw	r17,4(sp)
 28017e4:	dc000017 	ldw	r16,0(sp)
 28017e8:	dec00304 	addi	sp,sp,12
 28017ec:	f800283a 	ret

028017f0 <__swsetup_r>:
 28017f0:	0080a074 	movhi	r2,641
 28017f4:	10a24404 	addi	r2,r2,-30448
 28017f8:	10c00017 	ldw	r3,0(r2)
 28017fc:	defffd04 	addi	sp,sp,-12
 2801800:	dc400115 	stw	r17,4(sp)
 2801804:	dc000015 	stw	r16,0(sp)
 2801808:	dfc00215 	stw	ra,8(sp)
 280180c:	2023883a 	mov	r17,r4
 2801810:	2821883a 	mov	r16,r5
 2801814:	18000226 	beq	r3,zero,2801820 <__swsetup_r+0x30>
 2801818:	18800e17 	ldw	r2,56(r3)
 280181c:	10001f26 	beq	r2,zero,280189c <__swsetup_r+0xac>
 2801820:	8100030b 	ldhu	r4,12(r16)
 2801824:	2080020c 	andi	r2,r4,8
 2801828:	10002826 	beq	r2,zero,28018cc <__swsetup_r+0xdc>
 280182c:	81400417 	ldw	r5,16(r16)
 2801830:	28001d26 	beq	r5,zero,28018a8 <__swsetup_r+0xb8>
 2801834:	2080004c 	andi	r2,r4,1
 2801838:	1005003a 	cmpeq	r2,r2,zero
 280183c:	10000b26 	beq	r2,zero,280186c <__swsetup_r+0x7c>
 2801840:	2080008c 	andi	r2,r4,2
 2801844:	10001226 	beq	r2,zero,2801890 <__swsetup_r+0xa0>
 2801848:	0005883a 	mov	r2,zero
 280184c:	80800215 	stw	r2,8(r16)
 2801850:	28000b26 	beq	r5,zero,2801880 <__swsetup_r+0x90>
 2801854:	0005883a 	mov	r2,zero
 2801858:	dfc00217 	ldw	ra,8(sp)
 280185c:	dc400117 	ldw	r17,4(sp)
 2801860:	dc000017 	ldw	r16,0(sp)
 2801864:	dec00304 	addi	sp,sp,12
 2801868:	f800283a 	ret
 280186c:	80800517 	ldw	r2,20(r16)
 2801870:	80000215 	stw	zero,8(r16)
 2801874:	0085c83a 	sub	r2,zero,r2
 2801878:	80800615 	stw	r2,24(r16)
 280187c:	283ff51e 	bne	r5,zero,2801854 <__swsetup_r+0x64>
 2801880:	2080200c 	andi	r2,r4,128
 2801884:	103ff326 	beq	r2,zero,2801854 <__swsetup_r+0x64>
 2801888:	00bfffc4 	movi	r2,-1
 280188c:	003ff206 	br	2801858 <__swsetup_r+0x68>
 2801890:	80800517 	ldw	r2,20(r16)
 2801894:	80800215 	stw	r2,8(r16)
 2801898:	003fed06 	br	2801850 <__swsetup_r+0x60>
 280189c:	1809883a 	mov	r4,r3
 28018a0:	2801bc40 	call	2801bc4 <__sinit>
 28018a4:	003fde06 	br	2801820 <__swsetup_r+0x30>
 28018a8:	20c0a00c 	andi	r3,r4,640
 28018ac:	00808004 	movi	r2,512
 28018b0:	18bfe026 	beq	r3,r2,2801834 <__swsetup_r+0x44>
 28018b4:	8809883a 	mov	r4,r17
 28018b8:	800b883a 	mov	r5,r16
 28018bc:	28024100 	call	2802410 <__smakebuf_r>
 28018c0:	8100030b 	ldhu	r4,12(r16)
 28018c4:	81400417 	ldw	r5,16(r16)
 28018c8:	003fda06 	br	2801834 <__swsetup_r+0x44>
 28018cc:	2080040c 	andi	r2,r4,16
 28018d0:	103fed26 	beq	r2,zero,2801888 <__swsetup_r+0x98>
 28018d4:	2080010c 	andi	r2,r4,4
 28018d8:	10001226 	beq	r2,zero,2801924 <__swsetup_r+0x134>
 28018dc:	81400c17 	ldw	r5,48(r16)
 28018e0:	28000526 	beq	r5,zero,28018f8 <__swsetup_r+0x108>
 28018e4:	80801004 	addi	r2,r16,64
 28018e8:	28800226 	beq	r5,r2,28018f4 <__swsetup_r+0x104>
 28018ec:	8809883a 	mov	r4,r17
 28018f0:	2801f7c0 	call	2801f7c <_free_r>
 28018f4:	80000c15 	stw	zero,48(r16)
 28018f8:	8080030b 	ldhu	r2,12(r16)
 28018fc:	81400417 	ldw	r5,16(r16)
 2801900:	80000115 	stw	zero,4(r16)
 2801904:	10bff6cc 	andi	r2,r2,65499
 2801908:	8080030d 	sth	r2,12(r16)
 280190c:	81400015 	stw	r5,0(r16)
 2801910:	8080030b 	ldhu	r2,12(r16)
 2801914:	10800214 	ori	r2,r2,8
 2801918:	113fffcc 	andi	r4,r2,65535
 280191c:	8080030d 	sth	r2,12(r16)
 2801920:	003fc306 	br	2801830 <__swsetup_r+0x40>
 2801924:	81400417 	ldw	r5,16(r16)
 2801928:	003ff906 	br	2801910 <__swsetup_r+0x120>

0280192c <_fflush_r>:
 280192c:	defffb04 	addi	sp,sp,-20
 2801930:	dcc00315 	stw	r19,12(sp)
 2801934:	dc800215 	stw	r18,8(sp)
 2801938:	dfc00415 	stw	ra,16(sp)
 280193c:	dc400115 	stw	r17,4(sp)
 2801940:	dc000015 	stw	r16,0(sp)
 2801944:	2027883a 	mov	r19,r4
 2801948:	2825883a 	mov	r18,r5
 280194c:	20000226 	beq	r4,zero,2801958 <_fflush_r+0x2c>
 2801950:	20800e17 	ldw	r2,56(r4)
 2801954:	10005626 	beq	r2,zero,2801ab0 <_fflush_r+0x184>
 2801958:	9100030b 	ldhu	r4,12(r18)
 280195c:	20ffffcc 	andi	r3,r4,65535
 2801960:	18e0001c 	xori	r3,r3,32768
 2801964:	18e00004 	addi	r3,r3,-32768
 2801968:	1880020c 	andi	r2,r3,8
 280196c:	1000261e 	bne	r2,zero,2801a08 <_fflush_r+0xdc>
 2801970:	90c00117 	ldw	r3,4(r18)
 2801974:	20820014 	ori	r2,r4,2048
 2801978:	9080030d 	sth	r2,12(r18)
 280197c:	1009883a 	mov	r4,r2
 2801980:	00c0400e 	bge	zero,r3,2801a84 <_fflush_r+0x158>
 2801984:	92000a17 	ldw	r8,40(r18)
 2801988:	40004026 	beq	r8,zero,2801a8c <_fflush_r+0x160>
 280198c:	2084000c 	andi	r2,r4,4096
 2801990:	10005326 	beq	r2,zero,2801ae0 <_fflush_r+0x1b4>
 2801994:	94001417 	ldw	r16,80(r18)
 2801998:	9080030b 	ldhu	r2,12(r18)
 280199c:	1080010c 	andi	r2,r2,4
 28019a0:	1000481e 	bne	r2,zero,2801ac4 <_fflush_r+0x198>
 28019a4:	91400717 	ldw	r5,28(r18)
 28019a8:	9809883a 	mov	r4,r19
 28019ac:	800d883a 	mov	r6,r16
 28019b0:	000f883a 	mov	r7,zero
 28019b4:	403ee83a 	callr	r8
 28019b8:	8080261e 	bne	r16,r2,2801a54 <_fflush_r+0x128>
 28019bc:	9080030b 	ldhu	r2,12(r18)
 28019c0:	91000417 	ldw	r4,16(r18)
 28019c4:	90000115 	stw	zero,4(r18)
 28019c8:	10bdffcc 	andi	r2,r2,63487
 28019cc:	10ffffcc 	andi	r3,r2,65535
 28019d0:	18c4000c 	andi	r3,r3,4096
 28019d4:	9080030d 	sth	r2,12(r18)
 28019d8:	91000015 	stw	r4,0(r18)
 28019dc:	18002b26 	beq	r3,zero,2801a8c <_fflush_r+0x160>
 28019e0:	0007883a 	mov	r3,zero
 28019e4:	1805883a 	mov	r2,r3
 28019e8:	94001415 	stw	r16,80(r18)
 28019ec:	dfc00417 	ldw	ra,16(sp)
 28019f0:	dcc00317 	ldw	r19,12(sp)
 28019f4:	dc800217 	ldw	r18,8(sp)
 28019f8:	dc400117 	ldw	r17,4(sp)
 28019fc:	dc000017 	ldw	r16,0(sp)
 2801a00:	dec00504 	addi	sp,sp,20
 2801a04:	f800283a 	ret
 2801a08:	94400417 	ldw	r17,16(r18)
 2801a0c:	88001f26 	beq	r17,zero,2801a8c <_fflush_r+0x160>
 2801a10:	90800017 	ldw	r2,0(r18)
 2801a14:	18c000cc 	andi	r3,r3,3
 2801a18:	94400015 	stw	r17,0(r18)
 2801a1c:	1461c83a 	sub	r16,r2,r17
 2801a20:	18002526 	beq	r3,zero,2801ab8 <_fflush_r+0x18c>
 2801a24:	0005883a 	mov	r2,zero
 2801a28:	90800215 	stw	r2,8(r18)
 2801a2c:	0400170e 	bge	zero,r16,2801a8c <_fflush_r+0x160>
 2801a30:	90c00917 	ldw	r3,36(r18)
 2801a34:	91400717 	ldw	r5,28(r18)
 2801a38:	880d883a 	mov	r6,r17
 2801a3c:	800f883a 	mov	r7,r16
 2801a40:	9809883a 	mov	r4,r19
 2801a44:	183ee83a 	callr	r3
 2801a48:	88a3883a 	add	r17,r17,r2
 2801a4c:	80a1c83a 	sub	r16,r16,r2
 2801a50:	00bff616 	blt	zero,r2,2801a2c <_fflush_r+0x100>
 2801a54:	9080030b 	ldhu	r2,12(r18)
 2801a58:	00ffffc4 	movi	r3,-1
 2801a5c:	10801014 	ori	r2,r2,64
 2801a60:	9080030d 	sth	r2,12(r18)
 2801a64:	1805883a 	mov	r2,r3
 2801a68:	dfc00417 	ldw	ra,16(sp)
 2801a6c:	dcc00317 	ldw	r19,12(sp)
 2801a70:	dc800217 	ldw	r18,8(sp)
 2801a74:	dc400117 	ldw	r17,4(sp)
 2801a78:	dc000017 	ldw	r16,0(sp)
 2801a7c:	dec00504 	addi	sp,sp,20
 2801a80:	f800283a 	ret
 2801a84:	90800f17 	ldw	r2,60(r18)
 2801a88:	00bfbe16 	blt	zero,r2,2801984 <_fflush_r+0x58>
 2801a8c:	0007883a 	mov	r3,zero
 2801a90:	1805883a 	mov	r2,r3
 2801a94:	dfc00417 	ldw	ra,16(sp)
 2801a98:	dcc00317 	ldw	r19,12(sp)
 2801a9c:	dc800217 	ldw	r18,8(sp)
 2801aa0:	dc400117 	ldw	r17,4(sp)
 2801aa4:	dc000017 	ldw	r16,0(sp)
 2801aa8:	dec00504 	addi	sp,sp,20
 2801aac:	f800283a 	ret
 2801ab0:	2801bc40 	call	2801bc4 <__sinit>
 2801ab4:	003fa806 	br	2801958 <_fflush_r+0x2c>
 2801ab8:	90800517 	ldw	r2,20(r18)
 2801abc:	90800215 	stw	r2,8(r18)
 2801ac0:	003fda06 	br	2801a2c <_fflush_r+0x100>
 2801ac4:	90800117 	ldw	r2,4(r18)
 2801ac8:	90c00c17 	ldw	r3,48(r18)
 2801acc:	80a1c83a 	sub	r16,r16,r2
 2801ad0:	183fb426 	beq	r3,zero,28019a4 <_fflush_r+0x78>
 2801ad4:	90800f17 	ldw	r2,60(r18)
 2801ad8:	80a1c83a 	sub	r16,r16,r2
 2801adc:	003fb106 	br	28019a4 <_fflush_r+0x78>
 2801ae0:	91400717 	ldw	r5,28(r18)
 2801ae4:	9809883a 	mov	r4,r19
 2801ae8:	000d883a 	mov	r6,zero
 2801aec:	01c00044 	movi	r7,1
 2801af0:	403ee83a 	callr	r8
 2801af4:	1021883a 	mov	r16,r2
 2801af8:	00bfffc4 	movi	r2,-1
 2801afc:	80800226 	beq	r16,r2,2801b08 <_fflush_r+0x1dc>
 2801b00:	92000a17 	ldw	r8,40(r18)
 2801b04:	003fa406 	br	2801998 <_fflush_r+0x6c>
 2801b08:	98c00017 	ldw	r3,0(r19)
 2801b0c:	00800744 	movi	r2,29
 2801b10:	18bfde26 	beq	r3,r2,2801a8c <_fflush_r+0x160>
 2801b14:	9080030b 	ldhu	r2,12(r18)
 2801b18:	8007883a 	mov	r3,r16
 2801b1c:	10801014 	ori	r2,r2,64
 2801b20:	9080030d 	sth	r2,12(r18)
 2801b24:	003fcf06 	br	2801a64 <_fflush_r+0x138>

02801b28 <fflush>:
 2801b28:	0140a034 	movhi	r5,640
 2801b2c:	29464b04 	addi	r5,r5,6444
 2801b30:	2007883a 	mov	r3,r4
 2801b34:	20000526 	beq	r4,zero,2801b4c <fflush+0x24>
 2801b38:	0080a074 	movhi	r2,641
 2801b3c:	10a24404 	addi	r2,r2,-30448
 2801b40:	11000017 	ldw	r4,0(r2)
 2801b44:	180b883a 	mov	r5,r3
 2801b48:	280192c1 	jmpi	280192c <_fflush_r>
 2801b4c:	0080a074 	movhi	r2,641
 2801b50:	10a24504 	addi	r2,r2,-30444
 2801b54:	11000017 	ldw	r4,0(r2)
 2801b58:	28022901 	jmpi	2802290 <_fwalk_reent>

02801b5c <std>:
 2801b5c:	0080a034 	movhi	r2,640
 2801b60:	10898f04 	addi	r2,r2,9788
 2801b64:	20800b15 	stw	r2,44(r4)
 2801b68:	0080a034 	movhi	r2,640
 2801b6c:	1089ca04 	addi	r2,r2,10024
 2801b70:	20800815 	stw	r2,32(r4)
 2801b74:	00c0a034 	movhi	r3,640
 2801b78:	18c9ab04 	addi	r3,r3,9900
 2801b7c:	0080a034 	movhi	r2,640
 2801b80:	10899104 	addi	r2,r2,9796
 2801b84:	2140030d 	sth	r5,12(r4)
 2801b88:	2180038d 	sth	r6,14(r4)
 2801b8c:	20c00915 	stw	r3,36(r4)
 2801b90:	20800a15 	stw	r2,40(r4)
 2801b94:	20000015 	stw	zero,0(r4)
 2801b98:	20000115 	stw	zero,4(r4)
 2801b9c:	20000215 	stw	zero,8(r4)
 2801ba0:	20000415 	stw	zero,16(r4)
 2801ba4:	20000515 	stw	zero,20(r4)
 2801ba8:	20000615 	stw	zero,24(r4)
 2801bac:	21000715 	stw	r4,28(r4)
 2801bb0:	f800283a 	ret

02801bb4 <__sfp_lock_acquire>:
 2801bb4:	f800283a 	ret

02801bb8 <__sfp_lock_release>:
 2801bb8:	f800283a 	ret

02801bbc <__sinit_lock_acquire>:
 2801bbc:	f800283a 	ret

02801bc0 <__sinit_lock_release>:
 2801bc0:	f800283a 	ret

02801bc4 <__sinit>:
 2801bc4:	20800e17 	ldw	r2,56(r4)
 2801bc8:	defffd04 	addi	sp,sp,-12
 2801bcc:	dc400115 	stw	r17,4(sp)
 2801bd0:	dc000015 	stw	r16,0(sp)
 2801bd4:	dfc00215 	stw	ra,8(sp)
 2801bd8:	04400044 	movi	r17,1
 2801bdc:	01400104 	movi	r5,4
 2801be0:	000d883a 	mov	r6,zero
 2801be4:	2021883a 	mov	r16,r4
 2801be8:	2200bb04 	addi	r8,r4,748
 2801bec:	200f883a 	mov	r7,r4
 2801bf0:	10000526 	beq	r2,zero,2801c08 <__sinit+0x44>
 2801bf4:	dfc00217 	ldw	ra,8(sp)
 2801bf8:	dc400117 	ldw	r17,4(sp)
 2801bfc:	dc000017 	ldw	r16,0(sp)
 2801c00:	dec00304 	addi	sp,sp,12
 2801c04:	f800283a 	ret
 2801c08:	21000117 	ldw	r4,4(r4)
 2801c0c:	0080a034 	movhi	r2,640
 2801c10:	10872a04 	addi	r2,r2,7336
 2801c14:	00c000c4 	movi	r3,3
 2801c18:	80800f15 	stw	r2,60(r16)
 2801c1c:	80c0b915 	stw	r3,740(r16)
 2801c20:	8200ba15 	stw	r8,744(r16)
 2801c24:	84400e15 	stw	r17,56(r16)
 2801c28:	8000b815 	stw	zero,736(r16)
 2801c2c:	2801b5c0 	call	2801b5c <std>
 2801c30:	81000217 	ldw	r4,8(r16)
 2801c34:	880d883a 	mov	r6,r17
 2801c38:	800f883a 	mov	r7,r16
 2801c3c:	01400284 	movi	r5,10
 2801c40:	2801b5c0 	call	2801b5c <std>
 2801c44:	81000317 	ldw	r4,12(r16)
 2801c48:	800f883a 	mov	r7,r16
 2801c4c:	01400484 	movi	r5,18
 2801c50:	01800084 	movi	r6,2
 2801c54:	dfc00217 	ldw	ra,8(sp)
 2801c58:	dc400117 	ldw	r17,4(sp)
 2801c5c:	dc000017 	ldw	r16,0(sp)
 2801c60:	dec00304 	addi	sp,sp,12
 2801c64:	2801b5c1 	jmpi	2801b5c <std>

02801c68 <__fp_lock>:
 2801c68:	0005883a 	mov	r2,zero
 2801c6c:	f800283a 	ret

02801c70 <__fp_unlock>:
 2801c70:	0005883a 	mov	r2,zero
 2801c74:	f800283a 	ret

02801c78 <__fp_unlock_all>:
 2801c78:	0080a074 	movhi	r2,641
 2801c7c:	10a24404 	addi	r2,r2,-30448
 2801c80:	11000017 	ldw	r4,0(r2)
 2801c84:	0140a034 	movhi	r5,640
 2801c88:	29471c04 	addi	r5,r5,7280
 2801c8c:	28023581 	jmpi	2802358 <_fwalk>

02801c90 <__fp_lock_all>:
 2801c90:	0080a074 	movhi	r2,641
 2801c94:	10a24404 	addi	r2,r2,-30448
 2801c98:	11000017 	ldw	r4,0(r2)
 2801c9c:	0140a034 	movhi	r5,640
 2801ca0:	29471a04 	addi	r5,r5,7272
 2801ca4:	28023581 	jmpi	2802358 <_fwalk>

02801ca8 <_cleanup_r>:
 2801ca8:	0140a034 	movhi	r5,640
 2801cac:	294a6004 	addi	r5,r5,10624
 2801cb0:	28023581 	jmpi	2802358 <_fwalk>

02801cb4 <_cleanup>:
 2801cb4:	0080a074 	movhi	r2,641
 2801cb8:	10a24504 	addi	r2,r2,-30444
 2801cbc:	11000017 	ldw	r4,0(r2)
 2801cc0:	2801ca81 	jmpi	2801ca8 <_cleanup_r>

02801cc4 <__sfmoreglue>:
 2801cc4:	defffc04 	addi	sp,sp,-16
 2801cc8:	dc000015 	stw	r16,0(sp)
 2801ccc:	2821883a 	mov	r16,r5
 2801cd0:	dc400115 	stw	r17,4(sp)
 2801cd4:	01401704 	movi	r5,92
 2801cd8:	2023883a 	mov	r17,r4
 2801cdc:	8009883a 	mov	r4,r16
 2801ce0:	dfc00315 	stw	ra,12(sp)
 2801ce4:	dcc00215 	stw	r19,8(sp)
 2801ce8:	2802b680 	call	2802b68 <__mulsi3>
 2801cec:	11400304 	addi	r5,r2,12
 2801cf0:	8809883a 	mov	r4,r17
 2801cf4:	1027883a 	mov	r19,r2
 2801cf8:	28007e80 	call	28007e8 <_malloc_r>
 2801cfc:	10c00304 	addi	r3,r2,12
 2801d00:	1023883a 	mov	r17,r2
 2801d04:	1809883a 	mov	r4,r3
 2801d08:	980d883a 	mov	r6,r19
 2801d0c:	000b883a 	mov	r5,zero
 2801d10:	10000b26 	beq	r2,zero,2801d40 <__sfmoreglue+0x7c>
 2801d14:	14000115 	stw	r16,4(r2)
 2801d18:	10c00215 	stw	r3,8(r2)
 2801d1c:	10000015 	stw	zero,0(r2)
 2801d20:	28025a40 	call	28025a4 <memset>
 2801d24:	8805883a 	mov	r2,r17
 2801d28:	dfc00317 	ldw	ra,12(sp)
 2801d2c:	dcc00217 	ldw	r19,8(sp)
 2801d30:	dc400117 	ldw	r17,4(sp)
 2801d34:	dc000017 	ldw	r16,0(sp)
 2801d38:	dec00404 	addi	sp,sp,16
 2801d3c:	f800283a 	ret
 2801d40:	0023883a 	mov	r17,zero
 2801d44:	8805883a 	mov	r2,r17
 2801d48:	dfc00317 	ldw	ra,12(sp)
 2801d4c:	dcc00217 	ldw	r19,8(sp)
 2801d50:	dc400117 	ldw	r17,4(sp)
 2801d54:	dc000017 	ldw	r16,0(sp)
 2801d58:	dec00404 	addi	sp,sp,16
 2801d5c:	f800283a 	ret

02801d60 <__sfp>:
 2801d60:	defffd04 	addi	sp,sp,-12
 2801d64:	0080a074 	movhi	r2,641
 2801d68:	10a24504 	addi	r2,r2,-30444
 2801d6c:	dc000015 	stw	r16,0(sp)
 2801d70:	14000017 	ldw	r16,0(r2)
 2801d74:	dc400115 	stw	r17,4(sp)
 2801d78:	dfc00215 	stw	ra,8(sp)
 2801d7c:	80800e17 	ldw	r2,56(r16)
 2801d80:	2023883a 	mov	r17,r4
 2801d84:	10002626 	beq	r2,zero,2801e20 <__sfp+0xc0>
 2801d88:	8400b804 	addi	r16,r16,736
 2801d8c:	80800117 	ldw	r2,4(r16)
 2801d90:	81000217 	ldw	r4,8(r16)
 2801d94:	10ffffc4 	addi	r3,r2,-1
 2801d98:	18000916 	blt	r3,zero,2801dc0 <__sfp+0x60>
 2801d9c:	2080030f 	ldh	r2,12(r4)
 2801da0:	10000b26 	beq	r2,zero,2801dd0 <__sfp+0x70>
 2801da4:	017fffc4 	movi	r5,-1
 2801da8:	00000206 	br	2801db4 <__sfp+0x54>
 2801dac:	2080030f 	ldh	r2,12(r4)
 2801db0:	10000726 	beq	r2,zero,2801dd0 <__sfp+0x70>
 2801db4:	18ffffc4 	addi	r3,r3,-1
 2801db8:	21001704 	addi	r4,r4,92
 2801dbc:	197ffb1e 	bne	r3,r5,2801dac <__sfp+0x4c>
 2801dc0:	80800017 	ldw	r2,0(r16)
 2801dc4:	10001926 	beq	r2,zero,2801e2c <__sfp+0xcc>
 2801dc8:	1021883a 	mov	r16,r2
 2801dcc:	003fef06 	br	2801d8c <__sfp+0x2c>
 2801dd0:	00bfffc4 	movi	r2,-1
 2801dd4:	00c00044 	movi	r3,1
 2801dd8:	2080038d 	sth	r2,14(r4)
 2801ddc:	20c0030d 	sth	r3,12(r4)
 2801de0:	20000015 	stw	zero,0(r4)
 2801de4:	20000215 	stw	zero,8(r4)
 2801de8:	20000115 	stw	zero,4(r4)
 2801dec:	20000415 	stw	zero,16(r4)
 2801df0:	20000515 	stw	zero,20(r4)
 2801df4:	20000615 	stw	zero,24(r4)
 2801df8:	20000c15 	stw	zero,48(r4)
 2801dfc:	20000d15 	stw	zero,52(r4)
 2801e00:	20001115 	stw	zero,68(r4)
 2801e04:	20001215 	stw	zero,72(r4)
 2801e08:	2005883a 	mov	r2,r4
 2801e0c:	dfc00217 	ldw	ra,8(sp)
 2801e10:	dc400117 	ldw	r17,4(sp)
 2801e14:	dc000017 	ldw	r16,0(sp)
 2801e18:	dec00304 	addi	sp,sp,12
 2801e1c:	f800283a 	ret
 2801e20:	8009883a 	mov	r4,r16
 2801e24:	2801bc40 	call	2801bc4 <__sinit>
 2801e28:	003fd706 	br	2801d88 <__sfp+0x28>
 2801e2c:	8809883a 	mov	r4,r17
 2801e30:	01400104 	movi	r5,4
 2801e34:	2801cc40 	call	2801cc4 <__sfmoreglue>
 2801e38:	80800015 	stw	r2,0(r16)
 2801e3c:	103fe21e 	bne	r2,zero,2801dc8 <__sfp+0x68>
 2801e40:	00800304 	movi	r2,12
 2801e44:	0009883a 	mov	r4,zero
 2801e48:	88800015 	stw	r2,0(r17)
 2801e4c:	003fee06 	br	2801e08 <__sfp+0xa8>

02801e50 <_malloc_trim_r>:
 2801e50:	defffb04 	addi	sp,sp,-20
 2801e54:	dcc00315 	stw	r19,12(sp)
 2801e58:	04c0a034 	movhi	r19,640
 2801e5c:	9cdc5804 	addi	r19,r19,29024
 2801e60:	dc800215 	stw	r18,8(sp)
 2801e64:	dc400115 	stw	r17,4(sp)
 2801e68:	dc000015 	stw	r16,0(sp)
 2801e6c:	2823883a 	mov	r17,r5
 2801e70:	2025883a 	mov	r18,r4
 2801e74:	dfc00415 	stw	ra,16(sp)
 2801e78:	28032340 	call	2803234 <__malloc_lock>
 2801e7c:	98800217 	ldw	r2,8(r19)
 2801e80:	9009883a 	mov	r4,r18
 2801e84:	000b883a 	mov	r5,zero
 2801e88:	10c00117 	ldw	r3,4(r2)
 2801e8c:	00bfff04 	movi	r2,-4
 2801e90:	18a0703a 	and	r16,r3,r2
 2801e94:	8463c83a 	sub	r17,r16,r17
 2801e98:	8c43fbc4 	addi	r17,r17,4079
 2801e9c:	8822d33a 	srli	r17,r17,12
 2801ea0:	0083ffc4 	movi	r2,4095
 2801ea4:	8c7fffc4 	addi	r17,r17,-1
 2801ea8:	8822933a 	slli	r17,r17,12
 2801eac:	1440060e 	bge	r2,r17,2801ec8 <_malloc_trim_r+0x78>
 2801eb0:	28017800 	call	2801780 <_sbrk_r>
 2801eb4:	98c00217 	ldw	r3,8(r19)
 2801eb8:	9009883a 	mov	r4,r18
 2801ebc:	044bc83a 	sub	r5,zero,r17
 2801ec0:	80c7883a 	add	r3,r16,r3
 2801ec4:	10c00926 	beq	r2,r3,2801eec <_malloc_trim_r+0x9c>
 2801ec8:	28032540 	call	2803254 <__malloc_unlock>
 2801ecc:	0005883a 	mov	r2,zero
 2801ed0:	dfc00417 	ldw	ra,16(sp)
 2801ed4:	dcc00317 	ldw	r19,12(sp)
 2801ed8:	dc800217 	ldw	r18,8(sp)
 2801edc:	dc400117 	ldw	r17,4(sp)
 2801ee0:	dc000017 	ldw	r16,0(sp)
 2801ee4:	dec00504 	addi	sp,sp,20
 2801ee8:	f800283a 	ret
 2801eec:	9009883a 	mov	r4,r18
 2801ef0:	28017800 	call	2801780 <_sbrk_r>
 2801ef4:	844dc83a 	sub	r6,r16,r17
 2801ef8:	00ffffc4 	movi	r3,-1
 2801efc:	9009883a 	mov	r4,r18
 2801f00:	000b883a 	mov	r5,zero
 2801f04:	01c0a074 	movhi	r7,641
 2801f08:	39e96004 	addi	r7,r7,-23168
 2801f0c:	31800054 	ori	r6,r6,1
 2801f10:	10c00926 	beq	r2,r3,2801f38 <_malloc_trim_r+0xe8>
 2801f14:	38800017 	ldw	r2,0(r7)
 2801f18:	98c00217 	ldw	r3,8(r19)
 2801f1c:	9009883a 	mov	r4,r18
 2801f20:	1445c83a 	sub	r2,r2,r17
 2801f24:	38800015 	stw	r2,0(r7)
 2801f28:	19800115 	stw	r6,4(r3)
 2801f2c:	28032540 	call	2803254 <__malloc_unlock>
 2801f30:	00800044 	movi	r2,1
 2801f34:	003fe606 	br	2801ed0 <_malloc_trim_r+0x80>
 2801f38:	28017800 	call	2801780 <_sbrk_r>
 2801f3c:	99800217 	ldw	r6,8(r19)
 2801f40:	100f883a 	mov	r7,r2
 2801f44:	9009883a 	mov	r4,r18
 2801f48:	1187c83a 	sub	r3,r2,r6
 2801f4c:	008003c4 	movi	r2,15
 2801f50:	19400054 	ori	r5,r3,1
 2801f54:	10ffdc0e 	bge	r2,r3,2801ec8 <_malloc_trim_r+0x78>
 2801f58:	0080a074 	movhi	r2,641
 2801f5c:	10a24704 	addi	r2,r2,-30436
 2801f60:	10c00017 	ldw	r3,0(r2)
 2801f64:	0080a074 	movhi	r2,641
 2801f68:	10a96004 	addi	r2,r2,-23168
 2801f6c:	31400115 	stw	r5,4(r6)
 2801f70:	38c7c83a 	sub	r3,r7,r3
 2801f74:	10c00015 	stw	r3,0(r2)
 2801f78:	003fd306 	br	2801ec8 <_malloc_trim_r+0x78>

02801f7c <_free_r>:
 2801f7c:	defffd04 	addi	sp,sp,-12
 2801f80:	dc400115 	stw	r17,4(sp)
 2801f84:	dc000015 	stw	r16,0(sp)
 2801f88:	dfc00215 	stw	ra,8(sp)
 2801f8c:	2821883a 	mov	r16,r5
 2801f90:	2023883a 	mov	r17,r4
 2801f94:	28005a26 	beq	r5,zero,2802100 <_free_r+0x184>
 2801f98:	28032340 	call	2803234 <__malloc_lock>
 2801f9c:	823ffe04 	addi	r8,r16,-8
 2801fa0:	41400117 	ldw	r5,4(r8)
 2801fa4:	00bfff84 	movi	r2,-2
 2801fa8:	0280a034 	movhi	r10,640
 2801fac:	529c5804 	addi	r10,r10,29024
 2801fb0:	288e703a 	and	r7,r5,r2
 2801fb4:	41cd883a 	add	r6,r8,r7
 2801fb8:	30c00117 	ldw	r3,4(r6)
 2801fbc:	51000217 	ldw	r4,8(r10)
 2801fc0:	00bfff04 	movi	r2,-4
 2801fc4:	1892703a 	and	r9,r3,r2
 2801fc8:	5017883a 	mov	r11,r10
 2801fcc:	31006726 	beq	r6,r4,280216c <_free_r+0x1f0>
 2801fd0:	2880004c 	andi	r2,r5,1
 2801fd4:	1005003a 	cmpeq	r2,r2,zero
 2801fd8:	32400115 	stw	r9,4(r6)
 2801fdc:	10001a1e 	bne	r2,zero,2802048 <_free_r+0xcc>
 2801fe0:	000b883a 	mov	r5,zero
 2801fe4:	3247883a 	add	r3,r6,r9
 2801fe8:	18800117 	ldw	r2,4(r3)
 2801fec:	1080004c 	andi	r2,r2,1
 2801ff0:	1000231e 	bne	r2,zero,2802080 <_free_r+0x104>
 2801ff4:	280ac03a 	cmpne	r5,r5,zero
 2801ff8:	3a4f883a 	add	r7,r7,r9
 2801ffc:	2800451e 	bne	r5,zero,2802114 <_free_r+0x198>
 2802000:	31000217 	ldw	r4,8(r6)
 2802004:	0080a034 	movhi	r2,640
 2802008:	109c5a04 	addi	r2,r2,29032
 280200c:	20807b26 	beq	r4,r2,28021fc <_free_r+0x280>
 2802010:	30800317 	ldw	r2,12(r6)
 2802014:	3a07883a 	add	r3,r7,r8
 2802018:	19c00015 	stw	r7,0(r3)
 280201c:	11000215 	stw	r4,8(r2)
 2802020:	20800315 	stw	r2,12(r4)
 2802024:	38800054 	ori	r2,r7,1
 2802028:	40800115 	stw	r2,4(r8)
 280202c:	28001a26 	beq	r5,zero,2802098 <_free_r+0x11c>
 2802030:	8809883a 	mov	r4,r17
 2802034:	dfc00217 	ldw	ra,8(sp)
 2802038:	dc400117 	ldw	r17,4(sp)
 280203c:	dc000017 	ldw	r16,0(sp)
 2802040:	dec00304 	addi	sp,sp,12
 2802044:	28032541 	jmpi	2803254 <__malloc_unlock>
 2802048:	80bffe17 	ldw	r2,-8(r16)
 280204c:	50c00204 	addi	r3,r10,8
 2802050:	4091c83a 	sub	r8,r8,r2
 2802054:	41000217 	ldw	r4,8(r8)
 2802058:	388f883a 	add	r7,r7,r2
 280205c:	20c06126 	beq	r4,r3,28021e4 <_free_r+0x268>
 2802060:	40800317 	ldw	r2,12(r8)
 2802064:	3247883a 	add	r3,r6,r9
 2802068:	000b883a 	mov	r5,zero
 280206c:	11000215 	stw	r4,8(r2)
 2802070:	20800315 	stw	r2,12(r4)
 2802074:	18800117 	ldw	r2,4(r3)
 2802078:	1080004c 	andi	r2,r2,1
 280207c:	103fdd26 	beq	r2,zero,2801ff4 <_free_r+0x78>
 2802080:	38800054 	ori	r2,r7,1
 2802084:	3a07883a 	add	r3,r7,r8
 2802088:	280ac03a 	cmpne	r5,r5,zero
 280208c:	40800115 	stw	r2,4(r8)
 2802090:	19c00015 	stw	r7,0(r3)
 2802094:	283fe61e 	bne	r5,zero,2802030 <_free_r+0xb4>
 2802098:	00807fc4 	movi	r2,511
 280209c:	11c01f2e 	bgeu	r2,r7,280211c <_free_r+0x1a0>
 28020a0:	3806d27a 	srli	r3,r7,9
 28020a4:	1800481e 	bne	r3,zero,28021c8 <_free_r+0x24c>
 28020a8:	3804d0fa 	srli	r2,r7,3
 28020ac:	100690fa 	slli	r3,r2,3
 28020b0:	1acd883a 	add	r6,r3,r11
 28020b4:	31400217 	ldw	r5,8(r6)
 28020b8:	31405926 	beq	r6,r5,2802220 <_free_r+0x2a4>
 28020bc:	28800117 	ldw	r2,4(r5)
 28020c0:	00ffff04 	movi	r3,-4
 28020c4:	10c4703a 	and	r2,r2,r3
 28020c8:	3880022e 	bgeu	r7,r2,28020d4 <_free_r+0x158>
 28020cc:	29400217 	ldw	r5,8(r5)
 28020d0:	317ffa1e 	bne	r6,r5,28020bc <_free_r+0x140>
 28020d4:	29800317 	ldw	r6,12(r5)
 28020d8:	41800315 	stw	r6,12(r8)
 28020dc:	41400215 	stw	r5,8(r8)
 28020e0:	8809883a 	mov	r4,r17
 28020e4:	2a000315 	stw	r8,12(r5)
 28020e8:	32000215 	stw	r8,8(r6)
 28020ec:	dfc00217 	ldw	ra,8(sp)
 28020f0:	dc400117 	ldw	r17,4(sp)
 28020f4:	dc000017 	ldw	r16,0(sp)
 28020f8:	dec00304 	addi	sp,sp,12
 28020fc:	28032541 	jmpi	2803254 <__malloc_unlock>
 2802100:	dfc00217 	ldw	ra,8(sp)
 2802104:	dc400117 	ldw	r17,4(sp)
 2802108:	dc000017 	ldw	r16,0(sp)
 280210c:	dec00304 	addi	sp,sp,12
 2802110:	f800283a 	ret
 2802114:	31000217 	ldw	r4,8(r6)
 2802118:	003fbd06 	br	2802010 <_free_r+0x94>
 280211c:	3806d0fa 	srli	r3,r7,3
 2802120:	00800044 	movi	r2,1
 2802124:	51400117 	ldw	r5,4(r10)
 2802128:	180890fa 	slli	r4,r3,3
 280212c:	1807d0ba 	srai	r3,r3,2
 2802130:	22c9883a 	add	r4,r4,r11
 2802134:	21800217 	ldw	r6,8(r4)
 2802138:	10c4983a 	sll	r2,r2,r3
 280213c:	41000315 	stw	r4,12(r8)
 2802140:	41800215 	stw	r6,8(r8)
 2802144:	288ab03a 	or	r5,r5,r2
 2802148:	22000215 	stw	r8,8(r4)
 280214c:	8809883a 	mov	r4,r17
 2802150:	51400115 	stw	r5,4(r10)
 2802154:	32000315 	stw	r8,12(r6)
 2802158:	dfc00217 	ldw	ra,8(sp)
 280215c:	dc400117 	ldw	r17,4(sp)
 2802160:	dc000017 	ldw	r16,0(sp)
 2802164:	dec00304 	addi	sp,sp,12
 2802168:	28032541 	jmpi	2803254 <__malloc_unlock>
 280216c:	2880004c 	andi	r2,r5,1
 2802170:	3a4d883a 	add	r6,r7,r9
 2802174:	1000071e 	bne	r2,zero,2802194 <_free_r+0x218>
 2802178:	80bffe17 	ldw	r2,-8(r16)
 280217c:	4091c83a 	sub	r8,r8,r2
 2802180:	41000317 	ldw	r4,12(r8)
 2802184:	40c00217 	ldw	r3,8(r8)
 2802188:	308d883a 	add	r6,r6,r2
 280218c:	20c00215 	stw	r3,8(r4)
 2802190:	19000315 	stw	r4,12(r3)
 2802194:	0080a074 	movhi	r2,641
 2802198:	10a24604 	addi	r2,r2,-30440
 280219c:	11000017 	ldw	r4,0(r2)
 28021a0:	30c00054 	ori	r3,r6,1
 28021a4:	52000215 	stw	r8,8(r10)
 28021a8:	40c00115 	stw	r3,4(r8)
 28021ac:	313fa036 	bltu	r6,r4,2802030 <_free_r+0xb4>
 28021b0:	0080a074 	movhi	r2,641
 28021b4:	10a95404 	addi	r2,r2,-23216
 28021b8:	11400017 	ldw	r5,0(r2)
 28021bc:	8809883a 	mov	r4,r17
 28021c0:	2801e500 	call	2801e50 <_malloc_trim_r>
 28021c4:	003f9a06 	br	2802030 <_free_r+0xb4>
 28021c8:	00800104 	movi	r2,4
 28021cc:	10c0072e 	bgeu	r2,r3,28021ec <_free_r+0x270>
 28021d0:	00800504 	movi	r2,20
 28021d4:	10c01936 	bltu	r2,r3,280223c <_free_r+0x2c0>
 28021d8:	188016c4 	addi	r2,r3,91
 28021dc:	100690fa 	slli	r3,r2,3
 28021e0:	003fb306 	br	28020b0 <_free_r+0x134>
 28021e4:	01400044 	movi	r5,1
 28021e8:	003f7e06 	br	2801fe4 <_free_r+0x68>
 28021ec:	3804d1ba 	srli	r2,r7,6
 28021f0:	10800e04 	addi	r2,r2,56
 28021f4:	100690fa 	slli	r3,r2,3
 28021f8:	003fad06 	br	28020b0 <_free_r+0x134>
 28021fc:	22000315 	stw	r8,12(r4)
 2802200:	22000215 	stw	r8,8(r4)
 2802204:	3a05883a 	add	r2,r7,r8
 2802208:	38c00054 	ori	r3,r7,1
 280220c:	11c00015 	stw	r7,0(r2)
 2802210:	41000215 	stw	r4,8(r8)
 2802214:	40c00115 	stw	r3,4(r8)
 2802218:	41000315 	stw	r4,12(r8)
 280221c:	003f8406 	br	2802030 <_free_r+0xb4>
 2802220:	1005d0ba 	srai	r2,r2,2
 2802224:	00c00044 	movi	r3,1
 2802228:	51000117 	ldw	r4,4(r10)
 280222c:	1886983a 	sll	r3,r3,r2
 2802230:	20c8b03a 	or	r4,r4,r3
 2802234:	51000115 	stw	r4,4(r10)
 2802238:	003fa706 	br	28020d8 <_free_r+0x15c>
 280223c:	00801504 	movi	r2,84
 2802240:	10c00436 	bltu	r2,r3,2802254 <_free_r+0x2d8>
 2802244:	3804d33a 	srli	r2,r7,12
 2802248:	10801b84 	addi	r2,r2,110
 280224c:	100690fa 	slli	r3,r2,3
 2802250:	003f9706 	br	28020b0 <_free_r+0x134>
 2802254:	00805504 	movi	r2,340
 2802258:	10c00436 	bltu	r2,r3,280226c <_free_r+0x2f0>
 280225c:	3804d3fa 	srli	r2,r7,15
 2802260:	10801dc4 	addi	r2,r2,119
 2802264:	100690fa 	slli	r3,r2,3
 2802268:	003f9106 	br	28020b0 <_free_r+0x134>
 280226c:	00815504 	movi	r2,1364
 2802270:	10c0032e 	bgeu	r2,r3,2802280 <_free_r+0x304>
 2802274:	00801f84 	movi	r2,126
 2802278:	00c0fc04 	movi	r3,1008
 280227c:	003f8c06 	br	28020b0 <_free_r+0x134>
 2802280:	3804d4ba 	srli	r2,r7,18
 2802284:	10801f04 	addi	r2,r2,124
 2802288:	100690fa 	slli	r3,r2,3
 280228c:	003f8806 	br	28020b0 <_free_r+0x134>

02802290 <_fwalk_reent>:
 2802290:	defff704 	addi	sp,sp,-36
 2802294:	dcc00315 	stw	r19,12(sp)
 2802298:	24c0b804 	addi	r19,r4,736
 280229c:	dd800615 	stw	r22,24(sp)
 28022a0:	dd400515 	stw	r21,20(sp)
 28022a4:	dfc00815 	stw	ra,32(sp)
 28022a8:	ddc00715 	stw	r23,28(sp)
 28022ac:	dd000415 	stw	r20,16(sp)
 28022b0:	dc800215 	stw	r18,8(sp)
 28022b4:	dc400115 	stw	r17,4(sp)
 28022b8:	dc000015 	stw	r16,0(sp)
 28022bc:	202b883a 	mov	r21,r4
 28022c0:	282d883a 	mov	r22,r5
 28022c4:	2801bb40 	call	2801bb4 <__sfp_lock_acquire>
 28022c8:	98002126 	beq	r19,zero,2802350 <_fwalk_reent+0xc0>
 28022cc:	002f883a 	mov	r23,zero
 28022d0:	9c800117 	ldw	r18,4(r19)
 28022d4:	9c000217 	ldw	r16,8(r19)
 28022d8:	90bfffc4 	addi	r2,r18,-1
 28022dc:	10000d16 	blt	r2,zero,2802314 <_fwalk_reent+0x84>
 28022e0:	0023883a 	mov	r17,zero
 28022e4:	053fffc4 	movi	r20,-1
 28022e8:	8080030f 	ldh	r2,12(r16)
 28022ec:	8c400044 	addi	r17,r17,1
 28022f0:	10000626 	beq	r2,zero,280230c <_fwalk_reent+0x7c>
 28022f4:	8080038f 	ldh	r2,14(r16)
 28022f8:	800b883a 	mov	r5,r16
 28022fc:	a809883a 	mov	r4,r21
 2802300:	15000226 	beq	r2,r20,280230c <_fwalk_reent+0x7c>
 2802304:	b03ee83a 	callr	r22
 2802308:	b8aeb03a 	or	r23,r23,r2
 280230c:	84001704 	addi	r16,r16,92
 2802310:	947ff51e 	bne	r18,r17,28022e8 <_fwalk_reent+0x58>
 2802314:	9cc00017 	ldw	r19,0(r19)
 2802318:	983fed1e 	bne	r19,zero,28022d0 <_fwalk_reent+0x40>
 280231c:	2801bb80 	call	2801bb8 <__sfp_lock_release>
 2802320:	b805883a 	mov	r2,r23
 2802324:	dfc00817 	ldw	ra,32(sp)
 2802328:	ddc00717 	ldw	r23,28(sp)
 280232c:	dd800617 	ldw	r22,24(sp)
 2802330:	dd400517 	ldw	r21,20(sp)
 2802334:	dd000417 	ldw	r20,16(sp)
 2802338:	dcc00317 	ldw	r19,12(sp)
 280233c:	dc800217 	ldw	r18,8(sp)
 2802340:	dc400117 	ldw	r17,4(sp)
 2802344:	dc000017 	ldw	r16,0(sp)
 2802348:	dec00904 	addi	sp,sp,36
 280234c:	f800283a 	ret
 2802350:	002f883a 	mov	r23,zero
 2802354:	003ff106 	br	280231c <_fwalk_reent+0x8c>

02802358 <_fwalk>:
 2802358:	defff804 	addi	sp,sp,-32
 280235c:	dcc00315 	stw	r19,12(sp)
 2802360:	24c0b804 	addi	r19,r4,736
 2802364:	dd400515 	stw	r21,20(sp)
 2802368:	dfc00715 	stw	ra,28(sp)
 280236c:	dd800615 	stw	r22,24(sp)
 2802370:	dd000415 	stw	r20,16(sp)
 2802374:	dc800215 	stw	r18,8(sp)
 2802378:	dc400115 	stw	r17,4(sp)
 280237c:	dc000015 	stw	r16,0(sp)
 2802380:	282b883a 	mov	r21,r5
 2802384:	2801bb40 	call	2801bb4 <__sfp_lock_acquire>
 2802388:	98001f26 	beq	r19,zero,2802408 <_fwalk+0xb0>
 280238c:	002d883a 	mov	r22,zero
 2802390:	9c800117 	ldw	r18,4(r19)
 2802394:	9c000217 	ldw	r16,8(r19)
 2802398:	90bfffc4 	addi	r2,r18,-1
 280239c:	10000c16 	blt	r2,zero,28023d0 <_fwalk+0x78>
 28023a0:	0023883a 	mov	r17,zero
 28023a4:	053fffc4 	movi	r20,-1
 28023a8:	8080030f 	ldh	r2,12(r16)
 28023ac:	8c400044 	addi	r17,r17,1
 28023b0:	10000526 	beq	r2,zero,28023c8 <_fwalk+0x70>
 28023b4:	8080038f 	ldh	r2,14(r16)
 28023b8:	8009883a 	mov	r4,r16
 28023bc:	15000226 	beq	r2,r20,28023c8 <_fwalk+0x70>
 28023c0:	a83ee83a 	callr	r21
 28023c4:	b0acb03a 	or	r22,r22,r2
 28023c8:	84001704 	addi	r16,r16,92
 28023cc:	947ff61e 	bne	r18,r17,28023a8 <_fwalk+0x50>
 28023d0:	9cc00017 	ldw	r19,0(r19)
 28023d4:	983fee1e 	bne	r19,zero,2802390 <_fwalk+0x38>
 28023d8:	2801bb80 	call	2801bb8 <__sfp_lock_release>
 28023dc:	b005883a 	mov	r2,r22
 28023e0:	dfc00717 	ldw	ra,28(sp)
 28023e4:	dd800617 	ldw	r22,24(sp)
 28023e8:	dd400517 	ldw	r21,20(sp)
 28023ec:	dd000417 	ldw	r20,16(sp)
 28023f0:	dcc00317 	ldw	r19,12(sp)
 28023f4:	dc800217 	ldw	r18,8(sp)
 28023f8:	dc400117 	ldw	r17,4(sp)
 28023fc:	dc000017 	ldw	r16,0(sp)
 2802400:	dec00804 	addi	sp,sp,32
 2802404:	f800283a 	ret
 2802408:	002d883a 	mov	r22,zero
 280240c:	003ff206 	br	28023d8 <_fwalk+0x80>

02802410 <__smakebuf_r>:
 2802410:	2880030b 	ldhu	r2,12(r5)
 2802414:	deffed04 	addi	sp,sp,-76
 2802418:	dc401015 	stw	r17,64(sp)
 280241c:	1080008c 	andi	r2,r2,2
 2802420:	dc000f15 	stw	r16,60(sp)
 2802424:	dfc01215 	stw	ra,72(sp)
 2802428:	dc801115 	stw	r18,68(sp)
 280242c:	2821883a 	mov	r16,r5
 2802430:	2023883a 	mov	r17,r4
 2802434:	10000b26 	beq	r2,zero,2802464 <__smakebuf_r+0x54>
 2802438:	28c010c4 	addi	r3,r5,67
 280243c:	00800044 	movi	r2,1
 2802440:	28800515 	stw	r2,20(r5)
 2802444:	28c00415 	stw	r3,16(r5)
 2802448:	28c00015 	stw	r3,0(r5)
 280244c:	dfc01217 	ldw	ra,72(sp)
 2802450:	dc801117 	ldw	r18,68(sp)
 2802454:	dc401017 	ldw	r17,64(sp)
 2802458:	dc000f17 	ldw	r16,60(sp)
 280245c:	dec01304 	addi	sp,sp,76
 2802460:	f800283a 	ret
 2802464:	2940038f 	ldh	r5,14(r5)
 2802468:	28002116 	blt	r5,zero,28024f0 <__smakebuf_r+0xe0>
 280246c:	d80d883a 	mov	r6,sp
 2802470:	28029940 	call	2802994 <_fstat_r>
 2802474:	10001e16 	blt	r2,zero,28024f0 <__smakebuf_r+0xe0>
 2802478:	d8800117 	ldw	r2,4(sp)
 280247c:	00e00014 	movui	r3,32768
 2802480:	113c000c 	andi	r4,r2,61440
 2802484:	20c03126 	beq	r4,r3,280254c <__smakebuf_r+0x13c>
 2802488:	8080030b 	ldhu	r2,12(r16)
 280248c:	00c80004 	movi	r3,8192
 2802490:	10820014 	ori	r2,r2,2048
 2802494:	8080030d 	sth	r2,12(r16)
 2802498:	20c01e26 	beq	r4,r3,2802514 <__smakebuf_r+0x104>
 280249c:	04810004 	movi	r18,1024
 28024a0:	8809883a 	mov	r4,r17
 28024a4:	900b883a 	mov	r5,r18
 28024a8:	28007e80 	call	28007e8 <_malloc_r>
 28024ac:	1009883a 	mov	r4,r2
 28024b0:	10003126 	beq	r2,zero,2802578 <__smakebuf_r+0x168>
 28024b4:	80c0030b 	ldhu	r3,12(r16)
 28024b8:	0080a034 	movhi	r2,640
 28024bc:	10872a04 	addi	r2,r2,7336
 28024c0:	88800f15 	stw	r2,60(r17)
 28024c4:	18c02014 	ori	r3,r3,128
 28024c8:	84800515 	stw	r18,20(r16)
 28024cc:	80c0030d 	sth	r3,12(r16)
 28024d0:	81000415 	stw	r4,16(r16)
 28024d4:	81000015 	stw	r4,0(r16)
 28024d8:	dfc01217 	ldw	ra,72(sp)
 28024dc:	dc801117 	ldw	r18,68(sp)
 28024e0:	dc401017 	ldw	r17,64(sp)
 28024e4:	dc000f17 	ldw	r16,60(sp)
 28024e8:	dec01304 	addi	sp,sp,76
 28024ec:	f800283a 	ret
 28024f0:	80c0030b 	ldhu	r3,12(r16)
 28024f4:	1880200c 	andi	r2,r3,128
 28024f8:	10000426 	beq	r2,zero,280250c <__smakebuf_r+0xfc>
 28024fc:	04801004 	movi	r18,64
 2802500:	18820014 	ori	r2,r3,2048
 2802504:	8080030d 	sth	r2,12(r16)
 2802508:	003fe506 	br	28024a0 <__smakebuf_r+0x90>
 280250c:	04810004 	movi	r18,1024
 2802510:	003ffb06 	br	2802500 <__smakebuf_r+0xf0>
 2802514:	8140038f 	ldh	r5,14(r16)
 2802518:	8809883a 	mov	r4,r17
 280251c:	2802a080 	call	2802a08 <_isatty_r>
 2802520:	103fde26 	beq	r2,zero,280249c <__smakebuf_r+0x8c>
 2802524:	8080030b 	ldhu	r2,12(r16)
 2802528:	80c010c4 	addi	r3,r16,67
 280252c:	04810004 	movi	r18,1024
 2802530:	10800054 	ori	r2,r2,1
 2802534:	8080030d 	sth	r2,12(r16)
 2802538:	00800044 	movi	r2,1
 280253c:	80c00415 	stw	r3,16(r16)
 2802540:	80800515 	stw	r2,20(r16)
 2802544:	80c00015 	stw	r3,0(r16)
 2802548:	003fd506 	br	28024a0 <__smakebuf_r+0x90>
 280254c:	80c00a17 	ldw	r3,40(r16)
 2802550:	0080a034 	movhi	r2,640
 2802554:	10899104 	addi	r2,r2,9796
 2802558:	18bfcb1e 	bne	r3,r2,2802488 <__smakebuf_r+0x78>
 280255c:	8080030b 	ldhu	r2,12(r16)
 2802560:	00c10004 	movi	r3,1024
 2802564:	1825883a 	mov	r18,r3
 2802568:	10c4b03a 	or	r2,r2,r3
 280256c:	8080030d 	sth	r2,12(r16)
 2802570:	80c01315 	stw	r3,76(r16)
 2802574:	003fca06 	br	28024a0 <__smakebuf_r+0x90>
 2802578:	8100030b 	ldhu	r4,12(r16)
 280257c:	2080800c 	andi	r2,r4,512
 2802580:	103fb21e 	bne	r2,zero,280244c <__smakebuf_r+0x3c>
 2802584:	80c010c4 	addi	r3,r16,67
 2802588:	21000094 	ori	r4,r4,2
 280258c:	00800044 	movi	r2,1
 2802590:	80800515 	stw	r2,20(r16)
 2802594:	8100030d 	sth	r4,12(r16)
 2802598:	80c00415 	stw	r3,16(r16)
 280259c:	80c00015 	stw	r3,0(r16)
 28025a0:	003faa06 	br	280244c <__smakebuf_r+0x3c>

028025a4 <memset>:
 28025a4:	008000c4 	movi	r2,3
 28025a8:	29403fcc 	andi	r5,r5,255
 28025ac:	2007883a 	mov	r3,r4
 28025b0:	1180022e 	bgeu	r2,r6,28025bc <memset+0x18>
 28025b4:	2084703a 	and	r2,r4,r2
 28025b8:	10000826 	beq	r2,zero,28025dc <memset+0x38>
 28025bc:	30000526 	beq	r6,zero,28025d4 <memset+0x30>
 28025c0:	2805883a 	mov	r2,r5
 28025c4:	30cd883a 	add	r6,r6,r3
 28025c8:	18800005 	stb	r2,0(r3)
 28025cc:	18c00044 	addi	r3,r3,1
 28025d0:	19bffd1e 	bne	r3,r6,28025c8 <memset+0x24>
 28025d4:	2005883a 	mov	r2,r4
 28025d8:	f800283a 	ret
 28025dc:	2804923a 	slli	r2,r5,8
 28025e0:	020003c4 	movi	r8,15
 28025e4:	200f883a 	mov	r7,r4
 28025e8:	2884b03a 	or	r2,r5,r2
 28025ec:	1006943a 	slli	r3,r2,16
 28025f0:	10c6b03a 	or	r3,r2,r3
 28025f4:	41800a2e 	bgeu	r8,r6,2802620 <memset+0x7c>
 28025f8:	4005883a 	mov	r2,r8
 28025fc:	31bffc04 	addi	r6,r6,-16
 2802600:	38c00015 	stw	r3,0(r7)
 2802604:	38c00115 	stw	r3,4(r7)
 2802608:	38c00215 	stw	r3,8(r7)
 280260c:	38c00315 	stw	r3,12(r7)
 2802610:	39c00404 	addi	r7,r7,16
 2802614:	11bff936 	bltu	r2,r6,28025fc <memset+0x58>
 2802618:	008000c4 	movi	r2,3
 280261c:	1180052e 	bgeu	r2,r6,2802634 <memset+0x90>
 2802620:	31bfff04 	addi	r6,r6,-4
 2802624:	008000c4 	movi	r2,3
 2802628:	38c00015 	stw	r3,0(r7)
 280262c:	39c00104 	addi	r7,r7,4
 2802630:	11bffb36 	bltu	r2,r6,2802620 <memset+0x7c>
 2802634:	3807883a 	mov	r3,r7
 2802638:	003fe006 	br	28025bc <memset+0x18>

0280263c <__sclose>:
 280263c:	2940038f 	ldh	r5,14(r5)
 2802640:	28028001 	jmpi	2802800 <_close_r>

02802644 <__sseek>:
 2802644:	defffe04 	addi	sp,sp,-8
 2802648:	dc000015 	stw	r16,0(sp)
 280264c:	2821883a 	mov	r16,r5
 2802650:	2940038f 	ldh	r5,14(r5)
 2802654:	dfc00115 	stw	ra,4(sp)
 2802658:	2802a780 	call	2802a78 <_lseek_r>
 280265c:	1007883a 	mov	r3,r2
 2802660:	00bfffc4 	movi	r2,-1
 2802664:	18800926 	beq	r3,r2,280268c <__sseek+0x48>
 2802668:	8080030b 	ldhu	r2,12(r16)
 280266c:	80c01415 	stw	r3,80(r16)
 2802670:	10840014 	ori	r2,r2,4096
 2802674:	8080030d 	sth	r2,12(r16)
 2802678:	1805883a 	mov	r2,r3
 280267c:	dfc00117 	ldw	ra,4(sp)
 2802680:	dc000017 	ldw	r16,0(sp)
 2802684:	dec00204 	addi	sp,sp,8
 2802688:	f800283a 	ret
 280268c:	8080030b 	ldhu	r2,12(r16)
 2802690:	10bbffcc 	andi	r2,r2,61439
 2802694:	8080030d 	sth	r2,12(r16)
 2802698:	1805883a 	mov	r2,r3
 280269c:	dfc00117 	ldw	ra,4(sp)
 28026a0:	dc000017 	ldw	r16,0(sp)
 28026a4:	dec00204 	addi	sp,sp,8
 28026a8:	f800283a 	ret

028026ac <__swrite>:
 28026ac:	2880030b 	ldhu	r2,12(r5)
 28026b0:	defffb04 	addi	sp,sp,-20
 28026b4:	dcc00315 	stw	r19,12(sp)
 28026b8:	1080400c 	andi	r2,r2,256
 28026bc:	dc800215 	stw	r18,8(sp)
 28026c0:	dc400115 	stw	r17,4(sp)
 28026c4:	dc000015 	stw	r16,0(sp)
 28026c8:	3027883a 	mov	r19,r6
 28026cc:	3825883a 	mov	r18,r7
 28026d0:	dfc00415 	stw	ra,16(sp)
 28026d4:	2821883a 	mov	r16,r5
 28026d8:	000d883a 	mov	r6,zero
 28026dc:	01c00084 	movi	r7,2
 28026e0:	2023883a 	mov	r17,r4
 28026e4:	10000226 	beq	r2,zero,28026f0 <__swrite+0x44>
 28026e8:	2940038f 	ldh	r5,14(r5)
 28026ec:	2802a780 	call	2802a78 <_lseek_r>
 28026f0:	8080030b 	ldhu	r2,12(r16)
 28026f4:	8140038f 	ldh	r5,14(r16)
 28026f8:	8809883a 	mov	r4,r17
 28026fc:	10bbffcc 	andi	r2,r2,61439
 2802700:	980d883a 	mov	r6,r19
 2802704:	900f883a 	mov	r7,r18
 2802708:	8080030d 	sth	r2,12(r16)
 280270c:	dfc00417 	ldw	ra,16(sp)
 2802710:	dcc00317 	ldw	r19,12(sp)
 2802714:	dc800217 	ldw	r18,8(sp)
 2802718:	dc400117 	ldw	r17,4(sp)
 280271c:	dc000017 	ldw	r16,0(sp)
 2802720:	dec00504 	addi	sp,sp,20
 2802724:	28027881 	jmpi	2802788 <_write_r>

02802728 <__sread>:
 2802728:	defffe04 	addi	sp,sp,-8
 280272c:	dc000015 	stw	r16,0(sp)
 2802730:	2821883a 	mov	r16,r5
 2802734:	2940038f 	ldh	r5,14(r5)
 2802738:	dfc00115 	stw	ra,4(sp)
 280273c:	2802af00 	call	2802af0 <_read_r>
 2802740:	1007883a 	mov	r3,r2
 2802744:	10000816 	blt	r2,zero,2802768 <__sread+0x40>
 2802748:	80801417 	ldw	r2,80(r16)
 280274c:	10c5883a 	add	r2,r2,r3
 2802750:	80801415 	stw	r2,80(r16)
 2802754:	1805883a 	mov	r2,r3
 2802758:	dfc00117 	ldw	ra,4(sp)
 280275c:	dc000017 	ldw	r16,0(sp)
 2802760:	dec00204 	addi	sp,sp,8
 2802764:	f800283a 	ret
 2802768:	8080030b 	ldhu	r2,12(r16)
 280276c:	10bbffcc 	andi	r2,r2,61439
 2802770:	8080030d 	sth	r2,12(r16)
 2802774:	1805883a 	mov	r2,r3
 2802778:	dfc00117 	ldw	ra,4(sp)
 280277c:	dc000017 	ldw	r16,0(sp)
 2802780:	dec00204 	addi	sp,sp,8
 2802784:	f800283a 	ret

02802788 <_write_r>:
 2802788:	defffd04 	addi	sp,sp,-12
 280278c:	dc000015 	stw	r16,0(sp)
 2802790:	0400a074 	movhi	r16,641
 2802794:	84295704 	addi	r16,r16,-23204
 2802798:	dc400115 	stw	r17,4(sp)
 280279c:	80000015 	stw	zero,0(r16)
 28027a0:	2023883a 	mov	r17,r4
 28027a4:	2809883a 	mov	r4,r5
 28027a8:	300b883a 	mov	r5,r6
 28027ac:	380d883a 	mov	r6,r7
 28027b0:	dfc00215 	stw	ra,8(sp)
 28027b4:	280352c0 	call	280352c <write>
 28027b8:	1007883a 	mov	r3,r2
 28027bc:	00bfffc4 	movi	r2,-1
 28027c0:	18800626 	beq	r3,r2,28027dc <_write_r+0x54>
 28027c4:	1805883a 	mov	r2,r3
 28027c8:	dfc00217 	ldw	ra,8(sp)
 28027cc:	dc400117 	ldw	r17,4(sp)
 28027d0:	dc000017 	ldw	r16,0(sp)
 28027d4:	dec00304 	addi	sp,sp,12
 28027d8:	f800283a 	ret
 28027dc:	80800017 	ldw	r2,0(r16)
 28027e0:	103ff826 	beq	r2,zero,28027c4 <_write_r+0x3c>
 28027e4:	88800015 	stw	r2,0(r17)
 28027e8:	1805883a 	mov	r2,r3
 28027ec:	dfc00217 	ldw	ra,8(sp)
 28027f0:	dc400117 	ldw	r17,4(sp)
 28027f4:	dc000017 	ldw	r16,0(sp)
 28027f8:	dec00304 	addi	sp,sp,12
 28027fc:	f800283a 	ret

02802800 <_close_r>:
 2802800:	defffd04 	addi	sp,sp,-12
 2802804:	dc000015 	stw	r16,0(sp)
 2802808:	0400a074 	movhi	r16,641
 280280c:	84295704 	addi	r16,r16,-23204
 2802810:	dc400115 	stw	r17,4(sp)
 2802814:	80000015 	stw	zero,0(r16)
 2802818:	2023883a 	mov	r17,r4
 280281c:	2809883a 	mov	r4,r5
 2802820:	dfc00215 	stw	ra,8(sp)
 2802824:	2802ba00 	call	2802ba0 <close>
 2802828:	1007883a 	mov	r3,r2
 280282c:	00bfffc4 	movi	r2,-1
 2802830:	18800626 	beq	r3,r2,280284c <_close_r+0x4c>
 2802834:	1805883a 	mov	r2,r3
 2802838:	dfc00217 	ldw	ra,8(sp)
 280283c:	dc400117 	ldw	r17,4(sp)
 2802840:	dc000017 	ldw	r16,0(sp)
 2802844:	dec00304 	addi	sp,sp,12
 2802848:	f800283a 	ret
 280284c:	80800017 	ldw	r2,0(r16)
 2802850:	103ff826 	beq	r2,zero,2802834 <_close_r+0x34>
 2802854:	88800015 	stw	r2,0(r17)
 2802858:	1805883a 	mov	r2,r3
 280285c:	dfc00217 	ldw	ra,8(sp)
 2802860:	dc400117 	ldw	r17,4(sp)
 2802864:	dc000017 	ldw	r16,0(sp)
 2802868:	dec00304 	addi	sp,sp,12
 280286c:	f800283a 	ret

02802870 <_fclose_r>:
 2802870:	defffc04 	addi	sp,sp,-16
 2802874:	dc400115 	stw	r17,4(sp)
 2802878:	dc000015 	stw	r16,0(sp)
 280287c:	dfc00315 	stw	ra,12(sp)
 2802880:	dc800215 	stw	r18,8(sp)
 2802884:	2821883a 	mov	r16,r5
 2802888:	2023883a 	mov	r17,r4
 280288c:	28002926 	beq	r5,zero,2802934 <_fclose_r+0xc4>
 2802890:	2801bb40 	call	2801bb4 <__sfp_lock_acquire>
 2802894:	88000226 	beq	r17,zero,28028a0 <_fclose_r+0x30>
 2802898:	88800e17 	ldw	r2,56(r17)
 280289c:	10002d26 	beq	r2,zero,2802954 <_fclose_r+0xe4>
 28028a0:	8080030f 	ldh	r2,12(r16)
 28028a4:	10002226 	beq	r2,zero,2802930 <_fclose_r+0xc0>
 28028a8:	8809883a 	mov	r4,r17
 28028ac:	800b883a 	mov	r5,r16
 28028b0:	280192c0 	call	280192c <_fflush_r>
 28028b4:	1025883a 	mov	r18,r2
 28028b8:	80800b17 	ldw	r2,44(r16)
 28028bc:	10000426 	beq	r2,zero,28028d0 <_fclose_r+0x60>
 28028c0:	81400717 	ldw	r5,28(r16)
 28028c4:	8809883a 	mov	r4,r17
 28028c8:	103ee83a 	callr	r2
 28028cc:	10002a16 	blt	r2,zero,2802978 <_fclose_r+0x108>
 28028d0:	8080030b 	ldhu	r2,12(r16)
 28028d4:	1080200c 	andi	r2,r2,128
 28028d8:	1000231e 	bne	r2,zero,2802968 <_fclose_r+0xf8>
 28028dc:	81400c17 	ldw	r5,48(r16)
 28028e0:	28000526 	beq	r5,zero,28028f8 <_fclose_r+0x88>
 28028e4:	80801004 	addi	r2,r16,64
 28028e8:	28800226 	beq	r5,r2,28028f4 <_fclose_r+0x84>
 28028ec:	8809883a 	mov	r4,r17
 28028f0:	2801f7c0 	call	2801f7c <_free_r>
 28028f4:	80000c15 	stw	zero,48(r16)
 28028f8:	81401117 	ldw	r5,68(r16)
 28028fc:	28000326 	beq	r5,zero,280290c <_fclose_r+0x9c>
 2802900:	8809883a 	mov	r4,r17
 2802904:	2801f7c0 	call	2801f7c <_free_r>
 2802908:	80001115 	stw	zero,68(r16)
 280290c:	8000030d 	sth	zero,12(r16)
 2802910:	2801bb80 	call	2801bb8 <__sfp_lock_release>
 2802914:	9005883a 	mov	r2,r18
 2802918:	dfc00317 	ldw	ra,12(sp)
 280291c:	dc800217 	ldw	r18,8(sp)
 2802920:	dc400117 	ldw	r17,4(sp)
 2802924:	dc000017 	ldw	r16,0(sp)
 2802928:	dec00404 	addi	sp,sp,16
 280292c:	f800283a 	ret
 2802930:	2801bb80 	call	2801bb8 <__sfp_lock_release>
 2802934:	0025883a 	mov	r18,zero
 2802938:	9005883a 	mov	r2,r18
 280293c:	dfc00317 	ldw	ra,12(sp)
 2802940:	dc800217 	ldw	r18,8(sp)
 2802944:	dc400117 	ldw	r17,4(sp)
 2802948:	dc000017 	ldw	r16,0(sp)
 280294c:	dec00404 	addi	sp,sp,16
 2802950:	f800283a 	ret
 2802954:	8809883a 	mov	r4,r17
 2802958:	2801bc40 	call	2801bc4 <__sinit>
 280295c:	8080030f 	ldh	r2,12(r16)
 2802960:	103fd11e 	bne	r2,zero,28028a8 <_fclose_r+0x38>
 2802964:	003ff206 	br	2802930 <_fclose_r+0xc0>
 2802968:	81400417 	ldw	r5,16(r16)
 280296c:	8809883a 	mov	r4,r17
 2802970:	2801f7c0 	call	2801f7c <_free_r>
 2802974:	003fd906 	br	28028dc <_fclose_r+0x6c>
 2802978:	04bfffc4 	movi	r18,-1
 280297c:	003fd406 	br	28028d0 <_fclose_r+0x60>

02802980 <fclose>:
 2802980:	0080a074 	movhi	r2,641
 2802984:	10a24404 	addi	r2,r2,-30448
 2802988:	200b883a 	mov	r5,r4
 280298c:	11000017 	ldw	r4,0(r2)
 2802990:	28028701 	jmpi	2802870 <_fclose_r>

02802994 <_fstat_r>:
 2802994:	defffd04 	addi	sp,sp,-12
 2802998:	dc000015 	stw	r16,0(sp)
 280299c:	0400a074 	movhi	r16,641
 28029a0:	84295704 	addi	r16,r16,-23204
 28029a4:	dc400115 	stw	r17,4(sp)
 28029a8:	80000015 	stw	zero,0(r16)
 28029ac:	2023883a 	mov	r17,r4
 28029b0:	2809883a 	mov	r4,r5
 28029b4:	300b883a 	mov	r5,r6
 28029b8:	dfc00215 	stw	ra,8(sp)
 28029bc:	2802d2c0 	call	2802d2c <fstat>
 28029c0:	1007883a 	mov	r3,r2
 28029c4:	00bfffc4 	movi	r2,-1
 28029c8:	18800626 	beq	r3,r2,28029e4 <_fstat_r+0x50>
 28029cc:	1805883a 	mov	r2,r3
 28029d0:	dfc00217 	ldw	ra,8(sp)
 28029d4:	dc400117 	ldw	r17,4(sp)
 28029d8:	dc000017 	ldw	r16,0(sp)
 28029dc:	dec00304 	addi	sp,sp,12
 28029e0:	f800283a 	ret
 28029e4:	80800017 	ldw	r2,0(r16)
 28029e8:	103ff826 	beq	r2,zero,28029cc <_fstat_r+0x38>
 28029ec:	88800015 	stw	r2,0(r17)
 28029f0:	1805883a 	mov	r2,r3
 28029f4:	dfc00217 	ldw	ra,8(sp)
 28029f8:	dc400117 	ldw	r17,4(sp)
 28029fc:	dc000017 	ldw	r16,0(sp)
 2802a00:	dec00304 	addi	sp,sp,12
 2802a04:	f800283a 	ret

02802a08 <_isatty_r>:
 2802a08:	defffd04 	addi	sp,sp,-12
 2802a0c:	dc000015 	stw	r16,0(sp)
 2802a10:	0400a074 	movhi	r16,641
 2802a14:	84295704 	addi	r16,r16,-23204
 2802a18:	dc400115 	stw	r17,4(sp)
 2802a1c:	80000015 	stw	zero,0(r16)
 2802a20:	2023883a 	mov	r17,r4
 2802a24:	2809883a 	mov	r4,r5
 2802a28:	dfc00215 	stw	ra,8(sp)
 2802a2c:	2802e640 	call	2802e64 <isatty>
 2802a30:	1007883a 	mov	r3,r2
 2802a34:	00bfffc4 	movi	r2,-1
 2802a38:	18800626 	beq	r3,r2,2802a54 <_isatty_r+0x4c>
 2802a3c:	1805883a 	mov	r2,r3
 2802a40:	dfc00217 	ldw	ra,8(sp)
 2802a44:	dc400117 	ldw	r17,4(sp)
 2802a48:	dc000017 	ldw	r16,0(sp)
 2802a4c:	dec00304 	addi	sp,sp,12
 2802a50:	f800283a 	ret
 2802a54:	80800017 	ldw	r2,0(r16)
 2802a58:	103ff826 	beq	r2,zero,2802a3c <_isatty_r+0x34>
 2802a5c:	88800015 	stw	r2,0(r17)
 2802a60:	1805883a 	mov	r2,r3
 2802a64:	dfc00217 	ldw	ra,8(sp)
 2802a68:	dc400117 	ldw	r17,4(sp)
 2802a6c:	dc000017 	ldw	r16,0(sp)
 2802a70:	dec00304 	addi	sp,sp,12
 2802a74:	f800283a 	ret

02802a78 <_lseek_r>:
 2802a78:	defffd04 	addi	sp,sp,-12
 2802a7c:	dc000015 	stw	r16,0(sp)
 2802a80:	0400a074 	movhi	r16,641
 2802a84:	84295704 	addi	r16,r16,-23204
 2802a88:	dc400115 	stw	r17,4(sp)
 2802a8c:	80000015 	stw	zero,0(r16)
 2802a90:	2023883a 	mov	r17,r4
 2802a94:	2809883a 	mov	r4,r5
 2802a98:	300b883a 	mov	r5,r6
 2802a9c:	380d883a 	mov	r6,r7
 2802aa0:	dfc00215 	stw	ra,8(sp)
 2802aa4:	28030740 	call	2803074 <lseek>
 2802aa8:	1007883a 	mov	r3,r2
 2802aac:	00bfffc4 	movi	r2,-1
 2802ab0:	18800626 	beq	r3,r2,2802acc <_lseek_r+0x54>
 2802ab4:	1805883a 	mov	r2,r3
 2802ab8:	dfc00217 	ldw	ra,8(sp)
 2802abc:	dc400117 	ldw	r17,4(sp)
 2802ac0:	dc000017 	ldw	r16,0(sp)
 2802ac4:	dec00304 	addi	sp,sp,12
 2802ac8:	f800283a 	ret
 2802acc:	80800017 	ldw	r2,0(r16)
 2802ad0:	103ff826 	beq	r2,zero,2802ab4 <_lseek_r+0x3c>
 2802ad4:	88800015 	stw	r2,0(r17)
 2802ad8:	1805883a 	mov	r2,r3
 2802adc:	dfc00217 	ldw	ra,8(sp)
 2802ae0:	dc400117 	ldw	r17,4(sp)
 2802ae4:	dc000017 	ldw	r16,0(sp)
 2802ae8:	dec00304 	addi	sp,sp,12
 2802aec:	f800283a 	ret

02802af0 <_read_r>:
 2802af0:	defffd04 	addi	sp,sp,-12
 2802af4:	dc000015 	stw	r16,0(sp)
 2802af8:	0400a074 	movhi	r16,641
 2802afc:	84295704 	addi	r16,r16,-23204
 2802b00:	dc400115 	stw	r17,4(sp)
 2802b04:	80000015 	stw	zero,0(r16)
 2802b08:	2023883a 	mov	r17,r4
 2802b0c:	2809883a 	mov	r4,r5
 2802b10:	300b883a 	mov	r5,r6
 2802b14:	380d883a 	mov	r6,r7
 2802b18:	dfc00215 	stw	ra,8(sp)
 2802b1c:	28032740 	call	2803274 <read>
 2802b20:	1007883a 	mov	r3,r2
 2802b24:	00bfffc4 	movi	r2,-1
 2802b28:	18800626 	beq	r3,r2,2802b44 <_read_r+0x54>
 2802b2c:	1805883a 	mov	r2,r3
 2802b30:	dfc00217 	ldw	ra,8(sp)
 2802b34:	dc400117 	ldw	r17,4(sp)
 2802b38:	dc000017 	ldw	r16,0(sp)
 2802b3c:	dec00304 	addi	sp,sp,12
 2802b40:	f800283a 	ret
 2802b44:	80800017 	ldw	r2,0(r16)
 2802b48:	103ff826 	beq	r2,zero,2802b2c <_read_r+0x3c>
 2802b4c:	88800015 	stw	r2,0(r17)
 2802b50:	1805883a 	mov	r2,r3
 2802b54:	dfc00217 	ldw	ra,8(sp)
 2802b58:	dc400117 	ldw	r17,4(sp)
 2802b5c:	dc000017 	ldw	r16,0(sp)
 2802b60:	dec00304 	addi	sp,sp,12
 2802b64:	f800283a 	ret

02802b68 <__mulsi3>:
 2802b68:	20000a26 	beq	r4,zero,2802b94 <__mulsi3+0x2c>
 2802b6c:	0007883a 	mov	r3,zero
 2802b70:	2080004c 	andi	r2,r4,1
 2802b74:	1005003a 	cmpeq	r2,r2,zero
 2802b78:	2008d07a 	srli	r4,r4,1
 2802b7c:	1000011e 	bne	r2,zero,2802b84 <__mulsi3+0x1c>
 2802b80:	1947883a 	add	r3,r3,r5
 2802b84:	294b883a 	add	r5,r5,r5
 2802b88:	203ff91e 	bne	r4,zero,2802b70 <__mulsi3+0x8>
 2802b8c:	1805883a 	mov	r2,r3
 2802b90:	f800283a 	ret
 2802b94:	0007883a 	mov	r3,zero
 2802b98:	1805883a 	mov	r2,r3
 2802b9c:	f800283a 	ret

02802ba0 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 2802ba0:	defff804 	addi	sp,sp,-32
 2802ba4:	dfc00715 	stw	ra,28(sp)
 2802ba8:	df000615 	stw	fp,24(sp)
 2802bac:	df000604 	addi	fp,sp,24
 2802bb0:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 2802bb4:	e0bffc17 	ldw	r2,-16(fp)
 2802bb8:	1004803a 	cmplt	r2,r2,zero
 2802bbc:	1000091e 	bne	r2,zero,2802be4 <close+0x44>
 2802bc0:	e13ffc17 	ldw	r4,-16(fp)
 2802bc4:	01400304 	movi	r5,12
 2802bc8:	2802b680 	call	2802b68 <__mulsi3>
 2802bcc:	1007883a 	mov	r3,r2
 2802bd0:	0080a034 	movhi	r2,640
 2802bd4:	109d6404 	addi	r2,r2,30096
 2802bd8:	1887883a 	add	r3,r3,r2
 2802bdc:	e0ffff15 	stw	r3,-4(fp)
 2802be0:	00000106 	br	2802be8 <close+0x48>
 2802be4:	e03fff15 	stw	zero,-4(fp)
 2802be8:	e0bfff17 	ldw	r2,-4(fp)
 2802bec:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
 2802bf0:	e0bffb17 	ldw	r2,-20(fp)
 2802bf4:	1005003a 	cmpeq	r2,r2,zero
 2802bf8:	10001d1e 	bne	r2,zero,2802c70 <close+0xd0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 2802bfc:	e0bffb17 	ldw	r2,-20(fp)
 2802c00:	10800017 	ldw	r2,0(r2)
 2802c04:	10800417 	ldw	r2,16(r2)
 2802c08:	1005003a 	cmpeq	r2,r2,zero
 2802c0c:	1000071e 	bne	r2,zero,2802c2c <close+0x8c>
 2802c10:	e0bffb17 	ldw	r2,-20(fp)
 2802c14:	10800017 	ldw	r2,0(r2)
 2802c18:	10800417 	ldw	r2,16(r2)
 2802c1c:	e13ffb17 	ldw	r4,-20(fp)
 2802c20:	103ee83a 	callr	r2
 2802c24:	e0bffe15 	stw	r2,-8(fp)
 2802c28:	00000106 	br	2802c30 <close+0x90>
 2802c2c:	e03ffe15 	stw	zero,-8(fp)
 2802c30:	e0bffe17 	ldw	r2,-8(fp)
 2802c34:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 2802c38:	e13ffc17 	ldw	r4,-16(fp)
 2802c3c:	28033f80 	call	28033f8 <alt_release_fd>
    if (rval < 0)
 2802c40:	e0bffa17 	ldw	r2,-24(fp)
 2802c44:	1004403a 	cmpge	r2,r2,zero
 2802c48:	1000071e 	bne	r2,zero,2802c68 <close+0xc8>
    {
      ALT_ERRNO = -rval;
 2802c4c:	2802ca00 	call	2802ca0 <alt_get_errno>
 2802c50:	e0fffa17 	ldw	r3,-24(fp)
 2802c54:	00c7c83a 	sub	r3,zero,r3
 2802c58:	10c00015 	stw	r3,0(r2)
      return -1;
 2802c5c:	00bfffc4 	movi	r2,-1
 2802c60:	e0bffd15 	stw	r2,-12(fp)
 2802c64:	00000806 	br	2802c88 <close+0xe8>
    }
    return 0;
 2802c68:	e03ffd15 	stw	zero,-12(fp)
 2802c6c:	00000606 	br	2802c88 <close+0xe8>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 2802c70:	2802ca00 	call	2802ca0 <alt_get_errno>
 2802c74:	1007883a 	mov	r3,r2
 2802c78:	00801444 	movi	r2,81
 2802c7c:	18800015 	stw	r2,0(r3)
    return -1;
 2802c80:	00bfffc4 	movi	r2,-1
 2802c84:	e0bffd15 	stw	r2,-12(fp)
 2802c88:	e0bffd17 	ldw	r2,-12(fp)
  }
}
 2802c8c:	e037883a 	mov	sp,fp
 2802c90:	dfc00117 	ldw	ra,4(sp)
 2802c94:	df000017 	ldw	fp,0(sp)
 2802c98:	dec00204 	addi	sp,sp,8
 2802c9c:	f800283a 	ret

02802ca0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2802ca0:	defffd04 	addi	sp,sp,-12
 2802ca4:	dfc00215 	stw	ra,8(sp)
 2802ca8:	df000115 	stw	fp,4(sp)
 2802cac:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 2802cb0:	0080a074 	movhi	r2,641
 2802cb4:	10a24d04 	addi	r2,r2,-30412
 2802cb8:	10800017 	ldw	r2,0(r2)
 2802cbc:	1005003a 	cmpeq	r2,r2,zero
 2802cc0:	1000061e 	bne	r2,zero,2802cdc <alt_get_errno+0x3c>
 2802cc4:	0080a074 	movhi	r2,641
 2802cc8:	10a24d04 	addi	r2,r2,-30412
 2802ccc:	10800017 	ldw	r2,0(r2)
 2802cd0:	103ee83a 	callr	r2
 2802cd4:	e0bfff15 	stw	r2,-4(fp)
 2802cd8:	00000306 	br	2802ce8 <alt_get_errno+0x48>
 2802cdc:	0080a074 	movhi	r2,641
 2802ce0:	10a95704 	addi	r2,r2,-23204
 2802ce4:	e0bfff15 	stw	r2,-4(fp)
 2802ce8:	e0bfff17 	ldw	r2,-4(fp)
}
 2802cec:	e037883a 	mov	sp,fp
 2802cf0:	dfc00117 	ldw	ra,4(sp)
 2802cf4:	df000017 	ldw	fp,0(sp)
 2802cf8:	dec00204 	addi	sp,sp,8
 2802cfc:	f800283a 	ret

02802d00 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 2802d00:	defffc04 	addi	sp,sp,-16
 2802d04:	df000315 	stw	fp,12(sp)
 2802d08:	df000304 	addi	fp,sp,12
 2802d0c:	e13ffd15 	stw	r4,-12(fp)
 2802d10:	e17ffe15 	stw	r5,-8(fp)
 2802d14:	e1bfff15 	stw	r6,-4(fp)
  return len;
 2802d18:	e0bfff17 	ldw	r2,-4(fp)
}
 2802d1c:	e037883a 	mov	sp,fp
 2802d20:	df000017 	ldw	fp,0(sp)
 2802d24:	dec00104 	addi	sp,sp,4
 2802d28:	f800283a 	ret

02802d2c <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 2802d2c:	defff904 	addi	sp,sp,-28
 2802d30:	dfc00615 	stw	ra,24(sp)
 2802d34:	df000515 	stw	fp,20(sp)
 2802d38:	df000504 	addi	fp,sp,20
 2802d3c:	e13ffc15 	stw	r4,-16(fp)
 2802d40:	e17ffd15 	stw	r5,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 2802d44:	e0bffc17 	ldw	r2,-16(fp)
 2802d48:	1004803a 	cmplt	r2,r2,zero
 2802d4c:	1000091e 	bne	r2,zero,2802d74 <fstat+0x48>
 2802d50:	e13ffc17 	ldw	r4,-16(fp)
 2802d54:	01400304 	movi	r5,12
 2802d58:	2802b680 	call	2802b68 <__mulsi3>
 2802d5c:	1007883a 	mov	r3,r2
 2802d60:	0080a034 	movhi	r2,640
 2802d64:	109d6404 	addi	r2,r2,30096
 2802d68:	1887883a 	add	r3,r3,r2
 2802d6c:	e0ffff15 	stw	r3,-4(fp)
 2802d70:	00000106 	br	2802d78 <fstat+0x4c>
 2802d74:	e03fff15 	stw	zero,-4(fp)
 2802d78:	e0bfff17 	ldw	r2,-4(fp)
 2802d7c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 2802d80:	e0bffb17 	ldw	r2,-20(fp)
 2802d84:	1005003a 	cmpeq	r2,r2,zero
 2802d88:	1000121e 	bne	r2,zero,2802dd4 <fstat+0xa8>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 2802d8c:	e0bffb17 	ldw	r2,-20(fp)
 2802d90:	10800017 	ldw	r2,0(r2)
 2802d94:	10800817 	ldw	r2,32(r2)
 2802d98:	1005003a 	cmpeq	r2,r2,zero
 2802d9c:	1000081e 	bne	r2,zero,2802dc0 <fstat+0x94>
    {
      return fd->dev->fstat(fd, st);
 2802da0:	e0bffb17 	ldw	r2,-20(fp)
 2802da4:	10800017 	ldw	r2,0(r2)
 2802da8:	10800817 	ldw	r2,32(r2)
 2802dac:	e13ffb17 	ldw	r4,-20(fp)
 2802db0:	e17ffd17 	ldw	r5,-12(fp)
 2802db4:	103ee83a 	callr	r2
 2802db8:	e0bffe15 	stw	r2,-8(fp)
 2802dbc:	00000b06 	br	2802dec <fstat+0xc0>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 2802dc0:	e0fffd17 	ldw	r3,-12(fp)
 2802dc4:	00880004 	movi	r2,8192
 2802dc8:	18800115 	stw	r2,4(r3)
      return 0;
 2802dcc:	e03ffe15 	stw	zero,-8(fp)
 2802dd0:	00000606 	br	2802dec <fstat+0xc0>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 2802dd4:	2802e040 	call	2802e04 <alt_get_errno>
 2802dd8:	1007883a 	mov	r3,r2
 2802ddc:	00801444 	movi	r2,81
 2802de0:	18800015 	stw	r2,0(r3)
    return -1;
 2802de4:	00bfffc4 	movi	r2,-1
 2802de8:	e0bffe15 	stw	r2,-8(fp)
 2802dec:	e0bffe17 	ldw	r2,-8(fp)
  }
}
 2802df0:	e037883a 	mov	sp,fp
 2802df4:	dfc00117 	ldw	ra,4(sp)
 2802df8:	df000017 	ldw	fp,0(sp)
 2802dfc:	dec00204 	addi	sp,sp,8
 2802e00:	f800283a 	ret

02802e04 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2802e04:	defffd04 	addi	sp,sp,-12
 2802e08:	dfc00215 	stw	ra,8(sp)
 2802e0c:	df000115 	stw	fp,4(sp)
 2802e10:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 2802e14:	0080a074 	movhi	r2,641
 2802e18:	10a24d04 	addi	r2,r2,-30412
 2802e1c:	10800017 	ldw	r2,0(r2)
 2802e20:	1005003a 	cmpeq	r2,r2,zero
 2802e24:	1000061e 	bne	r2,zero,2802e40 <alt_get_errno+0x3c>
 2802e28:	0080a074 	movhi	r2,641
 2802e2c:	10a24d04 	addi	r2,r2,-30412
 2802e30:	10800017 	ldw	r2,0(r2)
 2802e34:	103ee83a 	callr	r2
 2802e38:	e0bfff15 	stw	r2,-4(fp)
 2802e3c:	00000306 	br	2802e4c <alt_get_errno+0x48>
 2802e40:	0080a074 	movhi	r2,641
 2802e44:	10a95704 	addi	r2,r2,-23204
 2802e48:	e0bfff15 	stw	r2,-4(fp)
 2802e4c:	e0bfff17 	ldw	r2,-4(fp)
}
 2802e50:	e037883a 	mov	sp,fp
 2802e54:	dfc00117 	ldw	ra,4(sp)
 2802e58:	df000017 	ldw	fp,0(sp)
 2802e5c:	dec00204 	addi	sp,sp,8
 2802e60:	f800283a 	ret

02802e64 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 2802e64:	deffeb04 	addi	sp,sp,-84
 2802e68:	dfc01415 	stw	ra,80(sp)
 2802e6c:	df001315 	stw	fp,76(sp)
 2802e70:	df001304 	addi	fp,sp,76
 2802e74:	e13ffd15 	stw	r4,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 2802e78:	e0bffd17 	ldw	r2,-12(fp)
 2802e7c:	1004803a 	cmplt	r2,r2,zero
 2802e80:	1000091e 	bne	r2,zero,2802ea8 <isatty+0x44>
 2802e84:	e13ffd17 	ldw	r4,-12(fp)
 2802e88:	01400304 	movi	r5,12
 2802e8c:	2802b680 	call	2802b68 <__mulsi3>
 2802e90:	1007883a 	mov	r3,r2
 2802e94:	0080a034 	movhi	r2,640
 2802e98:	109d6404 	addi	r2,r2,30096
 2802e9c:	1887883a 	add	r3,r3,r2
 2802ea0:	e0ffff15 	stw	r3,-4(fp)
 2802ea4:	00000106 	br	2802eac <isatty+0x48>
 2802ea8:	e03fff15 	stw	zero,-4(fp)
 2802eac:	e0bfff17 	ldw	r2,-4(fp)
 2802eb0:	e0bfed15 	stw	r2,-76(fp)
  
  if (fd)
 2802eb4:	e0bfed17 	ldw	r2,-76(fp)
 2802eb8:	1005003a 	cmpeq	r2,r2,zero
 2802ebc:	10000f1e 	bne	r2,zero,2802efc <isatty+0x98>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 2802ec0:	e0bfed17 	ldw	r2,-76(fp)
 2802ec4:	10800017 	ldw	r2,0(r2)
 2802ec8:	10800817 	ldw	r2,32(r2)
 2802ecc:	1004c03a 	cmpne	r2,r2,zero
 2802ed0:	1000031e 	bne	r2,zero,2802ee0 <isatty+0x7c>
    {
      return 1;
 2802ed4:	00800044 	movi	r2,1
 2802ed8:	e0bffe15 	stw	r2,-8(fp)
 2802edc:	00000c06 	br	2802f10 <isatty+0xac>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 2802ee0:	e17fee04 	addi	r5,fp,-72
 2802ee4:	e13ffd17 	ldw	r4,-12(fp)
 2802ee8:	2802d2c0 	call	2802d2c <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 2802eec:	e0bfef17 	ldw	r2,-68(fp)
 2802ef0:	10880020 	cmpeqi	r2,r2,8192
 2802ef4:	e0bffe15 	stw	r2,-8(fp)
 2802ef8:	00000506 	br	2802f10 <isatty+0xac>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 2802efc:	2802f280 	call	2802f28 <alt_get_errno>
 2802f00:	1007883a 	mov	r3,r2
 2802f04:	00801444 	movi	r2,81
 2802f08:	18800015 	stw	r2,0(r3)
    return 0;
 2802f0c:	e03ffe15 	stw	zero,-8(fp)
 2802f10:	e0bffe17 	ldw	r2,-8(fp)
  }
}
 2802f14:	e037883a 	mov	sp,fp
 2802f18:	dfc00117 	ldw	ra,4(sp)
 2802f1c:	df000017 	ldw	fp,0(sp)
 2802f20:	dec00204 	addi	sp,sp,8
 2802f24:	f800283a 	ret

02802f28 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2802f28:	defffd04 	addi	sp,sp,-12
 2802f2c:	dfc00215 	stw	ra,8(sp)
 2802f30:	df000115 	stw	fp,4(sp)
 2802f34:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 2802f38:	0080a074 	movhi	r2,641
 2802f3c:	10a24d04 	addi	r2,r2,-30412
 2802f40:	10800017 	ldw	r2,0(r2)
 2802f44:	1005003a 	cmpeq	r2,r2,zero
 2802f48:	1000061e 	bne	r2,zero,2802f64 <alt_get_errno+0x3c>
 2802f4c:	0080a074 	movhi	r2,641
 2802f50:	10a24d04 	addi	r2,r2,-30412
 2802f54:	10800017 	ldw	r2,0(r2)
 2802f58:	103ee83a 	callr	r2
 2802f5c:	e0bfff15 	stw	r2,-4(fp)
 2802f60:	00000306 	br	2802f70 <alt_get_errno+0x48>
 2802f64:	0080a074 	movhi	r2,641
 2802f68:	10a95704 	addi	r2,r2,-23204
 2802f6c:	e0bfff15 	stw	r2,-4(fp)
 2802f70:	e0bfff17 	ldw	r2,-4(fp)
}
 2802f74:	e037883a 	mov	sp,fp
 2802f78:	dfc00117 	ldw	ra,4(sp)
 2802f7c:	df000017 	ldw	fp,0(sp)
 2802f80:	dec00204 	addi	sp,sp,8
 2802f84:	f800283a 	ret

02802f88 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 2802f88:	defffe04 	addi	sp,sp,-8
 2802f8c:	dfc00115 	stw	ra,4(sp)
 2802f90:	df000015 	stw	fp,0(sp)
 2802f94:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 2802f98:	0100a074 	movhi	r4,641
 2802f9c:	21225604 	addi	r4,r4,-30376
 2802fa0:	0140a034 	movhi	r5,640
 2802fa4:	295b5804 	addi	r5,r5,28000
 2802fa8:	0180a074 	movhi	r6,641
 2802fac:	31a25604 	addi	r6,r6,-30376
 2802fb0:	28030080 	call	2803008 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 2802fb4:	0100a034 	movhi	r4,640
 2802fb8:	21000804 	addi	r4,r4,32
 2802fbc:	0140a034 	movhi	r5,640
 2802fc0:	29400804 	addi	r5,r5,32
 2802fc4:	0180a034 	movhi	r6,640
 2802fc8:	31806d04 	addi	r6,r6,436
 2802fcc:	28030080 	call	2803008 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 2802fd0:	0100a034 	movhi	r4,640
 2802fd4:	211b4004 	addi	r4,r4,27904
 2802fd8:	0140a034 	movhi	r5,640
 2802fdc:	295b4004 	addi	r5,r5,27904
 2802fe0:	0180a034 	movhi	r6,640
 2802fe4:	319b5804 	addi	r6,r6,28000
 2802fe8:	28030080 	call	2803008 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 2802fec:	2805a280 	call	2805a28 <alt_dcache_flush_all>
  alt_icache_flush_all();
 2802ff0:	2805e240 	call	2805e24 <alt_icache_flush_all>
}
 2802ff4:	e037883a 	mov	sp,fp
 2802ff8:	dfc00117 	ldw	ra,4(sp)
 2802ffc:	df000017 	ldw	fp,0(sp)
 2803000:	dec00204 	addi	sp,sp,8
 2803004:	f800283a 	ret

02803008 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 2803008:	defffc04 	addi	sp,sp,-16
 280300c:	df000315 	stw	fp,12(sp)
 2803010:	df000304 	addi	fp,sp,12
 2803014:	e13ffd15 	stw	r4,-12(fp)
 2803018:	e17ffe15 	stw	r5,-8(fp)
 280301c:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 2803020:	e0fffe17 	ldw	r3,-8(fp)
 2803024:	e0bffd17 	ldw	r2,-12(fp)
 2803028:	18800e26 	beq	r3,r2,2803064 <alt_load_section+0x5c>
  {
    while( to != end )
 280302c:	00000a06 	br	2803058 <alt_load_section+0x50>
    {
      *to++ = *from++;
 2803030:	e0bffd17 	ldw	r2,-12(fp)
 2803034:	10c00017 	ldw	r3,0(r2)
 2803038:	e0bffe17 	ldw	r2,-8(fp)
 280303c:	10c00015 	stw	r3,0(r2)
 2803040:	e0bffe17 	ldw	r2,-8(fp)
 2803044:	10800104 	addi	r2,r2,4
 2803048:	e0bffe15 	stw	r2,-8(fp)
 280304c:	e0bffd17 	ldw	r2,-12(fp)
 2803050:	10800104 	addi	r2,r2,4
 2803054:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 2803058:	e0fffe17 	ldw	r3,-8(fp)
 280305c:	e0bfff17 	ldw	r2,-4(fp)
 2803060:	18bff31e 	bne	r3,r2,2803030 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
 2803064:	e037883a 	mov	sp,fp
 2803068:	df000017 	ldw	fp,0(sp)
 280306c:	dec00104 	addi	sp,sp,4
 2803070:	f800283a 	ret

02803074 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 2803074:	defff804 	addi	sp,sp,-32
 2803078:	dfc00715 	stw	ra,28(sp)
 280307c:	df000615 	stw	fp,24(sp)
 2803080:	df000604 	addi	fp,sp,24
 2803084:	e13ffc15 	stw	r4,-16(fp)
 2803088:	e17ffd15 	stw	r5,-12(fp)
 280308c:	e1bffe15 	stw	r6,-8(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 2803090:	e03ffa15 	stw	zero,-24(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 2803094:	e0bffc17 	ldw	r2,-16(fp)
 2803098:	1004803a 	cmplt	r2,r2,zero
 280309c:	1000091e 	bne	r2,zero,28030c4 <lseek+0x50>
 28030a0:	e13ffc17 	ldw	r4,-16(fp)
 28030a4:	01400304 	movi	r5,12
 28030a8:	2802b680 	call	2802b68 <__mulsi3>
 28030ac:	1007883a 	mov	r3,r2
 28030b0:	0080a034 	movhi	r2,640
 28030b4:	109d6404 	addi	r2,r2,30096
 28030b8:	1887883a 	add	r3,r3,r2
 28030bc:	e0ffff15 	stw	r3,-4(fp)
 28030c0:	00000106 	br	28030c8 <lseek+0x54>
 28030c4:	e03fff15 	stw	zero,-4(fp)
 28030c8:	e0bfff17 	ldw	r2,-4(fp)
 28030cc:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd) 
 28030d0:	e0bffb17 	ldw	r2,-20(fp)
 28030d4:	1005003a 	cmpeq	r2,r2,zero
 28030d8:	1000111e 	bne	r2,zero,2803120 <lseek+0xac>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 28030dc:	e0bffb17 	ldw	r2,-20(fp)
 28030e0:	10800017 	ldw	r2,0(r2)
 28030e4:	10800717 	ldw	r2,28(r2)
 28030e8:	1005003a 	cmpeq	r2,r2,zero
 28030ec:	1000091e 	bne	r2,zero,2803114 <lseek+0xa0>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 28030f0:	e0bffb17 	ldw	r2,-20(fp)
 28030f4:	10800017 	ldw	r2,0(r2)
 28030f8:	10800717 	ldw	r2,28(r2)
 28030fc:	e13ffb17 	ldw	r4,-20(fp)
 2803100:	e17ffd17 	ldw	r5,-12(fp)
 2803104:	e1bffe17 	ldw	r6,-8(fp)
 2803108:	103ee83a 	callr	r2
 280310c:	e0bffa15 	stw	r2,-24(fp)
 2803110:	00000506 	br	2803128 <lseek+0xb4>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 2803114:	00bfde84 	movi	r2,-134
 2803118:	e0bffa15 	stw	r2,-24(fp)
 280311c:	00000206 	br	2803128 <lseek+0xb4>
    }
  }
  else  
  {
    rc = -EBADFD;
 2803120:	00bfebc4 	movi	r2,-81
 2803124:	e0bffa15 	stw	r2,-24(fp)
  }

  if (rc < 0)
 2803128:	e0bffa17 	ldw	r2,-24(fp)
 280312c:	1004403a 	cmpge	r2,r2,zero
 2803130:	1000071e 	bne	r2,zero,2803150 <lseek+0xdc>
  {
    ALT_ERRNO = -rc;
 2803134:	28031680 	call	2803168 <alt_get_errno>
 2803138:	1007883a 	mov	r3,r2
 280313c:	e0bffa17 	ldw	r2,-24(fp)
 2803140:	0085c83a 	sub	r2,zero,r2
 2803144:	18800015 	stw	r2,0(r3)
    rc = -1;
 2803148:	00bfffc4 	movi	r2,-1
 280314c:	e0bffa15 	stw	r2,-24(fp)
  }

  return rc;
 2803150:	e0bffa17 	ldw	r2,-24(fp)
}
 2803154:	e037883a 	mov	sp,fp
 2803158:	dfc00117 	ldw	ra,4(sp)
 280315c:	df000017 	ldw	fp,0(sp)
 2803160:	dec00204 	addi	sp,sp,8
 2803164:	f800283a 	ret

02803168 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2803168:	defffd04 	addi	sp,sp,-12
 280316c:	dfc00215 	stw	ra,8(sp)
 2803170:	df000115 	stw	fp,4(sp)
 2803174:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 2803178:	0080a074 	movhi	r2,641
 280317c:	10a24d04 	addi	r2,r2,-30412
 2803180:	10800017 	ldw	r2,0(r2)
 2803184:	1005003a 	cmpeq	r2,r2,zero
 2803188:	1000061e 	bne	r2,zero,28031a4 <alt_get_errno+0x3c>
 280318c:	0080a074 	movhi	r2,641
 2803190:	10a24d04 	addi	r2,r2,-30412
 2803194:	10800017 	ldw	r2,0(r2)
 2803198:	103ee83a 	callr	r2
 280319c:	e0bfff15 	stw	r2,-4(fp)
 28031a0:	00000306 	br	28031b0 <alt_get_errno+0x48>
 28031a4:	0080a074 	movhi	r2,641
 28031a8:	10a95704 	addi	r2,r2,-23204
 28031ac:	e0bfff15 	stw	r2,-4(fp)
 28031b0:	e0bfff17 	ldw	r2,-4(fp)
}
 28031b4:	e037883a 	mov	sp,fp
 28031b8:	dfc00117 	ldw	ra,4(sp)
 28031bc:	df000017 	ldw	fp,0(sp)
 28031c0:	dec00204 	addi	sp,sp,8
 28031c4:	f800283a 	ret

028031c8 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 28031c8:	defffd04 	addi	sp,sp,-12
 28031cc:	dfc00215 	stw	ra,8(sp)
 28031d0:	df000115 	stw	fp,4(sp)
 28031d4:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 28031d8:	0009883a 	mov	r4,zero
 28031dc:	28036b00 	call	28036b0 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 28031e0:	28036e40 	call	28036e4 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 28031e4:	0100a034 	movhi	r4,640
 28031e8:	211b4a04 	addi	r4,r4,27944
 28031ec:	0140a034 	movhi	r5,640
 28031f0:	295b4a04 	addi	r5,r5,27944
 28031f4:	0180a034 	movhi	r6,640
 28031f8:	319b4a04 	addi	r6,r6,27944
 28031fc:	28061e40 	call	28061e4 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 2803200:	2805cc80 	call	2805cc8 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 2803204:	0100a034 	movhi	r4,640
 2803208:	21174b04 	addi	r4,r4,23852
 280320c:	28068f40 	call	28068f4 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 2803210:	d1271417 	ldw	r4,-25520(gp)
 2803214:	d1671517 	ldw	r5,-25516(gp)
 2803218:	d1a71617 	ldw	r6,-25512(gp)
 280321c:	28001f00 	call	28001f0 <main>
 2803220:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 2803224:	01000044 	movi	r4,1
 2803228:	2802ba00 	call	2802ba0 <close>
  exit (result);
 280322c:	e13fff17 	ldw	r4,-4(fp)
 2803230:	28069080 	call	2806908 <exit>

02803234 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 2803234:	defffe04 	addi	sp,sp,-8
 2803238:	df000115 	stw	fp,4(sp)
 280323c:	df000104 	addi	fp,sp,4
 2803240:	e13fff15 	stw	r4,-4(fp)
}
 2803244:	e037883a 	mov	sp,fp
 2803248:	df000017 	ldw	fp,0(sp)
 280324c:	dec00104 	addi	sp,sp,4
 2803250:	f800283a 	ret

02803254 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 2803254:	defffe04 	addi	sp,sp,-8
 2803258:	df000115 	stw	fp,4(sp)
 280325c:	df000104 	addi	fp,sp,4
 2803260:	e13fff15 	stw	r4,-4(fp)
}
 2803264:	e037883a 	mov	sp,fp
 2803268:	df000017 	ldw	fp,0(sp)
 280326c:	dec00104 	addi	sp,sp,4
 2803270:	f800283a 	ret

02803274 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 2803274:	defff704 	addi	sp,sp,-36
 2803278:	dfc00815 	stw	ra,32(sp)
 280327c:	df000715 	stw	fp,28(sp)
 2803280:	df000704 	addi	fp,sp,28
 2803284:	e13ffb15 	stw	r4,-20(fp)
 2803288:	e17ffc15 	stw	r5,-16(fp)
 280328c:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 2803290:	e0bffb17 	ldw	r2,-20(fp)
 2803294:	1004803a 	cmplt	r2,r2,zero
 2803298:	1000091e 	bne	r2,zero,28032c0 <read+0x4c>
 280329c:	e13ffb17 	ldw	r4,-20(fp)
 28032a0:	01400304 	movi	r5,12
 28032a4:	2802b680 	call	2802b68 <__mulsi3>
 28032a8:	1007883a 	mov	r3,r2
 28032ac:	0080a034 	movhi	r2,640
 28032b0:	109d6404 	addi	r2,r2,30096
 28032b4:	1887883a 	add	r3,r3,r2
 28032b8:	e0ffff15 	stw	r3,-4(fp)
 28032bc:	00000106 	br	28032c4 <read+0x50>
 28032c0:	e03fff15 	stw	zero,-4(fp)
 28032c4:	e0bfff17 	ldw	r2,-4(fp)
 28032c8:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
 28032cc:	e0bffa17 	ldw	r2,-24(fp)
 28032d0:	1005003a 	cmpeq	r2,r2,zero
 28032d4:	1000241e 	bne	r2,zero,2803368 <read+0xf4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 28032d8:	e0bffa17 	ldw	r2,-24(fp)
 28032dc:	10800217 	ldw	r2,8(r2)
 28032e0:	108000cc 	andi	r2,r2,3
 28032e4:	10800060 	cmpeqi	r2,r2,1
 28032e8:	10001a1e 	bne	r2,zero,2803354 <read+0xe0>
 28032ec:	e0bffa17 	ldw	r2,-24(fp)
 28032f0:	10800017 	ldw	r2,0(r2)
 28032f4:	10800517 	ldw	r2,20(r2)
 28032f8:	1005003a 	cmpeq	r2,r2,zero
 28032fc:	1000151e 	bne	r2,zero,2803354 <read+0xe0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 2803300:	e0bffa17 	ldw	r2,-24(fp)
 2803304:	10800017 	ldw	r2,0(r2)
 2803308:	10800517 	ldw	r2,20(r2)
 280330c:	e17ffc17 	ldw	r5,-16(fp)
 2803310:	e1bffd17 	ldw	r6,-12(fp)
 2803314:	e13ffa17 	ldw	r4,-24(fp)
 2803318:	103ee83a 	callr	r2
 280331c:	e0bff915 	stw	r2,-28(fp)
 2803320:	e0bff917 	ldw	r2,-28(fp)
 2803324:	1004403a 	cmpge	r2,r2,zero
 2803328:	1000071e 	bne	r2,zero,2803348 <read+0xd4>
        {
          ALT_ERRNO = -rval;
 280332c:	28033980 	call	2803398 <alt_get_errno>
 2803330:	e0fff917 	ldw	r3,-28(fp)
 2803334:	00c7c83a 	sub	r3,zero,r3
 2803338:	10c00015 	stw	r3,0(r2)
          return -1;
 280333c:	00bfffc4 	movi	r2,-1
 2803340:	e0bffe15 	stw	r2,-8(fp)
 2803344:	00000e06 	br	2803380 <read+0x10c>
        }
        return rval;
 2803348:	e0bff917 	ldw	r2,-28(fp)
 280334c:	e0bffe15 	stw	r2,-8(fp)
 2803350:	00000b06 	br	2803380 <read+0x10c>
      }
      else
      {
        ALT_ERRNO = EACCES;
 2803354:	28033980 	call	2803398 <alt_get_errno>
 2803358:	1007883a 	mov	r3,r2
 280335c:	00800344 	movi	r2,13
 2803360:	18800015 	stw	r2,0(r3)
 2803364:	00000406 	br	2803378 <read+0x104>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 2803368:	28033980 	call	2803398 <alt_get_errno>
 280336c:	1007883a 	mov	r3,r2
 2803370:	00801444 	movi	r2,81
 2803374:	18800015 	stw	r2,0(r3)
  }
  return -1;
 2803378:	00bfffc4 	movi	r2,-1
 280337c:	e0bffe15 	stw	r2,-8(fp)
 2803380:	e0bffe17 	ldw	r2,-8(fp)
}
 2803384:	e037883a 	mov	sp,fp
 2803388:	dfc00117 	ldw	ra,4(sp)
 280338c:	df000017 	ldw	fp,0(sp)
 2803390:	dec00204 	addi	sp,sp,8
 2803394:	f800283a 	ret

02803398 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2803398:	defffd04 	addi	sp,sp,-12
 280339c:	dfc00215 	stw	ra,8(sp)
 28033a0:	df000115 	stw	fp,4(sp)
 28033a4:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 28033a8:	0080a074 	movhi	r2,641
 28033ac:	10a24d04 	addi	r2,r2,-30412
 28033b0:	10800017 	ldw	r2,0(r2)
 28033b4:	1005003a 	cmpeq	r2,r2,zero
 28033b8:	1000061e 	bne	r2,zero,28033d4 <alt_get_errno+0x3c>
 28033bc:	0080a074 	movhi	r2,641
 28033c0:	10a24d04 	addi	r2,r2,-30412
 28033c4:	10800017 	ldw	r2,0(r2)
 28033c8:	103ee83a 	callr	r2
 28033cc:	e0bfff15 	stw	r2,-4(fp)
 28033d0:	00000306 	br	28033e0 <alt_get_errno+0x48>
 28033d4:	0080a074 	movhi	r2,641
 28033d8:	10a95704 	addi	r2,r2,-23204
 28033dc:	e0bfff15 	stw	r2,-4(fp)
 28033e0:	e0bfff17 	ldw	r2,-4(fp)
}
 28033e4:	e037883a 	mov	sp,fp
 28033e8:	dfc00117 	ldw	ra,4(sp)
 28033ec:	df000017 	ldw	fp,0(sp)
 28033f0:	dec00204 	addi	sp,sp,8
 28033f4:	f800283a 	ret

028033f8 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 28033f8:	defffc04 	addi	sp,sp,-16
 28033fc:	dfc00315 	stw	ra,12(sp)
 2803400:	df000215 	stw	fp,8(sp)
 2803404:	dc000115 	stw	r16,4(sp)
 2803408:	df000104 	addi	fp,sp,4
 280340c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 2803410:	e0bfff17 	ldw	r2,-4(fp)
 2803414:	108000d0 	cmplti	r2,r2,3
 2803418:	10000f1e 	bne	r2,zero,2803458 <alt_release_fd+0x60>
  {
    alt_fd_list[fd].fd_flags = 0;
 280341c:	e13fff17 	ldw	r4,-4(fp)
 2803420:	0400a034 	movhi	r16,640
 2803424:	841d6404 	addi	r16,r16,30096
 2803428:	01400304 	movi	r5,12
 280342c:	2802b680 	call	2802b68 <__mulsi3>
 2803430:	1405883a 	add	r2,r2,r16
 2803434:	10800204 	addi	r2,r2,8
 2803438:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 280343c:	e13fff17 	ldw	r4,-4(fp)
 2803440:	0400a034 	movhi	r16,640
 2803444:	841d6404 	addi	r16,r16,30096
 2803448:	01400304 	movi	r5,12
 280344c:	2802b680 	call	2802b68 <__mulsi3>
 2803450:	1405883a 	add	r2,r2,r16
 2803454:	10000015 	stw	zero,0(r2)
  }
}
 2803458:	e037883a 	mov	sp,fp
 280345c:	dfc00217 	ldw	ra,8(sp)
 2803460:	df000117 	ldw	fp,4(sp)
 2803464:	dc000017 	ldw	r16,0(sp)
 2803468:	dec00304 	addi	sp,sp,12
 280346c:	f800283a 	ret

02803470 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 2803470:	defff804 	addi	sp,sp,-32
 2803474:	df000715 	stw	fp,28(sp)
 2803478:	df000704 	addi	fp,sp,28
 280347c:	e13ffe15 	stw	r4,-8(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2803480:	0005303a 	rdctl	r2,status
 2803484:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2803488:	e0fffb17 	ldw	r3,-20(fp)
 280348c:	00bfff84 	movi	r2,-2
 2803490:	1884703a 	and	r2,r3,r2
 2803494:	1001703a 	wrctl	status,r2
  
  return context;
 2803498:	e0bffb17 	ldw	r2,-20(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 280349c:	e0bffd15 	stw	r2,-12(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 28034a0:	d0a00a17 	ldw	r2,-32728(gp)
 28034a4:	10c000c4 	addi	r3,r2,3
 28034a8:	00bfff04 	movi	r2,-4
 28034ac:	1884703a 	and	r2,r3,r2
 28034b0:	d0a00a15 	stw	r2,-32728(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 28034b4:	d0e00a17 	ldw	r3,-32728(gp)
 28034b8:	e0bffe17 	ldw	r2,-8(fp)
 28034bc:	1887883a 	add	r3,r3,r2
 28034c0:	0080c034 	movhi	r2,768
 28034c4:	10800004 	addi	r2,r2,0
 28034c8:	10c0072e 	bgeu	r2,r3,28034e8 <sbrk+0x78>
 28034cc:	e0bffd17 	ldw	r2,-12(fp)
 28034d0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 28034d4:	e0bffa17 	ldw	r2,-24(fp)
 28034d8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 28034dc:	00bfffc4 	movi	r2,-1
 28034e0:	e0bfff15 	stw	r2,-4(fp)
 28034e4:	00000c06 	br	2803518 <sbrk+0xa8>
  }
#endif

  prev_heap_end = heap_end; 
 28034e8:	d0a00a17 	ldw	r2,-32728(gp)
 28034ec:	e0bffc15 	stw	r2,-16(fp)
  heap_end += incr; 
 28034f0:	d0e00a17 	ldw	r3,-32728(gp)
 28034f4:	e0bffe17 	ldw	r2,-8(fp)
 28034f8:	1885883a 	add	r2,r3,r2
 28034fc:	d0a00a15 	stw	r2,-32728(gp)
 2803500:	e0bffd17 	ldw	r2,-12(fp)
 2803504:	e0bff915 	stw	r2,-28(fp)
 2803508:	e0bff917 	ldw	r2,-28(fp)
 280350c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 2803510:	e0bffc17 	ldw	r2,-16(fp)
 2803514:	e0bfff15 	stw	r2,-4(fp)
 2803518:	e0bfff17 	ldw	r2,-4(fp)
} 
 280351c:	e037883a 	mov	sp,fp
 2803520:	df000017 	ldw	fp,0(sp)
 2803524:	dec00104 	addi	sp,sp,4
 2803528:	f800283a 	ret

0280352c <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 280352c:	defff704 	addi	sp,sp,-36
 2803530:	dfc00815 	stw	ra,32(sp)
 2803534:	df000715 	stw	fp,28(sp)
 2803538:	df000704 	addi	fp,sp,28
 280353c:	e13ffb15 	stw	r4,-20(fp)
 2803540:	e17ffc15 	stw	r5,-16(fp)
 2803544:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 2803548:	e0bffb17 	ldw	r2,-20(fp)
 280354c:	1004803a 	cmplt	r2,r2,zero
 2803550:	1000091e 	bne	r2,zero,2803578 <write+0x4c>
 2803554:	e13ffb17 	ldw	r4,-20(fp)
 2803558:	01400304 	movi	r5,12
 280355c:	2802b680 	call	2802b68 <__mulsi3>
 2803560:	1007883a 	mov	r3,r2
 2803564:	0080a034 	movhi	r2,640
 2803568:	109d6404 	addi	r2,r2,30096
 280356c:	1887883a 	add	r3,r3,r2
 2803570:	e0ffff15 	stw	r3,-4(fp)
 2803574:	00000106 	br	280357c <write+0x50>
 2803578:	e03fff15 	stw	zero,-4(fp)
 280357c:	e0bfff17 	ldw	r2,-4(fp)
 2803580:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
 2803584:	e0bffa17 	ldw	r2,-24(fp)
 2803588:	1005003a 	cmpeq	r2,r2,zero
 280358c:	1000241e 	bne	r2,zero,2803620 <write+0xf4>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 2803590:	e0bffa17 	ldw	r2,-24(fp)
 2803594:	10800217 	ldw	r2,8(r2)
 2803598:	108000cc 	andi	r2,r2,3
 280359c:	1005003a 	cmpeq	r2,r2,zero
 28035a0:	10001a1e 	bne	r2,zero,280360c <write+0xe0>
 28035a4:	e0bffa17 	ldw	r2,-24(fp)
 28035a8:	10800017 	ldw	r2,0(r2)
 28035ac:	10800617 	ldw	r2,24(r2)
 28035b0:	1005003a 	cmpeq	r2,r2,zero
 28035b4:	1000151e 	bne	r2,zero,280360c <write+0xe0>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 28035b8:	e0bffa17 	ldw	r2,-24(fp)
 28035bc:	10800017 	ldw	r2,0(r2)
 28035c0:	10800617 	ldw	r2,24(r2)
 28035c4:	e17ffc17 	ldw	r5,-16(fp)
 28035c8:	e1bffd17 	ldw	r6,-12(fp)
 28035cc:	e13ffa17 	ldw	r4,-24(fp)
 28035d0:	103ee83a 	callr	r2
 28035d4:	e0bff915 	stw	r2,-28(fp)
 28035d8:	e0bff917 	ldw	r2,-28(fp)
 28035dc:	1004403a 	cmpge	r2,r2,zero
 28035e0:	1000071e 	bne	r2,zero,2803600 <write+0xd4>
      {
        ALT_ERRNO = -rval;
 28035e4:	28036500 	call	2803650 <alt_get_errno>
 28035e8:	e0fff917 	ldw	r3,-28(fp)
 28035ec:	00c7c83a 	sub	r3,zero,r3
 28035f0:	10c00015 	stw	r3,0(r2)
        return -1;
 28035f4:	00bfffc4 	movi	r2,-1
 28035f8:	e0bffe15 	stw	r2,-8(fp)
 28035fc:	00000e06 	br	2803638 <write+0x10c>
      }
      return rval;
 2803600:	e0bff917 	ldw	r2,-28(fp)
 2803604:	e0bffe15 	stw	r2,-8(fp)
 2803608:	00000b06 	br	2803638 <write+0x10c>
    }
    else
    {
      ALT_ERRNO = EACCES;
 280360c:	28036500 	call	2803650 <alt_get_errno>
 2803610:	1007883a 	mov	r3,r2
 2803614:	00800344 	movi	r2,13
 2803618:	18800015 	stw	r2,0(r3)
 280361c:	00000406 	br	2803630 <write+0x104>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 2803620:	28036500 	call	2803650 <alt_get_errno>
 2803624:	1007883a 	mov	r3,r2
 2803628:	00801444 	movi	r2,81
 280362c:	18800015 	stw	r2,0(r3)
  }
  return -1;
 2803630:	00bfffc4 	movi	r2,-1
 2803634:	e0bffe15 	stw	r2,-8(fp)
 2803638:	e0bffe17 	ldw	r2,-8(fp)
}
 280363c:	e037883a 	mov	sp,fp
 2803640:	dfc00117 	ldw	ra,4(sp)
 2803644:	df000017 	ldw	fp,0(sp)
 2803648:	dec00204 	addi	sp,sp,8
 280364c:	f800283a 	ret

02803650 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2803650:	defffd04 	addi	sp,sp,-12
 2803654:	dfc00215 	stw	ra,8(sp)
 2803658:	df000115 	stw	fp,4(sp)
 280365c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 2803660:	0080a074 	movhi	r2,641
 2803664:	10a24d04 	addi	r2,r2,-30412
 2803668:	10800017 	ldw	r2,0(r2)
 280366c:	1005003a 	cmpeq	r2,r2,zero
 2803670:	1000061e 	bne	r2,zero,280368c <alt_get_errno+0x3c>
 2803674:	0080a074 	movhi	r2,641
 2803678:	10a24d04 	addi	r2,r2,-30412
 280367c:	10800017 	ldw	r2,0(r2)
 2803680:	103ee83a 	callr	r2
 2803684:	e0bfff15 	stw	r2,-4(fp)
 2803688:	00000306 	br	2803698 <alt_get_errno+0x48>
 280368c:	0080a074 	movhi	r2,641
 2803690:	10a95704 	addi	r2,r2,-23204
 2803694:	e0bfff15 	stw	r2,-4(fp)
 2803698:	e0bfff17 	ldw	r2,-4(fp)
}
 280369c:	e037883a 	mov	sp,fp
 28036a0:	dfc00117 	ldw	ra,4(sp)
 28036a4:	df000017 	ldw	fp,0(sp)
 28036a8:	dec00204 	addi	sp,sp,8
 28036ac:	f800283a 	ret

028036b0 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 28036b0:	defffd04 	addi	sp,sp,-12
 28036b4:	dfc00215 	stw	ra,8(sp)
 28036b8:	df000115 	stw	fp,4(sp)
 28036bc:	df000104 	addi	fp,sp,4
 28036c0:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2CPU, nios2cpu);
 28036c4:	28066e40 	call	28066e4 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 28036c8:	00800044 	movi	r2,1
 28036cc:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 28036d0:	e037883a 	mov	sp,fp
 28036d4:	dfc00117 	ldw	ra,4(sp)
 28036d8:	df000017 	ldw	fp,0(sp)
 28036dc:	dec00204 	addi	sp,sp,8
 28036e0:	f800283a 	ret

028036e4 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 28036e4:	defffd04 	addi	sp,sp,-12
 28036e8:	dfc00215 	stw	ra,8(sp)
 28036ec:	df000115 	stw	fp,4(sp)
 28036f0:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
 28036f4:	00c0a074 	movhi	r3,641
 28036f8:	18e95b04 	addi	r3,r3,-23188
 28036fc:	00804034 	movhi	r2,256
 2803700:	10800804 	addi	r2,r2,32
 2803704:	18800015 	stw	r2,0(r3)
 2803708:	00c0a074 	movhi	r3,641
 280370c:	18e95c04 	addi	r3,r3,-23184
 2803710:	0081fcf4 	movhi	r2,2035
 2803714:	10a05404 	addi	r2,r2,-32432
 2803718:	18800015 	stw	r2,0(r3)
    ALTERA_AVALON_DMA_INIT ( DMA, dma);
 280371c:	d8000015 	stw	zero,0(sp)
 2803720:	0100a034 	movhi	r4,640
 2803724:	211ded04 	addi	r4,r4,30644
 2803728:	0140a034 	movhi	r5,640
 280372c:	295df404 	addi	r5,r5,30672
 2803730:	0180c034 	movhi	r6,768
 2803734:	31840804 	addi	r6,r6,4128
 2803738:	000f883a 	mov	r7,zero
 280373c:	28043580 	call	2804358 <alt_avalon_dma_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
 2803740:	0100a034 	movhi	r4,640
 2803744:	211e0504 	addi	r4,r4,30740
 2803748:	000b883a 	mov	r5,zero
 280374c:	01800044 	movi	r6,1
 2803750:	28045c00 	call	28045c0 <altera_avalon_jtag_uart_init>
 2803754:	0100a034 	movhi	r4,640
 2803758:	211dfb04 	addi	r4,r4,30700
 280375c:	28037940 	call	2803794 <alt_dev_reg>
    ALTERA_AVALON_UART_INIT ( UART0, uart0);
 2803760:	0100a074 	movhi	r4,641
 2803764:	21221d04 	addi	r4,r4,-30604
 2803768:	000b883a 	mov	r5,zero
 280376c:	018000c4 	movi	r6,3
 2803770:	280501c0 	call	280501c <altera_avalon_uart_init>
 2803774:	0100a074 	movhi	r4,641
 2803778:	21221304 	addi	r4,r4,-30644
 280377c:	28037940 	call	2803794 <alt_dev_reg>
}
 2803780:	e037883a 	mov	sp,fp
 2803784:	dfc00117 	ldw	ra,4(sp)
 2803788:	df000017 	ldw	fp,0(sp)
 280378c:	dec00204 	addi	sp,sp,8
 2803790:	f800283a 	ret

02803794 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 2803794:	defffd04 	addi	sp,sp,-12
 2803798:	dfc00215 	stw	ra,8(sp)
 280379c:	df000115 	stw	fp,4(sp)
 28037a0:	df000104 	addi	fp,sp,4
 28037a4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 28037a8:	e13fff17 	ldw	r4,-4(fp)
 28037ac:	0140a074 	movhi	r5,641
 28037b0:	29624a04 	addi	r5,r5,-30424
 28037b4:	2805a440 	call	2805a44 <alt_dev_llist_insert>
}
 28037b8:	e037883a 	mov	sp,fp
 28037bc:	dfc00117 	ldw	ra,4(sp)
 28037c0:	df000017 	ldw	fp,0(sp)
 28037c4:	dec00204 	addi	sp,sp,8
 28037c8:	f800283a 	ret

028037cc <alt_avalon_dma_launch_bidir>:
 * both the receive and transmit channels are using incrementing addresses,
 * i.e. both channels are accesing memory rather than devices.
 */

void alt_avalon_dma_launch_bidir (alt_avalon_dma_priv* priv)
{
 28037cc:	defff904 	addi	sp,sp,-28
 28037d0:	df000615 	stw	fp,24(sp)
 28037d4:	df000604 	addi	fp,sp,24
 28037d8:	e13ffc15 	stw	r4,-16(fp)
  alt_avalon_dma_txslot* tx_slot;
  alt_avalon_dma_rxslot* rx_slot;

  if ((priv->tx_start != priv->tx_end) && (priv->rx_start != priv->rx_end))
 28037dc:	e0bffc17 	ldw	r2,-16(fp)
 28037e0:	10c00117 	ldw	r3,4(r2)
 28037e4:	e0bffc17 	ldw	r2,-16(fp)
 28037e8:	10800217 	ldw	r2,8(r2)
 28037ec:	18803926 	beq	r3,r2,28038d4 <alt_avalon_dma_launch_bidir+0x108>
 28037f0:	e0bffc17 	ldw	r2,-16(fp)
 28037f4:	10c00317 	ldw	r3,12(r2)
 28037f8:	e0bffc17 	ldw	r2,-16(fp)
 28037fc:	10800417 	ldw	r2,16(r2)
 2803800:	18803426 	beq	r3,r2,28038d4 <alt_avalon_dma_launch_bidir+0x108>
  {
    priv->active = 1;
 2803804:	e0fffc17 	ldw	r3,-16(fp)
 2803808:	00800044 	movi	r2,1
 280380c:	18800815 	stw	r2,32(r3)

    tx_slot = &priv->tx_buf[priv->tx_start];
 2803810:	e0bffc17 	ldw	r2,-16(fp)
 2803814:	10c00904 	addi	r3,r2,36
 2803818:	e0bffc17 	ldw	r2,-16(fp)
 280381c:	10800117 	ldw	r2,4(r2)
 2803820:	1004913a 	slli	r2,r2,4
 2803824:	1885883a 	add	r2,r3,r2
 2803828:	e0bffb15 	stw	r2,-20(fp)
    rx_slot = &priv->rx_buf[priv->rx_start];
 280382c:	e0bffc17 	ldw	r2,-16(fp)
 2803830:	10c01904 	addi	r3,r2,100
 2803834:	e0bffc17 	ldw	r2,-16(fp)
 2803838:	10800317 	ldw	r2,12(r2)
 280383c:	1004913a 	slli	r2,r2,4
 2803840:	1885883a 	add	r2,r3,r2
 2803844:	e0bffa15 	stw	r2,-24(fp)

    IOWR_ALTERA_AVALON_DMA_RADDRESS (priv->base, (alt_u32) tx_slot->from);
 2803848:	e0bffc17 	ldw	r2,-16(fp)
 280384c:	10800017 	ldw	r2,0(r2)
 2803850:	11000104 	addi	r4,r2,4
 2803854:	e0bffb17 	ldw	r2,-20(fp)
 2803858:	10800017 	ldw	r2,0(r2)
 280385c:	1007883a 	mov	r3,r2
 2803860:	2005883a 	mov	r2,r4
 2803864:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_DMA_WADDRESS (priv->base, (alt_u32) rx_slot->data);
 2803868:	e0bffc17 	ldw	r2,-16(fp)
 280386c:	10800017 	ldw	r2,0(r2)
 2803870:	11000204 	addi	r4,r2,8
 2803874:	e0bffa17 	ldw	r2,-24(fp)
 2803878:	10800017 	ldw	r2,0(r2)
 280387c:	1007883a 	mov	r3,r2
 2803880:	2005883a 	mov	r2,r4
 2803884:	10c00035 	stwio	r3,0(r2)

    IOWR_ALTERA_AVALON_DMA_LENGTH (priv->base,
 2803888:	e0bffc17 	ldw	r2,-16(fp)
 280388c:	10800017 	ldw	r2,0(r2)
 2803890:	10800304 	addi	r2,r2,12
 2803894:	e0bfff15 	stw	r2,-4(fp)
 2803898:	e0bffb17 	ldw	r2,-20(fp)
 280389c:	10c00117 	ldw	r3,4(r2)
 28038a0:	e0bffa17 	ldw	r2,-24(fp)
 28038a4:	10800117 	ldw	r2,4(r2)
 28038a8:	e0bffe15 	stw	r2,-8(fp)
 28038ac:	e0fffd15 	stw	r3,-12(fp)
 28038b0:	e0bffe17 	ldw	r2,-8(fp)
 28038b4:	e0fffd17 	ldw	r3,-12(fp)
 28038b8:	10c0022e 	bgeu	r2,r3,28038c4 <alt_avalon_dma_launch_bidir+0xf8>
 28038bc:	e0bffe17 	ldw	r2,-8(fp)
 28038c0:	e0bffd15 	stw	r2,-12(fp)
 28038c4:	e0fffd17 	ldw	r3,-12(fp)
 28038c8:	e0bfff17 	ldw	r2,-4(fp)
 28038cc:	10c00035 	stwio	r3,0(r2)
void alt_avalon_dma_launch_bidir (alt_avalon_dma_priv* priv)
{
  alt_avalon_dma_txslot* tx_slot;
  alt_avalon_dma_rxslot* rx_slot;

  if ((priv->tx_start != priv->tx_end) && (priv->rx_start != priv->rx_end))
 28038d0:	00000206 	br	28038dc <alt_avalon_dma_launch_bidir+0x110>
    IOWR_ALTERA_AVALON_DMA_LENGTH (priv->base,
       (tx_slot->len > rx_slot->len) ? rx_slot->len : tx_slot->len);
  }
  else
  {
    priv->active = 0;
 28038d4:	e0bffc17 	ldw	r2,-16(fp)
 28038d8:	10000815 	stw	zero,32(r2)
  }
}
 28038dc:	e037883a 	mov	sp,fp
 28038e0:	df000017 	ldw	fp,0(sp)
 28038e4:	dec00104 	addi	sp,sp,4
 28038e8:	f800283a 	ret

028038ec <alt_avalon_dma_launch_txonly>:
 * i.e. the receive channel is accessing a single memory location (which is
 * probably a device register).
 */

static void alt_avalon_dma_launch_txonly (alt_avalon_dma_priv* priv)
{
 28038ec:	defffd04 	addi	sp,sp,-12
 28038f0:	df000215 	stw	fp,8(sp)
 28038f4:	df000204 	addi	fp,sp,8
 28038f8:	e13fff15 	stw	r4,-4(fp)
  alt_avalon_dma_txslot* tx_slot;

  if (priv->tx_start != priv->tx_end)
 28038fc:	e0bfff17 	ldw	r2,-4(fp)
 2803900:	10c00117 	ldw	r3,4(r2)
 2803904:	e0bfff17 	ldw	r2,-4(fp)
 2803908:	10800217 	ldw	r2,8(r2)
 280390c:	18801b26 	beq	r3,r2,280397c <alt_avalon_dma_launch_txonly+0x90>
  {
    priv->active = 1;
 2803910:	e0ffff17 	ldw	r3,-4(fp)
 2803914:	00800044 	movi	r2,1
 2803918:	18800815 	stw	r2,32(r3)
    tx_slot      = &priv->tx_buf[priv->tx_start];
 280391c:	e0bfff17 	ldw	r2,-4(fp)
 2803920:	10c00904 	addi	r3,r2,36
 2803924:	e0bfff17 	ldw	r2,-4(fp)
 2803928:	10800117 	ldw	r2,4(r2)
 280392c:	1004913a 	slli	r2,r2,4
 2803930:	1885883a 	add	r2,r3,r2
 2803934:	e0bffe15 	stw	r2,-8(fp)

    IOWR_ALTERA_AVALON_DMA_RADDRESS (priv->base, (alt_u32) tx_slot->from);
 2803938:	e0bfff17 	ldw	r2,-4(fp)
 280393c:	10800017 	ldw	r2,0(r2)
 2803940:	11000104 	addi	r4,r2,4
 2803944:	e0bffe17 	ldw	r2,-8(fp)
 2803948:	10800017 	ldw	r2,0(r2)
 280394c:	1007883a 	mov	r3,r2
 2803950:	2005883a 	mov	r2,r4
 2803954:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_DMA_LENGTH (priv->base, tx_slot->len);
 2803958:	e0bfff17 	ldw	r2,-4(fp)
 280395c:	10800017 	ldw	r2,0(r2)
 2803960:	11000304 	addi	r4,r2,12
 2803964:	e0bffe17 	ldw	r2,-8(fp)
 2803968:	10800117 	ldw	r2,4(r2)
 280396c:	1007883a 	mov	r3,r2
 2803970:	2005883a 	mov	r2,r4
 2803974:	10c00035 	stwio	r3,0(r2)
 2803978:	00000206 	br	2803984 <alt_avalon_dma_launch_txonly+0x98>
  }
  else
  {
    priv->active = 0;
 280397c:	e0bfff17 	ldw	r2,-4(fp)
 2803980:	10000815 	stw	zero,32(r2)
  }
}
 2803984:	e037883a 	mov	sp,fp
 2803988:	df000017 	ldw	fp,0(sp)
 280398c:	dec00104 	addi	sp,sp,4
 2803990:	f800283a 	ret

02803994 <alt_avalon_dma_launch_rxonly>:
 * i.e. the transmit channel is accessing a single memory location (which is
 * probably a device register).
 */

static void alt_avalon_dma_launch_rxonly (alt_avalon_dma_priv* priv)
{
 2803994:	defffd04 	addi	sp,sp,-12
 2803998:	df000215 	stw	fp,8(sp)
 280399c:	df000204 	addi	fp,sp,8
 28039a0:	e13fff15 	stw	r4,-4(fp)
  alt_avalon_dma_rxslot* rx_slot;

  if (priv->rx_start != priv->rx_end)
 28039a4:	e0bfff17 	ldw	r2,-4(fp)
 28039a8:	10c00317 	ldw	r3,12(r2)
 28039ac:	e0bfff17 	ldw	r2,-4(fp)
 28039b0:	10800417 	ldw	r2,16(r2)
 28039b4:	18801b26 	beq	r3,r2,2803a24 <alt_avalon_dma_launch_rxonly+0x90>
  {
    priv->active = 1;
 28039b8:	e0ffff17 	ldw	r3,-4(fp)
 28039bc:	00800044 	movi	r2,1
 28039c0:	18800815 	stw	r2,32(r3)
    rx_slot      = &priv->rx_buf[priv->rx_start];
 28039c4:	e0bfff17 	ldw	r2,-4(fp)
 28039c8:	10c01904 	addi	r3,r2,100
 28039cc:	e0bfff17 	ldw	r2,-4(fp)
 28039d0:	10800317 	ldw	r2,12(r2)
 28039d4:	1004913a 	slli	r2,r2,4
 28039d8:	1885883a 	add	r2,r3,r2
 28039dc:	e0bffe15 	stw	r2,-8(fp)

    IOWR_ALTERA_AVALON_DMA_WADDRESS (priv->base, (alt_u32) rx_slot->data);
 28039e0:	e0bfff17 	ldw	r2,-4(fp)
 28039e4:	10800017 	ldw	r2,0(r2)
 28039e8:	11000204 	addi	r4,r2,8
 28039ec:	e0bffe17 	ldw	r2,-8(fp)
 28039f0:	10800017 	ldw	r2,0(r2)
 28039f4:	1007883a 	mov	r3,r2
 28039f8:	2005883a 	mov	r2,r4
 28039fc:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_DMA_LENGTH (priv->base, rx_slot->len);
 2803a00:	e0bfff17 	ldw	r2,-4(fp)
 2803a04:	10800017 	ldw	r2,0(r2)
 2803a08:	11000304 	addi	r4,r2,12
 2803a0c:	e0bffe17 	ldw	r2,-8(fp)
 2803a10:	10800117 	ldw	r2,4(r2)
 2803a14:	1007883a 	mov	r3,r2
 2803a18:	2005883a 	mov	r2,r4
 2803a1c:	10c00035 	stwio	r3,0(r2)
 2803a20:	00000206 	br	2803a2c <alt_avalon_dma_launch_rxonly+0x98>
  }
  else
  {
    priv->active = 0;
 2803a24:	e0bfff17 	ldw	r2,-4(fp)
 2803a28:	10000815 	stw	zero,32(r2)
  }
}
 2803a2c:	e037883a 	mov	sp,fp
 2803a30:	df000017 	ldw	fp,0(sp)
 2803a34:	dec00104 	addi	sp,sp,4
 2803a38:	f800283a 	ret

02803a3c <alt_avalon_dma_ioctl>:
 * device instance. See alt_dma_dev.h for the meaning of the supported
 * ioctl requests.
 */

static int alt_avalon_dma_ioctl (alt_avalon_dma_priv* priv, int req, void* arg)
{
 2803a3c:	defff804 	addi	sp,sp,-32
 2803a40:	df000715 	stw	fp,28(sp)
 2803a44:	df000704 	addi	fp,sp,28
 2803a48:	e13ffb15 	stw	r4,-20(fp)
 2803a4c:	e17ffc15 	stw	r5,-16(fp)
 2803a50:	e1bffd15 	stw	r6,-12(fp)
  int     status = 0;
 2803a54:	e03ffa15 	stw	zero,-24(fp)
   * since it cannot catch concurrent calls to alt_alavalon_dma_prepare()
   * or alt_avalon_dma_send(), but it should at least catch the most
   * common class of problems.
   */

  if ((priv->tx_start != priv->tx_end) ||
 2803a58:	e0bffb17 	ldw	r2,-20(fp)
 2803a5c:	10c00117 	ldw	r3,4(r2)
 2803a60:	e0bffb17 	ldw	r2,-20(fp)
 2803a64:	10800217 	ldw	r2,8(r2)
 2803a68:	18800b1e 	bne	r3,r2,2803a98 <alt_avalon_dma_ioctl+0x5c>
 2803a6c:	e0bffb17 	ldw	r2,-20(fp)
 2803a70:	10c00317 	ldw	r3,12(r2)
 2803a74:	e0bffb17 	ldw	r2,-20(fp)
 2803a78:	10800417 	ldw	r2,16(r2)
 2803a7c:	1880061e 	bne	r3,r2,2803a98 <alt_avalon_dma_ioctl+0x5c>
 2803a80:	e0bffb17 	ldw	r2,-20(fp)
 2803a84:	10800017 	ldw	r2,0(r2)
 2803a88:	10800304 	addi	r2,r2,12
 2803a8c:	10800037 	ldwio	r2,0(r2)
 2803a90:	1005003a 	cmpeq	r2,r2,zero
 2803a94:	1000031e 	bne	r2,zero,2803aa4 <alt_avalon_dma_ioctl+0x68>
      (priv->rx_start != priv->rx_end) ||
      IORD_ALTERA_AVALON_DMA_LENGTH (priv->base))
  {
    return -EIO;
 2803a98:	00bffec4 	movi	r2,-5
 2803a9c:	e0bfff15 	stw	r2,-4(fp)
 2803aa0:	0000ca06 	br	2803dcc <alt_avalon_dma_ioctl+0x390>
  }

  /* Now process the ioctl. */

  switch (req)
 2803aa4:	e0bffc17 	ldw	r2,-16(fp)
 2803aa8:	108002a8 	cmpgeui	r2,r2,10
 2803aac:	10007d1e 	bne	r2,zero,2803ca4 <alt_avalon_dma_ioctl+0x268>
 2803ab0:	e0bffc17 	ldw	r2,-16(fp)
 2803ab4:	1085883a 	add	r2,r2,r2
 2803ab8:	1087883a 	add	r3,r2,r2
 2803abc:	0080a034 	movhi	r2,640
 2803ac0:	108eb404 	addi	r2,r2,15056
 2803ac4:	1885883a 	add	r2,r3,r2
 2803ac8:	10800017 	ldw	r2,0(r2)
 2803acc:	1000683a 	jmp	r2
 2803ad0:	02803ca4 	muli	r10,zero,242
 2803ad4:	02803af8 	rdprs	r10,zero,235
 2803ad8:	02803b54 	movui	r10,237
 2803adc:	02803b80 	call	2803b8 <__alt_mem_sdram_ctrl-0x257fc48>
 2803ae0:	02803bdc 	xori	r10,zero,239
 2803ae4:	02803c08 	cmpgei	r10,zero,240
 2803ae8:	02803c24 	muli	r10,zero,240
 2803aec:	02803c44 	movi	r10,241
 2803af0:	02803c64 	muli	r10,zero,241
 2803af4:	02803c84 	movi	r10,242
  {
  case ALT_DMA_TX_STREAM_ON:
    if (!(priv->flags & ALT_AVALON_DMA_RX_STREAM))
 2803af8:	e0bffb17 	ldw	r2,-20(fp)
 2803afc:	10800517 	ldw	r2,20(r2)
 2803b00:	1080100c 	andi	r2,r2,64
 2803b04:	1004c03a 	cmpne	r2,r2,zero
 2803b08:	10000f1e 	bne	r2,zero,2803b48 <alt_avalon_dma_ioctl+0x10c>
    {
      IOWR_ALTERA_AVALON_DMA_RADDRESS (priv->base, (alt_u32) arg);
 2803b0c:	e0bffb17 	ldw	r2,-20(fp)
 2803b10:	10800017 	ldw	r2,0(r2)
 2803b14:	10800104 	addi	r2,r2,4
 2803b18:	e0fffd17 	ldw	r3,-12(fp)
 2803b1c:	10c00035 	stwio	r3,0(r2)
      priv->flags |= ALT_AVALON_DMA_TX_STREAM;
 2803b20:	e0bffb17 	ldw	r2,-20(fp)
 2803b24:	10800517 	ldw	r2,20(r2)
 2803b28:	10c00814 	ori	r3,r2,32
 2803b2c:	e0bffb17 	ldw	r2,-20(fp)
 2803b30:	10c00515 	stw	r3,20(r2)
      priv->launch = alt_avalon_dma_launch_rxonly;
 2803b34:	e0fffb17 	ldw	r3,-20(fp)
 2803b38:	0080a034 	movhi	r2,640
 2803b3c:	108e6504 	addi	r2,r2,14740
 2803b40:	18800715 	stw	r2,28(r3)
 2803b44:	00005906 	br	2803cac <alt_avalon_dma_ioctl+0x270>
    }
    else
    {
      status = -EIO;
 2803b48:	00bffec4 	movi	r2,-5
 2803b4c:	e0bffa15 	stw	r2,-24(fp)
    }
    break;
 2803b50:	00005606 	br	2803cac <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_TX_STREAM_OFF:
    priv->flags &= ~ALT_AVALON_DMA_TX_STREAM;
 2803b54:	e0bffb17 	ldw	r2,-20(fp)
 2803b58:	10c00517 	ldw	r3,20(r2)
 2803b5c:	00bff7c4 	movi	r2,-33
 2803b60:	1886703a 	and	r3,r3,r2
 2803b64:	e0bffb17 	ldw	r2,-20(fp)
 2803b68:	10c00515 	stw	r3,20(r2)
    priv->launch = alt_avalon_dma_launch_bidir;
 2803b6c:	e0fffb17 	ldw	r3,-20(fp)
 2803b70:	0080a034 	movhi	r2,640
 2803b74:	108df304 	addi	r2,r2,14284
 2803b78:	18800715 	stw	r2,28(r3)
    break;
 2803b7c:	00004b06 	br	2803cac <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_RX_STREAM_ON:
    if (!(priv->flags & ALT_AVALON_DMA_TX_STREAM))
 2803b80:	e0bffb17 	ldw	r2,-20(fp)
 2803b84:	10800517 	ldw	r2,20(r2)
 2803b88:	1080080c 	andi	r2,r2,32
 2803b8c:	1004c03a 	cmpne	r2,r2,zero
 2803b90:	10000f1e 	bne	r2,zero,2803bd0 <alt_avalon_dma_ioctl+0x194>
    {
      IOWR_ALTERA_AVALON_DMA_WADDRESS (priv->base, (alt_u32) arg);
 2803b94:	e0bffb17 	ldw	r2,-20(fp)
 2803b98:	10800017 	ldw	r2,0(r2)
 2803b9c:	10800204 	addi	r2,r2,8
 2803ba0:	e0fffd17 	ldw	r3,-12(fp)
 2803ba4:	10c00035 	stwio	r3,0(r2)
      priv->flags |= ALT_AVALON_DMA_RX_STREAM;
 2803ba8:	e0bffb17 	ldw	r2,-20(fp)
 2803bac:	10800517 	ldw	r2,20(r2)
 2803bb0:	10c01014 	ori	r3,r2,64
 2803bb4:	e0bffb17 	ldw	r2,-20(fp)
 2803bb8:	10c00515 	stw	r3,20(r2)
      priv->launch = alt_avalon_dma_launch_txonly;
 2803bbc:	e0fffb17 	ldw	r3,-20(fp)
 2803bc0:	0080a034 	movhi	r2,640
 2803bc4:	108e3b04 	addi	r2,r2,14572
 2803bc8:	18800715 	stw	r2,28(r3)
 2803bcc:	00003706 	br	2803cac <alt_avalon_dma_ioctl+0x270>
    }
    else
    {
      status = -EIO;
 2803bd0:	00bffec4 	movi	r2,-5
 2803bd4:	e0bffa15 	stw	r2,-24(fp)
    }
    break;
 2803bd8:	00003406 	br	2803cac <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_RX_STREAM_OFF:
    priv->flags &= ~ALT_AVALON_DMA_RX_STREAM;
 2803bdc:	e0bffb17 	ldw	r2,-20(fp)
 2803be0:	10c00517 	ldw	r3,20(r2)
 2803be4:	00bfefc4 	movi	r2,-65
 2803be8:	1886703a 	and	r3,r3,r2
 2803bec:	e0bffb17 	ldw	r2,-20(fp)
 2803bf0:	10c00515 	stw	r3,20(r2)
    priv->launch = alt_avalon_dma_launch_bidir;
 2803bf4:	e0fffb17 	ldw	r3,-20(fp)
 2803bf8:	0080a034 	movhi	r2,640
 2803bfc:	108df304 	addi	r2,r2,14284
 2803c00:	18800715 	stw	r2,28(r3)
    break;
 2803c04:	00002906 	br	2803cac <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_SET_MODE_8:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
 2803c08:	e0bffb17 	ldw	r2,-20(fp)
 2803c0c:	10c00517 	ldw	r3,20(r2)
 2803c10:	00bffc04 	movi	r2,-16
 2803c14:	1886703a 	and	r3,r3,r2
 2803c18:	e0bffb17 	ldw	r2,-20(fp)
 2803c1c:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_8;
    break;
 2803c20:	00002206 	br	2803cac <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_SET_MODE_16:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
 2803c24:	e0bffb17 	ldw	r2,-20(fp)
 2803c28:	10c00517 	ldw	r3,20(r2)
 2803c2c:	00bffc04 	movi	r2,-16
 2803c30:	1884703a 	and	r2,r3,r2
 2803c34:	10c00054 	ori	r3,r2,1
 2803c38:	e0bffb17 	ldw	r2,-20(fp)
 2803c3c:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_16;
    break;
 2803c40:	00001a06 	br	2803cac <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_SET_MODE_32:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
 2803c44:	e0bffb17 	ldw	r2,-20(fp)
 2803c48:	10c00517 	ldw	r3,20(r2)
 2803c4c:	00bffc04 	movi	r2,-16
 2803c50:	1884703a 	and	r2,r3,r2
 2803c54:	10c000d4 	ori	r3,r2,3
 2803c58:	e0bffb17 	ldw	r2,-20(fp)
 2803c5c:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_32;
    break;
 2803c60:	00001206 	br	2803cac <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_SET_MODE_64:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
 2803c64:	e0bffb17 	ldw	r2,-20(fp)
 2803c68:	10c00517 	ldw	r3,20(r2)
 2803c6c:	00bffc04 	movi	r2,-16
 2803c70:	1884703a 	and	r2,r3,r2
 2803c74:	10c001d4 	ori	r3,r2,7
 2803c78:	e0bffb17 	ldw	r2,-20(fp)
 2803c7c:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_64;
    break;
 2803c80:	00000a06 	br	2803cac <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_SET_MODE_128:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
 2803c84:	e0bffb17 	ldw	r2,-20(fp)
 2803c88:	10c00517 	ldw	r3,20(r2)
 2803c8c:	00bffc04 	movi	r2,-16
 2803c90:	1884703a 	and	r2,r3,r2
 2803c94:	10c003d4 	ori	r3,r2,15
 2803c98:	e0bffb17 	ldw	r2,-20(fp)
 2803c9c:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_128;
    break;
 2803ca0:	00000206 	br	2803cac <alt_avalon_dma_ioctl+0x270>
  default:
    status = -ENOTTY;
 2803ca4:	00bff9c4 	movi	r2,-25
 2803ca8:	e0bffa15 	stw	r2,-24(fp)
  }

  if (!status)
 2803cac:	e0bffa17 	ldw	r2,-24(fp)
 2803cb0:	1004c03a 	cmpne	r2,r2,zero
 2803cb4:	1000431e 	bne	r2,zero,2803dc4 <alt_avalon_dma_ioctl+0x388>
  {
     switch (priv->flags & ALT_AVALON_DMA_MODE_MSK)
 2803cb8:	e0bffb17 	ldw	r2,-20(fp)
 2803cbc:	10800517 	ldw	r2,20(r2)
 2803cc0:	108003cc 	andi	r2,r2,15
 2803cc4:	e0bffe15 	stw	r2,-8(fp)
 2803cc8:	e0fffe17 	ldw	r3,-8(fp)
 2803ccc:	18800060 	cmpeqi	r2,r3,1
 2803cd0:	10000d1e 	bne	r2,zero,2803d08 <alt_avalon_dma_ioctl+0x2cc>
 2803cd4:	e0fffe17 	ldw	r3,-8(fp)
 2803cd8:	18800070 	cmpltui	r2,r3,1
 2803cdc:	1000071e 	bne	r2,zero,2803cfc <alt_avalon_dma_ioctl+0x2c0>
 2803ce0:	e0fffe17 	ldw	r3,-8(fp)
 2803ce4:	188000e0 	cmpeqi	r2,r3,3
 2803ce8:	10000a1e 	bne	r2,zero,2803d14 <alt_avalon_dma_ioctl+0x2d8>
 2803cec:	e0fffe17 	ldw	r3,-8(fp)
 2803cf0:	188001e0 	cmpeqi	r2,r3,7
 2803cf4:	10000a1e 	bne	r2,zero,2803d20 <alt_avalon_dma_ioctl+0x2e4>
 2803cf8:	00000c06 	br	2803d2c <alt_avalon_dma_ioctl+0x2f0>
     {
     case ALT_AVALON_DMA_MODE_8:
       mode = ALTERA_AVALON_DMA_CONTROL_BYTE_MSK;
 2803cfc:	00800044 	movi	r2,1
 2803d00:	e0bff915 	stw	r2,-28(fp)
       break;
 2803d04:	00000b06 	br	2803d34 <alt_avalon_dma_ioctl+0x2f8>
     case ALT_AVALON_DMA_MODE_16:
       mode = ALTERA_AVALON_DMA_CONTROL_HW_MSK;
 2803d08:	00800084 	movi	r2,2
 2803d0c:	e0bff915 	stw	r2,-28(fp)
       break;
 2803d10:	00000806 	br	2803d34 <alt_avalon_dma_ioctl+0x2f8>
     case ALT_AVALON_DMA_MODE_32:
       mode = ALTERA_AVALON_DMA_CONTROL_WORD_MSK;
 2803d14:	00800104 	movi	r2,4
 2803d18:	e0bff915 	stw	r2,-28(fp)
       break;
 2803d1c:	00000506 	br	2803d34 <alt_avalon_dma_ioctl+0x2f8>
     case ALT_AVALON_DMA_MODE_64:
       mode = ALTERA_AVALON_DMA_CONTROL_DWORD_MSK;
 2803d20:	00810004 	movi	r2,1024
 2803d24:	e0bff915 	stw	r2,-28(fp)
       break;
 2803d28:	00000206 	br	2803d34 <alt_avalon_dma_ioctl+0x2f8>
     default:
       mode = ALTERA_AVALON_DMA_CONTROL_QWORD_MSK;
 2803d2c:	00820004 	movi	r2,2048
 2803d30:	e0bff915 	stw	r2,-28(fp)
     }

    if (priv->flags & ALT_AVALON_DMA_TX_STREAM)
 2803d34:	e0bffb17 	ldw	r2,-20(fp)
 2803d38:	10800517 	ldw	r2,20(r2)
 2803d3c:	1080080c 	andi	r2,r2,32
 2803d40:	1005003a 	cmpeq	r2,r2,zero
 2803d44:	1000091e 	bne	r2,zero,2803d6c <alt_avalon_dma_ioctl+0x330>
    {
      IOWR_ALTERA_AVALON_DMA_CONTROL (priv->base,
 2803d48:	e0bffb17 	ldw	r2,-20(fp)
 2803d4c:	10800017 	ldw	r2,0(r2)
 2803d50:	11000604 	addi	r4,r2,24
 2803d54:	e0bff917 	ldw	r2,-28(fp)
 2803d58:	10807e14 	ori	r2,r2,504
 2803d5c:	1007883a 	mov	r3,r2
 2803d60:	2005883a 	mov	r2,r4
 2803d64:	10c00035 	stwio	r3,0(r2)
 2803d68:	00001606 	br	2803dc4 <alt_avalon_dma_ioctl+0x388>
        ALTERA_AVALON_DMA_CONTROL_REEN_MSK |
        ALTERA_AVALON_DMA_CONTROL_WEEN_MSK |
        ALTERA_AVALON_DMA_CONTROL_LEEN_MSK |
        ALTERA_AVALON_DMA_CONTROL_RCON_MSK);
    }
    else if (priv->flags & ALT_AVALON_DMA_RX_STREAM)
 2803d6c:	e0bffb17 	ldw	r2,-20(fp)
 2803d70:	10800517 	ldw	r2,20(r2)
 2803d74:	1080100c 	andi	r2,r2,64
 2803d78:	1005003a 	cmpeq	r2,r2,zero
 2803d7c:	1000091e 	bne	r2,zero,2803da4 <alt_avalon_dma_ioctl+0x368>
    {
      IOWR_ALTERA_AVALON_DMA_CONTROL (priv->base,
 2803d80:	e0bffb17 	ldw	r2,-20(fp)
 2803d84:	10800017 	ldw	r2,0(r2)
 2803d88:	11000604 	addi	r4,r2,24
 2803d8c:	e0bff917 	ldw	r2,-28(fp)
 2803d90:	1080be14 	ori	r2,r2,760
 2803d94:	1007883a 	mov	r3,r2
 2803d98:	2005883a 	mov	r2,r4
 2803d9c:	10c00035 	stwio	r3,0(r2)
 2803da0:	00000806 	br	2803dc4 <alt_avalon_dma_ioctl+0x388>
        ALTERA_AVALON_DMA_CONTROL_LEEN_MSK |
        ALTERA_AVALON_DMA_CONTROL_WCON_MSK);
    }
    else
    {
      IOWR_ALTERA_AVALON_DMA_CONTROL (priv->base,
 2803da4:	e0bffb17 	ldw	r2,-20(fp)
 2803da8:	10800017 	ldw	r2,0(r2)
 2803dac:	11000604 	addi	r4,r2,24
 2803db0:	e0bff917 	ldw	r2,-28(fp)
 2803db4:	10803e14 	ori	r2,r2,248
 2803db8:	1007883a 	mov	r3,r2
 2803dbc:	2005883a 	mov	r2,r4
 2803dc0:	10c00035 	stwio	r3,0(r2)
        ALTERA_AVALON_DMA_CONTROL_WEEN_MSK      |
        ALTERA_AVALON_DMA_CONTROL_LEEN_MSK);
    }
  }

  return status;
 2803dc4:	e0bffa17 	ldw	r2,-24(fp)
 2803dc8:	e0bfff15 	stw	r2,-4(fp)
 2803dcc:	e0bfff17 	ldw	r2,-4(fp)
}
 2803dd0:	e037883a 	mov	sp,fp
 2803dd4:	df000017 	ldw	fp,0(sp)
 2803dd8:	dec00104 	addi	sp,sp,4
 2803ddc:	f800283a 	ret

02803de0 <alt_avalon_dma_tx_ioctl>:
 */

int alt_avalon_dma_tx_ioctl (alt_dma_txchan dma,
           int req,
           void* arg)
{
 2803de0:	defffb04 	addi	sp,sp,-20
 2803de4:	dfc00415 	stw	ra,16(sp)
 2803de8:	df000315 	stw	fp,12(sp)
 2803dec:	df000304 	addi	fp,sp,12
 2803df0:	e13ffd15 	stw	r4,-12(fp)
 2803df4:	e17ffe15 	stw	r5,-8(fp)
 2803df8:	e1bfff15 	stw	r6,-4(fp)
  return alt_avalon_dma_ioctl (((alt_avalon_dma_txchan*) dma)->priv,
 2803dfc:	e0bffd17 	ldw	r2,-12(fp)
 2803e00:	11000617 	ldw	r4,24(r2)
 2803e04:	e17ffe17 	ldw	r5,-8(fp)
 2803e08:	e1bfff17 	ldw	r6,-4(fp)
 2803e0c:	2803a3c0 	call	2803a3c <alt_avalon_dma_ioctl>
             req,
             arg);
}
 2803e10:	e037883a 	mov	sp,fp
 2803e14:	dfc00117 	ldw	ra,4(sp)
 2803e18:	df000017 	ldw	fp,0(sp)
 2803e1c:	dec00204 	addi	sp,sp,8
 2803e20:	f800283a 	ret

02803e24 <alt_avalon_dma_rx_ioctl>:
 */

int alt_avalon_dma_rx_ioctl (alt_dma_rxchan dma,
           int req,
           void* arg)
{
 2803e24:	defffb04 	addi	sp,sp,-20
 2803e28:	dfc00415 	stw	ra,16(sp)
 2803e2c:	df000315 	stw	fp,12(sp)
 2803e30:	df000304 	addi	fp,sp,12
 2803e34:	e13ffd15 	stw	r4,-12(fp)
 2803e38:	e17ffe15 	stw	r5,-8(fp)
 2803e3c:	e1bfff15 	stw	r6,-4(fp)
  return alt_avalon_dma_ioctl (((alt_avalon_dma_rxchan*) dma)->priv,
 2803e40:	e0bffd17 	ldw	r2,-12(fp)
 2803e44:	11000617 	ldw	r4,24(r2)
 2803e48:	e17ffe17 	ldw	r5,-8(fp)
 2803e4c:	e1bfff17 	ldw	r6,-4(fp)
 2803e50:	2803a3c0 	call	2803a3c <alt_avalon_dma_ioctl>
             req,
             arg);
}
 2803e54:	e037883a 	mov	sp,fp
 2803e58:	dfc00117 	ldw	ra,4(sp)
 2803e5c:	df000017 	ldw	fp,0(sp)
 2803e60:	dec00204 	addi	sp,sp,8
 2803e64:	f800283a 	ret

02803e68 <alt_avalon_dma_prepare>:
int alt_avalon_dma_prepare (alt_dma_rxchan   dma,
                            void*            data,
                            alt_u32          len,
                            alt_rxchan_done* done,
                            void*            handle)
{
 2803e68:	defff304 	addi	sp,sp,-52
 2803e6c:	dfc00c15 	stw	ra,48(sp)
 2803e70:	df000b15 	stw	fp,44(sp)
 2803e74:	df000b04 	addi	fp,sp,44
 2803e78:	e13ffb15 	stw	r4,-20(fp)
 2803e7c:	e17ffc15 	stw	r5,-16(fp)
 2803e80:	e1bffd15 	stw	r6,-12(fp)
 2803e84:	e1fffe15 	stw	r7,-8(fp)
  alt_u32                end;
  alt_u32                next;
  alt_u32                align_mask;
  alt_avalon_dma_priv*   priv;

  priv = ((alt_avalon_dma_rxchan*) dma)->priv;
 2803e88:	e0bffb17 	ldw	r2,-20(fp)
 2803e8c:	10800617 	ldw	r2,24(r2)
 2803e90:	e0bff515 	stw	r2,-44(fp)
  /*
   * Ensure that the data is correctly aligned, and that it's not too
   * big for the device.
   */

  align_mask = priv->flags & ALT_AVALON_DMA_MODE_MSK;
 2803e94:	e0bff517 	ldw	r2,-44(fp)
 2803e98:	10800517 	ldw	r2,20(r2)
 2803e9c:	108003cc 	andi	r2,r2,15
 2803ea0:	e0bff615 	stw	r2,-40(fp)

  if ((((alt_u32) data) & align_mask) || (len & align_mask) ||
 2803ea4:	e0bffc17 	ldw	r2,-16(fp)
 2803ea8:	1007883a 	mov	r3,r2
 2803eac:	e0bff617 	ldw	r2,-40(fp)
 2803eb0:	1884703a 	and	r2,r3,r2
 2803eb4:	1004c03a 	cmpne	r2,r2,zero
 2803eb8:	1000091e 	bne	r2,zero,2803ee0 <alt_avalon_dma_prepare+0x78>
 2803ebc:	e0fffd17 	ldw	r3,-12(fp)
 2803ec0:	e0bff617 	ldw	r2,-40(fp)
 2803ec4:	1884703a 	and	r2,r3,r2
 2803ec8:	1004c03a 	cmpne	r2,r2,zero
 2803ecc:	1000041e 	bne	r2,zero,2803ee0 <alt_avalon_dma_prepare+0x78>
 2803ed0:	e0bff517 	ldw	r2,-44(fp)
 2803ed4:	10c00617 	ldw	r3,24(r2)
 2803ed8:	e0bffd17 	ldw	r2,-12(fp)
 2803edc:	1880032e 	bgeu	r3,r2,2803eec <alt_avalon_dma_prepare+0x84>
     (len > priv->max_length))
  {
    return -EINVAL;
 2803ee0:	00bffa84 	movi	r2,-22
 2803ee4:	e0bfff15 	stw	r2,-4(fp)
 2803ee8:	00002e06 	br	2803fa4 <alt_avalon_dma_prepare+0x13c>
  }

  start = priv->rx_start;
 2803eec:	e0bff517 	ldw	r2,-44(fp)
 2803ef0:	10800317 	ldw	r2,12(r2)
 2803ef4:	e0bff915 	stw	r2,-28(fp)
  end   = priv->rx_end;
 2803ef8:	e0bff517 	ldw	r2,-44(fp)
 2803efc:	10800417 	ldw	r2,16(r2)
 2803f00:	e0bff815 	stw	r2,-32(fp)
  slot  = &priv->rx_buf[end];
 2803f04:	e0bff517 	ldw	r2,-44(fp)
 2803f08:	10c01904 	addi	r3,r2,100
 2803f0c:	e0bff817 	ldw	r2,-32(fp)
 2803f10:	1004913a 	slli	r2,r2,4
 2803f14:	1885883a 	add	r2,r3,r2
 2803f18:	e0bffa15 	stw	r2,-24(fp)

  next  = (end + 1) & ALT_AVALON_DMA_NSLOTS_MSK;
 2803f1c:	e0bff817 	ldw	r2,-32(fp)
 2803f20:	10800044 	addi	r2,r2,1
 2803f24:	108000cc 	andi	r2,r2,3
 2803f28:	e0bff715 	stw	r2,-36(fp)

  if (next == start)
 2803f2c:	e0fff717 	ldw	r3,-36(fp)
 2803f30:	e0bff917 	ldw	r2,-28(fp)
 2803f34:	1880031e 	bne	r3,r2,2803f44 <alt_avalon_dma_prepare+0xdc>
  {
    return -ENOSPC;
 2803f38:	00bff904 	movi	r2,-28
 2803f3c:	e0bfff15 	stw	r2,-4(fp)
 2803f40:	00001806 	br	2803fa4 <alt_avalon_dma_prepare+0x13c>
  }

  slot->data   = data;
 2803f44:	e0fffa17 	ldw	r3,-24(fp)
 2803f48:	e0bffc17 	ldw	r2,-16(fp)
 2803f4c:	18800015 	stw	r2,0(r3)
  slot->len    = len;
 2803f50:	e0fffa17 	ldw	r3,-24(fp)
 2803f54:	e0bffd17 	ldw	r2,-12(fp)
 2803f58:	18800115 	stw	r2,4(r3)
  slot->done   = done;
 2803f5c:	e0fffa17 	ldw	r3,-24(fp)
 2803f60:	e0bffe17 	ldw	r2,-8(fp)
 2803f64:	18800215 	stw	r2,8(r3)
  slot->handle = handle;
 2803f68:	e0fffa17 	ldw	r3,-24(fp)
 2803f6c:	e0800217 	ldw	r2,8(fp)
 2803f70:	18800315 	stw	r2,12(r3)

  priv->rx_end = next;
 2803f74:	e0fff517 	ldw	r3,-44(fp)
 2803f78:	e0bff717 	ldw	r2,-36(fp)
 2803f7c:	18800415 	stw	r2,16(r3)

  if (!priv->active)
 2803f80:	e0bff517 	ldw	r2,-44(fp)
 2803f84:	10800817 	ldw	r2,32(r2)
 2803f88:	1004c03a 	cmpne	r2,r2,zero
 2803f8c:	1000041e 	bne	r2,zero,2803fa0 <alt_avalon_dma_prepare+0x138>
  {
    priv->launch (priv);
 2803f90:	e0bff517 	ldw	r2,-44(fp)
 2803f94:	10800717 	ldw	r2,28(r2)
 2803f98:	e13ff517 	ldw	r4,-44(fp)
 2803f9c:	103ee83a 	callr	r2
  }

  return 0;
 2803fa0:	e03fff15 	stw	zero,-4(fp)
 2803fa4:	e0bfff17 	ldw	r2,-4(fp)
}
 2803fa8:	e037883a 	mov	sp,fp
 2803fac:	dfc00117 	ldw	ra,4(sp)
 2803fb0:	df000017 	ldw	fp,0(sp)
 2803fb4:	dec00204 	addi	sp,sp,8
 2803fb8:	f800283a 	ret

02803fbc <alt_avalon_dma_space>:
 *
 * A negative value indicates that the value could not be determined.
 */

int alt_avalon_dma_space (alt_dma_txchan dma)
{
 2803fbc:	defffa04 	addi	sp,sp,-24
 2803fc0:	df000515 	stw	fp,20(sp)
 2803fc4:	df000504 	addi	fp,sp,20
 2803fc8:	e13ffe15 	stw	r4,-8(fp)
  alt_avalon_dma_priv* priv;

  alt_u32 start;
  alt_u32 end;

  priv = ((alt_avalon_dma_txchan*) dma)->priv;
 2803fcc:	e0bffe17 	ldw	r2,-8(fp)
 2803fd0:	10800617 	ldw	r2,24(r2)
 2803fd4:	e0bffd15 	stw	r2,-12(fp)

  start = priv->tx_start;
 2803fd8:	e0bffd17 	ldw	r2,-12(fp)
 2803fdc:	10800117 	ldw	r2,4(r2)
 2803fe0:	e0bffc15 	stw	r2,-16(fp)
  end   = priv->tx_end;
 2803fe4:	e0bffd17 	ldw	r2,-12(fp)
 2803fe8:	10800217 	ldw	r2,8(r2)
 2803fec:	e0bffb15 	stw	r2,-20(fp)

  return (start > end) ? start - end - 1 :
 2803ff0:	e0fffc17 	ldw	r3,-16(fp)
 2803ff4:	e0bffb17 	ldw	r2,-20(fp)
 2803ff8:	10c0062e 	bgeu	r2,r3,2804014 <alt_avalon_dma_space+0x58>
 2803ffc:	e0fffc17 	ldw	r3,-16(fp)
 2804000:	e0bffb17 	ldw	r2,-20(fp)
 2804004:	1885c83a 	sub	r2,r3,r2
 2804008:	10bfffc4 	addi	r2,r2,-1
 280400c:	e0bfff15 	stw	r2,-4(fp)
 2804010:	00000506 	br	2804028 <alt_avalon_dma_space+0x6c>
 2804014:	e0fffc17 	ldw	r3,-16(fp)
 2804018:	e0bffb17 	ldw	r2,-20(fp)
 280401c:	1885c83a 	sub	r2,r3,r2
 2804020:	108000c4 	addi	r2,r2,3
 2804024:	e0bfff15 	stw	r2,-4(fp)
 2804028:	e0bfff17 	ldw	r2,-4(fp)
    ALT_AVALON_DMA_NSLOTS + start - end - 1;
}
 280402c:	e037883a 	mov	sp,fp
 2804030:	df000017 	ldw	fp,0(sp)
 2804034:	dec00104 	addi	sp,sp,4
 2804038:	f800283a 	ret

0280403c <alt_avalon_dma_send>:
int alt_avalon_dma_send (alt_dma_txchan   dma,
                         const void*      from,
                         alt_u32          len,
                         alt_txchan_done* done,
                         void*            handle)
{
 280403c:	defff304 	addi	sp,sp,-52
 2804040:	dfc00c15 	stw	ra,48(sp)
 2804044:	df000b15 	stw	fp,44(sp)
 2804048:	df000b04 	addi	fp,sp,44
 280404c:	e13ffb15 	stw	r4,-20(fp)
 2804050:	e17ffc15 	stw	r5,-16(fp)
 2804054:	e1bffd15 	stw	r6,-12(fp)
 2804058:	e1fffe15 	stw	r7,-8(fp)
  alt_u32                end;
  alt_u32                align_mask;
  alt_u32                next;
  alt_avalon_dma_priv*   priv;

  priv = ((alt_avalon_dma_txchan*) dma)->priv;
 280405c:	e0bffb17 	ldw	r2,-20(fp)
 2804060:	10800617 	ldw	r2,24(r2)
 2804064:	e0bff515 	stw	r2,-44(fp)
  /*
   * Ensure that the data is correctly aligned, and not too large
   * for the device
   */

  align_mask = priv->flags & ALT_AVALON_DMA_MODE_MSK;
 2804068:	e0bff517 	ldw	r2,-44(fp)
 280406c:	10800517 	ldw	r2,20(r2)
 2804070:	108003cc 	andi	r2,r2,15
 2804074:	e0bff715 	stw	r2,-36(fp)

  if ((((alt_u32) from) & align_mask) ||
 2804078:	e0bffc17 	ldw	r2,-16(fp)
 280407c:	1007883a 	mov	r3,r2
 2804080:	e0bff717 	ldw	r2,-36(fp)
 2804084:	1884703a 	and	r2,r3,r2
 2804088:	1004c03a 	cmpne	r2,r2,zero
 280408c:	1000091e 	bne	r2,zero,28040b4 <alt_avalon_dma_send+0x78>
 2804090:	e0fffd17 	ldw	r3,-12(fp)
 2804094:	e0bff717 	ldw	r2,-36(fp)
 2804098:	1884703a 	and	r2,r3,r2
 280409c:	1004c03a 	cmpne	r2,r2,zero
 28040a0:	1000041e 	bne	r2,zero,28040b4 <alt_avalon_dma_send+0x78>
 28040a4:	e0bff517 	ldw	r2,-44(fp)
 28040a8:	10c00617 	ldw	r3,24(r2)
 28040ac:	e0bffd17 	ldw	r2,-12(fp)
 28040b0:	1880032e 	bgeu	r3,r2,28040c0 <alt_avalon_dma_send+0x84>
        (len & align_mask)            ||
        (len > priv->max_length))
  {
    return -EINVAL;
 28040b4:	00bffa84 	movi	r2,-22
 28040b8:	e0bfff15 	stw	r2,-4(fp)
 28040bc:	00002e06 	br	2804178 <alt_avalon_dma_send+0x13c>
  }

  start = priv->tx_start;
 28040c0:	e0bff517 	ldw	r2,-44(fp)
 28040c4:	10800117 	ldw	r2,4(r2)
 28040c8:	e0bff915 	stw	r2,-28(fp)
  end   = priv->tx_end;
 28040cc:	e0bff517 	ldw	r2,-44(fp)
 28040d0:	10800217 	ldw	r2,8(r2)
 28040d4:	e0bff815 	stw	r2,-32(fp)
  slot  = &priv->tx_buf[end];
 28040d8:	e0bff517 	ldw	r2,-44(fp)
 28040dc:	10c00904 	addi	r3,r2,36
 28040e0:	e0bff817 	ldw	r2,-32(fp)
 28040e4:	1004913a 	slli	r2,r2,4
 28040e8:	1885883a 	add	r2,r3,r2
 28040ec:	e0bffa15 	stw	r2,-24(fp)
  next  = (end + 1) & ALT_AVALON_DMA_NSLOTS_MSK;
 28040f0:	e0bff817 	ldw	r2,-32(fp)
 28040f4:	10800044 	addi	r2,r2,1
 28040f8:	108000cc 	andi	r2,r2,3
 28040fc:	e0bff615 	stw	r2,-40(fp)

  if (next == start)
 2804100:	e0fff617 	ldw	r3,-40(fp)
 2804104:	e0bff917 	ldw	r2,-28(fp)
 2804108:	1880031e 	bne	r3,r2,2804118 <alt_avalon_dma_send+0xdc>
  {
    return -ENOSPC;
 280410c:	00bff904 	movi	r2,-28
 2804110:	e0bfff15 	stw	r2,-4(fp)
 2804114:	00001806 	br	2804178 <alt_avalon_dma_send+0x13c>
  }

  /* Fill in the descriptor */

  slot->from   = from;
 2804118:	e0fffa17 	ldw	r3,-24(fp)
 280411c:	e0bffc17 	ldw	r2,-16(fp)
 2804120:	18800015 	stw	r2,0(r3)
  slot->len    = len;
 2804124:	e0fffa17 	ldw	r3,-24(fp)
 2804128:	e0bffd17 	ldw	r2,-12(fp)
 280412c:	18800115 	stw	r2,4(r3)
  slot->done   = done;
 2804130:	e0fffa17 	ldw	r3,-24(fp)
 2804134:	e0bffe17 	ldw	r2,-8(fp)
 2804138:	18800215 	stw	r2,8(r3)
  slot->handle = handle;
 280413c:	e0fffa17 	ldw	r3,-24(fp)
 2804140:	e0800217 	ldw	r2,8(fp)
 2804144:	18800315 	stw	r2,12(r3)

  priv->tx_end = next;
 2804148:	e0fff517 	ldw	r3,-44(fp)
 280414c:	e0bff617 	ldw	r2,-40(fp)
 2804150:	18800215 	stw	r2,8(r3)

  if (!priv->active)
 2804154:	e0bff517 	ldw	r2,-44(fp)
 2804158:	10800817 	ldw	r2,32(r2)
 280415c:	1004c03a 	cmpne	r2,r2,zero
 2804160:	1000041e 	bne	r2,zero,2804174 <alt_avalon_dma_send+0x138>
  {
    priv->launch (priv);
 2804164:	e0bff517 	ldw	r2,-44(fp)
 2804168:	10800717 	ldw	r2,28(r2)
 280416c:	e13ff517 	ldw	r4,-44(fp)
 2804170:	103ee83a 	callr	r2
  }

  return 0;
 2804174:	e03fff15 	stw	zero,-4(fp)
 2804178:	e0bfff17 	ldw	r2,-4(fp)
}
 280417c:	e037883a 	mov	sp,fp
 2804180:	dfc00117 	ldw	ra,4(sp)
 2804184:	df000017 	ldw	fp,0(sp)
 2804188:	dec00204 	addi	sp,sp,8
 280418c:	f800283a 	ret

02804190 <alt_avalon_dma_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_dma_irq (void* context)
#else
static void alt_avalon_dma_irq (void* context, alt_u32 id)
#endif
{
 2804190:	defff104 	addi	sp,sp,-60
 2804194:	dfc00e15 	stw	ra,56(sp)
 2804198:	df000d15 	stw	fp,52(sp)
 280419c:	df000d04 	addi	fp,sp,52
 28041a0:	e13fff15 	stw	r4,-4(fp)
  alt_avalon_dma_priv* priv = (alt_avalon_dma_priv*) context;
 28041a4:	e0bfff17 	ldw	r2,-4(fp)
 28041a8:	e0bffe15 	stw	r2,-8(fp)
  alt_u32                rx_start;
  int                    stream_tx;
  int                    stream_rx;
  alt_irq_context        cpu_sr;

  stream_tx = priv->flags & ALT_AVALON_DMA_TX_STREAM;
 28041ac:	e0bffe17 	ldw	r2,-8(fp)
 28041b0:	10800517 	ldw	r2,20(r2)
 28041b4:	1080080c 	andi	r2,r2,32
 28041b8:	e0bff915 	stw	r2,-28(fp)
  stream_rx = priv->flags & ALT_AVALON_DMA_RX_STREAM;
 28041bc:	e0bffe17 	ldw	r2,-8(fp)
 28041c0:	10800517 	ldw	r2,20(r2)
 28041c4:	1080100c 	andi	r2,r2,64
 28041c8:	e0bff815 	stw	r2,-32(fp)

  tx_start = priv->tx_start;
 28041cc:	e0bffe17 	ldw	r2,-8(fp)
 28041d0:	10800117 	ldw	r2,4(r2)
 28041d4:	e0bffb15 	stw	r2,-20(fp)
  rx_start = priv->rx_start;
 28041d8:	e0bffe17 	ldw	r2,-8(fp)
 28041dc:	10800317 	ldw	r2,12(r2)
 28041e0:	e0bffa15 	stw	r2,-24(fp)

  tx_slot = &priv->tx_buf[tx_start];
 28041e4:	e0bffe17 	ldw	r2,-8(fp)
 28041e8:	10c00904 	addi	r3,r2,36
 28041ec:	e0bffb17 	ldw	r2,-20(fp)
 28041f0:	1004913a 	slli	r2,r2,4
 28041f4:	1885883a 	add	r2,r3,r2
 28041f8:	e0bffd15 	stw	r2,-12(fp)
  rx_slot = &priv->rx_buf[rx_start];
 28041fc:	e0bffe17 	ldw	r2,-8(fp)
 2804200:	10c01904 	addi	r3,r2,100
 2804204:	e0bffa17 	ldw	r2,-24(fp)
 2804208:	1004913a 	slli	r2,r2,4
 280420c:	1885883a 	add	r2,r3,r2
 2804210:	e0bffc15 	stw	r2,-16(fp)

  /* Increment the descriptors */

  if (!stream_tx)
 2804214:	e0bff917 	ldw	r2,-28(fp)
 2804218:	1004c03a 	cmpne	r2,r2,zero
 280421c:	1000051e 	bne	r2,zero,2804234 <alt_avalon_dma_irq+0xa4>
  {
    priv->tx_start = (tx_start + 1) & ALT_AVALON_DMA_NSLOTS_MSK;
 2804220:	e0bffb17 	ldw	r2,-20(fp)
 2804224:	10800044 	addi	r2,r2,1
 2804228:	10c000cc 	andi	r3,r2,3
 280422c:	e0bffe17 	ldw	r2,-8(fp)
 2804230:	10c00115 	stw	r3,4(r2)
  }
  if (!stream_rx)
 2804234:	e0bff817 	ldw	r2,-32(fp)
 2804238:	1004c03a 	cmpne	r2,r2,zero
 280423c:	1000051e 	bne	r2,zero,2804254 <alt_avalon_dma_irq+0xc4>
  {
    priv->rx_start = (rx_start + 1) & ALT_AVALON_DMA_NSLOTS_MSK;
 2804240:	e0bffa17 	ldw	r2,-24(fp)
 2804244:	10800044 	addi	r2,r2,1
 2804248:	10c000cc 	andi	r3,r2,3
 280424c:	e0bffe17 	ldw	r2,-8(fp)
 2804250:	10c00315 	stw	r3,12(r2)
  }

  /* clear the interrupt */

  IOWR_ALTERA_AVALON_DMA_STATUS (priv->base, 0);
 2804254:	e0bffe17 	ldw	r2,-8(fp)
 2804258:	10800017 	ldw	r2,0(r2)
 280425c:	10000035 	stwio	zero,0(r2)
  
  /* Dummy read to ensure IRQ is cleared prior to ISR completion*/
  IORD_ALTERA_AVALON_DMA_STATUS (priv->base);
 2804260:	e0bffe17 	ldw	r2,-8(fp)
 2804264:	10800017 	ldw	r2,0(r2)
 2804268:	10800037 	ldwio	r2,0(r2)

  /* launch the next transaction */

  priv->launch (priv);
 280426c:	e0bffe17 	ldw	r2,-8(fp)
 2804270:	10800717 	ldw	r2,28(r2)
 2804274:	e13ffe17 	ldw	r4,-8(fp)
 2804278:	103ee83a 	callr	r2
   * Other interrupts are explicitly disabled if callbacks
   * are registered because there is no guarantee that they are 
   * preemption-safe. This allows the DMA driver to support 
   * interrupt preemption.
   */
  if (!stream_tx && tx_slot->done)
 280427c:	e0bff917 	ldw	r2,-28(fp)
 2804280:	1004c03a 	cmpne	r2,r2,zero
 2804284:	1000151e 	bne	r2,zero,28042dc <alt_avalon_dma_irq+0x14c>
 2804288:	e0bffd17 	ldw	r2,-12(fp)
 280428c:	10800217 	ldw	r2,8(r2)
 2804290:	1005003a 	cmpeq	r2,r2,zero
 2804294:	1000111e 	bne	r2,zero,28042dc <alt_avalon_dma_irq+0x14c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2804298:	0005303a 	rdctl	r2,status
 280429c:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 28042a0:	e0fff617 	ldw	r3,-40(fp)
 28042a4:	00bfff84 	movi	r2,-2
 28042a8:	1884703a 	and	r2,r3,r2
 28042ac:	1001703a 	wrctl	status,r2
  
  return context;
 28042b0:	e0bff617 	ldw	r2,-40(fp)
  {
    cpu_sr = alt_irq_disable_all();
 28042b4:	e0bff715 	stw	r2,-36(fp)
    tx_slot->done (tx_slot->handle);
 28042b8:	e0bffd17 	ldw	r2,-12(fp)
 28042bc:	10c00217 	ldw	r3,8(r2)
 28042c0:	e0bffd17 	ldw	r2,-12(fp)
 28042c4:	11000317 	ldw	r4,12(r2)
 28042c8:	183ee83a 	callr	r3
 28042cc:	e0bff717 	ldw	r2,-36(fp)
 28042d0:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 28042d4:	e0bff517 	ldw	r2,-44(fp)
 28042d8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(cpu_sr);
    
  }
  if (!stream_rx && rx_slot->done)
 28042dc:	e0bff817 	ldw	r2,-32(fp)
 28042e0:	1004c03a 	cmpne	r2,r2,zero
 28042e4:	1000171e 	bne	r2,zero,2804344 <alt_avalon_dma_irq+0x1b4>
 28042e8:	e0bffc17 	ldw	r2,-16(fp)
 28042ec:	10800217 	ldw	r2,8(r2)
 28042f0:	1005003a 	cmpeq	r2,r2,zero
 28042f4:	1000131e 	bne	r2,zero,2804344 <alt_avalon_dma_irq+0x1b4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 28042f8:	0005303a 	rdctl	r2,status
 28042fc:	e0bff415 	stw	r2,-48(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2804300:	e0fff417 	ldw	r3,-48(fp)
 2804304:	00bfff84 	movi	r2,-2
 2804308:	1884703a 	and	r2,r3,r2
 280430c:	1001703a 	wrctl	status,r2
  
  return context;
 2804310:	e0bff417 	ldw	r2,-48(fp)
  {
    cpu_sr = alt_irq_disable_all();
 2804314:	e0bff715 	stw	r2,-36(fp)
    rx_slot->done (rx_slot->handle, rx_slot->data);
 2804318:	e0bffc17 	ldw	r2,-16(fp)
 280431c:	10c00217 	ldw	r3,8(r2)
 2804320:	e0bffc17 	ldw	r2,-16(fp)
 2804324:	11000317 	ldw	r4,12(r2)
 2804328:	e0bffc17 	ldw	r2,-16(fp)
 280432c:	11400017 	ldw	r5,0(r2)
 2804330:	183ee83a 	callr	r3
 2804334:	e0bff717 	ldw	r2,-36(fp)
 2804338:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280433c:	e0bff317 	ldw	r2,-52(fp)
 2804340:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(cpu_sr);
  }
}
 2804344:	e037883a 	mov	sp,fp
 2804348:	dfc00117 	ldw	ra,4(sp)
 280434c:	df000017 	ldw	fp,0(sp)
 2804350:	dec00204 	addi	sp,sp,8
 2804354:	f800283a 	ret

02804358 <alt_avalon_dma_init>:
void alt_avalon_dma_init (alt_avalon_dma_txchan* tx,
                          alt_avalon_dma_rxchan* rx,
                          void*                  base,
                          alt_u32                ic_id,
                          alt_u32                irq)
{
 2804358:	defff904 	addi	sp,sp,-28
 280435c:	dfc00615 	stw	ra,24(sp)
 2804360:	df000515 	stw	fp,20(sp)
 2804364:	df000504 	addi	fp,sp,20
 2804368:	e13ffc15 	stw	r4,-16(fp)
 280436c:	e17ffd15 	stw	r5,-12(fp)
 2804370:	e1bffe15 	stw	r6,-8(fp)
 2804374:	e1ffff15 	stw	r7,-4(fp)

  /* Halt any current transactions (reset the device) */
  IOWR_ALTERA_AVALON_DMA_CONTROL (base, ALTERA_AVALON_DMA_CONTROL_SOFTWARERESET_MSK);
 2804378:	e0bffe17 	ldw	r2,-8(fp)
 280437c:	10800604 	addi	r2,r2,24
 2804380:	1007883a 	mov	r3,r2
 2804384:	00840004 	movi	r2,4096
 2804388:	18800035 	stwio	r2,0(r3)
  IOWR_ALTERA_AVALON_DMA_CONTROL (base, ALTERA_AVALON_DMA_CONTROL_SOFTWARERESET_MSK);
 280438c:	e0bffe17 	ldw	r2,-8(fp)
 2804390:	10800604 	addi	r2,r2,24
 2804394:	1007883a 	mov	r3,r2
 2804398:	00840004 	movi	r2,4096
 280439c:	18800035 	stwio	r2,0(r3)

  /* Set the default mode of the device (32 bit block reads and writes from/to memory). */
  IOWR_ALTERA_AVALON_DMA_CONTROL (base,
 28043a0:	e0bffe17 	ldw	r2,-8(fp)
 28043a4:	10800604 	addi	r2,r2,24
 28043a8:	1007883a 	mov	r3,r2
 28043ac:	00803f04 	movi	r2,252
 28043b0:	18800035 	stwio	r2,0(r3)
                          ALTERA_AVALON_DMA_CONTROL_REEN_MSK      |
                          ALTERA_AVALON_DMA_CONTROL_WEEN_MSK      |
                          ALTERA_AVALON_DMA_CONTROL_LEEN_MSK);

  /* Clear any pending interrupts and the DONE flag */
  IOWR_ALTERA_AVALON_DMA_STATUS (base, 0);
 28043b4:	e0bffe17 	ldw	r2,-8(fp)
 28043b8:	10000035 	stwio	zero,0(r2)
  /*
   * Register the interrupt handler, and make the device available to the
   * system.
   */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  if (alt_ic_isr_register(ic_id, irq, alt_avalon_dma_irq, tx->priv, 0x0) >= 0)
 28043bc:	e0bffc17 	ldw	r2,-16(fp)
 28043c0:	11c00617 	ldw	r7,24(r2)
 28043c4:	d8000015 	stw	zero,0(sp)
 28043c8:	e13fff17 	ldw	r4,-4(fp)
 28043cc:	e1400217 	ldw	r5,8(fp)
 28043d0:	0180a034 	movhi	r6,640
 28043d4:	31906404 	addi	r6,r6,16784
 28043d8:	2805e400 	call	2805e40 <alt_ic_isr_register>
 28043dc:	1004803a 	cmplt	r2,r2,zero
 28043e0:	1000041e 	bne	r2,zero,28043f4 <alt_avalon_dma_init+0x9c>
#else
  if (alt_irq_register (irq, tx->priv, alt_avalon_dma_irq) >= 0)
#endif  
  {
    alt_dma_txchan_reg (&tx->dev);
 28043e4:	e13ffc17 	ldw	r4,-16(fp)
 28043e8:	28044080 	call	2804408 <alt_dma_txchan_reg>
    alt_dma_rxchan_reg (&rx->dev);
 28043ec:	e13ffd17 	ldw	r4,-12(fp)
 28043f0:	28044400 	call	2804440 <alt_dma_rxchan_reg>
  }
}
 28043f4:	e037883a 	mov	sp,fp
 28043f8:	dfc00117 	ldw	ra,4(sp)
 28043fc:	df000017 	ldw	fp,0(sp)
 2804400:	dec00204 	addi	sp,sp,8
 2804404:	f800283a 	ret

02804408 <alt_dma_txchan_reg>:
/*
 * Register a DMA transmit channel with the system.
 */

static ALT_INLINE int alt_dma_txchan_reg (alt_dma_txchan_dev* dev)
{
 2804408:	defffd04 	addi	sp,sp,-12
 280440c:	dfc00215 	stw	ra,8(sp)
 2804410:	df000115 	stw	fp,4(sp)
 2804414:	df000104 	addi	fp,sp,4
 2804418:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dma_txchan_list;

  return alt_dev_llist_insert((alt_dev_llist*) dev, &alt_dma_txchan_list);
 280441c:	e13fff17 	ldw	r4,-4(fp)
 2804420:	0140a074 	movhi	r5,641
 2804424:	29625104 	addi	r5,r5,-30396
 2804428:	2805a440 	call	2805a44 <alt_dev_llist_insert>
}
 280442c:	e037883a 	mov	sp,fp
 2804430:	dfc00117 	ldw	ra,4(sp)
 2804434:	df000017 	ldw	fp,0(sp)
 2804438:	dec00204 	addi	sp,sp,8
 280443c:	f800283a 	ret

02804440 <alt_dma_rxchan_reg>:
/*
 * Register a DMA receive channel with the system.
 */

static ALT_INLINE int alt_dma_rxchan_reg (alt_dma_rxchan_dev* dev)
{
 2804440:	defffd04 	addi	sp,sp,-12
 2804444:	dfc00215 	stw	ra,8(sp)
 2804448:	df000115 	stw	fp,4(sp)
 280444c:	df000104 	addi	fp,sp,4
 2804450:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dma_rxchan_list;

  return alt_dev_llist_insert((alt_dev_llist*) dev, &alt_dma_rxchan_list);
 2804454:	e13fff17 	ldw	r4,-4(fp)
 2804458:	0140a074 	movhi	r5,641
 280445c:	29624f04 	addi	r5,r5,-30404
 2804460:	2805a440 	call	2805a44 <alt_dev_llist_insert>
}
 2804464:	e037883a 	mov	sp,fp
 2804468:	dfc00117 	ldw	ra,4(sp)
 280446c:	df000017 	ldw	fp,0(sp)
 2804470:	dec00204 	addi	sp,sp,8
 2804474:	f800283a 	ret

02804478 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 2804478:	defffa04 	addi	sp,sp,-24
 280447c:	dfc00515 	stw	ra,20(sp)
 2804480:	df000415 	stw	fp,16(sp)
 2804484:	df000404 	addi	fp,sp,16
 2804488:	e13ffd15 	stw	r4,-12(fp)
 280448c:	e17ffe15 	stw	r5,-8(fp)
 2804490:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 2804494:	e0bffd17 	ldw	r2,-12(fp)
 2804498:	10800017 	ldw	r2,0(r2)
 280449c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 28044a0:	e0bffc17 	ldw	r2,-16(fp)
 28044a4:	11000a04 	addi	r4,r2,40
 28044a8:	e0bffd17 	ldw	r2,-12(fp)
 28044ac:	11c00217 	ldw	r7,8(r2)
 28044b0:	e17ffe17 	ldw	r5,-8(fp)
 28044b4:	e1bfff17 	ldw	r6,-4(fp)
 28044b8:	2804ac00 	call	2804ac0 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 28044bc:	e037883a 	mov	sp,fp
 28044c0:	dfc00117 	ldw	ra,4(sp)
 28044c4:	df000017 	ldw	fp,0(sp)
 28044c8:	dec00204 	addi	sp,sp,8
 28044cc:	f800283a 	ret

028044d0 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 28044d0:	defffa04 	addi	sp,sp,-24
 28044d4:	dfc00515 	stw	ra,20(sp)
 28044d8:	df000415 	stw	fp,16(sp)
 28044dc:	df000404 	addi	fp,sp,16
 28044e0:	e13ffd15 	stw	r4,-12(fp)
 28044e4:	e17ffe15 	stw	r5,-8(fp)
 28044e8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 28044ec:	e0bffd17 	ldw	r2,-12(fp)
 28044f0:	10800017 	ldw	r2,0(r2)
 28044f4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 28044f8:	e0bffc17 	ldw	r2,-16(fp)
 28044fc:	11000a04 	addi	r4,r2,40
 2804500:	e0bffd17 	ldw	r2,-12(fp)
 2804504:	11c00217 	ldw	r7,8(r2)
 2804508:	e17ffe17 	ldw	r5,-8(fp)
 280450c:	e1bfff17 	ldw	r6,-4(fp)
 2804510:	2804ce40 	call	2804ce4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 2804514:	e037883a 	mov	sp,fp
 2804518:	dfc00117 	ldw	ra,4(sp)
 280451c:	df000017 	ldw	fp,0(sp)
 2804520:	dec00204 	addi	sp,sp,8
 2804524:	f800283a 	ret

02804528 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 2804528:	defffc04 	addi	sp,sp,-16
 280452c:	dfc00315 	stw	ra,12(sp)
 2804530:	df000215 	stw	fp,8(sp)
 2804534:	df000204 	addi	fp,sp,8
 2804538:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 280453c:	e0bfff17 	ldw	r2,-4(fp)
 2804540:	10800017 	ldw	r2,0(r2)
 2804544:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 2804548:	e0bffe17 	ldw	r2,-8(fp)
 280454c:	11000a04 	addi	r4,r2,40
 2804550:	e0bfff17 	ldw	r2,-4(fp)
 2804554:	11400217 	ldw	r5,8(r2)
 2804558:	28049580 	call	2804958 <altera_avalon_jtag_uart_close>
}
 280455c:	e037883a 	mov	sp,fp
 2804560:	dfc00117 	ldw	ra,4(sp)
 2804564:	df000017 	ldw	fp,0(sp)
 2804568:	dec00204 	addi	sp,sp,8
 280456c:	f800283a 	ret

02804570 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 2804570:	defffa04 	addi	sp,sp,-24
 2804574:	dfc00515 	stw	ra,20(sp)
 2804578:	df000415 	stw	fp,16(sp)
 280457c:	df000404 	addi	fp,sp,16
 2804580:	e13ffd15 	stw	r4,-12(fp)
 2804584:	e17ffe15 	stw	r5,-8(fp)
 2804588:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 280458c:	e0bffd17 	ldw	r2,-12(fp)
 2804590:	10800017 	ldw	r2,0(r2)
 2804594:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 2804598:	e0bffc17 	ldw	r2,-16(fp)
 280459c:	11000a04 	addi	r4,r2,40
 28045a0:	e17ffe17 	ldw	r5,-8(fp)
 28045a4:	e1bfff17 	ldw	r6,-4(fp)
 28045a8:	28049cc0 	call	28049cc <altera_avalon_jtag_uart_ioctl>
}
 28045ac:	e037883a 	mov	sp,fp
 28045b0:	dfc00117 	ldw	ra,4(sp)
 28045b4:	df000017 	ldw	fp,0(sp)
 28045b8:	dec00204 	addi	sp,sp,8
 28045bc:	f800283a 	ret

028045c0 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 28045c0:	defffa04 	addi	sp,sp,-24
 28045c4:	dfc00515 	stw	ra,20(sp)
 28045c8:	df000415 	stw	fp,16(sp)
 28045cc:	df000404 	addi	fp,sp,16
 28045d0:	e13ffd15 	stw	r4,-12(fp)
 28045d4:	e17ffe15 	stw	r5,-8(fp)
 28045d8:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 28045dc:	e0fffd17 	ldw	r3,-12(fp)
 28045e0:	00800044 	movi	r2,1
 28045e4:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 28045e8:	e0bffd17 	ldw	r2,-12(fp)
 28045ec:	10800017 	ldw	r2,0(r2)
 28045f0:	11000104 	addi	r4,r2,4
 28045f4:	e0bffd17 	ldw	r2,-12(fp)
 28045f8:	10800817 	ldw	r2,32(r2)
 28045fc:	1007883a 	mov	r3,r2
 2804600:	2005883a 	mov	r2,r4
 2804604:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 2804608:	e13ffe17 	ldw	r4,-8(fp)
 280460c:	e17fff17 	ldw	r5,-4(fp)
 2804610:	d8000015 	stw	zero,0(sp)
 2804614:	0180a034 	movhi	r6,640
 2804618:	3191a004 	addi	r6,r6,18048
 280461c:	e1fffd17 	ldw	r7,-12(fp)
 2804620:	2805e400 	call	2805e40 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 2804624:	e0bffd17 	ldw	r2,-12(fp)
 2804628:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 280462c:	e0bffd17 	ldw	r2,-12(fp)
 2804630:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 2804634:	0080a074 	movhi	r2,641
 2804638:	10a95e04 	addi	r2,r2,-23176
 280463c:	10800017 	ldw	r2,0(r2)
 2804640:	100b883a 	mov	r5,r2
 2804644:	0180a034 	movhi	r6,640
 2804648:	31922a04 	addi	r6,r6,18600
 280464c:	e1fffd17 	ldw	r7,-12(fp)
 2804650:	28058d40 	call	28058d4 <alt_alarm_start>
 2804654:	1004403a 	cmpge	r2,r2,zero
 2804658:	1000041e 	bne	r2,zero,280466c <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 280465c:	e0fffd17 	ldw	r3,-12(fp)
 2804660:	00a00034 	movhi	r2,32768
 2804664:	10bfffc4 	addi	r2,r2,-1
 2804668:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 280466c:	e037883a 	mov	sp,fp
 2804670:	dfc00117 	ldw	ra,4(sp)
 2804674:	df000017 	ldw	fp,0(sp)
 2804678:	dec00204 	addi	sp,sp,8
 280467c:	f800283a 	ret

02804680 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 2804680:	defff804 	addi	sp,sp,-32
 2804684:	df000715 	stw	fp,28(sp)
 2804688:	df000704 	addi	fp,sp,28
 280468c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 2804690:	e0bfff17 	ldw	r2,-4(fp)
 2804694:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
 2804698:	e0bffe17 	ldw	r2,-8(fp)
 280469c:	10800017 	ldw	r2,0(r2)
 28046a0:	e0bffd15 	stw	r2,-12(fp)
 28046a4:	00000006 	br	28046a8 <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 28046a8:	e0bffd17 	ldw	r2,-12(fp)
 28046ac:	10800104 	addi	r2,r2,4
 28046b0:	10800037 	ldwio	r2,0(r2)
 28046b4:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 28046b8:	e0bffc17 	ldw	r2,-16(fp)
 28046bc:	1080c00c 	andi	r2,r2,768
 28046c0:	1005003a 	cmpeq	r2,r2,zero
 28046c4:	1000741e 	bne	r2,zero,2804898 <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 28046c8:	e0bffc17 	ldw	r2,-16(fp)
 28046cc:	1080400c 	andi	r2,r2,256
 28046d0:	1005003a 	cmpeq	r2,r2,zero
 28046d4:	1000351e 	bne	r2,zero,28047ac <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 28046d8:	00800074 	movhi	r2,1
 28046dc:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 28046e0:	e0bffe17 	ldw	r2,-8(fp)
 28046e4:	10800a17 	ldw	r2,40(r2)
 28046e8:	10800044 	addi	r2,r2,1
 28046ec:	1081ffcc 	andi	r2,r2,2047
 28046f0:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
 28046f4:	e0bffe17 	ldw	r2,-8(fp)
 28046f8:	10c00b17 	ldw	r3,44(r2)
 28046fc:	e0bffa17 	ldw	r2,-24(fp)
 2804700:	18801626 	beq	r3,r2,280475c <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 2804704:	e0bffd17 	ldw	r2,-12(fp)
 2804708:	10800037 	ldwio	r2,0(r2)
 280470c:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 2804710:	e0bffb17 	ldw	r2,-20(fp)
 2804714:	10a0000c 	andi	r2,r2,32768
 2804718:	1005003a 	cmpeq	r2,r2,zero
 280471c:	10000f1e 	bne	r2,zero,280475c <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 2804720:	e0bffe17 	ldw	r2,-8(fp)
 2804724:	10c00a17 	ldw	r3,40(r2)
 2804728:	e0bffb17 	ldw	r2,-20(fp)
 280472c:	1009883a 	mov	r4,r2
 2804730:	e0bffe17 	ldw	r2,-8(fp)
 2804734:	1885883a 	add	r2,r3,r2
 2804738:	10800e04 	addi	r2,r2,56
 280473c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 2804740:	e0bffe17 	ldw	r2,-8(fp)
 2804744:	10800a17 	ldw	r2,40(r2)
 2804748:	10800044 	addi	r2,r2,1
 280474c:	10c1ffcc 	andi	r3,r2,2047
 2804750:	e0bffe17 	ldw	r2,-8(fp)
 2804754:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 2804758:	003fe106 	br	28046e0 <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 280475c:	e0bffb17 	ldw	r2,-20(fp)
 2804760:	10bfffec 	andhi	r2,r2,65535
 2804764:	1005003a 	cmpeq	r2,r2,zero
 2804768:	1000101e 	bne	r2,zero,28047ac <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 280476c:	e0bffe17 	ldw	r2,-8(fp)
 2804770:	10c00817 	ldw	r3,32(r2)
 2804774:	00bfff84 	movi	r2,-2
 2804778:	1886703a 	and	r3,r3,r2
 280477c:	e0bffe17 	ldw	r2,-8(fp)
 2804780:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 2804784:	e0bffd17 	ldw	r2,-12(fp)
 2804788:	11000104 	addi	r4,r2,4
 280478c:	e0bffe17 	ldw	r2,-8(fp)
 2804790:	10800817 	ldw	r2,32(r2)
 2804794:	1007883a 	mov	r3,r2
 2804798:	2005883a 	mov	r2,r4
 280479c:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 28047a0:	e0bffd17 	ldw	r2,-12(fp)
 28047a4:	10800104 	addi	r2,r2,4
 28047a8:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 28047ac:	e0bffc17 	ldw	r2,-16(fp)
 28047b0:	1080800c 	andi	r2,r2,512
 28047b4:	1005003a 	cmpeq	r2,r2,zero
 28047b8:	103fbb1e 	bne	r2,zero,28046a8 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 28047bc:	e0bffc17 	ldw	r2,-16(fp)
 28047c0:	10bfffec 	andhi	r2,r2,65535
 28047c4:	1004d43a 	srli	r2,r2,16
 28047c8:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 28047cc:	00001506 	br	2804824 <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 28047d0:	e13ffd17 	ldw	r4,-12(fp)
 28047d4:	e0bffe17 	ldw	r2,-8(fp)
 28047d8:	10c00d17 	ldw	r3,52(r2)
 28047dc:	e0bffe17 	ldw	r2,-8(fp)
 28047e0:	1885883a 	add	r2,r3,r2
 28047e4:	10820e04 	addi	r2,r2,2104
 28047e8:	10800003 	ldbu	r2,0(r2)
 28047ec:	10c03fcc 	andi	r3,r2,255
 28047f0:	18c0201c 	xori	r3,r3,128
 28047f4:	18ffe004 	addi	r3,r3,-128
 28047f8:	2005883a 	mov	r2,r4
 28047fc:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 2804800:	e0bffe17 	ldw	r2,-8(fp)
 2804804:	10800d17 	ldw	r2,52(r2)
 2804808:	10800044 	addi	r2,r2,1
 280480c:	10c1ffcc 	andi	r3,r2,2047
 2804810:	e0bffe17 	ldw	r2,-8(fp)
 2804814:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 2804818:	e0bff917 	ldw	r2,-28(fp)
 280481c:	10bfffc4 	addi	r2,r2,-1
 2804820:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 2804824:	e0bff917 	ldw	r2,-28(fp)
 2804828:	1005003a 	cmpeq	r2,r2,zero
 280482c:	1000051e 	bne	r2,zero,2804844 <altera_avalon_jtag_uart_irq+0x1c4>
 2804830:	e0bffe17 	ldw	r2,-8(fp)
 2804834:	10c00d17 	ldw	r3,52(r2)
 2804838:	e0bffe17 	ldw	r2,-8(fp)
 280483c:	10800c17 	ldw	r2,48(r2)
 2804840:	18bfe31e 	bne	r3,r2,28047d0 <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 2804844:	e0bff917 	ldw	r2,-28(fp)
 2804848:	1005003a 	cmpeq	r2,r2,zero
 280484c:	103f961e 	bne	r2,zero,28046a8 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 2804850:	e0bffe17 	ldw	r2,-8(fp)
 2804854:	10c00817 	ldw	r3,32(r2)
 2804858:	00bfff44 	movi	r2,-3
 280485c:	1886703a 	and	r3,r3,r2
 2804860:	e0bffe17 	ldw	r2,-8(fp)
 2804864:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 2804868:	e0bffe17 	ldw	r2,-8(fp)
 280486c:	10800017 	ldw	r2,0(r2)
 2804870:	11000104 	addi	r4,r2,4
 2804874:	e0bffe17 	ldw	r2,-8(fp)
 2804878:	10800817 	ldw	r2,32(r2)
 280487c:	1007883a 	mov	r3,r2
 2804880:	2005883a 	mov	r2,r4
 2804884:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 2804888:	e0bffd17 	ldw	r2,-12(fp)
 280488c:	10800104 	addi	r2,r2,4
 2804890:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 2804894:	003f8406 	br	28046a8 <altera_avalon_jtag_uart_irq+0x28>
}
 2804898:	e037883a 	mov	sp,fp
 280489c:	df000017 	ldw	fp,0(sp)
 28048a0:	dec00104 	addi	sp,sp,4
 28048a4:	f800283a 	ret

028048a8 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 28048a8:	defffc04 	addi	sp,sp,-16
 28048ac:	df000315 	stw	fp,12(sp)
 28048b0:	df000304 	addi	fp,sp,12
 28048b4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 28048b8:	e0bfff17 	ldw	r2,-4(fp)
 28048bc:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 28048c0:	e0bffe17 	ldw	r2,-8(fp)
 28048c4:	10800017 	ldw	r2,0(r2)
 28048c8:	10800104 	addi	r2,r2,4
 28048cc:	10800037 	ldwio	r2,0(r2)
 28048d0:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 28048d4:	e0bffd17 	ldw	r2,-12(fp)
 28048d8:	1081000c 	andi	r2,r2,1024
 28048dc:	1005003a 	cmpeq	r2,r2,zero
 28048e0:	10000c1e 	bne	r2,zero,2804914 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 28048e4:	e0bffe17 	ldw	r2,-8(fp)
 28048e8:	10800017 	ldw	r2,0(r2)
 28048ec:	11000104 	addi	r4,r2,4
 28048f0:	e0bffe17 	ldw	r2,-8(fp)
 28048f4:	10800817 	ldw	r2,32(r2)
 28048f8:	10810014 	ori	r2,r2,1024
 28048fc:	1007883a 	mov	r3,r2
 2804900:	2005883a 	mov	r2,r4
 2804904:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
 2804908:	e0bffe17 	ldw	r2,-8(fp)
 280490c:	10000915 	stw	zero,36(r2)
 2804910:	00000a06 	br	280493c <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 2804914:	e0bffe17 	ldw	r2,-8(fp)
 2804918:	10c00917 	ldw	r3,36(r2)
 280491c:	00a00034 	movhi	r2,32768
 2804920:	10bfff04 	addi	r2,r2,-4
 2804924:	10c00536 	bltu	r2,r3,280493c <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
 2804928:	e0bffe17 	ldw	r2,-8(fp)
 280492c:	10800917 	ldw	r2,36(r2)
 2804930:	10c00044 	addi	r3,r2,1
 2804934:	e0bffe17 	ldw	r2,-8(fp)
 2804938:	10c00915 	stw	r3,36(r2)
 280493c:	0080a074 	movhi	r2,641
 2804940:	10a95e04 	addi	r2,r2,-23176
 2804944:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 2804948:	e037883a 	mov	sp,fp
 280494c:	df000017 	ldw	fp,0(sp)
 2804950:	dec00104 	addi	sp,sp,4
 2804954:	f800283a 	ret

02804958 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 2804958:	defffc04 	addi	sp,sp,-16
 280495c:	df000315 	stw	fp,12(sp)
 2804960:	df000304 	addi	fp,sp,12
 2804964:	e13ffd15 	stw	r4,-12(fp)
 2804968:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 280496c:	00000706 	br	280498c <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 2804970:	e0bffe17 	ldw	r2,-8(fp)
 2804974:	1090000c 	andi	r2,r2,16384
 2804978:	1005003a 	cmpeq	r2,r2,zero
 280497c:	1000031e 	bne	r2,zero,280498c <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
 2804980:	00bffd44 	movi	r2,-11
 2804984:	e0bfff15 	stw	r2,-4(fp)
 2804988:	00000b06 	br	28049b8 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 280498c:	e0bffd17 	ldw	r2,-12(fp)
 2804990:	10c00d17 	ldw	r3,52(r2)
 2804994:	e0bffd17 	ldw	r2,-12(fp)
 2804998:	10800c17 	ldw	r2,48(r2)
 280499c:	18800526 	beq	r3,r2,28049b4 <altera_avalon_jtag_uart_close+0x5c>
 28049a0:	e0bffd17 	ldw	r2,-12(fp)
 28049a4:	10c00917 	ldw	r3,36(r2)
 28049a8:	e0bffd17 	ldw	r2,-12(fp)
 28049ac:	10800117 	ldw	r2,4(r2)
 28049b0:	18bfef36 	bltu	r3,r2,2804970 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 28049b4:	e03fff15 	stw	zero,-4(fp)
 28049b8:	e0bfff17 	ldw	r2,-4(fp)
}
 28049bc:	e037883a 	mov	sp,fp
 28049c0:	df000017 	ldw	fp,0(sp)
 28049c4:	dec00104 	addi	sp,sp,4
 28049c8:	f800283a 	ret

028049cc <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 28049cc:	defff804 	addi	sp,sp,-32
 28049d0:	df000715 	stw	fp,28(sp)
 28049d4:	df000704 	addi	fp,sp,28
 28049d8:	e13ffb15 	stw	r4,-20(fp)
 28049dc:	e17ffc15 	stw	r5,-16(fp)
 28049e0:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
 28049e4:	00bff9c4 	movi	r2,-25
 28049e8:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
 28049ec:	e0bffc17 	ldw	r2,-16(fp)
 28049f0:	e0bfff15 	stw	r2,-4(fp)
 28049f4:	e0ffff17 	ldw	r3,-4(fp)
 28049f8:	189a8060 	cmpeqi	r2,r3,27137
 28049fc:	1000041e 	bne	r2,zero,2804a10 <altera_avalon_jtag_uart_ioctl+0x44>
 2804a00:	e0ffff17 	ldw	r3,-4(fp)
 2804a04:	189a80a0 	cmpeqi	r2,r3,27138
 2804a08:	10001b1e 	bne	r2,zero,2804a78 <altera_avalon_jtag_uart_ioctl+0xac>
 2804a0c:	00002706 	br	2804aac <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 2804a10:	e0bffb17 	ldw	r2,-20(fp)
 2804a14:	10c00117 	ldw	r3,4(r2)
 2804a18:	00a00034 	movhi	r2,32768
 2804a1c:	10bfffc4 	addi	r2,r2,-1
 2804a20:	18802226 	beq	r3,r2,2804aac <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
 2804a24:	e0bffd17 	ldw	r2,-12(fp)
 2804a28:	10800017 	ldw	r2,0(r2)
 2804a2c:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 2804a30:	e0bff917 	ldw	r2,-28(fp)
 2804a34:	10800090 	cmplti	r2,r2,2
 2804a38:	1000071e 	bne	r2,zero,2804a58 <altera_avalon_jtag_uart_ioctl+0x8c>
 2804a3c:	e0fff917 	ldw	r3,-28(fp)
 2804a40:	00a00034 	movhi	r2,32768
 2804a44:	10bfffc4 	addi	r2,r2,-1
 2804a48:	18800326 	beq	r3,r2,2804a58 <altera_avalon_jtag_uart_ioctl+0x8c>
 2804a4c:	e0bff917 	ldw	r2,-28(fp)
 2804a50:	e0bffe15 	stw	r2,-8(fp)
 2804a54:	00000306 	br	2804a64 <altera_avalon_jtag_uart_ioctl+0x98>
 2804a58:	00e00034 	movhi	r3,32768
 2804a5c:	18ffff84 	addi	r3,r3,-2
 2804a60:	e0fffe15 	stw	r3,-8(fp)
 2804a64:	e0bffb17 	ldw	r2,-20(fp)
 2804a68:	e0fffe17 	ldw	r3,-8(fp)
 2804a6c:	10c00115 	stw	r3,4(r2)
      rc = 0;
 2804a70:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
 2804a74:	00000d06 	br	2804aac <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 2804a78:	e0bffb17 	ldw	r2,-20(fp)
 2804a7c:	10c00117 	ldw	r3,4(r2)
 2804a80:	00a00034 	movhi	r2,32768
 2804a84:	10bfffc4 	addi	r2,r2,-1
 2804a88:	18800826 	beq	r3,r2,2804aac <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 2804a8c:	e13ffd17 	ldw	r4,-12(fp)
 2804a90:	e0bffb17 	ldw	r2,-20(fp)
 2804a94:	10c00917 	ldw	r3,36(r2)
 2804a98:	e0bffb17 	ldw	r2,-20(fp)
 2804a9c:	10800117 	ldw	r2,4(r2)
 2804aa0:	1885803a 	cmpltu	r2,r3,r2
 2804aa4:	20800015 	stw	r2,0(r4)
      rc = 0;
 2804aa8:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
 2804aac:	e0bffa17 	ldw	r2,-24(fp)
}
 2804ab0:	e037883a 	mov	sp,fp
 2804ab4:	df000017 	ldw	fp,0(sp)
 2804ab8:	dec00104 	addi	sp,sp,4
 2804abc:	f800283a 	ret

02804ac0 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 2804ac0:	defff204 	addi	sp,sp,-56
 2804ac4:	dfc00d15 	stw	ra,52(sp)
 2804ac8:	df000c15 	stw	fp,48(sp)
 2804acc:	df000c04 	addi	fp,sp,48
 2804ad0:	e13ffb15 	stw	r4,-20(fp)
 2804ad4:	e17ffc15 	stw	r5,-16(fp)
 2804ad8:	e1bffd15 	stw	r6,-12(fp)
 2804adc:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
 2804ae0:	e0bffc17 	ldw	r2,-16(fp)
 2804ae4:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 2804ae8:	00004806 	br	2804c0c <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 2804aec:	e0bffb17 	ldw	r2,-20(fp)
 2804af0:	10800a17 	ldw	r2,40(r2)
 2804af4:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 2804af8:	e0bffb17 	ldw	r2,-20(fp)
 2804afc:	10800b17 	ldw	r2,44(r2)
 2804b00:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
 2804b04:	e0fff717 	ldw	r3,-36(fp)
 2804b08:	e0bff617 	ldw	r2,-40(fp)
 2804b0c:	18800536 	bltu	r3,r2,2804b24 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 2804b10:	e0bff717 	ldw	r2,-36(fp)
 2804b14:	e0fff617 	ldw	r3,-40(fp)
 2804b18:	10c5c83a 	sub	r2,r2,r3
 2804b1c:	e0bff815 	stw	r2,-32(fp)
 2804b20:	00000406 	br	2804b34 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 2804b24:	00820004 	movi	r2,2048
 2804b28:	e0fff617 	ldw	r3,-40(fp)
 2804b2c:	10c5c83a 	sub	r2,r2,r3
 2804b30:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 2804b34:	e0bff817 	ldw	r2,-32(fp)
 2804b38:	1005003a 	cmpeq	r2,r2,zero
 2804b3c:	10001f1e 	bne	r2,zero,2804bbc <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
 2804b40:	e0fffd17 	ldw	r3,-12(fp)
 2804b44:	e0bff817 	ldw	r2,-32(fp)
 2804b48:	1880022e 	bgeu	r3,r2,2804b54 <altera_avalon_jtag_uart_read+0x94>
        n = space;
 2804b4c:	e0bffd17 	ldw	r2,-12(fp)
 2804b50:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 2804b54:	e0bffb17 	ldw	r2,-20(fp)
 2804b58:	10c00e04 	addi	r3,r2,56
 2804b5c:	e0bff617 	ldw	r2,-40(fp)
 2804b60:	1887883a 	add	r3,r3,r2
 2804b64:	e0bffa17 	ldw	r2,-24(fp)
 2804b68:	1009883a 	mov	r4,r2
 2804b6c:	180b883a 	mov	r5,r3
 2804b70:	e1bff817 	ldw	r6,-32(fp)
 2804b74:	280100c0 	call	280100c <memcpy>
      ptr   += n;
 2804b78:	e0fff817 	ldw	r3,-32(fp)
 2804b7c:	e0bffa17 	ldw	r2,-24(fp)
 2804b80:	10c5883a 	add	r2,r2,r3
 2804b84:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
 2804b88:	e0fffd17 	ldw	r3,-12(fp)
 2804b8c:	e0bff817 	ldw	r2,-32(fp)
 2804b90:	1885c83a 	sub	r2,r3,r2
 2804b94:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 2804b98:	e0fff617 	ldw	r3,-40(fp)
 2804b9c:	e0bff817 	ldw	r2,-32(fp)
 2804ba0:	1885883a 	add	r2,r3,r2
 2804ba4:	10c1ffcc 	andi	r3,r2,2047
 2804ba8:	e0bffb17 	ldw	r2,-20(fp)
 2804bac:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 2804bb0:	e0bffd17 	ldw	r2,-12(fp)
 2804bb4:	10800048 	cmpgei	r2,r2,1
 2804bb8:	103fcc1e 	bne	r2,zero,2804aec <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
 2804bbc:	e0fffa17 	ldw	r3,-24(fp)
 2804bc0:	e0bffc17 	ldw	r2,-16(fp)
 2804bc4:	1880141e 	bne	r3,r2,2804c18 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 2804bc8:	e0bffe17 	ldw	r2,-8(fp)
 2804bcc:	1090000c 	andi	r2,r2,16384
 2804bd0:	1004c03a 	cmpne	r2,r2,zero
 2804bd4:	1000101e 	bne	r2,zero,2804c18 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 2804bd8:	e0bffb17 	ldw	r2,-20(fp)
 2804bdc:	10c00a17 	ldw	r3,40(r2)
 2804be0:	e0bff717 	ldw	r2,-36(fp)
 2804be4:	1880051e 	bne	r3,r2,2804bfc <altera_avalon_jtag_uart_read+0x13c>
 2804be8:	e0bffb17 	ldw	r2,-20(fp)
 2804bec:	10c00917 	ldw	r3,36(r2)
 2804bf0:	e0bffb17 	ldw	r2,-20(fp)
 2804bf4:	10800117 	ldw	r2,4(r2)
 2804bf8:	18bff736 	bltu	r3,r2,2804bd8 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 2804bfc:	e0bffb17 	ldw	r2,-20(fp)
 2804c00:	10c00a17 	ldw	r3,40(r2)
 2804c04:	e0bff717 	ldw	r2,-36(fp)
 2804c08:	18800326 	beq	r3,r2,2804c18 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 2804c0c:	e0bffd17 	ldw	r2,-12(fp)
 2804c10:	10800048 	cmpgei	r2,r2,1
 2804c14:	103fb51e 	bne	r2,zero,2804aec <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 2804c18:	e0fffa17 	ldw	r3,-24(fp)
 2804c1c:	e0bffc17 	ldw	r2,-16(fp)
 2804c20:	18801926 	beq	r3,r2,2804c88 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2804c24:	0005303a 	rdctl	r2,status
 2804c28:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2804c2c:	e0fff517 	ldw	r3,-44(fp)
 2804c30:	00bfff84 	movi	r2,-2
 2804c34:	1884703a 	and	r2,r3,r2
 2804c38:	1001703a 	wrctl	status,r2
  
  return context;
 2804c3c:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 2804c40:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 2804c44:	e0bffb17 	ldw	r2,-20(fp)
 2804c48:	10800817 	ldw	r2,32(r2)
 2804c4c:	10c00054 	ori	r3,r2,1
 2804c50:	e0bffb17 	ldw	r2,-20(fp)
 2804c54:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 2804c58:	e0bffb17 	ldw	r2,-20(fp)
 2804c5c:	10800017 	ldw	r2,0(r2)
 2804c60:	11000104 	addi	r4,r2,4
 2804c64:	e0bffb17 	ldw	r2,-20(fp)
 2804c68:	10800817 	ldw	r2,32(r2)
 2804c6c:	1007883a 	mov	r3,r2
 2804c70:	2005883a 	mov	r2,r4
 2804c74:	10c00035 	stwio	r3,0(r2)
 2804c78:	e0bff917 	ldw	r2,-28(fp)
 2804c7c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2804c80:	e0bff417 	ldw	r2,-48(fp)
 2804c84:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 2804c88:	e0fffa17 	ldw	r3,-24(fp)
 2804c8c:	e0bffc17 	ldw	r2,-16(fp)
 2804c90:	18800526 	beq	r3,r2,2804ca8 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
 2804c94:	e0fffa17 	ldw	r3,-24(fp)
 2804c98:	e0bffc17 	ldw	r2,-16(fp)
 2804c9c:	1887c83a 	sub	r3,r3,r2
 2804ca0:	e0ffff15 	stw	r3,-4(fp)
 2804ca4:	00000906 	br	2804ccc <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
 2804ca8:	e0bffe17 	ldw	r2,-8(fp)
 2804cac:	1090000c 	andi	r2,r2,16384
 2804cb0:	1005003a 	cmpeq	r2,r2,zero
 2804cb4:	1000031e 	bne	r2,zero,2804cc4 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 2804cb8:	00bffd44 	movi	r2,-11
 2804cbc:	e0bfff15 	stw	r2,-4(fp)
 2804cc0:	00000206 	br	2804ccc <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
 2804cc4:	00bffec4 	movi	r2,-5
 2804cc8:	e0bfff15 	stw	r2,-4(fp)
 2804ccc:	e0bfff17 	ldw	r2,-4(fp)
}
 2804cd0:	e037883a 	mov	sp,fp
 2804cd4:	dfc00117 	ldw	ra,4(sp)
 2804cd8:	df000017 	ldw	fp,0(sp)
 2804cdc:	dec00204 	addi	sp,sp,8
 2804ce0:	f800283a 	ret

02804ce4 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 2804ce4:	defff204 	addi	sp,sp,-56
 2804ce8:	dfc00d15 	stw	ra,52(sp)
 2804cec:	df000c15 	stw	fp,48(sp)
 2804cf0:	df000c04 	addi	fp,sp,48
 2804cf4:	e13ffb15 	stw	r4,-20(fp)
 2804cf8:	e17ffc15 	stw	r5,-16(fp)
 2804cfc:	e1bffd15 	stw	r6,-12(fp)
 2804d00:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 2804d04:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 2804d08:	e0bffc17 	ldw	r2,-16(fp)
 2804d0c:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 2804d10:	00003a06 	br	2804dfc <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 2804d14:	e0bffb17 	ldw	r2,-20(fp)
 2804d18:	10800c17 	ldw	r2,48(r2)
 2804d1c:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
 2804d20:	e0bffb17 	ldw	r2,-20(fp)
 2804d24:	10800d17 	ldw	r2,52(r2)
 2804d28:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
 2804d2c:	e0fffa17 	ldw	r3,-24(fp)
 2804d30:	e0bff917 	ldw	r2,-28(fp)
 2804d34:	1880062e 	bgeu	r3,r2,2804d50 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 2804d38:	e0fff917 	ldw	r3,-28(fp)
 2804d3c:	e0bffa17 	ldw	r2,-24(fp)
 2804d40:	1885c83a 	sub	r2,r3,r2
 2804d44:	10bfffc4 	addi	r2,r2,-1
 2804d48:	e0bff815 	stw	r2,-32(fp)
 2804d4c:	00000c06 	br	2804d80 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
 2804d50:	e0bff917 	ldw	r2,-28(fp)
 2804d54:	1005003a 	cmpeq	r2,r2,zero
 2804d58:	1000051e 	bne	r2,zero,2804d70 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 2804d5c:	00820004 	movi	r2,2048
 2804d60:	e0fffa17 	ldw	r3,-24(fp)
 2804d64:	10c5c83a 	sub	r2,r2,r3
 2804d68:	e0bff815 	stw	r2,-32(fp)
 2804d6c:	00000406 	br	2804d80 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 2804d70:	0081ffc4 	movi	r2,2047
 2804d74:	e0fffa17 	ldw	r3,-24(fp)
 2804d78:	10c5c83a 	sub	r2,r2,r3
 2804d7c:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 2804d80:	e0bff817 	ldw	r2,-32(fp)
 2804d84:	1005003a 	cmpeq	r2,r2,zero
 2804d88:	10001f1e 	bne	r2,zero,2804e08 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
 2804d8c:	e0fffd17 	ldw	r3,-12(fp)
 2804d90:	e0bff817 	ldw	r2,-32(fp)
 2804d94:	1880022e 	bgeu	r3,r2,2804da0 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
 2804d98:	e0bffd17 	ldw	r2,-12(fp)
 2804d9c:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 2804da0:	e0bffb17 	ldw	r2,-20(fp)
 2804da4:	10c20e04 	addi	r3,r2,2104
 2804da8:	e0bffa17 	ldw	r2,-24(fp)
 2804dac:	1885883a 	add	r2,r3,r2
 2804db0:	e0fffc17 	ldw	r3,-16(fp)
 2804db4:	1009883a 	mov	r4,r2
 2804db8:	180b883a 	mov	r5,r3
 2804dbc:	e1bff817 	ldw	r6,-32(fp)
 2804dc0:	280100c0 	call	280100c <memcpy>
      ptr   += n;
 2804dc4:	e0fff817 	ldw	r3,-32(fp)
 2804dc8:	e0bffc17 	ldw	r2,-16(fp)
 2804dcc:	10c5883a 	add	r2,r2,r3
 2804dd0:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
 2804dd4:	e0fffd17 	ldw	r3,-12(fp)
 2804dd8:	e0bff817 	ldw	r2,-32(fp)
 2804ddc:	1885c83a 	sub	r2,r3,r2
 2804de0:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 2804de4:	e0fffa17 	ldw	r3,-24(fp)
 2804de8:	e0bff817 	ldw	r2,-32(fp)
 2804dec:	1885883a 	add	r2,r3,r2
 2804df0:	10c1ffcc 	andi	r3,r2,2047
 2804df4:	e0bffb17 	ldw	r2,-20(fp)
 2804df8:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 2804dfc:	e0bffd17 	ldw	r2,-12(fp)
 2804e00:	10800048 	cmpgei	r2,r2,1
 2804e04:	103fc31e 	bne	r2,zero,2804d14 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2804e08:	0005303a 	rdctl	r2,status
 2804e0c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2804e10:	e0fff517 	ldw	r3,-44(fp)
 2804e14:	00bfff84 	movi	r2,-2
 2804e18:	1884703a 	and	r2,r3,r2
 2804e1c:	1001703a 	wrctl	status,r2
  
  return context;
 2804e20:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 2804e24:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 2804e28:	e0bffb17 	ldw	r2,-20(fp)
 2804e2c:	10800817 	ldw	r2,32(r2)
 2804e30:	10c00094 	ori	r3,r2,2
 2804e34:	e0bffb17 	ldw	r2,-20(fp)
 2804e38:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 2804e3c:	e0bffb17 	ldw	r2,-20(fp)
 2804e40:	10800017 	ldw	r2,0(r2)
 2804e44:	11000104 	addi	r4,r2,4
 2804e48:	e0bffb17 	ldw	r2,-20(fp)
 2804e4c:	10800817 	ldw	r2,32(r2)
 2804e50:	1007883a 	mov	r3,r2
 2804e54:	2005883a 	mov	r2,r4
 2804e58:	10c00035 	stwio	r3,0(r2)
 2804e5c:	e0bff717 	ldw	r2,-36(fp)
 2804e60:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2804e64:	e0bff417 	ldw	r2,-48(fp)
 2804e68:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 2804e6c:	e0bffd17 	ldw	r2,-12(fp)
 2804e70:	10800050 	cmplti	r2,r2,1
 2804e74:	1000111e 	bne	r2,zero,2804ebc <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
 2804e78:	e0bffe17 	ldw	r2,-8(fp)
 2804e7c:	1090000c 	andi	r2,r2,16384
 2804e80:	1004c03a 	cmpne	r2,r2,zero
 2804e84:	1000101e 	bne	r2,zero,2804ec8 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 2804e88:	e0bffb17 	ldw	r2,-20(fp)
 2804e8c:	10c00d17 	ldw	r3,52(r2)
 2804e90:	e0bff917 	ldw	r2,-28(fp)
 2804e94:	1880051e 	bne	r3,r2,2804eac <altera_avalon_jtag_uart_write+0x1c8>
 2804e98:	e0bffb17 	ldw	r2,-20(fp)
 2804e9c:	10c00917 	ldw	r3,36(r2)
 2804ea0:	e0bffb17 	ldw	r2,-20(fp)
 2804ea4:	10800117 	ldw	r2,4(r2)
 2804ea8:	18bff736 	bltu	r3,r2,2804e88 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
 2804eac:	e0bffb17 	ldw	r2,-20(fp)
 2804eb0:	10c00d17 	ldw	r3,52(r2)
 2804eb4:	e0bff917 	ldw	r2,-28(fp)
 2804eb8:	18800326 	beq	r3,r2,2804ec8 <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
 2804ebc:	e0bffd17 	ldw	r2,-12(fp)
 2804ec0:	10800048 	cmpgei	r2,r2,1
 2804ec4:	103fcd1e 	bne	r2,zero,2804dfc <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 2804ec8:	e0fffc17 	ldw	r3,-16(fp)
 2804ecc:	e0bff617 	ldw	r2,-40(fp)
 2804ed0:	18800526 	beq	r3,r2,2804ee8 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
 2804ed4:	e0fffc17 	ldw	r3,-16(fp)
 2804ed8:	e0bff617 	ldw	r2,-40(fp)
 2804edc:	1887c83a 	sub	r3,r3,r2
 2804ee0:	e0ffff15 	stw	r3,-4(fp)
 2804ee4:	00000906 	br	2804f0c <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
 2804ee8:	e0bffe17 	ldw	r2,-8(fp)
 2804eec:	1090000c 	andi	r2,r2,16384
 2804ef0:	1005003a 	cmpeq	r2,r2,zero
 2804ef4:	1000031e 	bne	r2,zero,2804f04 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
 2804ef8:	00bffd44 	movi	r2,-11
 2804efc:	e0bfff15 	stw	r2,-4(fp)
 2804f00:	00000206 	br	2804f0c <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 2804f04:	00bffec4 	movi	r2,-5
 2804f08:	e0bfff15 	stw	r2,-4(fp)
 2804f0c:	e0bfff17 	ldw	r2,-4(fp)
}
 2804f10:	e037883a 	mov	sp,fp
 2804f14:	dfc00117 	ldw	ra,4(sp)
 2804f18:	df000017 	ldw	fp,0(sp)
 2804f1c:	dec00204 	addi	sp,sp,8
 2804f20:	f800283a 	ret

02804f24 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 2804f24:	defffa04 	addi	sp,sp,-24
 2804f28:	dfc00515 	stw	ra,20(sp)
 2804f2c:	df000415 	stw	fp,16(sp)
 2804f30:	df000404 	addi	fp,sp,16
 2804f34:	e13ffd15 	stw	r4,-12(fp)
 2804f38:	e17ffe15 	stw	r5,-8(fp)
 2804f3c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 2804f40:	e0bffd17 	ldw	r2,-12(fp)
 2804f44:	10800017 	ldw	r2,0(r2)
 2804f48:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
 2804f4c:	e0bffc17 	ldw	r2,-16(fp)
 2804f50:	11000a04 	addi	r4,r2,40
 2804f54:	e0bffd17 	ldw	r2,-12(fp)
 2804f58:	11c00217 	ldw	r7,8(r2)
 2804f5c:	e17ffe17 	ldw	r5,-8(fp)
 2804f60:	e1bfff17 	ldw	r6,-4(fp)
 2804f64:	280541c0 	call	280541c <altera_avalon_uart_read>
      fd->fd_flags);
}
 2804f68:	e037883a 	mov	sp,fp
 2804f6c:	dfc00117 	ldw	ra,4(sp)
 2804f70:	df000017 	ldw	fp,0(sp)
 2804f74:	dec00204 	addi	sp,sp,8
 2804f78:	f800283a 	ret

02804f7c <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 2804f7c:	defffa04 	addi	sp,sp,-24
 2804f80:	dfc00515 	stw	ra,20(sp)
 2804f84:	df000415 	stw	fp,16(sp)
 2804f88:	df000404 	addi	fp,sp,16
 2804f8c:	e13ffd15 	stw	r4,-12(fp)
 2804f90:	e17ffe15 	stw	r5,-8(fp)
 2804f94:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 2804f98:	e0bffd17 	ldw	r2,-12(fp)
 2804f9c:	10800017 	ldw	r2,0(r2)
 2804fa0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
 2804fa4:	e0bffc17 	ldw	r2,-16(fp)
 2804fa8:	11000a04 	addi	r4,r2,40
 2804fac:	e0bffd17 	ldw	r2,-12(fp)
 2804fb0:	11c00217 	ldw	r7,8(r2)
 2804fb4:	e17ffe17 	ldw	r5,-8(fp)
 2804fb8:	e1bfff17 	ldw	r6,-4(fp)
 2804fbc:	28056ac0 	call	28056ac <altera_avalon_uart_write>
      fd->fd_flags);
}
 2804fc0:	e037883a 	mov	sp,fp
 2804fc4:	dfc00117 	ldw	ra,4(sp)
 2804fc8:	df000017 	ldw	fp,0(sp)
 2804fcc:	dec00204 	addi	sp,sp,8
 2804fd0:	f800283a 	ret

02804fd4 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
 2804fd4:	defffc04 	addi	sp,sp,-16
 2804fd8:	dfc00315 	stw	ra,12(sp)
 2804fdc:	df000215 	stw	fp,8(sp)
 2804fe0:	df000204 	addi	fp,sp,8
 2804fe4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 2804fe8:	e0bfff17 	ldw	r2,-4(fp)
 2804fec:	10800017 	ldw	r2,0(r2)
 2804ff0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
 2804ff4:	e0bffe17 	ldw	r2,-8(fp)
 2804ff8:	11000a04 	addi	r4,r2,40
 2804ffc:	e0bfff17 	ldw	r2,-4(fp)
 2805000:	11400217 	ldw	r5,8(r2)
 2805004:	28053bc0 	call	28053bc <altera_avalon_uart_close>
}
 2805008:	e037883a 	mov	sp,fp
 280500c:	dfc00117 	ldw	ra,4(sp)
 2805010:	df000017 	ldw	fp,0(sp)
 2805014:	dec00204 	addi	sp,sp,8
 2805018:	f800283a 	ret

0280501c <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
 280501c:	defff704 	addi	sp,sp,-36
 2805020:	dfc00815 	stw	ra,32(sp)
 2805024:	df000715 	stw	fp,28(sp)
 2805028:	df000704 	addi	fp,sp,28
 280502c:	e13ffc15 	stw	r4,-16(fp)
 2805030:	e17ffd15 	stw	r5,-12(fp)
 2805034:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
 2805038:	e0bffc17 	ldw	r2,-16(fp)
 280503c:	10800017 	ldw	r2,0(r2)
 2805040:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 2805044:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 2805048:	1004c03a 	cmpne	r2,r2,zero
 280504c:	1000061e 	bne	r2,zero,2805068 <altera_avalon_uart_init+0x4c>
 2805050:	0005883a 	mov	r2,zero
 2805054:	1004c03a 	cmpne	r2,r2,zero
 2805058:	1000031e 	bne	r2,zero,2805068 <altera_avalon_uart_init+0x4c>
 280505c:	0005883a 	mov	r2,zero
 2805060:	1005003a 	cmpeq	r2,r2,zero
 2805064:	1000031e 	bne	r2,zero,2805074 <altera_avalon_uart_init+0x58>
 2805068:	00800044 	movi	r2,1
 280506c:	e0bfff15 	stw	r2,-4(fp)
 2805070:	00000106 	br	2805078 <altera_avalon_uart_init+0x5c>
 2805074:	e03fff15 	stw	zero,-4(fp)
 2805078:	e0bfff17 	ldw	r2,-4(fp)
 280507c:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
 2805080:	e0bffa17 	ldw	r2,-24(fp)
 2805084:	1004c03a 	cmpne	r2,r2,zero
 2805088:	1000111e 	bne	r2,zero,28050d0 <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
 280508c:	e0fffc17 	ldw	r3,-16(fp)
 2805090:	00832004 	movi	r2,3200
 2805094:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
 2805098:	e0bffb17 	ldw	r2,-20(fp)
 280509c:	11000304 	addi	r4,r2,12
 28050a0:	e0bffc17 	ldw	r2,-16(fp)
 28050a4:	10800117 	ldw	r2,4(r2)
 28050a8:	1007883a 	mov	r3,r2
 28050ac:	2005883a 	mov	r2,r4
 28050b0:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
 28050b4:	d8000015 	stw	zero,0(sp)
 28050b8:	e13ffd17 	ldw	r4,-12(fp)
 28050bc:	e17ffe17 	ldw	r5,-8(fp)
 28050c0:	0180a034 	movhi	r6,640
 28050c4:	31943904 	addi	r6,r6,20708
 28050c8:	e1fffc17 	ldw	r7,-16(fp)
 28050cc:	2805e400 	call	2805e40 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
 28050d0:	e037883a 	mov	sp,fp
 28050d4:	dfc00117 	ldw	ra,4(sp)
 28050d8:	df000017 	ldw	fp,0(sp)
 28050dc:	dec00204 	addi	sp,sp,8
 28050e0:	f800283a 	ret

028050e4 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
 28050e4:	defffa04 	addi	sp,sp,-24
 28050e8:	dfc00515 	stw	ra,20(sp)
 28050ec:	df000415 	stw	fp,16(sp)
 28050f0:	df000404 	addi	fp,sp,16
 28050f4:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
 28050f8:	e0bfff17 	ldw	r2,-4(fp)
 28050fc:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
 2805100:	e0bffd17 	ldw	r2,-12(fp)
 2805104:	10800017 	ldw	r2,0(r2)
 2805108:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
 280510c:	e0bffc17 	ldw	r2,-16(fp)
 2805110:	10800204 	addi	r2,r2,8
 2805114:	10800037 	ldwio	r2,0(r2)
 2805118:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
 280511c:	e0bffc17 	ldw	r2,-16(fp)
 2805120:	10800204 	addi	r2,r2,8
 2805124:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
 2805128:	e0bffc17 	ldw	r2,-16(fp)
 280512c:	10800204 	addi	r2,r2,8
 2805130:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
 2805134:	e0bffe17 	ldw	r2,-8(fp)
 2805138:	1080200c 	andi	r2,r2,128
 280513c:	1005003a 	cmpeq	r2,r2,zero
 2805140:	1000031e 	bne	r2,zero,2805150 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
 2805144:	e13ffd17 	ldw	r4,-12(fp)
 2805148:	e17ffe17 	ldw	r5,-8(fp)
 280514c:	28051800 	call	2805180 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
 2805150:	e0bffe17 	ldw	r2,-8(fp)
 2805154:	1081100c 	andi	r2,r2,1088
 2805158:	1005003a 	cmpeq	r2,r2,zero
 280515c:	1000031e 	bne	r2,zero,280516c <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
 2805160:	e13ffd17 	ldw	r4,-12(fp)
 2805164:	e17ffe17 	ldw	r5,-8(fp)
 2805168:	28052600 	call	2805260 <altera_avalon_uart_txirq>
  }
  

}
 280516c:	e037883a 	mov	sp,fp
 2805170:	dfc00117 	ldw	ra,4(sp)
 2805174:	df000017 	ldw	fp,0(sp)
 2805178:	dec00204 	addi	sp,sp,8
 280517c:	f800283a 	ret

02805180 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 2805180:	defffc04 	addi	sp,sp,-16
 2805184:	df000315 	stw	fp,12(sp)
 2805188:	df000304 	addi	fp,sp,12
 280518c:	e13ffe15 	stw	r4,-8(fp)
 2805190:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
 2805194:	e0bfff17 	ldw	r2,-4(fp)
 2805198:	108000cc 	andi	r2,r2,3
 280519c:	1004c03a 	cmpne	r2,r2,zero
 28051a0:	10002b1e 	bne	r2,zero,2805250 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
 28051a4:	e0bffe17 	ldw	r2,-8(fp)
 28051a8:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 28051ac:	e0bffe17 	ldw	r2,-8(fp)
 28051b0:	10800317 	ldw	r2,12(r2)
 28051b4:	10800044 	addi	r2,r2,1
 28051b8:	10800fcc 	andi	r2,r2,63
 28051bc:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 28051c0:	e0bffe17 	ldw	r2,-8(fp)
 28051c4:	11000317 	ldw	r4,12(r2)
 28051c8:	e0bffe17 	ldw	r2,-8(fp)
 28051cc:	10800017 	ldw	r2,0(r2)
 28051d0:	10800037 	ldwio	r2,0(r2)
 28051d4:	1007883a 	mov	r3,r2
 28051d8:	e0bffe17 	ldw	r2,-8(fp)
 28051dc:	2085883a 	add	r2,r4,r2
 28051e0:	10800704 	addi	r2,r2,28
 28051e4:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
 28051e8:	e0fffe17 	ldw	r3,-8(fp)
 28051ec:	e0bffd17 	ldw	r2,-12(fp)
 28051f0:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 28051f4:	e0bffe17 	ldw	r2,-8(fp)
 28051f8:	10800317 	ldw	r2,12(r2)
 28051fc:	10800044 	addi	r2,r2,1
 2805200:	10800fcc 	andi	r2,r2,63
 2805204:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
 2805208:	e0bffe17 	ldw	r2,-8(fp)
 280520c:	10c00217 	ldw	r3,8(r2)
 2805210:	e0bffd17 	ldw	r2,-12(fp)
 2805214:	18800e1e 	bne	r3,r2,2805250 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 2805218:	e0bffe17 	ldw	r2,-8(fp)
 280521c:	10c00117 	ldw	r3,4(r2)
 2805220:	00bfdfc4 	movi	r2,-129
 2805224:	1886703a 	and	r3,r3,r2
 2805228:	e0bffe17 	ldw	r2,-8(fp)
 280522c:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
 2805230:	e0bffe17 	ldw	r2,-8(fp)
 2805234:	10800017 	ldw	r2,0(r2)
 2805238:	11000304 	addi	r4,r2,12
 280523c:	e0bffe17 	ldw	r2,-8(fp)
 2805240:	10800117 	ldw	r2,4(r2)
 2805244:	1007883a 	mov	r3,r2
 2805248:	2005883a 	mov	r2,r4
 280524c:	10c00035 	stwio	r3,0(r2)
  }   
}
 2805250:	e037883a 	mov	sp,fp
 2805254:	df000017 	ldw	fp,0(sp)
 2805258:	dec00104 	addi	sp,sp,4
 280525c:	f800283a 	ret

02805260 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 2805260:	defffd04 	addi	sp,sp,-12
 2805264:	df000215 	stw	fp,8(sp)
 2805268:	df000204 	addi	fp,sp,8
 280526c:	e13ffe15 	stw	r4,-8(fp)
 2805270:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
 2805274:	e0bffe17 	ldw	r2,-8(fp)
 2805278:	10c00417 	ldw	r3,16(r2)
 280527c:	e0bffe17 	ldw	r2,-8(fp)
 2805280:	10800517 	ldw	r2,20(r2)
 2805284:	18803626 	beq	r3,r2,2805360 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 2805288:	e0bffe17 	ldw	r2,-8(fp)
 280528c:	10800617 	ldw	r2,24(r2)
 2805290:	1080008c 	andi	r2,r2,2
 2805294:	1005003a 	cmpeq	r2,r2,zero
 2805298:	1000041e 	bne	r2,zero,28052ac <altera_avalon_uart_txirq+0x4c>
 280529c:	e0bfff17 	ldw	r2,-4(fp)
 28052a0:	1082000c 	andi	r2,r2,2048
 28052a4:	1005003a 	cmpeq	r2,r2,zero
 28052a8:	10001e1e 	bne	r2,zero,2805324 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
 28052ac:	e0bffe17 	ldw	r2,-8(fp)
 28052b0:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
 28052b4:	e0bffe17 	ldw	r2,-8(fp)
 28052b8:	10800017 	ldw	r2,0(r2)
 28052bc:	11000104 	addi	r4,r2,4
 28052c0:	e0bffe17 	ldw	r2,-8(fp)
 28052c4:	10c00417 	ldw	r3,16(r2)
 28052c8:	e0bffe17 	ldw	r2,-8(fp)
 28052cc:	1885883a 	add	r2,r3,r2
 28052d0:	10801704 	addi	r2,r2,92
 28052d4:	10800003 	ldbu	r2,0(r2)
 28052d8:	10c03fcc 	andi	r3,r2,255
 28052dc:	2005883a 	mov	r2,r4
 28052e0:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
 28052e4:	e0bffe17 	ldw	r2,-8(fp)
 28052e8:	10800417 	ldw	r2,16(r2)
 28052ec:	10c00044 	addi	r3,r2,1
 28052f0:	e0bffe17 	ldw	r2,-8(fp)
 28052f4:	10c00415 	stw	r3,16(r2)
 28052f8:	e0bffe17 	ldw	r2,-8(fp)
 28052fc:	10800417 	ldw	r2,16(r2)
 2805300:	10c00fcc 	andi	r3,r2,63
 2805304:	e0bffe17 	ldw	r2,-8(fp)
 2805308:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 280530c:	e0bffe17 	ldw	r2,-8(fp)
 2805310:	10800117 	ldw	r2,4(r2)
 2805314:	10c01014 	ori	r3,r2,64
 2805318:	e0bffe17 	ldw	r2,-8(fp)
 280531c:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 2805320:	00000f06 	br	2805360 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
 2805324:	e0bffe17 	ldw	r2,-8(fp)
 2805328:	10800017 	ldw	r2,0(r2)
 280532c:	10800204 	addi	r2,r2,8
 2805330:	10800037 	ldwio	r2,0(r2)
 2805334:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 2805338:	e0bfff17 	ldw	r2,-4(fp)
 280533c:	1082000c 	andi	r2,r2,2048
 2805340:	1004c03a 	cmpne	r2,r2,zero
 2805344:	1000061e 	bne	r2,zero,2805360 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 2805348:	e0bffe17 	ldw	r2,-8(fp)
 280534c:	10c00117 	ldw	r3,4(r2)
 2805350:	00bfefc4 	movi	r2,-65
 2805354:	1886703a 	and	r3,r3,r2
 2805358:	e0bffe17 	ldw	r2,-8(fp)
 280535c:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
 2805360:	e0bffe17 	ldw	r2,-8(fp)
 2805364:	10c00417 	ldw	r3,16(r2)
 2805368:	e0bffe17 	ldw	r2,-8(fp)
 280536c:	10800517 	ldw	r2,20(r2)
 2805370:	1880061e 	bne	r3,r2,280538c <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 2805374:	e0bffe17 	ldw	r2,-8(fp)
 2805378:	10c00117 	ldw	r3,4(r2)
 280537c:	00beefc4 	movi	r2,-1089
 2805380:	1886703a 	and	r3,r3,r2
 2805384:	e0bffe17 	ldw	r2,-8(fp)
 2805388:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 280538c:	e0bffe17 	ldw	r2,-8(fp)
 2805390:	10800017 	ldw	r2,0(r2)
 2805394:	11000304 	addi	r4,r2,12
 2805398:	e0bffe17 	ldw	r2,-8(fp)
 280539c:	10800117 	ldw	r2,4(r2)
 28053a0:	1007883a 	mov	r3,r2
 28053a4:	2005883a 	mov	r2,r4
 28053a8:	10c00035 	stwio	r3,0(r2)
}
 28053ac:	e037883a 	mov	sp,fp
 28053b0:	df000017 	ldw	fp,0(sp)
 28053b4:	dec00104 	addi	sp,sp,4
 28053b8:	f800283a 	ret

028053bc <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
 28053bc:	defffc04 	addi	sp,sp,-16
 28053c0:	df000315 	stw	fp,12(sp)
 28053c4:	df000304 	addi	fp,sp,12
 28053c8:	e13ffd15 	stw	r4,-12(fp)
 28053cc:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 28053d0:	00000706 	br	28053f0 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 28053d4:	e0bffe17 	ldw	r2,-8(fp)
 28053d8:	1090000c 	andi	r2,r2,16384
 28053dc:	1005003a 	cmpeq	r2,r2,zero
 28053e0:	1000031e 	bne	r2,zero,28053f0 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
 28053e4:	00bffd44 	movi	r2,-11
 28053e8:	e0bfff15 	stw	r2,-4(fp)
 28053ec:	00000606 	br	2805408 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 28053f0:	e0bffd17 	ldw	r2,-12(fp)
 28053f4:	10c00417 	ldw	r3,16(r2)
 28053f8:	e0bffd17 	ldw	r2,-12(fp)
 28053fc:	10800517 	ldw	r2,20(r2)
 2805400:	18bff41e 	bne	r3,r2,28053d4 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 2805404:	e03fff15 	stw	zero,-4(fp)
 2805408:	e0bfff17 	ldw	r2,-4(fp)
}
 280540c:	e037883a 	mov	sp,fp
 2805410:	df000017 	ldw	fp,0(sp)
 2805414:	dec00104 	addi	sp,sp,4
 2805418:	f800283a 	ret

0280541c <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
 280541c:	defff004 	addi	sp,sp,-64
 2805420:	dfc00f15 	stw	ra,60(sp)
 2805424:	df000e15 	stw	fp,56(sp)
 2805428:	df000e04 	addi	fp,sp,56
 280542c:	e13ffb15 	stw	r4,-20(fp)
 2805430:	e17ffc15 	stw	r5,-16(fp)
 2805434:	e1bffd15 	stw	r6,-12(fp)
 2805438:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
 280543c:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
 2805440:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
 2805444:	e0bffe17 	ldw	r2,-8(fp)
 2805448:	1090000c 	andi	r2,r2,16384
 280544c:	1005003a 	cmpeq	r2,r2,zero
 2805450:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
 2805454:	e0bffb17 	ldw	r2,-20(fp)
 2805458:	10800217 	ldw	r2,8(r2)
 280545c:	10800044 	addi	r2,r2,1
 2805460:	10800fcc 	andi	r2,r2,63
 2805464:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 2805468:	00001906 	br	28054d0 <altera_avalon_uart_read+0xb4>
    {
      count++;
 280546c:	e0bff617 	ldw	r2,-40(fp)
 2805470:	10800044 	addi	r2,r2,1
 2805474:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
 2805478:	e0bffb17 	ldw	r2,-20(fp)
 280547c:	10c00217 	ldw	r3,8(r2)
 2805480:	e0bffb17 	ldw	r2,-20(fp)
 2805484:	1885883a 	add	r2,r3,r2
 2805488:	10800704 	addi	r2,r2,28
 280548c:	10800003 	ldbu	r2,0(r2)
 2805490:	1007883a 	mov	r3,r2
 2805494:	e0bffc17 	ldw	r2,-16(fp)
 2805498:	10c00005 	stb	r3,0(r2)
 280549c:	e0bffc17 	ldw	r2,-16(fp)
 28054a0:	10800044 	addi	r2,r2,1
 28054a4:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
 28054a8:	e0bffb17 	ldw	r2,-20(fp)
 28054ac:	10800217 	ldw	r2,8(r2)
 28054b0:	10c00044 	addi	r3,r2,1
 28054b4:	e0bffb17 	ldw	r2,-20(fp)
 28054b8:	10c00215 	stw	r3,8(r2)
 28054bc:	e0bffb17 	ldw	r2,-20(fp)
 28054c0:	10800217 	ldw	r2,8(r2)
 28054c4:	10c00fcc 	andi	r3,r2,63
 28054c8:	e0bffb17 	ldw	r2,-20(fp)
 28054cc:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 28054d0:	e0fff617 	ldw	r3,-40(fp)
 28054d4:	e0bffd17 	ldw	r2,-12(fp)
 28054d8:	1880050e 	bge	r3,r2,28054f0 <altera_avalon_uart_read+0xd4>
 28054dc:	e0bffb17 	ldw	r2,-20(fp)
 28054e0:	10c00217 	ldw	r3,8(r2)
 28054e4:	e0bffb17 	ldw	r2,-20(fp)
 28054e8:	10800317 	ldw	r2,12(r2)
 28054ec:	18bfdf1e 	bne	r3,r2,280546c <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
 28054f0:	e0bff617 	ldw	r2,-40(fp)
 28054f4:	1004c03a 	cmpne	r2,r2,zero
 28054f8:	1000271e 	bne	r2,zero,2805598 <altera_avalon_uart_read+0x17c>
 28054fc:	e0bffb17 	ldw	r2,-20(fp)
 2805500:	10c00217 	ldw	r3,8(r2)
 2805504:	e0bffb17 	ldw	r2,-20(fp)
 2805508:	10800317 	ldw	r2,12(r2)
 280550c:	1880221e 	bne	r3,r2,2805598 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
 2805510:	e0bff917 	ldw	r2,-28(fp)
 2805514:	1004c03a 	cmpne	r2,r2,zero
 2805518:	1000061e 	bne	r2,zero,2805534 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
 280551c:	280564c0 	call	280564c <alt_get_errno>
 2805520:	00c002c4 	movi	r3,11
 2805524:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
 2805528:	00800044 	movi	r2,1
 280552c:	e0bff705 	stb	r2,-36(fp)
        break;
 2805530:	00001f06 	br	28055b0 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2805534:	0005303a 	rdctl	r2,status
 2805538:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280553c:	e0fff517 	ldw	r3,-44(fp)
 2805540:	00bfff84 	movi	r2,-2
 2805544:	1884703a 	and	r2,r3,r2
 2805548:	1001703a 	wrctl	status,r2
  
  return context;
 280554c:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
 2805550:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 2805554:	e0bffb17 	ldw	r2,-20(fp)
 2805558:	10800117 	ldw	r2,4(r2)
 280555c:	10c02014 	ori	r3,r2,128
 2805560:	e0bffb17 	ldw	r2,-20(fp)
 2805564:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 2805568:	e0bffb17 	ldw	r2,-20(fp)
 280556c:	10800017 	ldw	r2,0(r2)
 2805570:	11000304 	addi	r4,r2,12
 2805574:	e0bffb17 	ldw	r2,-20(fp)
 2805578:	10800117 	ldw	r2,4(r2)
 280557c:	1007883a 	mov	r3,r2
 2805580:	2005883a 	mov	r2,r4
 2805584:	10c00035 	stwio	r3,0(r2)
 2805588:	e0bffa17 	ldw	r2,-24(fp)
 280558c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2805590:	e0bff417 	ldw	r2,-48(fp)
 2805594:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
 2805598:	e0bff617 	ldw	r2,-40(fp)
 280559c:	1004c03a 	cmpne	r2,r2,zero
 28055a0:	1000031e 	bne	r2,zero,28055b0 <altera_avalon_uart_read+0x194>
 28055a4:	e0bffd17 	ldw	r2,-12(fp)
 28055a8:	1004c03a 	cmpne	r2,r2,zero
 28055ac:	103fc81e 	bne	r2,zero,28054d0 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 28055b0:	0005303a 	rdctl	r2,status
 28055b4:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 28055b8:	e0fff317 	ldw	r3,-52(fp)
 28055bc:	00bfff84 	movi	r2,-2
 28055c0:	1884703a 	and	r2,r3,r2
 28055c4:	1001703a 	wrctl	status,r2
  
  return context;
 28055c8:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
 28055cc:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 28055d0:	e0bffb17 	ldw	r2,-20(fp)
 28055d4:	10800117 	ldw	r2,4(r2)
 28055d8:	10c02014 	ori	r3,r2,128
 28055dc:	e0bffb17 	ldw	r2,-20(fp)
 28055e0:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 28055e4:	e0bffb17 	ldw	r2,-20(fp)
 28055e8:	10800017 	ldw	r2,0(r2)
 28055ec:	11000304 	addi	r4,r2,12
 28055f0:	e0bffb17 	ldw	r2,-20(fp)
 28055f4:	10800117 	ldw	r2,4(r2)
 28055f8:	1007883a 	mov	r3,r2
 28055fc:	2005883a 	mov	r2,r4
 2805600:	10c00035 	stwio	r3,0(r2)
 2805604:	e0bffa17 	ldw	r2,-24(fp)
 2805608:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280560c:	e0bff217 	ldw	r2,-56(fp)
 2805610:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
 2805614:	e0bff703 	ldbu	r2,-36(fp)
 2805618:	1005003a 	cmpeq	r2,r2,zero
 280561c:	1000031e 	bne	r2,zero,280562c <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
 2805620:	00bffd04 	movi	r2,-12
 2805624:	e0bfff15 	stw	r2,-4(fp)
 2805628:	00000206 	br	2805634 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
 280562c:	e0bff617 	ldw	r2,-40(fp)
 2805630:	e0bfff15 	stw	r2,-4(fp)
 2805634:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 2805638:	e037883a 	mov	sp,fp
 280563c:	dfc00117 	ldw	ra,4(sp)
 2805640:	df000017 	ldw	fp,0(sp)
 2805644:	dec00204 	addi	sp,sp,8
 2805648:	f800283a 	ret

0280564c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 280564c:	defffd04 	addi	sp,sp,-12
 2805650:	dfc00215 	stw	ra,8(sp)
 2805654:	df000115 	stw	fp,4(sp)
 2805658:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 280565c:	0080a074 	movhi	r2,641
 2805660:	10a24d04 	addi	r2,r2,-30412
 2805664:	10800017 	ldw	r2,0(r2)
 2805668:	1005003a 	cmpeq	r2,r2,zero
 280566c:	1000061e 	bne	r2,zero,2805688 <alt_get_errno+0x3c>
 2805670:	0080a074 	movhi	r2,641
 2805674:	10a24d04 	addi	r2,r2,-30412
 2805678:	10800017 	ldw	r2,0(r2)
 280567c:	103ee83a 	callr	r2
 2805680:	e0bfff15 	stw	r2,-4(fp)
 2805684:	00000306 	br	2805694 <alt_get_errno+0x48>
 2805688:	0080a074 	movhi	r2,641
 280568c:	10a95704 	addi	r2,r2,-23204
 2805690:	e0bfff15 	stw	r2,-4(fp)
 2805694:	e0bfff17 	ldw	r2,-4(fp)
}
 2805698:	e037883a 	mov	sp,fp
 280569c:	dfc00117 	ldw	ra,4(sp)
 28056a0:	df000017 	ldw	fp,0(sp)
 28056a4:	dec00204 	addi	sp,sp,8
 28056a8:	f800283a 	ret

028056ac <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
 28056ac:	defff204 	addi	sp,sp,-56
 28056b0:	dfc00d15 	stw	ra,52(sp)
 28056b4:	df000c15 	stw	fp,48(sp)
 28056b8:	df000c04 	addi	fp,sp,48
 28056bc:	e13ffc15 	stw	r4,-16(fp)
 28056c0:	e17ffd15 	stw	r5,-12(fp)
 28056c4:	e1bffe15 	stw	r6,-8(fp)
 28056c8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
 28056cc:	e0bffe17 	ldw	r2,-8(fp)
 28056d0:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
 28056d4:	e0bfff17 	ldw	r2,-4(fp)
 28056d8:	1090000c 	andi	r2,r2,16384
 28056dc:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 28056e0:	00004006 	br	28057e4 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 28056e4:	e0bffc17 	ldw	r2,-16(fp)
 28056e8:	10800517 	ldw	r2,20(r2)
 28056ec:	10800044 	addi	r2,r2,1
 28056f0:	10800fcc 	andi	r2,r2,63
 28056f4:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
 28056f8:	e0bffc17 	ldw	r2,-16(fp)
 28056fc:	10c00417 	ldw	r3,16(r2)
 2805700:	e0bff917 	ldw	r2,-28(fp)
 2805704:	1880251e 	bne	r3,r2,280579c <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
 2805708:	e0bffa17 	ldw	r2,-24(fp)
 280570c:	1005003a 	cmpeq	r2,r2,zero
 2805710:	1000051e 	bne	r2,zero,2805728 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
 2805714:	28058740 	call	2805874 <alt_get_errno>
 2805718:	1007883a 	mov	r3,r2
 280571c:	008002c4 	movi	r2,11
 2805720:	18800015 	stw	r2,0(r3)
        break;
 2805724:	00003206 	br	28057f0 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2805728:	0005303a 	rdctl	r2,status
 280572c:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2805730:	e0fff717 	ldw	r3,-36(fp)
 2805734:	00bfff84 	movi	r2,-2
 2805738:	1884703a 	and	r2,r3,r2
 280573c:	1001703a 	wrctl	status,r2
  
  return context;
 2805740:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
 2805744:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 2805748:	e0bffc17 	ldw	r2,-16(fp)
 280574c:	10800117 	ldw	r2,4(r2)
 2805750:	10c11014 	ori	r3,r2,1088
 2805754:	e0bffc17 	ldw	r2,-16(fp)
 2805758:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 280575c:	e0bffc17 	ldw	r2,-16(fp)
 2805760:	10800017 	ldw	r2,0(r2)
 2805764:	11000304 	addi	r4,r2,12
 2805768:	e0bffc17 	ldw	r2,-16(fp)
 280576c:	10800117 	ldw	r2,4(r2)
 2805770:	1007883a 	mov	r3,r2
 2805774:	2005883a 	mov	r2,r4
 2805778:	10c00035 	stwio	r3,0(r2)
 280577c:	e0bffb17 	ldw	r2,-20(fp)
 2805780:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2805784:	e0bff617 	ldw	r2,-40(fp)
 2805788:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
 280578c:	e0bffc17 	ldw	r2,-16(fp)
 2805790:	10c00417 	ldw	r3,16(r2)
 2805794:	e0bff917 	ldw	r2,-28(fp)
 2805798:	18bffc26 	beq	r3,r2,280578c <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
 280579c:	e0bff817 	ldw	r2,-32(fp)
 28057a0:	10bfffc4 	addi	r2,r2,-1
 28057a4:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 28057a8:	e0bffc17 	ldw	r2,-16(fp)
 28057ac:	10c00517 	ldw	r3,20(r2)
 28057b0:	e0bffd17 	ldw	r2,-12(fp)
 28057b4:	10800003 	ldbu	r2,0(r2)
 28057b8:	1009883a 	mov	r4,r2
 28057bc:	e0bffc17 	ldw	r2,-16(fp)
 28057c0:	1885883a 	add	r2,r3,r2
 28057c4:	10801704 	addi	r2,r2,92
 28057c8:	11000005 	stb	r4,0(r2)
 28057cc:	e0bffd17 	ldw	r2,-12(fp)
 28057d0:	10800044 	addi	r2,r2,1
 28057d4:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
 28057d8:	e0fffc17 	ldw	r3,-16(fp)
 28057dc:	e0bff917 	ldw	r2,-28(fp)
 28057e0:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 28057e4:	e0bff817 	ldw	r2,-32(fp)
 28057e8:	1004c03a 	cmpne	r2,r2,zero
 28057ec:	103fbd1e 	bne	r2,zero,28056e4 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 28057f0:	0005303a 	rdctl	r2,status
 28057f4:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 28057f8:	e0fff517 	ldw	r3,-44(fp)
 28057fc:	00bfff84 	movi	r2,-2
 2805800:	1884703a 	and	r2,r3,r2
 2805804:	1001703a 	wrctl	status,r2
  
  return context;
 2805808:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
 280580c:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 2805810:	e0bffc17 	ldw	r2,-16(fp)
 2805814:	10800117 	ldw	r2,4(r2)
 2805818:	10c11014 	ori	r3,r2,1088
 280581c:	e0bffc17 	ldw	r2,-16(fp)
 2805820:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 2805824:	e0bffc17 	ldw	r2,-16(fp)
 2805828:	10800017 	ldw	r2,0(r2)
 280582c:	11000304 	addi	r4,r2,12
 2805830:	e0bffc17 	ldw	r2,-16(fp)
 2805834:	10800117 	ldw	r2,4(r2)
 2805838:	1007883a 	mov	r3,r2
 280583c:	2005883a 	mov	r2,r4
 2805840:	10c00035 	stwio	r3,0(r2)
 2805844:	e0bffb17 	ldw	r2,-20(fp)
 2805848:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280584c:	e0bff417 	ldw	r2,-48(fp)
 2805850:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
 2805854:	e0fffe17 	ldw	r3,-8(fp)
 2805858:	e0bff817 	ldw	r2,-32(fp)
 280585c:	1885c83a 	sub	r2,r3,r2
}
 2805860:	e037883a 	mov	sp,fp
 2805864:	dfc00117 	ldw	ra,4(sp)
 2805868:	df000017 	ldw	fp,0(sp)
 280586c:	dec00204 	addi	sp,sp,8
 2805870:	f800283a 	ret

02805874 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2805874:	defffd04 	addi	sp,sp,-12
 2805878:	dfc00215 	stw	ra,8(sp)
 280587c:	df000115 	stw	fp,4(sp)
 2805880:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 2805884:	0080a074 	movhi	r2,641
 2805888:	10a24d04 	addi	r2,r2,-30412
 280588c:	10800017 	ldw	r2,0(r2)
 2805890:	1005003a 	cmpeq	r2,r2,zero
 2805894:	1000061e 	bne	r2,zero,28058b0 <alt_get_errno+0x3c>
 2805898:	0080a074 	movhi	r2,641
 280589c:	10a24d04 	addi	r2,r2,-30412
 28058a0:	10800017 	ldw	r2,0(r2)
 28058a4:	103ee83a 	callr	r2
 28058a8:	e0bfff15 	stw	r2,-4(fp)
 28058ac:	00000306 	br	28058bc <alt_get_errno+0x48>
 28058b0:	0080a074 	movhi	r2,641
 28058b4:	10a95704 	addi	r2,r2,-23204
 28058b8:	e0bfff15 	stw	r2,-4(fp)
 28058bc:	e0bfff17 	ldw	r2,-4(fp)
}
 28058c0:	e037883a 	mov	sp,fp
 28058c4:	dfc00117 	ldw	ra,4(sp)
 28058c8:	df000017 	ldw	fp,0(sp)
 28058cc:	dec00204 	addi	sp,sp,8
 28058d0:	f800283a 	ret

028058d4 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 28058d4:	defff404 	addi	sp,sp,-48
 28058d8:	df000b15 	stw	fp,44(sp)
 28058dc:	df000b04 	addi	fp,sp,44
 28058e0:	e13ffb15 	stw	r4,-20(fp)
 28058e4:	e17ffc15 	stw	r5,-16(fp)
 28058e8:	e1bffd15 	stw	r6,-12(fp)
 28058ec:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 28058f0:	e03ff915 	stw	zero,-28(fp)
 28058f4:	0080a074 	movhi	r2,641
 28058f8:	10a95e04 	addi	r2,r2,-23176
 28058fc:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
 2805900:	1005003a 	cmpeq	r2,r2,zero
 2805904:	1000411e 	bne	r2,zero,2805a0c <alt_alarm_start+0x138>
  {
    if (alarm)
 2805908:	e0bffb17 	ldw	r2,-20(fp)
 280590c:	1005003a 	cmpeq	r2,r2,zero
 2805910:	10003b1e 	bne	r2,zero,2805a00 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
 2805914:	e0fffb17 	ldw	r3,-20(fp)
 2805918:	e0bffd17 	ldw	r2,-12(fp)
 280591c:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
 2805920:	e0fffb17 	ldw	r3,-20(fp)
 2805924:	e0bffe17 	ldw	r2,-8(fp)
 2805928:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280592c:	0005303a 	rdctl	r2,status
 2805930:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2805934:	e0fff817 	ldw	r3,-32(fp)
 2805938:	00bfff84 	movi	r2,-2
 280593c:	1884703a 	and	r2,r3,r2
 2805940:	1001703a 	wrctl	status,r2
  
  return context;
 2805944:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
 2805948:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 280594c:	0080a074 	movhi	r2,641
 2805950:	10a95f04 	addi	r2,r2,-23172
 2805954:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
 2805958:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 280595c:	e0fffc17 	ldw	r3,-16(fp)
 2805960:	e0bff917 	ldw	r2,-28(fp)
 2805964:	1885883a 	add	r2,r3,r2
 2805968:	10c00044 	addi	r3,r2,1
 280596c:	e0bffb17 	ldw	r2,-20(fp)
 2805970:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 2805974:	e0bffb17 	ldw	r2,-20(fp)
 2805978:	10c00217 	ldw	r3,8(r2)
 280597c:	e0bff917 	ldw	r2,-28(fp)
 2805980:	1880042e 	bgeu	r3,r2,2805994 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
 2805984:	e0fffb17 	ldw	r3,-20(fp)
 2805988:	00800044 	movi	r2,1
 280598c:	18800405 	stb	r2,16(r3)
 2805990:	00000206 	br	280599c <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
 2805994:	e0bffb17 	ldw	r2,-20(fp)
 2805998:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 280599c:	e0fffb17 	ldw	r3,-20(fp)
 28059a0:	0080a074 	movhi	r2,641
 28059a4:	10a25404 	addi	r2,r2,-30384
 28059a8:	e0bff615 	stw	r2,-40(fp)
 28059ac:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 28059b0:	e0fff717 	ldw	r3,-36(fp)
 28059b4:	e0bff617 	ldw	r2,-40(fp)
 28059b8:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 28059bc:	e0bff617 	ldw	r2,-40(fp)
 28059c0:	10c00017 	ldw	r3,0(r2)
 28059c4:	e0bff717 	ldw	r2,-36(fp)
 28059c8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 28059cc:	e0bff617 	ldw	r2,-40(fp)
 28059d0:	10c00017 	ldw	r3,0(r2)
 28059d4:	e0bff717 	ldw	r2,-36(fp)
 28059d8:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 28059dc:	e0fff617 	ldw	r3,-40(fp)
 28059e0:	e0bff717 	ldw	r2,-36(fp)
 28059e4:	18800015 	stw	r2,0(r3)
 28059e8:	e0bffa17 	ldw	r2,-24(fp)
 28059ec:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 28059f0:	e0bff517 	ldw	r2,-44(fp)
 28059f4:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 28059f8:	e03fff15 	stw	zero,-4(fp)
 28059fc:	00000506 	br	2805a14 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
 2805a00:	00bffa84 	movi	r2,-22
 2805a04:	e0bfff15 	stw	r2,-4(fp)
 2805a08:	00000206 	br	2805a14 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
 2805a0c:	00bfde84 	movi	r2,-134
 2805a10:	e0bfff15 	stw	r2,-4(fp)
 2805a14:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 2805a18:	e037883a 	mov	sp,fp
 2805a1c:	df000017 	ldw	fp,0(sp)
 2805a20:	dec00104 	addi	sp,sp,4
 2805a24:	f800283a 	ret

02805a28 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 2805a28:	deffff04 	addi	sp,sp,-4
 2805a2c:	df000015 	stw	fp,0(sp)
 2805a30:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 2805a34:	e037883a 	mov	sp,fp
 2805a38:	df000017 	ldw	fp,0(sp)
 2805a3c:	dec00104 	addi	sp,sp,4
 2805a40:	f800283a 	ret

02805a44 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 2805a44:	defff904 	addi	sp,sp,-28
 2805a48:	dfc00615 	stw	ra,24(sp)
 2805a4c:	df000515 	stw	fp,20(sp)
 2805a50:	df000504 	addi	fp,sp,20
 2805a54:	e13ffd15 	stw	r4,-12(fp)
 2805a58:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 2805a5c:	e0bffd17 	ldw	r2,-12(fp)
 2805a60:	1005003a 	cmpeq	r2,r2,zero
 2805a64:	1000041e 	bne	r2,zero,2805a78 <alt_dev_llist_insert+0x34>
 2805a68:	e0bffd17 	ldw	r2,-12(fp)
 2805a6c:	10800217 	ldw	r2,8(r2)
 2805a70:	1004c03a 	cmpne	r2,r2,zero
 2805a74:	1000071e 	bne	r2,zero,2805a94 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
 2805a78:	2805af80 	call	2805af8 <alt_get_errno>
 2805a7c:	1007883a 	mov	r3,r2
 2805a80:	00800584 	movi	r2,22
 2805a84:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 2805a88:	00bffa84 	movi	r2,-22
 2805a8c:	e0bfff15 	stw	r2,-4(fp)
 2805a90:	00001306 	br	2805ae0 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 2805a94:	e0fffd17 	ldw	r3,-12(fp)
 2805a98:	e0bffe17 	ldw	r2,-8(fp)
 2805a9c:	e0bffb15 	stw	r2,-20(fp)
 2805aa0:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 2805aa4:	e0fffc17 	ldw	r3,-16(fp)
 2805aa8:	e0bffb17 	ldw	r2,-20(fp)
 2805aac:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 2805ab0:	e0bffb17 	ldw	r2,-20(fp)
 2805ab4:	10c00017 	ldw	r3,0(r2)
 2805ab8:	e0bffc17 	ldw	r2,-16(fp)
 2805abc:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 2805ac0:	e0bffb17 	ldw	r2,-20(fp)
 2805ac4:	10c00017 	ldw	r3,0(r2)
 2805ac8:	e0bffc17 	ldw	r2,-16(fp)
 2805acc:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 2805ad0:	e0fffb17 	ldw	r3,-20(fp)
 2805ad4:	e0bffc17 	ldw	r2,-16(fp)
 2805ad8:	18800015 	stw	r2,0(r3)

  return 0;  
 2805adc:	e03fff15 	stw	zero,-4(fp)
 2805ae0:	e0bfff17 	ldw	r2,-4(fp)
}
 2805ae4:	e037883a 	mov	sp,fp
 2805ae8:	dfc00117 	ldw	ra,4(sp)
 2805aec:	df000017 	ldw	fp,0(sp)
 2805af0:	dec00204 	addi	sp,sp,8
 2805af4:	f800283a 	ret

02805af8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2805af8:	defffd04 	addi	sp,sp,-12
 2805afc:	dfc00215 	stw	ra,8(sp)
 2805b00:	df000115 	stw	fp,4(sp)
 2805b04:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 2805b08:	0080a074 	movhi	r2,641
 2805b0c:	10a24d04 	addi	r2,r2,-30412
 2805b10:	10800017 	ldw	r2,0(r2)
 2805b14:	1005003a 	cmpeq	r2,r2,zero
 2805b18:	1000061e 	bne	r2,zero,2805b34 <alt_get_errno+0x3c>
 2805b1c:	0080a074 	movhi	r2,641
 2805b20:	10a24d04 	addi	r2,r2,-30412
 2805b24:	10800017 	ldw	r2,0(r2)
 2805b28:	103ee83a 	callr	r2
 2805b2c:	e0bfff15 	stw	r2,-4(fp)
 2805b30:	00000306 	br	2805b40 <alt_get_errno+0x48>
 2805b34:	0080a074 	movhi	r2,641
 2805b38:	10a95704 	addi	r2,r2,-23204
 2805b3c:	e0bfff15 	stw	r2,-4(fp)
 2805b40:	e0bfff17 	ldw	r2,-4(fp)
}
 2805b44:	e037883a 	mov	sp,fp
 2805b48:	dfc00117 	ldw	ra,4(sp)
 2805b4c:	df000017 	ldw	fp,0(sp)
 2805b50:	dec00204 	addi	sp,sp,8
 2805b54:	f800283a 	ret

02805b58 <alt_dma_rxchan_open>:
 *
 * The return value will be NULL on failure, and non-NULL otherwise. 
 */

alt_dma_rxchan alt_dma_rxchan_open (const char* name)
{
 2805b58:	defffc04 	addi	sp,sp,-16
 2805b5c:	dfc00315 	stw	ra,12(sp)
 2805b60:	df000215 	stw	fp,8(sp)
 2805b64:	df000204 	addi	fp,sp,8
 2805b68:	e13fff15 	stw	r4,-4(fp)
  alt_dma_rxchan dev;

  dev = (alt_dma_rxchan) alt_find_dev (name, &alt_dma_rxchan_list);
 2805b6c:	e13fff17 	ldw	r4,-4(fp)
 2805b70:	d1600b04 	addi	r5,gp,-32724
 2805b74:	2805d900 	call	2805d90 <alt_find_dev>
 2805b78:	e0bffe15 	stw	r2,-8(fp)

  if (!dev)
 2805b7c:	e0bffe17 	ldw	r2,-8(fp)
 2805b80:	1004c03a 	cmpne	r2,r2,zero
 2805b84:	1000041e 	bne	r2,zero,2805b98 <alt_dma_rxchan_open+0x40>
  {
    ALT_ERRNO = ENODEV;
 2805b88:	2805bb00 	call	2805bb0 <alt_get_errno>
 2805b8c:	1007883a 	mov	r3,r2
 2805b90:	008004c4 	movi	r2,19
 2805b94:	18800015 	stw	r2,0(r3)
  }

  return dev;
 2805b98:	e0bffe17 	ldw	r2,-8(fp)
}
 2805b9c:	e037883a 	mov	sp,fp
 2805ba0:	dfc00117 	ldw	ra,4(sp)
 2805ba4:	df000017 	ldw	fp,0(sp)
 2805ba8:	dec00204 	addi	sp,sp,8
 2805bac:	f800283a 	ret

02805bb0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2805bb0:	defffd04 	addi	sp,sp,-12
 2805bb4:	dfc00215 	stw	ra,8(sp)
 2805bb8:	df000115 	stw	fp,4(sp)
 2805bbc:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 2805bc0:	0080a074 	movhi	r2,641
 2805bc4:	10a24d04 	addi	r2,r2,-30412
 2805bc8:	10800017 	ldw	r2,0(r2)
 2805bcc:	1005003a 	cmpeq	r2,r2,zero
 2805bd0:	1000061e 	bne	r2,zero,2805bec <alt_get_errno+0x3c>
 2805bd4:	0080a074 	movhi	r2,641
 2805bd8:	10a24d04 	addi	r2,r2,-30412
 2805bdc:	10800017 	ldw	r2,0(r2)
 2805be0:	103ee83a 	callr	r2
 2805be4:	e0bfff15 	stw	r2,-4(fp)
 2805be8:	00000306 	br	2805bf8 <alt_get_errno+0x48>
 2805bec:	0080a074 	movhi	r2,641
 2805bf0:	10a95704 	addi	r2,r2,-23204
 2805bf4:	e0bfff15 	stw	r2,-4(fp)
 2805bf8:	e0bfff17 	ldw	r2,-4(fp)
}
 2805bfc:	e037883a 	mov	sp,fp
 2805c00:	dfc00117 	ldw	ra,4(sp)
 2805c04:	df000017 	ldw	fp,0(sp)
 2805c08:	dec00204 	addi	sp,sp,8
 2805c0c:	f800283a 	ret

02805c10 <alt_dma_txchan_open>:
 *
 * The return value will be NULL on failure, and non-NULL otherwise. 
 */

alt_dma_txchan alt_dma_txchan_open (const char* name)
{
 2805c10:	defffc04 	addi	sp,sp,-16
 2805c14:	dfc00315 	stw	ra,12(sp)
 2805c18:	df000215 	stw	fp,8(sp)
 2805c1c:	df000204 	addi	fp,sp,8
 2805c20:	e13fff15 	stw	r4,-4(fp)
  alt_dma_txchan dev;

  dev = (alt_dma_txchan) alt_find_dev (name, &alt_dma_txchan_list);
 2805c24:	e13fff17 	ldw	r4,-4(fp)
 2805c28:	d1600d04 	addi	r5,gp,-32716
 2805c2c:	2805d900 	call	2805d90 <alt_find_dev>
 2805c30:	e0bffe15 	stw	r2,-8(fp)

  if (!dev)
 2805c34:	e0bffe17 	ldw	r2,-8(fp)
 2805c38:	1004c03a 	cmpne	r2,r2,zero
 2805c3c:	1000041e 	bne	r2,zero,2805c50 <alt_dma_txchan_open+0x40>
  {
    ALT_ERRNO = ENODEV;
 2805c40:	2805c680 	call	2805c68 <alt_get_errno>
 2805c44:	1007883a 	mov	r3,r2
 2805c48:	008004c4 	movi	r2,19
 2805c4c:	18800015 	stw	r2,0(r3)
  }

  return dev;
 2805c50:	e0bffe17 	ldw	r2,-8(fp)
}
 2805c54:	e037883a 	mov	sp,fp
 2805c58:	dfc00117 	ldw	ra,4(sp)
 2805c5c:	df000017 	ldw	fp,0(sp)
 2805c60:	dec00204 	addi	sp,sp,8
 2805c64:	f800283a 	ret

02805c68 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2805c68:	defffd04 	addi	sp,sp,-12
 2805c6c:	dfc00215 	stw	ra,8(sp)
 2805c70:	df000115 	stw	fp,4(sp)
 2805c74:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 2805c78:	0080a074 	movhi	r2,641
 2805c7c:	10a24d04 	addi	r2,r2,-30412
 2805c80:	10800017 	ldw	r2,0(r2)
 2805c84:	1005003a 	cmpeq	r2,r2,zero
 2805c88:	1000061e 	bne	r2,zero,2805ca4 <alt_get_errno+0x3c>
 2805c8c:	0080a074 	movhi	r2,641
 2805c90:	10a24d04 	addi	r2,r2,-30412
 2805c94:	10800017 	ldw	r2,0(r2)
 2805c98:	103ee83a 	callr	r2
 2805c9c:	e0bfff15 	stw	r2,-4(fp)
 2805ca0:	00000306 	br	2805cb0 <alt_get_errno+0x48>
 2805ca4:	0080a074 	movhi	r2,641
 2805ca8:	10a95704 	addi	r2,r2,-23204
 2805cac:	e0bfff15 	stw	r2,-4(fp)
 2805cb0:	e0bfff17 	ldw	r2,-4(fp)
}
 2805cb4:	e037883a 	mov	sp,fp
 2805cb8:	dfc00117 	ldw	ra,4(sp)
 2805cbc:	df000017 	ldw	fp,0(sp)
 2805cc0:	dec00204 	addi	sp,sp,8
 2805cc4:	f800283a 	ret

02805cc8 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 2805cc8:	defffd04 	addi	sp,sp,-12
 2805ccc:	dfc00215 	stw	ra,8(sp)
 2805cd0:	df000115 	stw	fp,4(sp)
 2805cd4:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 2805cd8:	00bfff04 	movi	r2,-4
 2805cdc:	00c0a034 	movhi	r3,640
 2805ce0:	18db4004 	addi	r3,r3,27904
 2805ce4:	1885883a 	add	r2,r3,r2
 2805ce8:	e0bfff15 	stw	r2,-4(fp)
 2805cec:	00000606 	br	2805d08 <_do_ctors+0x40>
        (*ctor) (); 
 2805cf0:	e0bfff17 	ldw	r2,-4(fp)
 2805cf4:	10800017 	ldw	r2,0(r2)
 2805cf8:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 2805cfc:	e0bfff17 	ldw	r2,-4(fp)
 2805d00:	10bfff04 	addi	r2,r2,-4
 2805d04:	e0bfff15 	stw	r2,-4(fp)
 2805d08:	e0ffff17 	ldw	r3,-4(fp)
 2805d0c:	0080a034 	movhi	r2,640
 2805d10:	109b3f04 	addi	r2,r2,27900
 2805d14:	18bff62e 	bgeu	r3,r2,2805cf0 <_do_ctors+0x28>
        (*ctor) (); 
}
 2805d18:	e037883a 	mov	sp,fp
 2805d1c:	dfc00117 	ldw	ra,4(sp)
 2805d20:	df000017 	ldw	fp,0(sp)
 2805d24:	dec00204 	addi	sp,sp,8
 2805d28:	f800283a 	ret

02805d2c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 2805d2c:	defffd04 	addi	sp,sp,-12
 2805d30:	dfc00215 	stw	ra,8(sp)
 2805d34:	df000115 	stw	fp,4(sp)
 2805d38:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 2805d3c:	00bfff04 	movi	r2,-4
 2805d40:	00c0a034 	movhi	r3,640
 2805d44:	18db4004 	addi	r3,r3,27904
 2805d48:	1885883a 	add	r2,r3,r2
 2805d4c:	e0bfff15 	stw	r2,-4(fp)
 2805d50:	00000606 	br	2805d6c <_do_dtors+0x40>
        (*dtor) (); 
 2805d54:	e0bfff17 	ldw	r2,-4(fp)
 2805d58:	10800017 	ldw	r2,0(r2)
 2805d5c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 2805d60:	e0bfff17 	ldw	r2,-4(fp)
 2805d64:	10bfff04 	addi	r2,r2,-4
 2805d68:	e0bfff15 	stw	r2,-4(fp)
 2805d6c:	e0ffff17 	ldw	r3,-4(fp)
 2805d70:	0080a034 	movhi	r2,640
 2805d74:	109b4004 	addi	r2,r2,27904
 2805d78:	18bff62e 	bgeu	r3,r2,2805d54 <_do_dtors+0x28>
        (*dtor) (); 
}
 2805d7c:	e037883a 	mov	sp,fp
 2805d80:	dfc00117 	ldw	ra,4(sp)
 2805d84:	df000017 	ldw	fp,0(sp)
 2805d88:	dec00204 	addi	sp,sp,8
 2805d8c:	f800283a 	ret

02805d90 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 2805d90:	defff904 	addi	sp,sp,-28
 2805d94:	dfc00615 	stw	ra,24(sp)
 2805d98:	df000515 	stw	fp,20(sp)
 2805d9c:	df000504 	addi	fp,sp,20
 2805da0:	e13ffd15 	stw	r4,-12(fp)
 2805da4:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
 2805da8:	e0bffe17 	ldw	r2,-8(fp)
 2805dac:	10800017 	ldw	r2,0(r2)
 2805db0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 2805db4:	e13ffd17 	ldw	r4,-12(fp)
 2805db8:	28002d80 	call	28002d8 <strlen>
 2805dbc:	10800044 	addi	r2,r2,1
 2805dc0:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 2805dc4:	00000d06 	br	2805dfc <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 2805dc8:	e0bffc17 	ldw	r2,-16(fp)
 2805dcc:	11000217 	ldw	r4,8(r2)
 2805dd0:	e1bffb17 	ldw	r6,-20(fp)
 2805dd4:	e17ffd17 	ldw	r5,-12(fp)
 2805dd8:	28069400 	call	2806940 <memcmp>
 2805ddc:	1004c03a 	cmpne	r2,r2,zero
 2805de0:	1000031e 	bne	r2,zero,2805df0 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 2805de4:	e0bffc17 	ldw	r2,-16(fp)
 2805de8:	e0bfff15 	stw	r2,-4(fp)
 2805dec:	00000706 	br	2805e0c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 2805df0:	e0bffc17 	ldw	r2,-16(fp)
 2805df4:	10800017 	ldw	r2,0(r2)
 2805df8:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 2805dfc:	e0fffe17 	ldw	r3,-8(fp)
 2805e00:	e0bffc17 	ldw	r2,-16(fp)
 2805e04:	10fff01e 	bne	r2,r3,2805dc8 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 2805e08:	e03fff15 	stw	zero,-4(fp)
 2805e0c:	e0bfff17 	ldw	r2,-4(fp)
}
 2805e10:	e037883a 	mov	sp,fp
 2805e14:	dfc00117 	ldw	ra,4(sp)
 2805e18:	df000017 	ldw	fp,0(sp)
 2805e1c:	dec00204 	addi	sp,sp,8
 2805e20:	f800283a 	ret

02805e24 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 2805e24:	deffff04 	addi	sp,sp,-4
 2805e28:	df000015 	stw	fp,0(sp)
 2805e2c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
 2805e30:	e037883a 	mov	sp,fp
 2805e34:	df000017 	ldw	fp,0(sp)
 2805e38:	dec00104 	addi	sp,sp,4
 2805e3c:	f800283a 	ret

02805e40 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 2805e40:	defff904 	addi	sp,sp,-28
 2805e44:	dfc00615 	stw	ra,24(sp)
 2805e48:	df000515 	stw	fp,20(sp)
 2805e4c:	df000504 	addi	fp,sp,20
 2805e50:	e13ffc15 	stw	r4,-16(fp)
 2805e54:	e17ffd15 	stw	r5,-12(fp)
 2805e58:	e1bffe15 	stw	r6,-8(fp)
 2805e5c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 2805e60:	e0800217 	ldw	r2,8(fp)
 2805e64:	d8800015 	stw	r2,0(sp)
 2805e68:	e13ffc17 	ldw	r4,-16(fp)
 2805e6c:	e17ffd17 	ldw	r5,-12(fp)
 2805e70:	e1bffe17 	ldw	r6,-8(fp)
 2805e74:	e1ffff17 	ldw	r7,-4(fp)
 2805e78:	28060140 	call	2806014 <alt_iic_isr_register>
}  
 2805e7c:	e037883a 	mov	sp,fp
 2805e80:	dfc00117 	ldw	ra,4(sp)
 2805e84:	df000017 	ldw	fp,0(sp)
 2805e88:	dec00204 	addi	sp,sp,8
 2805e8c:	f800283a 	ret

02805e90 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 2805e90:	defff904 	addi	sp,sp,-28
 2805e94:	df000615 	stw	fp,24(sp)
 2805e98:	df000604 	addi	fp,sp,24
 2805e9c:	e13ffe15 	stw	r4,-8(fp)
 2805ea0:	e17fff15 	stw	r5,-4(fp)
 2805ea4:	e0bfff17 	ldw	r2,-4(fp)
 2805ea8:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2805eac:	0005303a 	rdctl	r2,status
 2805eb0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2805eb4:	e0fffb17 	ldw	r3,-20(fp)
 2805eb8:	00bfff84 	movi	r2,-2
 2805ebc:	1884703a 	and	r2,r3,r2
 2805ec0:	1001703a 	wrctl	status,r2
  
  return context;
 2805ec4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 2805ec8:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
 2805ecc:	e0fffc17 	ldw	r3,-16(fp)
 2805ed0:	00800044 	movi	r2,1
 2805ed4:	10c4983a 	sll	r2,r2,r3
 2805ed8:	1007883a 	mov	r3,r2
 2805edc:	0080a074 	movhi	r2,641
 2805ee0:	10a95d04 	addi	r2,r2,-23180
 2805ee4:	10800017 	ldw	r2,0(r2)
 2805ee8:	1886b03a 	or	r3,r3,r2
 2805eec:	0080a074 	movhi	r2,641
 2805ef0:	10a95d04 	addi	r2,r2,-23180
 2805ef4:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 2805ef8:	0080a074 	movhi	r2,641
 2805efc:	10a95d04 	addi	r2,r2,-23180
 2805f00:	10800017 	ldw	r2,0(r2)
 2805f04:	100170fa 	wrctl	ienable,r2
 2805f08:	e0bffd17 	ldw	r2,-12(fp)
 2805f0c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2805f10:	e0bffa17 	ldw	r2,-24(fp)
 2805f14:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 2805f18:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
 2805f1c:	e037883a 	mov	sp,fp
 2805f20:	df000017 	ldw	fp,0(sp)
 2805f24:	dec00104 	addi	sp,sp,4
 2805f28:	f800283a 	ret

02805f2c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 2805f2c:	defff904 	addi	sp,sp,-28
 2805f30:	df000615 	stw	fp,24(sp)
 2805f34:	df000604 	addi	fp,sp,24
 2805f38:	e13ffe15 	stw	r4,-8(fp)
 2805f3c:	e17fff15 	stw	r5,-4(fp)
 2805f40:	e0bfff17 	ldw	r2,-4(fp)
 2805f44:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2805f48:	0005303a 	rdctl	r2,status
 2805f4c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2805f50:	e0fffb17 	ldw	r3,-20(fp)
 2805f54:	00bfff84 	movi	r2,-2
 2805f58:	1884703a 	and	r2,r3,r2
 2805f5c:	1001703a 	wrctl	status,r2
  
  return context;
 2805f60:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 2805f64:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
 2805f68:	e0fffc17 	ldw	r3,-16(fp)
 2805f6c:	00800044 	movi	r2,1
 2805f70:	10c4983a 	sll	r2,r2,r3
 2805f74:	0084303a 	nor	r2,zero,r2
 2805f78:	1007883a 	mov	r3,r2
 2805f7c:	0080a074 	movhi	r2,641
 2805f80:	10a95d04 	addi	r2,r2,-23180
 2805f84:	10800017 	ldw	r2,0(r2)
 2805f88:	1886703a 	and	r3,r3,r2
 2805f8c:	0080a074 	movhi	r2,641
 2805f90:	10a95d04 	addi	r2,r2,-23180
 2805f94:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 2805f98:	0080a074 	movhi	r2,641
 2805f9c:	10a95d04 	addi	r2,r2,-23180
 2805fa0:	10800017 	ldw	r2,0(r2)
 2805fa4:	100170fa 	wrctl	ienable,r2
 2805fa8:	e0bffd17 	ldw	r2,-12(fp)
 2805fac:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 2805fb0:	e0bffa17 	ldw	r2,-24(fp)
 2805fb4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 2805fb8:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
 2805fbc:	e037883a 	mov	sp,fp
 2805fc0:	df000017 	ldw	fp,0(sp)
 2805fc4:	dec00104 	addi	sp,sp,4
 2805fc8:	f800283a 	ret

02805fcc <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 2805fcc:	defffc04 	addi	sp,sp,-16
 2805fd0:	df000315 	stw	fp,12(sp)
 2805fd4:	df000304 	addi	fp,sp,12
 2805fd8:	e13ffe15 	stw	r4,-8(fp)
 2805fdc:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 2805fe0:	000530fa 	rdctl	r2,ienable
 2805fe4:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 2805fe8:	e0ffff17 	ldw	r3,-4(fp)
 2805fec:	00800044 	movi	r2,1
 2805ff0:	10c4983a 	sll	r2,r2,r3
 2805ff4:	1007883a 	mov	r3,r2
 2805ff8:	e0bffd17 	ldw	r2,-12(fp)
 2805ffc:	1884703a 	and	r2,r3,r2
 2806000:	1004c03a 	cmpne	r2,r2,zero
}
 2806004:	e037883a 	mov	sp,fp
 2806008:	df000017 	ldw	fp,0(sp)
 280600c:	dec00104 	addi	sp,sp,4
 2806010:	f800283a 	ret

02806014 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 2806014:	defff404 	addi	sp,sp,-48
 2806018:	dfc00b15 	stw	ra,44(sp)
 280601c:	df000a15 	stw	fp,40(sp)
 2806020:	df000a04 	addi	fp,sp,40
 2806024:	e13ffb15 	stw	r4,-20(fp)
 2806028:	e17ffc15 	stw	r5,-16(fp)
 280602c:	e1bffd15 	stw	r6,-12(fp)
 2806030:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
 2806034:	00bffa84 	movi	r2,-22
 2806038:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 280603c:	e0bffc17 	ldw	r2,-16(fp)
 2806040:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 2806044:	e0bff917 	ldw	r2,-28(fp)
 2806048:	10800808 	cmpgei	r2,r2,32
 280604c:	1000291e 	bne	r2,zero,28060f4 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2806050:	0005303a 	rdctl	r2,status
 2806054:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2806058:	e0fff717 	ldw	r3,-36(fp)
 280605c:	00bfff84 	movi	r2,-2
 2806060:	1884703a 	and	r2,r3,r2
 2806064:	1001703a 	wrctl	status,r2
  
  return context;
 2806068:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 280606c:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
 2806070:	e0bff917 	ldw	r2,-28(fp)
 2806074:	00c0a074 	movhi	r3,641
 2806078:	18e96a04 	addi	r3,r3,-23128
 280607c:	100490fa 	slli	r2,r2,3
 2806080:	10c7883a 	add	r3,r2,r3
 2806084:	e0bffd17 	ldw	r2,-12(fp)
 2806088:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
 280608c:	e0bff917 	ldw	r2,-28(fp)
 2806090:	00c0a074 	movhi	r3,641
 2806094:	18e96a04 	addi	r3,r3,-23128
 2806098:	100490fa 	slli	r2,r2,3
 280609c:	10c5883a 	add	r2,r2,r3
 28060a0:	10c00104 	addi	r3,r2,4
 28060a4:	e0bffe17 	ldw	r2,-8(fp)
 28060a8:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 28060ac:	e0bffd17 	ldw	r2,-12(fp)
 28060b0:	1005003a 	cmpeq	r2,r2,zero
 28060b4:	1000051e 	bne	r2,zero,28060cc <alt_iic_isr_register+0xb8>
 28060b8:	e17ff917 	ldw	r5,-28(fp)
 28060bc:	e13ffb17 	ldw	r4,-20(fp)
 28060c0:	2805e900 	call	2805e90 <alt_ic_irq_enable>
 28060c4:	e0bfff15 	stw	r2,-4(fp)
 28060c8:	00000406 	br	28060dc <alt_iic_isr_register+0xc8>
 28060cc:	e17ff917 	ldw	r5,-28(fp)
 28060d0:	e13ffb17 	ldw	r4,-20(fp)
 28060d4:	2805f2c0 	call	2805f2c <alt_ic_irq_disable>
 28060d8:	e0bfff15 	stw	r2,-4(fp)
 28060dc:	e0bfff17 	ldw	r2,-4(fp)
 28060e0:	e0bffa15 	stw	r2,-24(fp)
 28060e4:	e0bff817 	ldw	r2,-32(fp)
 28060e8:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 28060ec:	e0bff617 	ldw	r2,-40(fp)
 28060f0:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 28060f4:	e0bffa17 	ldw	r2,-24(fp)
}
 28060f8:	e037883a 	mov	sp,fp
 28060fc:	dfc00117 	ldw	ra,4(sp)
 2806100:	df000017 	ldw	fp,0(sp)
 2806104:	dec00204 	addi	sp,sp,8
 2806108:	f800283a 	ret

0280610c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 280610c:	defff804 	addi	sp,sp,-32
 2806110:	dfc00715 	stw	ra,28(sp)
 2806114:	df000615 	stw	fp,24(sp)
 2806118:	dc000515 	stw	r16,20(sp)
 280611c:	df000504 	addi	fp,sp,20
 2806120:	e13ffc15 	stw	r4,-16(fp)
 2806124:	e17ffd15 	stw	r5,-12(fp)
 2806128:	e1bffe15 	stw	r6,-8(fp)
 280612c:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 2806130:	e13ffd17 	ldw	r4,-12(fp)
 2806134:	e17ffe17 	ldw	r5,-8(fp)
 2806138:	e1bfff17 	ldw	r6,-4(fp)
 280613c:	28063540 	call	2806354 <open>
 2806140:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 2806144:	e0bffb17 	ldw	r2,-20(fp)
 2806148:	1004803a 	cmplt	r2,r2,zero
 280614c:	10001f1e 	bne	r2,zero,28061cc <alt_open_fd+0xc0>
  {
    fd->dev      = alt_fd_list[old].dev;
 2806150:	e13ffb17 	ldw	r4,-20(fp)
 2806154:	0400a034 	movhi	r16,640
 2806158:	841d6404 	addi	r16,r16,30096
 280615c:	01400304 	movi	r5,12
 2806160:	2802b680 	call	2802b68 <__mulsi3>
 2806164:	1405883a 	add	r2,r2,r16
 2806168:	10c00017 	ldw	r3,0(r2)
 280616c:	e0bffc17 	ldw	r2,-16(fp)
 2806170:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 2806174:	e13ffb17 	ldw	r4,-20(fp)
 2806178:	0400a034 	movhi	r16,640
 280617c:	841d6404 	addi	r16,r16,30096
 2806180:	01400304 	movi	r5,12
 2806184:	2802b680 	call	2802b68 <__mulsi3>
 2806188:	1405883a 	add	r2,r2,r16
 280618c:	10800104 	addi	r2,r2,4
 2806190:	10c00017 	ldw	r3,0(r2)
 2806194:	e0bffc17 	ldw	r2,-16(fp)
 2806198:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 280619c:	e13ffb17 	ldw	r4,-20(fp)
 28061a0:	0400a034 	movhi	r16,640
 28061a4:	841d6404 	addi	r16,r16,30096
 28061a8:	01400304 	movi	r5,12
 28061ac:	2802b680 	call	2802b68 <__mulsi3>
 28061b0:	1405883a 	add	r2,r2,r16
 28061b4:	10800204 	addi	r2,r2,8
 28061b8:	10c00017 	ldw	r3,0(r2)
 28061bc:	e0bffc17 	ldw	r2,-16(fp)
 28061c0:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 28061c4:	e13ffb17 	ldw	r4,-20(fp)
 28061c8:	28033f80 	call	28033f8 <alt_release_fd>
  }
} 
 28061cc:	e037883a 	mov	sp,fp
 28061d0:	dfc00217 	ldw	ra,8(sp)
 28061d4:	df000117 	ldw	fp,4(sp)
 28061d8:	dc000017 	ldw	r16,0(sp)
 28061dc:	dec00304 	addi	sp,sp,12
 28061e0:	f800283a 	ret

028061e4 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 28061e4:	defffb04 	addi	sp,sp,-20
 28061e8:	dfc00415 	stw	ra,16(sp)
 28061ec:	df000315 	stw	fp,12(sp)
 28061f0:	df000304 	addi	fp,sp,12
 28061f4:	e13ffd15 	stw	r4,-12(fp)
 28061f8:	e17ffe15 	stw	r5,-8(fp)
 28061fc:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 2806200:	0100a034 	movhi	r4,640
 2806204:	211d6704 	addi	r4,r4,30108
 2806208:	e17ffd17 	ldw	r5,-12(fp)
 280620c:	01800044 	movi	r6,1
 2806210:	01c07fc4 	movi	r7,511
 2806214:	280610c0 	call	280610c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 2806218:	0100a034 	movhi	r4,640
 280621c:	211d6404 	addi	r4,r4,30096
 2806220:	e17ffe17 	ldw	r5,-8(fp)
 2806224:	000d883a 	mov	r6,zero
 2806228:	01c07fc4 	movi	r7,511
 280622c:	280610c0 	call	280610c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 2806230:	0100a034 	movhi	r4,640
 2806234:	211d6a04 	addi	r4,r4,30120
 2806238:	e17fff17 	ldw	r5,-4(fp)
 280623c:	01800044 	movi	r6,1
 2806240:	01c07fc4 	movi	r7,511
 2806244:	280610c0 	call	280610c <alt_open_fd>
}  
 2806248:	e037883a 	mov	sp,fp
 280624c:	dfc00117 	ldw	ra,4(sp)
 2806250:	df000017 	ldw	fp,0(sp)
 2806254:	dec00204 	addi	sp,sp,8
 2806258:	f800283a 	ret

0280625c <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 280625c:	defffa04 	addi	sp,sp,-24
 2806260:	dfc00515 	stw	ra,20(sp)
 2806264:	df000415 	stw	fp,16(sp)
 2806268:	dc000315 	stw	r16,12(sp)
 280626c:	df000304 	addi	fp,sp,12
 2806270:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 2806274:	e0bffe17 	ldw	r2,-8(fp)
 2806278:	10800217 	ldw	r2,8(r2)
 280627c:	10d00034 	orhi	r3,r2,16384
 2806280:	e0bffe17 	ldw	r2,-8(fp)
 2806284:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 2806288:	e03ffd15 	stw	zero,-12(fp)
 280628c:	00002306 	br	280631c <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 2806290:	e13ffd17 	ldw	r4,-12(fp)
 2806294:	0400a034 	movhi	r16,640
 2806298:	841d6404 	addi	r16,r16,30096
 280629c:	01400304 	movi	r5,12
 28062a0:	2802b680 	call	2802b68 <__mulsi3>
 28062a4:	1405883a 	add	r2,r2,r16
 28062a8:	10c00017 	ldw	r3,0(r2)
 28062ac:	e0bffe17 	ldw	r2,-8(fp)
 28062b0:	10800017 	ldw	r2,0(r2)
 28062b4:	1880161e 	bne	r3,r2,2806310 <alt_file_locked+0xb4>
 28062b8:	e13ffd17 	ldw	r4,-12(fp)
 28062bc:	0400a034 	movhi	r16,640
 28062c0:	841d6404 	addi	r16,r16,30096
 28062c4:	01400304 	movi	r5,12
 28062c8:	2802b680 	call	2802b68 <__mulsi3>
 28062cc:	1405883a 	add	r2,r2,r16
 28062d0:	10800204 	addi	r2,r2,8
 28062d4:	10800017 	ldw	r2,0(r2)
 28062d8:	1004403a 	cmpge	r2,r2,zero
 28062dc:	10000c1e 	bne	r2,zero,2806310 <alt_file_locked+0xb4>
 28062e0:	e13ffd17 	ldw	r4,-12(fp)
 28062e4:	01400304 	movi	r5,12
 28062e8:	2802b680 	call	2802b68 <__mulsi3>
 28062ec:	1007883a 	mov	r3,r2
 28062f0:	0080a034 	movhi	r2,640
 28062f4:	109d6404 	addi	r2,r2,30096
 28062f8:	1887883a 	add	r3,r3,r2
 28062fc:	e0bffe17 	ldw	r2,-8(fp)
 2806300:	18800326 	beq	r3,r2,2806310 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 2806304:	00bffcc4 	movi	r2,-13
 2806308:	e0bfff15 	stw	r2,-4(fp)
 280630c:	00000a06 	br	2806338 <alt_file_locked+0xdc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 2806310:	e0bffd17 	ldw	r2,-12(fp)
 2806314:	10800044 	addi	r2,r2,1
 2806318:	e0bffd15 	stw	r2,-12(fp)
 280631c:	0080a074 	movhi	r2,641
 2806320:	10a24c04 	addi	r2,r2,-30416
 2806324:	10800017 	ldw	r2,0(r2)
 2806328:	1007883a 	mov	r3,r2
 280632c:	e0bffd17 	ldw	r2,-12(fp)
 2806330:	18bfd72e 	bgeu	r3,r2,2806290 <alt_file_locked+0x34>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 2806334:	e03fff15 	stw	zero,-4(fp)
 2806338:	e0bfff17 	ldw	r2,-4(fp)
}
 280633c:	e037883a 	mov	sp,fp
 2806340:	dfc00217 	ldw	ra,8(sp)
 2806344:	df000117 	ldw	fp,4(sp)
 2806348:	dc000017 	ldw	r16,0(sp)
 280634c:	dec00304 	addi	sp,sp,12
 2806350:	f800283a 	ret

02806354 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 2806354:	defff404 	addi	sp,sp,-48
 2806358:	dfc00b15 	stw	ra,44(sp)
 280635c:	df000a15 	stw	fp,40(sp)
 2806360:	df000a04 	addi	fp,sp,40
 2806364:	e13ffb15 	stw	r4,-20(fp)
 2806368:	e17ffc15 	stw	r5,-16(fp)
 280636c:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 2806370:	00bfffc4 	movi	r2,-1
 2806374:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
 2806378:	00bffb44 	movi	r2,-19
 280637c:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
 2806380:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 2806384:	e13ffb17 	ldw	r4,-20(fp)
 2806388:	0140a074 	movhi	r5,641
 280638c:	29624a04 	addi	r5,r5,-30424
 2806390:	2805d900 	call	2805d90 <alt_find_dev>
 2806394:	e0bffa15 	stw	r2,-24(fp)
 2806398:	e0bffa17 	ldw	r2,-24(fp)
 280639c:	1004c03a 	cmpne	r2,r2,zero
 28063a0:	1000051e 	bne	r2,zero,28063b8 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 28063a4:	e13ffb17 	ldw	r4,-20(fp)
 28063a8:	28067040 	call	2806704 <alt_find_file>
 28063ac:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
 28063b0:	00800044 	movi	r2,1
 28063b4:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 28063b8:	e0bffa17 	ldw	r2,-24(fp)
 28063bc:	1005003a 	cmpeq	r2,r2,zero
 28063c0:	1000311e 	bne	r2,zero,2806488 <open+0x134>
  {
    if ((index = alt_get_fd (dev)) < 0)
 28063c4:	e13ffa17 	ldw	r4,-24(fp)
 28063c8:	28068240 	call	2806824 <alt_get_fd>
 28063cc:	e0bff815 	stw	r2,-32(fp)
 28063d0:	e0bff817 	ldw	r2,-32(fp)
 28063d4:	1004403a 	cmpge	r2,r2,zero
 28063d8:	1000031e 	bne	r2,zero,28063e8 <open+0x94>
    {
      status = index;
 28063dc:	e0bff817 	ldw	r2,-32(fp)
 28063e0:	e0bff715 	stw	r2,-36(fp)
 28063e4:	00002a06 	br	2806490 <open+0x13c>
    }
    else
    {
      fd = &alt_fd_list[index];
 28063e8:	e13ff817 	ldw	r4,-32(fp)
 28063ec:	01400304 	movi	r5,12
 28063f0:	2802b680 	call	2802b68 <__mulsi3>
 28063f4:	1007883a 	mov	r3,r2
 28063f8:	0080a034 	movhi	r2,640
 28063fc:	109d6404 	addi	r2,r2,30096
 2806400:	1885883a 	add	r2,r3,r2
 2806404:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 2806408:	e0fffc17 	ldw	r3,-16(fp)
 280640c:	00900034 	movhi	r2,16384
 2806410:	10bfffc4 	addi	r2,r2,-1
 2806414:	1886703a 	and	r3,r3,r2
 2806418:	e0bff917 	ldw	r2,-28(fp)
 280641c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 2806420:	e0bff617 	ldw	r2,-40(fp)
 2806424:	1004c03a 	cmpne	r2,r2,zero
 2806428:	1000061e 	bne	r2,zero,2806444 <open+0xf0>
 280642c:	e13ff917 	ldw	r4,-28(fp)
 2806430:	280625c0 	call	280625c <alt_file_locked>
 2806434:	e0bff715 	stw	r2,-36(fp)
 2806438:	e0bff717 	ldw	r2,-36(fp)
 280643c:	1004803a 	cmplt	r2,r2,zero
 2806440:	1000131e 	bne	r2,zero,2806490 <open+0x13c>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 2806444:	e0bffa17 	ldw	r2,-24(fp)
 2806448:	10800317 	ldw	r2,12(r2)
 280644c:	1005003a 	cmpeq	r2,r2,zero
 2806450:	1000091e 	bne	r2,zero,2806478 <open+0x124>
 2806454:	e0bffa17 	ldw	r2,-24(fp)
 2806458:	10800317 	ldw	r2,12(r2)
 280645c:	e13ff917 	ldw	r4,-28(fp)
 2806460:	e17ffb17 	ldw	r5,-20(fp)
 2806464:	e1bffc17 	ldw	r6,-16(fp)
 2806468:	e1fffd17 	ldw	r7,-12(fp)
 280646c:	103ee83a 	callr	r2
 2806470:	e0bfff15 	stw	r2,-4(fp)
 2806474:	00000106 	br	280647c <open+0x128>
 2806478:	e03fff15 	stw	zero,-4(fp)
 280647c:	e0bfff17 	ldw	r2,-4(fp)
 2806480:	e0bff715 	stw	r2,-36(fp)
 2806484:	00000206 	br	2806490 <open+0x13c>
      }
    }
  }
  else
  {
    status = -ENODEV;
 2806488:	00bffb44 	movi	r2,-19
 280648c:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 2806490:	e0bff717 	ldw	r2,-36(fp)
 2806494:	1004403a 	cmpge	r2,r2,zero
 2806498:	1000091e 	bne	r2,zero,28064c0 <open+0x16c>
  {
    alt_release_fd (index);  
 280649c:	e13ff817 	ldw	r4,-32(fp)
 28064a0:	28033f80 	call	28033f8 <alt_release_fd>
    ALT_ERRNO = -status;
 28064a4:	28064e00 	call	28064e0 <alt_get_errno>
 28064a8:	e0fff717 	ldw	r3,-36(fp)
 28064ac:	00c7c83a 	sub	r3,zero,r3
 28064b0:	10c00015 	stw	r3,0(r2)
    return -1;
 28064b4:	00bfffc4 	movi	r2,-1
 28064b8:	e0bffe15 	stw	r2,-8(fp)
 28064bc:	00000206 	br	28064c8 <open+0x174>
  }
  
  /* return the reference upon success */

  return index;
 28064c0:	e0bff817 	ldw	r2,-32(fp)
 28064c4:	e0bffe15 	stw	r2,-8(fp)
 28064c8:	e0bffe17 	ldw	r2,-8(fp)
}
 28064cc:	e037883a 	mov	sp,fp
 28064d0:	dfc00117 	ldw	ra,4(sp)
 28064d4:	df000017 	ldw	fp,0(sp)
 28064d8:	dec00204 	addi	sp,sp,8
 28064dc:	f800283a 	ret

028064e0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 28064e0:	defffd04 	addi	sp,sp,-12
 28064e4:	dfc00215 	stw	ra,8(sp)
 28064e8:	df000115 	stw	fp,4(sp)
 28064ec:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 28064f0:	0080a074 	movhi	r2,641
 28064f4:	10a24d04 	addi	r2,r2,-30412
 28064f8:	10800017 	ldw	r2,0(r2)
 28064fc:	1005003a 	cmpeq	r2,r2,zero
 2806500:	1000061e 	bne	r2,zero,280651c <alt_get_errno+0x3c>
 2806504:	0080a074 	movhi	r2,641
 2806508:	10a24d04 	addi	r2,r2,-30412
 280650c:	10800017 	ldw	r2,0(r2)
 2806510:	103ee83a 	callr	r2
 2806514:	e0bfff15 	stw	r2,-4(fp)
 2806518:	00000306 	br	2806528 <alt_get_errno+0x48>
 280651c:	0080a074 	movhi	r2,641
 2806520:	10a95704 	addi	r2,r2,-23204
 2806524:	e0bfff15 	stw	r2,-4(fp)
 2806528:	e0bfff17 	ldw	r2,-4(fp)
}
 280652c:	e037883a 	mov	sp,fp
 2806530:	dfc00117 	ldw	ra,4(sp)
 2806534:	df000017 	ldw	fp,0(sp)
 2806538:	dec00204 	addi	sp,sp,8
 280653c:	f800283a 	ret

02806540 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 2806540:	defffa04 	addi	sp,sp,-24
 2806544:	df000515 	stw	fp,20(sp)
 2806548:	df000504 	addi	fp,sp,20
 280654c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 2806550:	0005303a 	rdctl	r2,status
 2806554:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 2806558:	e0fffd17 	ldw	r3,-12(fp)
 280655c:	00bfff84 	movi	r2,-2
 2806560:	1884703a 	and	r2,r3,r2
 2806564:	1001703a 	wrctl	status,r2
  
  return context;
 2806568:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 280656c:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
 2806570:	e0bfff17 	ldw	r2,-4(fp)
 2806574:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 2806578:	e0bffc17 	ldw	r2,-16(fp)
 280657c:	10c00017 	ldw	r3,0(r2)
 2806580:	e0bffc17 	ldw	r2,-16(fp)
 2806584:	10800117 	ldw	r2,4(r2)
 2806588:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
 280658c:	e0bffc17 	ldw	r2,-16(fp)
 2806590:	10c00117 	ldw	r3,4(r2)
 2806594:	e0bffc17 	ldw	r2,-16(fp)
 2806598:	10800017 	ldw	r2,0(r2)
 280659c:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 28065a0:	e0fffc17 	ldw	r3,-16(fp)
 28065a4:	e0bffc17 	ldw	r2,-16(fp)
 28065a8:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
 28065ac:	e0fffc17 	ldw	r3,-16(fp)
 28065b0:	e0bffc17 	ldw	r2,-16(fp)
 28065b4:	18800015 	stw	r2,0(r3)
 28065b8:	e0bffe17 	ldw	r2,-8(fp)
 28065bc:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 28065c0:	e0bffb17 	ldw	r2,-20(fp)
 28065c4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 28065c8:	e037883a 	mov	sp,fp
 28065cc:	df000017 	ldw	fp,0(sp)
 28065d0:	dec00104 	addi	sp,sp,4
 28065d4:	f800283a 	ret

028065d8 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 28065d8:	defffb04 	addi	sp,sp,-20
 28065dc:	dfc00415 	stw	ra,16(sp)
 28065e0:	df000315 	stw	fp,12(sp)
 28065e4:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 28065e8:	d0a01017 	ldw	r2,-32704(gp)
 28065ec:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 28065f0:	d0a71b17 	ldw	r2,-25492(gp)
 28065f4:	10800044 	addi	r2,r2,1
 28065f8:	d0a71b15 	stw	r2,-25492(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 28065fc:	00003106 	br	28066c4 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
 2806600:	e0bffe17 	ldw	r2,-8(fp)
 2806604:	10800017 	ldw	r2,0(r2)
 2806608:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 280660c:	e0bffe17 	ldw	r2,-8(fp)
 2806610:	10800403 	ldbu	r2,16(r2)
 2806614:	10803fcc 	andi	r2,r2,255
 2806618:	1005003a 	cmpeq	r2,r2,zero
 280661c:	1000051e 	bne	r2,zero,2806634 <alt_tick+0x5c>
 2806620:	d0a71b17 	ldw	r2,-25492(gp)
 2806624:	1004c03a 	cmpne	r2,r2,zero
 2806628:	1000021e 	bne	r2,zero,2806634 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
 280662c:	e0bffe17 	ldw	r2,-8(fp)
 2806630:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 2806634:	e0bffe17 	ldw	r2,-8(fp)
 2806638:	10c00217 	ldw	r3,8(r2)
 280663c:	d0a71b17 	ldw	r2,-25492(gp)
 2806640:	10c01e36 	bltu	r2,r3,28066bc <alt_tick+0xe4>
 2806644:	e0bffe17 	ldw	r2,-8(fp)
 2806648:	10800403 	ldbu	r2,16(r2)
 280664c:	10803fcc 	andi	r2,r2,255
 2806650:	1004c03a 	cmpne	r2,r2,zero
 2806654:	1000191e 	bne	r2,zero,28066bc <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
 2806658:	e0bffe17 	ldw	r2,-8(fp)
 280665c:	10c00317 	ldw	r3,12(r2)
 2806660:	e0bffe17 	ldw	r2,-8(fp)
 2806664:	11000517 	ldw	r4,20(r2)
 2806668:	183ee83a 	callr	r3
 280666c:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 2806670:	e0bffd17 	ldw	r2,-12(fp)
 2806674:	1004c03a 	cmpne	r2,r2,zero
 2806678:	1000031e 	bne	r2,zero,2806688 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
 280667c:	e13ffe17 	ldw	r4,-8(fp)
 2806680:	28065400 	call	2806540 <alt_alarm_stop>
 2806684:	00000d06 	br	28066bc <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
 2806688:	e0bffe17 	ldw	r2,-8(fp)
 280668c:	10c00217 	ldw	r3,8(r2)
 2806690:	e0bffd17 	ldw	r2,-12(fp)
 2806694:	1887883a 	add	r3,r3,r2
 2806698:	e0bffe17 	ldw	r2,-8(fp)
 280669c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 28066a0:	e0bffe17 	ldw	r2,-8(fp)
 28066a4:	10c00217 	ldw	r3,8(r2)
 28066a8:	d0a71b17 	ldw	r2,-25492(gp)
 28066ac:	1880032e 	bgeu	r3,r2,28066bc <alt_tick+0xe4>
        {
          alarm->rollover = 1;
 28066b0:	e0fffe17 	ldw	r3,-8(fp)
 28066b4:	00800044 	movi	r2,1
 28066b8:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
 28066bc:	e0bfff17 	ldw	r2,-4(fp)
 28066c0:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 28066c4:	d0e01004 	addi	r3,gp,-32704
 28066c8:	e0bffe17 	ldw	r2,-8(fp)
 28066cc:	10ffcc1e 	bne	r2,r3,2806600 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
 28066d0:	e037883a 	mov	sp,fp
 28066d4:	dfc00117 	ldw	ra,4(sp)
 28066d8:	df000017 	ldw	fp,0(sp)
 28066dc:	dec00204 	addi	sp,sp,8
 28066e0:	f800283a 	ret

028066e4 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
 28066e4:	deffff04 	addi	sp,sp,-4
 28066e8:	df000015 	stw	fp,0(sp)
 28066ec:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 28066f0:	000170fa 	wrctl	ienable,zero
}
 28066f4:	e037883a 	mov	sp,fp
 28066f8:	df000017 	ldw	fp,0(sp)
 28066fc:	dec00104 	addi	sp,sp,4
 2806700:	f800283a 	ret

02806704 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 2806704:	defffa04 	addi	sp,sp,-24
 2806708:	dfc00515 	stw	ra,20(sp)
 280670c:	df000415 	stw	fp,16(sp)
 2806710:	df000404 	addi	fp,sp,16
 2806714:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 2806718:	0080a074 	movhi	r2,641
 280671c:	10a24804 	addi	r2,r2,-30432
 2806720:	10800017 	ldw	r2,0(r2)
 2806724:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 2806728:	00003306 	br	28067f8 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
 280672c:	e0bffd17 	ldw	r2,-12(fp)
 2806730:	11000217 	ldw	r4,8(r2)
 2806734:	28002d80 	call	28002d8 <strlen>
 2806738:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
 280673c:	e0bffd17 	ldw	r2,-12(fp)
 2806740:	10c00217 	ldw	r3,8(r2)
 2806744:	e0bffc17 	ldw	r2,-16(fp)
 2806748:	1885883a 	add	r2,r3,r2
 280674c:	10bfffc4 	addi	r2,r2,-1
 2806750:	10800003 	ldbu	r2,0(r2)
 2806754:	10803fcc 	andi	r2,r2,255
 2806758:	1080201c 	xori	r2,r2,128
 280675c:	10bfe004 	addi	r2,r2,-128
 2806760:	10800bd8 	cmpnei	r2,r2,47
 2806764:	1000031e 	bne	r2,zero,2806774 <alt_find_file+0x70>
    {
      len -= 1;
 2806768:	e0bffc17 	ldw	r2,-16(fp)
 280676c:	10bfffc4 	addi	r2,r2,-1
 2806770:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 2806774:	e0bffc17 	ldw	r2,-16(fp)
 2806778:	1007883a 	mov	r3,r2
 280677c:	e0bffe17 	ldw	r2,-8(fp)
 2806780:	1885883a 	add	r2,r3,r2
 2806784:	10800003 	ldbu	r2,0(r2)
 2806788:	10803fcc 	andi	r2,r2,255
 280678c:	1080201c 	xori	r2,r2,128
 2806790:	10bfe004 	addi	r2,r2,-128
 2806794:	10800be0 	cmpeqi	r2,r2,47
 2806798:	10000a1e 	bne	r2,zero,28067c4 <alt_find_file+0xc0>
 280679c:	e0bffc17 	ldw	r2,-16(fp)
 28067a0:	1007883a 	mov	r3,r2
 28067a4:	e0bffe17 	ldw	r2,-8(fp)
 28067a8:	1885883a 	add	r2,r3,r2
 28067ac:	10800003 	ldbu	r2,0(r2)
 28067b0:	10803fcc 	andi	r2,r2,255
 28067b4:	1080201c 	xori	r2,r2,128
 28067b8:	10bfe004 	addi	r2,r2,-128
 28067bc:	1004c03a 	cmpne	r2,r2,zero
 28067c0:	10000a1e 	bne	r2,zero,28067ec <alt_find_file+0xe8>
 28067c4:	e0bffd17 	ldw	r2,-12(fp)
 28067c8:	11000217 	ldw	r4,8(r2)
 28067cc:	e1bffc17 	ldw	r6,-16(fp)
 28067d0:	e17ffe17 	ldw	r5,-8(fp)
 28067d4:	28069400 	call	2806940 <memcmp>
 28067d8:	1004c03a 	cmpne	r2,r2,zero
 28067dc:	1000031e 	bne	r2,zero,28067ec <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 28067e0:	e0bffd17 	ldw	r2,-12(fp)
 28067e4:	e0bfff15 	stw	r2,-4(fp)
 28067e8:	00000806 	br	280680c <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
 28067ec:	e0bffd17 	ldw	r2,-12(fp)
 28067f0:	10800017 	ldw	r2,0(r2)
 28067f4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 28067f8:	00c0a074 	movhi	r3,641
 28067fc:	18e24804 	addi	r3,r3,-30432
 2806800:	e0bffd17 	ldw	r2,-12(fp)
 2806804:	10ffc91e 	bne	r2,r3,280672c <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 2806808:	e03fff15 	stw	zero,-4(fp)
 280680c:	e0bfff17 	ldw	r2,-4(fp)
}
 2806810:	e037883a 	mov	sp,fp
 2806814:	dfc00117 	ldw	ra,4(sp)
 2806818:	df000017 	ldw	fp,0(sp)
 280681c:	dec00204 	addi	sp,sp,8
 2806820:	f800283a 	ret

02806824 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 2806824:	defffa04 	addi	sp,sp,-24
 2806828:	dfc00515 	stw	ra,20(sp)
 280682c:	df000415 	stw	fp,16(sp)
 2806830:	dc000315 	stw	r16,12(sp)
 2806834:	df000304 	addi	fp,sp,12
 2806838:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 280683c:	00bffa04 	movi	r2,-24
 2806840:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 2806844:	e03ffe15 	stw	zero,-8(fp)
 2806848:	00002006 	br	28068cc <alt_get_fd+0xa8>
  {
    if (!alt_fd_list[i].dev)
 280684c:	e13ffe17 	ldw	r4,-8(fp)
 2806850:	0400a034 	movhi	r16,640
 2806854:	841d6404 	addi	r16,r16,30096
 2806858:	01400304 	movi	r5,12
 280685c:	2802b680 	call	2802b68 <__mulsi3>
 2806860:	1405883a 	add	r2,r2,r16
 2806864:	10800017 	ldw	r2,0(r2)
 2806868:	1004c03a 	cmpne	r2,r2,zero
 280686c:	1000141e 	bne	r2,zero,28068c0 <alt_get_fd+0x9c>
    {
      alt_fd_list[i].dev = dev;
 2806870:	e13ffe17 	ldw	r4,-8(fp)
 2806874:	0400a034 	movhi	r16,640
 2806878:	841d6404 	addi	r16,r16,30096
 280687c:	01400304 	movi	r5,12
 2806880:	2802b680 	call	2802b68 <__mulsi3>
 2806884:	1407883a 	add	r3,r2,r16
 2806888:	e0bfff17 	ldw	r2,-4(fp)
 280688c:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
 2806890:	0080a074 	movhi	r2,641
 2806894:	10a24c04 	addi	r2,r2,-30416
 2806898:	10c00017 	ldw	r3,0(r2)
 280689c:	e0bffe17 	ldw	r2,-8(fp)
 28068a0:	1880040e 	bge	r3,r2,28068b4 <alt_get_fd+0x90>
      {
        alt_max_fd = i;
 28068a4:	00c0a074 	movhi	r3,641
 28068a8:	18e24c04 	addi	r3,r3,-30416
 28068ac:	e0bffe17 	ldw	r2,-8(fp)
 28068b0:	18800015 	stw	r2,0(r3)
      }
      rc = i;
 28068b4:	e0bffe17 	ldw	r2,-8(fp)
 28068b8:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 28068bc:	00000606 	br	28068d8 <alt_get_fd+0xb4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 28068c0:	e0bffe17 	ldw	r2,-8(fp)
 28068c4:	10800044 	addi	r2,r2,1
 28068c8:	e0bffe15 	stw	r2,-8(fp)
 28068cc:	e0bffe17 	ldw	r2,-8(fp)
 28068d0:	10800810 	cmplti	r2,r2,32
 28068d4:	103fdd1e 	bne	r2,zero,280684c <alt_get_fd+0x28>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 28068d8:	e0bffd17 	ldw	r2,-12(fp)
}
 28068dc:	e037883a 	mov	sp,fp
 28068e0:	dfc00217 	ldw	ra,8(sp)
 28068e4:	df000117 	ldw	fp,4(sp)
 28068e8:	dc000017 	ldw	r16,0(sp)
 28068ec:	dec00304 	addi	sp,sp,12
 28068f0:	f800283a 	ret

028068f4 <atexit>:
 28068f4:	200b883a 	mov	r5,r4
 28068f8:	000d883a 	mov	r6,zero
 28068fc:	0009883a 	mov	r4,zero
 2806900:	000f883a 	mov	r7,zero
 2806904:	28069b41 	jmpi	28069b4 <__register_exitproc>

02806908 <exit>:
 2806908:	defffe04 	addi	sp,sp,-8
 280690c:	000b883a 	mov	r5,zero
 2806910:	dc000015 	stw	r16,0(sp)
 2806914:	dfc00115 	stw	ra,4(sp)
 2806918:	2021883a 	mov	r16,r4
 280691c:	2806aec0 	call	2806aec <__call_exitprocs>
 2806920:	0080a074 	movhi	r2,641
 2806924:	10a24504 	addi	r2,r2,-30444
 2806928:	11000017 	ldw	r4,0(r2)
 280692c:	20800f17 	ldw	r2,60(r4)
 2806930:	10000126 	beq	r2,zero,2806938 <exit+0x30>
 2806934:	103ee83a 	callr	r2
 2806938:	8009883a 	mov	r4,r16
 280693c:	2806cdc0 	call	2806cdc <_exit>

02806940 <memcmp>:
 2806940:	00c000c4 	movi	r3,3
 2806944:	1980032e 	bgeu	r3,r6,2806954 <memcmp+0x14>
 2806948:	2144b03a 	or	r2,r4,r5
 280694c:	10c4703a 	and	r2,r2,r3
 2806950:	10000f26 	beq	r2,zero,2806990 <memcmp+0x50>
 2806954:	31ffffc4 	addi	r7,r6,-1
 2806958:	3000061e 	bne	r6,zero,2806974 <memcmp+0x34>
 280695c:	00000a06 	br	2806988 <memcmp+0x48>
 2806960:	39ffffc4 	addi	r7,r7,-1
 2806964:	00bfffc4 	movi	r2,-1
 2806968:	21000044 	addi	r4,r4,1
 280696c:	29400044 	addi	r5,r5,1
 2806970:	38800526 	beq	r7,r2,2806988 <memcmp+0x48>
 2806974:	20c00003 	ldbu	r3,0(r4)
 2806978:	28800003 	ldbu	r2,0(r5)
 280697c:	18bff826 	beq	r3,r2,2806960 <memcmp+0x20>
 2806980:	1885c83a 	sub	r2,r3,r2
 2806984:	f800283a 	ret
 2806988:	0005883a 	mov	r2,zero
 280698c:	f800283a 	ret
 2806990:	180f883a 	mov	r7,r3
 2806994:	20c00017 	ldw	r3,0(r4)
 2806998:	28800017 	ldw	r2,0(r5)
 280699c:	18bfed1e 	bne	r3,r2,2806954 <memcmp+0x14>
 28069a0:	31bfff04 	addi	r6,r6,-4
 28069a4:	21000104 	addi	r4,r4,4
 28069a8:	29400104 	addi	r5,r5,4
 28069ac:	39bff936 	bltu	r7,r6,2806994 <memcmp+0x54>
 28069b0:	003fe806 	br	2806954 <memcmp+0x14>

028069b4 <__register_exitproc>:
 28069b4:	defffa04 	addi	sp,sp,-24
 28069b8:	0080a074 	movhi	r2,641
 28069bc:	10a24504 	addi	r2,r2,-30444
 28069c0:	dc000015 	stw	r16,0(sp)
 28069c4:	14000017 	ldw	r16,0(r2)
 28069c8:	dd000415 	stw	r20,16(sp)
 28069cc:	2829883a 	mov	r20,r5
 28069d0:	81405217 	ldw	r5,328(r16)
 28069d4:	dcc00315 	stw	r19,12(sp)
 28069d8:	dc800215 	stw	r18,8(sp)
 28069dc:	dc400115 	stw	r17,4(sp)
 28069e0:	dfc00515 	stw	ra,20(sp)
 28069e4:	2023883a 	mov	r17,r4
 28069e8:	3027883a 	mov	r19,r6
 28069ec:	3825883a 	mov	r18,r7
 28069f0:	28002526 	beq	r5,zero,2806a88 <__register_exitproc+0xd4>
 28069f4:	29000117 	ldw	r4,4(r5)
 28069f8:	008007c4 	movi	r2,31
 28069fc:	11002716 	blt	r2,r4,2806a9c <__register_exitproc+0xe8>
 2806a00:	8800101e 	bne	r17,zero,2806a44 <__register_exitproc+0x90>
 2806a04:	2105883a 	add	r2,r4,r4
 2806a08:	1085883a 	add	r2,r2,r2
 2806a0c:	20c00044 	addi	r3,r4,1
 2806a10:	1145883a 	add	r2,r2,r5
 2806a14:	0009883a 	mov	r4,zero
 2806a18:	15000215 	stw	r20,8(r2)
 2806a1c:	28c00115 	stw	r3,4(r5)
 2806a20:	2005883a 	mov	r2,r4
 2806a24:	dfc00517 	ldw	ra,20(sp)
 2806a28:	dd000417 	ldw	r20,16(sp)
 2806a2c:	dcc00317 	ldw	r19,12(sp)
 2806a30:	dc800217 	ldw	r18,8(sp)
 2806a34:	dc400117 	ldw	r17,4(sp)
 2806a38:	dc000017 	ldw	r16,0(sp)
 2806a3c:	dec00604 	addi	sp,sp,24
 2806a40:	f800283a 	ret
 2806a44:	29802204 	addi	r6,r5,136
 2806a48:	00800044 	movi	r2,1
 2806a4c:	110e983a 	sll	r7,r2,r4
 2806a50:	30c04017 	ldw	r3,256(r6)
 2806a54:	2105883a 	add	r2,r4,r4
 2806a58:	1085883a 	add	r2,r2,r2
 2806a5c:	1185883a 	add	r2,r2,r6
 2806a60:	19c6b03a 	or	r3,r3,r7
 2806a64:	14802015 	stw	r18,128(r2)
 2806a68:	14c00015 	stw	r19,0(r2)
 2806a6c:	00800084 	movi	r2,2
 2806a70:	30c04015 	stw	r3,256(r6)
 2806a74:	88bfe31e 	bne	r17,r2,2806a04 <__register_exitproc+0x50>
 2806a78:	30804117 	ldw	r2,260(r6)
 2806a7c:	11c4b03a 	or	r2,r2,r7
 2806a80:	30804115 	stw	r2,260(r6)
 2806a84:	003fdf06 	br	2806a04 <__register_exitproc+0x50>
 2806a88:	0080a074 	movhi	r2,641
 2806a8c:	10a9aa04 	addi	r2,r2,-22872
 2806a90:	100b883a 	mov	r5,r2
 2806a94:	80805215 	stw	r2,328(r16)
 2806a98:	003fd606 	br	28069f4 <__register_exitproc+0x40>
 2806a9c:	00800034 	movhi	r2,0
 2806aa0:	10800004 	addi	r2,r2,0
 2806aa4:	1000021e 	bne	r2,zero,2806ab0 <__register_exitproc+0xfc>
 2806aa8:	013fffc4 	movi	r4,-1
 2806aac:	003fdc06 	br	2806a20 <__register_exitproc+0x6c>
 2806ab0:	01006404 	movi	r4,400
 2806ab4:	103ee83a 	callr	r2
 2806ab8:	1007883a 	mov	r3,r2
 2806abc:	103ffa26 	beq	r2,zero,2806aa8 <__register_exitproc+0xf4>
 2806ac0:	80805217 	ldw	r2,328(r16)
 2806ac4:	180b883a 	mov	r5,r3
 2806ac8:	18000115 	stw	zero,4(r3)
 2806acc:	18800015 	stw	r2,0(r3)
 2806ad0:	80c05215 	stw	r3,328(r16)
 2806ad4:	18006215 	stw	zero,392(r3)
 2806ad8:	18006315 	stw	zero,396(r3)
 2806adc:	0009883a 	mov	r4,zero
 2806ae0:	883fc826 	beq	r17,zero,2806a04 <__register_exitproc+0x50>
 2806ae4:	003fd706 	br	2806a44 <__register_exitproc+0x90>

02806ae8 <register_fini>:
 2806ae8:	f800283a 	ret

02806aec <__call_exitprocs>:
 2806aec:	0080a074 	movhi	r2,641
 2806af0:	10a24504 	addi	r2,r2,-30444
 2806af4:	10800017 	ldw	r2,0(r2)
 2806af8:	defff304 	addi	sp,sp,-52
 2806afc:	df000b15 	stw	fp,44(sp)
 2806b00:	d8800115 	stw	r2,4(sp)
 2806b04:	00800034 	movhi	r2,0
 2806b08:	10800004 	addi	r2,r2,0
 2806b0c:	1005003a 	cmpeq	r2,r2,zero
 2806b10:	d8800215 	stw	r2,8(sp)
 2806b14:	d8800117 	ldw	r2,4(sp)
 2806b18:	dd400815 	stw	r21,32(sp)
 2806b1c:	dd000715 	stw	r20,28(sp)
 2806b20:	10805204 	addi	r2,r2,328
 2806b24:	dfc00c15 	stw	ra,48(sp)
 2806b28:	ddc00a15 	stw	r23,40(sp)
 2806b2c:	dd800915 	stw	r22,36(sp)
 2806b30:	dcc00615 	stw	r19,24(sp)
 2806b34:	dc800515 	stw	r18,20(sp)
 2806b38:	dc400415 	stw	r17,16(sp)
 2806b3c:	dc000315 	stw	r16,12(sp)
 2806b40:	282b883a 	mov	r21,r5
 2806b44:	2039883a 	mov	fp,r4
 2806b48:	d8800015 	stw	r2,0(sp)
 2806b4c:	2829003a 	cmpeq	r20,r5,zero
 2806b50:	d8800117 	ldw	r2,4(sp)
 2806b54:	14405217 	ldw	r17,328(r2)
 2806b58:	88001026 	beq	r17,zero,2806b9c <__call_exitprocs+0xb0>
 2806b5c:	ddc00017 	ldw	r23,0(sp)
 2806b60:	88800117 	ldw	r2,4(r17)
 2806b64:	8c802204 	addi	r18,r17,136
 2806b68:	143fffc4 	addi	r16,r2,-1
 2806b6c:	80000916 	blt	r16,zero,2806b94 <__call_exitprocs+0xa8>
 2806b70:	05bfffc4 	movi	r22,-1
 2806b74:	a000151e 	bne	r20,zero,2806bcc <__call_exitprocs+0xe0>
 2806b78:	8409883a 	add	r4,r16,r16
 2806b7c:	2105883a 	add	r2,r4,r4
 2806b80:	1485883a 	add	r2,r2,r18
 2806b84:	10c02017 	ldw	r3,128(r2)
 2806b88:	a8c01126 	beq	r21,r3,2806bd0 <__call_exitprocs+0xe4>
 2806b8c:	843fffc4 	addi	r16,r16,-1
 2806b90:	85bff81e 	bne	r16,r22,2806b74 <__call_exitprocs+0x88>
 2806b94:	d8800217 	ldw	r2,8(sp)
 2806b98:	10003126 	beq	r2,zero,2806c60 <__call_exitprocs+0x174>
 2806b9c:	dfc00c17 	ldw	ra,48(sp)
 2806ba0:	df000b17 	ldw	fp,44(sp)
 2806ba4:	ddc00a17 	ldw	r23,40(sp)
 2806ba8:	dd800917 	ldw	r22,36(sp)
 2806bac:	dd400817 	ldw	r21,32(sp)
 2806bb0:	dd000717 	ldw	r20,28(sp)
 2806bb4:	dcc00617 	ldw	r19,24(sp)
 2806bb8:	dc800517 	ldw	r18,20(sp)
 2806bbc:	dc400417 	ldw	r17,16(sp)
 2806bc0:	dc000317 	ldw	r16,12(sp)
 2806bc4:	dec00d04 	addi	sp,sp,52
 2806bc8:	f800283a 	ret
 2806bcc:	8409883a 	add	r4,r16,r16
 2806bd0:	88c00117 	ldw	r3,4(r17)
 2806bd4:	2105883a 	add	r2,r4,r4
 2806bd8:	1445883a 	add	r2,r2,r17
 2806bdc:	18ffffc4 	addi	r3,r3,-1
 2806be0:	11800217 	ldw	r6,8(r2)
 2806be4:	1c001526 	beq	r3,r16,2806c3c <__call_exitprocs+0x150>
 2806be8:	10000215 	stw	zero,8(r2)
 2806bec:	303fe726 	beq	r6,zero,2806b8c <__call_exitprocs+0xa0>
 2806bf0:	00c00044 	movi	r3,1
 2806bf4:	1c06983a 	sll	r3,r3,r16
 2806bf8:	90804017 	ldw	r2,256(r18)
 2806bfc:	8cc00117 	ldw	r19,4(r17)
 2806c00:	1884703a 	and	r2,r3,r2
 2806c04:	10001426 	beq	r2,zero,2806c58 <__call_exitprocs+0x16c>
 2806c08:	90804117 	ldw	r2,260(r18)
 2806c0c:	1884703a 	and	r2,r3,r2
 2806c10:	10000c1e 	bne	r2,zero,2806c44 <__call_exitprocs+0x158>
 2806c14:	2105883a 	add	r2,r4,r4
 2806c18:	1485883a 	add	r2,r2,r18
 2806c1c:	11400017 	ldw	r5,0(r2)
 2806c20:	e009883a 	mov	r4,fp
 2806c24:	303ee83a 	callr	r6
 2806c28:	88800117 	ldw	r2,4(r17)
 2806c2c:	98bfc81e 	bne	r19,r2,2806b50 <__call_exitprocs+0x64>
 2806c30:	b8800017 	ldw	r2,0(r23)
 2806c34:	147fd526 	beq	r2,r17,2806b8c <__call_exitprocs+0xa0>
 2806c38:	003fc506 	br	2806b50 <__call_exitprocs+0x64>
 2806c3c:	8c000115 	stw	r16,4(r17)
 2806c40:	003fea06 	br	2806bec <__call_exitprocs+0x100>
 2806c44:	2105883a 	add	r2,r4,r4
 2806c48:	1485883a 	add	r2,r2,r18
 2806c4c:	11000017 	ldw	r4,0(r2)
 2806c50:	303ee83a 	callr	r6
 2806c54:	003ff406 	br	2806c28 <__call_exitprocs+0x13c>
 2806c58:	303ee83a 	callr	r6
 2806c5c:	003ff206 	br	2806c28 <__call_exitprocs+0x13c>
 2806c60:	88800117 	ldw	r2,4(r17)
 2806c64:	1000081e 	bne	r2,zero,2806c88 <__call_exitprocs+0x19c>
 2806c68:	89000017 	ldw	r4,0(r17)
 2806c6c:	20000726 	beq	r4,zero,2806c8c <__call_exitprocs+0x1a0>
 2806c70:	b9000015 	stw	r4,0(r23)
 2806c74:	8809883a 	mov	r4,r17
 2806c78:	00000000 	call	0 <__alt_mem_sdram_ctrl-0x2800000>
 2806c7c:	bc400017 	ldw	r17,0(r23)
 2806c80:	883fb71e 	bne	r17,zero,2806b60 <__call_exitprocs+0x74>
 2806c84:	003fc506 	br	2806b9c <__call_exitprocs+0xb0>
 2806c88:	89000017 	ldw	r4,0(r17)
 2806c8c:	882f883a 	mov	r23,r17
 2806c90:	2023883a 	mov	r17,r4
 2806c94:	883fb21e 	bne	r17,zero,2806b60 <__call_exitprocs+0x74>
 2806c98:	003fc006 	br	2806b9c <__call_exitprocs+0xb0>

02806c9c <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
 2806c9c:	defffd04 	addi	sp,sp,-12
 2806ca0:	df000215 	stw	fp,8(sp)
 2806ca4:	df000204 	addi	fp,sp,8
 2806ca8:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
 2806cac:	e0bfff17 	ldw	r2,-4(fp)
 2806cb0:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 2806cb4:	e0bffe17 	ldw	r2,-8(fp)
 2806cb8:	1005003a 	cmpeq	r2,r2,zero
 2806cbc:	1000021e 	bne	r2,zero,2806cc8 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
 2806cc0:	002af070 	cmpltui	zero,zero,43969
 2806cc4:	00000106 	br	2806ccc <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
 2806cc8:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
 2806ccc:	e037883a 	mov	sp,fp
 2806cd0:	df000017 	ldw	fp,0(sp)
 2806cd4:	dec00104 	addi	sp,sp,4
 2806cd8:	f800283a 	ret

02806cdc <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 2806cdc:	defffd04 	addi	sp,sp,-12
 2806ce0:	dfc00215 	stw	ra,8(sp)
 2806ce4:	df000115 	stw	fp,4(sp)
 2806ce8:	df000104 	addi	fp,sp,4
 2806cec:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
 2806cf0:	e13fff17 	ldw	r4,-4(fp)
 2806cf4:	2806c9c0 	call	2806c9c <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 2806cf8:	003fff06 	br	2806cf8 <_exit+0x1c>
 2806cfc:	02806ae8 	cmpgeui	r10,zero,427
