\hypertarget{struct_l_p_c___u_a_r_t___type_def}{}\section{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def Struct Reference}
\label{struct_l_p_c___u_a_r_t___type_def}\index{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def@{L\+P\+C\+\_\+\+U\+A\+R\+T\+\_\+\+Type\+Def}}


{\ttfamily \#include $<$L\+P\+C11xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{group___l_p_c11xx___definitions_ga7f91d69f11beff3ba1c9b067cc547d18}{LPC\_UART\_TypeDef::RBR}\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{group___l_p_c11xx___definitions_gab3343b931a2ef5cbcfa1a24aaca8ac95}{LPC\_UART\_TypeDef::THR}\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{group___l_p_c11xx___definitions_ga41d5df9870fe86e6718f9a51fcc52a47}{LPC\_UART\_TypeDef::DLL}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{group___l_p_c11xx___definitions_ga1bf0b08d8a70f114a9a440a88c461b11}{LPC\_UART\_TypeDef::DLM}\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{group___l_p_c11xx___definitions_gafc1b84e9e3670126ce7bc52a44cf0315}{LPC\_UART\_TypeDef::IER}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{group___l_p_c11xx___definitions_ga360b5c67d6e31dd5f6a9c6f3ad57b8a0}{LPC\_UART\_TypeDef::IIR}\\
\>\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{group___l_p_c11xx___definitions_ga397726038aebd15c8869a534e08e911b}{LPC\_UART\_TypeDef::FCR}\\
\}; \\

\end{tabbing}\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_gac260406af632c312e34268a20d63d9cf}{L\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_ga6643cdb94520e1a694777499964760a3}{M\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_ga8a31a0104195ed9168c0d228802b5210}{L\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_ga00bcf65497b984bf5b06ce6727d76161}{M\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_gae0fdb3089d0cd1e01f42c405fa93fc36}{S\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_ga7d5c974d92ad63ce7f5e212a7b4bfcd0}{A\+CR}
\item 
uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_ga83e56087b281e86c37a25efd473bad96}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_gabd85169bcb084d583ebd1b7bec5c06a8}{F\+DR}
\item 
uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_ga2df6c0a645ba420331a1d6c1a7d32785}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_gab9eca1b8b66856a78a64820be99130e1}{T\+ER}
\item 
uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_ga529759b9e0e7aba3cb0e6f2b5c0b93ed}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}6\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_ga7a486c0c1ea4054b08a3893a6d7d1202}{R\+S485\+C\+T\+RL}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_gaf2171616d6659b7f82a217b465ba0e3d}{A\+D\+R\+M\+A\+T\+CH}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_ga115176a87a83f57041b8ee50e2a4bc98}{R\+S485\+D\+LY}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{group___l_p_c11xx___definitions_ga3a853929f0e5b479297d55f150bf017e}{F\+I\+F\+O\+L\+VL}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 367 of file L\+P\+C11xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/piro8/\+Documentos/\+T\+I\+N\+O\+C2/\+T\+I\+N\+O\+C2\+\_\+\+F\+I\+R\+M\+W\+A\+R\+E\+\_\+\+F\+R\+E\+E\+R\+T\+O\+S/\+C\+M\+S\+I\+Sv2p00\+\_\+\+L\+P\+C1102/inc/\hyperlink{_l_p_c11xx_8h}{L\+P\+C11xx.\+h}\end{DoxyCompactItemize}
