# 8_bit_vedic_multiplier
verilog project


In a typical processor Multiplication is one of the basic arithmetic operations . It requires substantially more hardware resources and processing time than addition and subtraction . Infact , 8.72% of all instructions in typical processing units is multipliers . 

In this project "Urdhva Tiryakbhyam" algorithm of Ancient Indian Vedic Mathematics is utilized for multiplication to improve the speed and area parameters of multipliers .


Implimenting 2_bit multiplier
![1](https://github.com/himanshu-0907/8_bit_vedic_multiplier/assets/97429283/9d2265bf-1b33-4529-b015-bf1e8860ee8a)


4_bit multiplication
![2](https://github.com/himanshu-0907/8_bit_vedic_multiplier/assets/97429283/2956c4b8-fa13-44e0-a515-8e88bc10738e)


Implimenting 4_bit multiplier using 2_bit multiplier
![3](https://github.com/himanshu-0907/8_bit_vedic_multiplier/assets/97429283/65252fd8-ad8e-4ac8-8e31-8817d9be817c)


8_bit multiplication
![4](https://github.com/himanshu-0907/8_bit_vedic_multiplier/assets/97429283/f2d397f5-4b7e-43d5-ad3b-ba10b564dc27)


Implimenting 8_bit multiplier using 4_bit multiplier
![5](https://github.com/himanshu-0907/8_bit_vedic_multiplier/assets/97429283/5c2eed9d-fa0d-48a3-af67-4e6c10587997)




