m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Github/OpenRSIC-V/rsic/auipc/sim2
vctrl
Z0 !s110 1649265171
!i10b 1
!s100 i?FXf>3nJPg1J2996]FK01
I90`jg[d?HLKk<FV4:X<^10
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Github/OpenRSIC-V/rsic/auipc/sim3
w1649126022
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/ctrl.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/ctrl.v
L0 3
Z3 OV;L;10.6d;65
r1
!s85 0
31
Z4 !s108 1649265171.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/ctrl.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/ctrl.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vdata_ram
R0
!i10b 1
!s100 kcWd7@99bVGzTHGl@WI_]3
INHPl@2d<Z13Y9LUfXNU0d1
R1
R2
w1649215257
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/data_ram.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/data_ram.v
L0 3
R3
r1
!s85 0
31
R4
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/data_ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/data_ram.v|
!i113 1
R5
R6
vdiv
Z7 !s110 1649265172
!i10b 1
!s100 7lEk5a@S_=Y72ji9PhF2^3
IE1G?]PGcZ2^I9cZboHmiB0
R1
R2
w1649127578
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/div.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/div.v
L0 3
R3
r1
!s85 0
31
R4
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/div.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/div.v|
!i113 1
R5
R6
vex
R7
!i10b 1
!s100 Se<5O_54UD_4P7U;;e6^@1
If^>V1oHIUTB[OoO8X3C]b1
R1
R2
w1649229446
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/ex.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/ex.v
L0 3
R3
r1
!s85 0
31
Z8 !s108 1649265172.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/ex.v|
!i113 1
R5
R6
vex_mem
R7
!i10b 1
!s100 cmQc_X87dGcOEA1k2;m[n3
IjM1K_BOIQIj01I8eHLhWn2
R1
R2
w1649174247
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/ex_mem.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/ex_mem.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/ex_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/ex_mem.v|
!i113 1
R5
R6
vid
Z9 !s110 1649265173
!i10b 1
!s100 SAJ]V6XO0zaOXCcH8PDAc3
IeP8L4R<c]VlhM?GUD:Q5V2
R1
R2
w1649264494
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/id.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/id.v
L0 3
R3
r1
!s85 0
31
Z10 !s108 1649265173.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/id.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/id.v|
!i113 1
R5
R6
vid_ex
R7
!i10b 1
!s100 i8X5a:W[M2HUIMZbE8;I33
IgeQU5ERGWI<[keR?W4W680
R1
R2
w1649173521
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/id_ex.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/id_ex.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/id_ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/id_ex.v|
!i113 1
R5
R6
vif_id
R7
!i10b 1
!s100 hFgac17:M0zmWJ4QAMHe42
IbZkEmW7^z3lG6G:7PO[mz0
R1
R2
w1649129643
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/if_id.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/if_id.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/if_id.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/if_id.v|
!i113 1
R5
R6
vinst_rom
R7
!i10b 1
!s100 JnScI>2LR3e<8f9_KQDDQ3
IBiOelNE]VRaXlmZJbj8[o2
R1
R2
w1649217542
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/inst_rom.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/inst_rom.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/inst_rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/inst_rom.v|
!i113 1
R5
R6
vmem
R7
!i10b 1
!s100 Q`6IOCT`9`DL2zN`LlLF32
IoL_b9m;502P0g=K4F<?z:0
R1
R2
w1649239211
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/mem.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/mem.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/mem.v|
!i113 1
R5
R6
vmem_wb
R7
!i10b 1
!s100 TNcldlnQi7Q?]dG6z]=V12
IcWWkKK_lB`lo1dCfF7?4?3
R1
R2
w1649127235
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/mem_wb.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/mem_wb.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/mem_wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/mem_wb.v|
!i113 1
R5
R6
vopenmips
R7
!i10b 1
!s100 =inY__32mDam<6zUGGO?R0
Ie0F=EF[fo;]8oI9@G_CVH3
R1
R2
w1649246797
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/openmips.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/openmips.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/openmips.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/openmips.v|
!i113 1
R5
R6
vopenmips_min_sopc
R7
!i10b 1
!s100 Mh]6>>_aWo;n48cz]VF0`1
IRo80<_CfJ;1DTa^^F<JiF0
R1
R2
w1649215500
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/openmips_min_sopc.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/openmips_min_sopc.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/openmips_min_sopc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/openmips_min_sopc.v|
!i113 1
R5
R6
vopenmips_min_sopc_tb
R7
!i10b 1
!s100 bm7FYEFJ:G<RCoBMCMnJK2
IgT3^:SlBZL=:;dVaS=Z^@3
R1
R2
w1648970743
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/openmips_min_sopc_tb.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/openmips_min_sopc_tb.v
L0 4
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/openmips_min_sopc_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/openmips_min_sopc_tb.v|
!i113 1
R5
R6
vpc_reg
R9
!i10b 1
!s100 dVeJ3:LLz0FKUg4>6^bO72
IIZPAUzXLXjOaBgDh:czSN0
R1
R2
w1649143835
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/pc_reg.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/pc_reg.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/pc_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/pc_reg.v|
!i113 1
R5
R6
vregfile
R9
!i10b 1
!s100 Fm963[JO:4>7703MiZ^I_2
I_P@ZzQXXCkZOPmUH@RDd`1
R1
R2
w1648988500
8D:/Github/OpenRSIC-V/rsic/auipc/sim3/regfile.v
FD:/Github/OpenRSIC-V/rsic/auipc/sim3/regfile.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/auipc/sim3/regfile.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/auipc/sim3/regfile.v|
!i113 1
R5
R6
