 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : COMMAND_ADDRESS
Version: K-2015.06
Date   : Tue Apr 12 19:20:45 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: current_state_reg[1]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: current_state_reg[1]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  current_state_reg[1]/CK (DFFRHQX8M)      0.00       0.00 r
  current_state_reg[1]/Q (DFFRHQX8M)       0.44       0.44 f
  U182/Y (OAI2BB1X2M)                      0.35       0.79 f
  current_state_reg[1]/D (DFFRHQX8M)       0.00       0.79 f
  data arrival time                                   0.79

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  current_state_reg[1]/CK (DFFRHQX8M)      0.00       0.10 r
  library hold time                       -0.11      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: mode_register_reg[2]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: mode_register_reg[2]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mode_register_reg[2]/CK (DFFRHQX8M)      0.00       0.00 r
  mode_register_reg[2]/Q (DFFRHQX8M)       0.43       0.43 r
  U220/Y (OAI2BB2X1M)                      0.42       0.85 r
  mode_register_reg[2]/D (DFFRHQX8M)       0.00       0.85 r
  data arrival time                                   0.85

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  mode_register_reg[2]/CK (DFFRHQX8M)      0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: pre_cycle_reg[0]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: pre_cycle_reg[0]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pre_cycle_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  pre_cycle_reg[0]/Q (DFFRQX2M)            0.66       0.66 f
  U166/Y (AO22X4M)                         0.28       0.94 f
  pre_cycle_reg[0]/D (DFFRQX2M)            0.00       0.94 f
  data arrival time                                   0.94

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  pre_cycle_reg[0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: mode_register_reg[6]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: mode_register_reg[6]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mode_register_reg[6]/CK (DFFRHQX4M)      0.00       0.00 r
  mode_register_reg[6]/Q (DFFRHQX4M)       0.38       0.38 f
  U93/Y (OAI2BB2X1M)                       0.46       0.84 f
  mode_register_reg[6]/D (DFFRHQX4M)       0.00       0.84 f
  data arrival time                                   0.84

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  mode_register_reg[6]/CK (DFFRHQX4M)      0.00       0.10 r
  library hold time                       -0.14      -0.04
  data required time                                 -0.04
  -----------------------------------------------------------
  data required time                                 -0.04
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: mode_register_reg[0]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: mode_register_reg[0]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mode_register_reg[0]/CK (DFFRHQX4M)      0.00       0.00 r
  mode_register_reg[0]/Q (DFFRHQX4M)       0.38       0.38 f
  U78/Y (OAI2BB2X1M)                       0.46       0.84 f
  mode_register_reg[0]/D (DFFRHQX4M)       0.00       0.84 f
  data arrival time                                   0.84

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  mode_register_reg[0]/CK (DFFRHQX4M)      0.00       0.10 r
  library hold time                       -0.14      -0.04
  data required time                                 -0.04
  -----------------------------------------------------------
  data required time                                 -0.04
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: mode_register_reg[4]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: post_cycle_reg[1]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mode_register_reg[4]/CK (DFFRHQX4M)      0.00       0.00 r
  mode_register_reg[4]/Q (DFFRHQX4M)       0.49       0.49 r
  U212/Y (OR3X12M)                         0.32       0.81 r
  U142/Y (OAI32X4M)                        0.16       0.97 f
  post_cycle_reg[1]/D (DFFRQX2M)           0.00       0.97 f
  data arrival time                                   0.97

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  post_cycle_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: mode_register_reg[7]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: mode_register_reg[7]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mode_register_reg[7]/CK (DFFRHQX8M)      0.00       0.00 r
  mode_register_reg[7]/Q (DFFRHQX8M)       0.49       0.49 r
  U95/Y (OAI2BB2X1M)                       0.43       0.93 r
  mode_register_reg[7]/D (DFFRHQX8M)       0.00       0.93 r
  data arrival time                                   0.93

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  mode_register_reg[7]/CK (DFFRHQX8M)      0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: post_pattern_reg[2]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: post_pattern_reg[2]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  post_pattern_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  post_pattern_reg[2]/Q (DFFRQX2M)         0.66       0.66 f
  U247/Y (AND2X2M)                         0.31       0.97 f
  post_pattern_reg[2]/D (DFFRQX2M)         0.00       0.97 f
  data arrival time                                   0.97

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  post_pattern_reg[2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: post_pattern_reg[1]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: post_pattern_reg[1]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  post_pattern_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  post_pattern_reg[1]/Q (DFFRQX2M)         0.66       0.66 f
  U246/Y (AND2X2M)                         0.31       0.97 f
  post_pattern_reg[1]/D (DFFRQX2M)         0.00       0.97 f
  data arrival time                                   0.97

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  post_pattern_reg[1]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: post_pattern_reg[0]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: post_pattern_reg[0]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  post_pattern_reg[0]/CK (DFFRQX2M)        0.00       0.00 r
  post_pattern_reg[0]/Q (DFFRQX2M)         0.66       0.66 f
  U245/Y (AND2X2M)                         0.31       0.97 f
  post_pattern_reg[0]/D (DFFRQX2M)         0.00       0.97 f
  data arrival time                                   0.97

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  post_pattern_reg[0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: DRAM_CRC_en_reg[0]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: DRAM_CRC_en_reg[0]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DRAM_CRC_en_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  DRAM_CRC_en_reg[0]/Q (DFFRQX2M)          0.66       0.66 f
  U207/Y (AO22X4M)                         0.32       0.98 f
  DRAM_CRC_en_reg[0]/D (DFFRQX2M)          0.00       0.98 f
  data arrival time                                   0.98

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  DRAM_CRC_en_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: DRAM_CRC_en_reg[1]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: DRAM_CRC_en_reg[1]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DRAM_CRC_en_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  DRAM_CRC_en_reg[1]/Q (DFFRQX2M)          0.66       0.66 f
  U192/Y (AO2B2X4M)                        0.32       0.99 f
  DRAM_CRC_en_reg[1]/D (DFFRQX2M)          0.00       0.99 f
  data arrival time                                   0.99

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  DRAM_CRC_en_reg[1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: default_sel_reg
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: burst_length_default_reg[1]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clock (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  default_sel_reg/CK (DFFRHQX8M)                          0.00       0.00 r
  default_sel_reg/Q (DFFRHQX8M)                           0.37       0.37 f
  U173/Y (NAND2BX8M)                                      0.32       0.69 f
  U244/Y (AND2X2M)                                        0.31       0.99 f
  burst_length_default_reg[1]/D (DFFRQX2M)                0.00       0.99 f
  data arrival time                                                  0.99

  clock i_clock (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  burst_length_default_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: burst_length_default_reg[0]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: burst_length_default_reg[0]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clock (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  burst_length_default_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  burst_length_default_reg[0]/Q (DFFRQX2M)                0.67       0.67 f
  U243/Y (AND2X2M)                                        0.34       1.01 f
  burst_length_default_reg[0]/D (DFFRQX2M)                0.00       1.01 f
  data arrival time                                                  1.01

  clock i_clock (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  burst_length_default_reg[0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: default_sel_reg
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: burst_length_sel_reg_reg
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_clock (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  default_sel_reg/CK (DFFRHQX8M)                          0.00       0.00 r
  default_sel_reg/Q (DFFRHQX8M)                           0.37       0.37 f
  U150/Y (BUFX10M)                                        0.26       0.64 f
  U146/Y (NAND2X3M)                                       0.23       0.87 r
  U232/Y (OAI32X4M)                                       0.16       1.03 f
  burst_length_sel_reg_reg/D (DFFRQX2M)                   0.00       1.03 f
  data arrival time                                                  1.03

  clock i_clock (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  burst_length_sel_reg_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: mode_register_reg[4]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: mode_register_reg[4]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mode_register_reg[4]/CK (DFFRHQX4M)      0.00       0.00 r
  mode_register_reg[4]/Q (DFFRHQX4M)       0.39       0.39 f
  U176/Y (INVX4M)                          0.35       0.74 r
  U143/Y (OAI22X2M)                        0.27       1.01 f
  mode_register_reg[4]/D (DFFRHQX4M)       0.00       1.01 f
  data arrival time                                   1.01

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  mode_register_reg[4]/CK (DFFRHQX4M)      0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: pre_pattern_reg[5]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: pre_pattern_reg[5]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pre_pattern_reg[5]/CK (DFFRQX2M)         0.00       0.00 r
  pre_pattern_reg[5]/Q (DFFRQX2M)          0.66       0.66 f
  U229/Y (AND2X1M)                         0.40       1.06 f
  pre_pattern_reg[5]/D (DFFRQX2M)          0.00       1.06 f
  data arrival time                                   1.06

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  pre_pattern_reg[5]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.06
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: pre_pattern_reg[4]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: pre_pattern_reg[4]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pre_pattern_reg[4]/CK (DFFRQX2M)         0.00       0.00 r
  pre_pattern_reg[4]/Q (DFFRQX2M)          0.66       0.66 f
  U228/Y (AND2X1M)                         0.40       1.06 f
  pre_pattern_reg[4]/D (DFFRQX2M)          0.00       1.06 f
  data arrival time                                   1.06

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  pre_pattern_reg[4]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.06
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: pre_pattern_reg[2]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: pre_pattern_reg[2]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pre_pattern_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  pre_pattern_reg[2]/Q (DFFRQX2M)          0.66       0.66 f
  U227/Y (AND2X1M)                         0.40       1.06 f
  pre_pattern_reg[2]/D (DFFRQX2M)          0.00       1.06 f
  data arrival time                                   1.06

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  pre_pattern_reg[2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.06
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: pre_pattern_reg[0]
              (rising edge-triggered flip-flop clocked by i_clock)
  Endpoint: pre_pattern_reg[0]
            (rising edge-triggered flip-flop clocked by i_clock)
  Path Group: i_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  COMMAND_ADDRESS    tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  pre_pattern_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  pre_pattern_reg[0]/Q (DFFRQX2M)          0.66       0.66 f
  U226/Y (AND2X1M)                         0.40       1.06 f
  pre_pattern_reg[0]/D (DFFRQX2M)          0.00       1.06 f
  data arrival time                                   1.06

  clock i_clock (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  pre_pattern_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.06
  -----------------------------------------------------------
  slack (MET)                                         1.02


1
