#include <linux/perf_event.h>
#include <linux/sizes.h>

#include "i915_drv.h"
#include "intel_ringbuffer.h"
#include "intel_lrc.h"
#include "i915_oa_hsw.h"
#include "i915_oa_bdw.h"
#include "i915_oa_chv.h"
#include "i915_oa_skl.h"

/* Must be a power of two */
#define OA_BUFFER_SIZE	     SZ_16M
#define OA_TAKEN(tail, head) ((tail - head) & (OA_BUFFER_SIZE - 1))

/* frequency for forwarding samples from OA to perf buffer */
#define FWD_FREQUENCY 200
#define FWD_PERIOD max_t(u64, 10000, NSEC_PER_SEC / FWD_FREQUENCY)

static u32 i915_oa_event_paranoid = true;

#define OA_EXPONENT_MAX 0x3f

/* for sysctl proc_dointvec_minmax of i915_oa_event_min_timer_exponent */
static int zero;
static int oa_exponent_max = OA_EXPONENT_MAX;

/* Theoretically we can program the OA unit to sample every 160ns but don't
 * allow that by default unless root...
 *
 * The period is derived from the exponent as:
 *
 *   period = 80ns * 2^(exponent + 1)
 *
 * With an exponent of 6 we get a period of 10.240 microseconds which is the
 * minimum that can avoid the default kernel.perf_event_max_sample_rate
 * threshold of 100000 samples/s
 */
static u32 i915_oa_event_min_timer_exponent = 6;

static struct i915_oa_format hsw_oa_formats[I915_OA_FORMAT_MAX] = {
	[I915_OA_FORMAT_A13]	    = { 0, 64 },
	[I915_OA_FORMAT_A29]	    = { 1, 128 },
	[I915_OA_FORMAT_A13_B8_C8]  = { 2, 128 },
	/* A29_B8_C8 Disallowed as 192 bytes doesn't factor into buffer size */
	[I915_OA_FORMAT_B4_C8]	    = { 4, 64 },
	[I915_OA_FORMAT_A45_B8_C8]  = { 5, 256 },
	[I915_OA_FORMAT_B4_C8_A16]  = { 6, 128 },
	[I915_OA_FORMAT_C4_B8]	    = { 7, 64 },
};

static struct i915_oa_format gen8_plus_oa_formats[I915_OA_FORMAT_MAX] = {
	[I915_OA_FORMAT_A12]		    = { 0, 64 },
	[I915_OA_FORMAT_A12_B8_C8]	    = { 2, 128 },
	[I915_OA_FORMAT_A32u40_A4u32_B8_C8] = { 5, 256 },
	[I915_OA_FORMAT_C4_B8]		    = { 7, 64 },
};

static void forward_one_oa_snapshot_to_event(struct drm_i915_private *dev_priv,
					     u8 *snapshot,
					     struct perf_event *event)
{
	struct perf_sample_data data;
	int snapshot_size = dev_priv->oa_pmu.oa_buffer.format_size;
	struct perf_raw_record raw;

	WARN_ON(snapshot_size == 0);

	perf_sample_data_init(&data, 0, event->hw.last_period);

	/* Note: the combined u32 raw->size member + raw data itself must be 8
	 * byte aligned. (See note in alloc_oa_buffer for more details) */
	raw.size = snapshot_size + 4;
	raw.data = snapshot;

	data.raw = &raw;

	/* XXX: Due to the bursty nature of forwarding OA reports to perf, perf
	 * may think we're exceeding the perf sampling threshold which may not
	 * be true considered over a longer period of time. */
#warning "XXX: how to avoid perf complaining that we're exceeding the sampling threshold while flushing"
	perf_event_overflow(event, &data, &dev_priv->oa_pmu.dummy_regs);
}

static void log_oa_status(struct drm_i915_private *dev_priv,
			  enum drm_i915_oa_event_type status)
{
	struct {
		struct perf_event_header header;
		drm_i915_oa_event_header_t i915_oa_header;
	} oa_event;
	struct perf_output_handle handle;
	struct perf_sample_data sample_data;
	struct perf_event *event = dev_priv->oa_pmu.exclusive_event;
	int ret;

	oa_event.header.size = sizeof(oa_event);
	oa_event.header.type = PERF_RECORD_DEVICE;
	oa_event.i915_oa_header.type = status;
	oa_event.i915_oa_header.__reserved_1 = 0;

	perf_event_header__init_id(&oa_event.header, &sample_data, event);

	ret = perf_output_begin(&handle, event, oa_event.header.size);
	if (ret)
		return;

	perf_output_put(&handle, oa_event);
	perf_event__output_id_sample(event, &handle, &sample_data);
	perf_output_end(&handle);
}

static u32 gen8_forward_oa_snapshots(struct drm_i915_private *dev_priv,
				     u32 head,
				     u32 tail)
{
	struct perf_event *exclusive_event = dev_priv->oa_pmu.exclusive_event;
	int snapshot_size = dev_priv->oa_pmu.oa_buffer.format_size;
	u8 *oa_buf_base = dev_priv->oa_pmu.oa_buffer.addr;
	u32 mask = (OA_BUFFER_SIZE - 1);
	u8 *snapshot;
	u32 taken;

	head -= dev_priv->oa_pmu.oa_buffer.gtt_offset;
	tail -= dev_priv->oa_pmu.oa_buffer.gtt_offset;

	/* Note: the gpu doesn't wrap the tail according to the OA buffer size
	 * so when we need to make sure our head/tail values are in-bounds we
	 * use the above mask.
	 */

	while ((taken = OA_TAKEN(tail, head))) {
		u32 ctx_id;

		/* The tail increases in 64 byte increments, not in
		 * format_size steps. */
		if (taken < snapshot_size)
			break;

		/* All the report sizes factor neatly into the buffer
		 * size so we never expect to see a report split
		 * between the beginning and end of the buffer... */
		BUG_ON((OA_BUFFER_SIZE - (head & mask)) < snapshot_size);

		snapshot = oa_buf_base + (head & mask);

		ctx_id = *(u32 *)(snapshot + 12);
		if (i915.enable_execlists) {
			/* XXX: Just keep the lower 20 bits for now since I'm
			 * not entirely sure if the HW touches any of the higher
			 * bits */
			ctx_id &= 0xfffff;
		}

		if (dev_priv->oa_pmu.event_active) {

			/* NB: For Gen 8 we handle per-context report filtering
			 * ourselves instead of programming the OA unit with a
			 * specific context id.
			 *
			 * NB: To allow userspace to calculate all counter
			 * deltas for a specific context we have to send the
			 * first report belonging to any subsequently
			 * switched-too context.
			 */
			if (!dev_priv->oa_pmu.specific_ctx ||
			    (dev_priv->oa_pmu.specific_ctx_id == ctx_id ||
			     (dev_priv->oa_pmu.specific_ctx_id !=
			      dev_priv->oa_pmu.oa_buffer.last_ctx_id))) {

				forward_one_oa_snapshot_to_event(dev_priv,
								 snapshot,
								 exclusive_event);
			}
		}

		dev_priv->oa_pmu.oa_buffer.last_ctx_id = ctx_id;
		head += snapshot_size;
	}

	return dev_priv->oa_pmu.oa_buffer.gtt_offset + head;
}

static void gen8_flush_oa_snapshots_locked(struct drm_i915_private *dev_priv)
{
	u32 oastatus;
	u32 head;
	u32 tail;

	WARN_ON(!dev_priv->oa_pmu.oa_buffer.addr);

	head = I915_READ(GEN8_OAHEADPTR);
	tail = I915_READ(GEN8_OATAILPTR);
	oastatus = I915_READ(GEN8_OASTATUS);

	if (unlikely(oastatus & (GEN8_OASTATUS_OABUFFER_OVERFLOW |
				 GEN8_OASTATUS_REPORT_LOST))) {

		if (oastatus & GEN8_OASTATUS_OABUFFER_OVERFLOW)
			log_oa_status(dev_priv, I915_OA_RECORD_BUFFER_OVERFLOW);

		if (oastatus & GEN8_OASTATUS_REPORT_LOST)
			log_oa_status(dev_priv, I915_OA_RECORD_REPORT_LOST);

		I915_WRITE(GEN8_OASTATUS, oastatus &
			   ~(GEN8_OASTATUS_OABUFFER_OVERFLOW |
			     GEN8_OASTATUS_REPORT_LOST));
	}

	head = gen8_forward_oa_snapshots(dev_priv, head, tail);

	I915_WRITE(GEN8_OAHEADPTR, head);
}

static void gen8_flush_oa_snapshots(struct drm_i915_private *dev_priv,
				    bool skip_if_flushing)
{
	unsigned long flags;

	/* Can either flush via hrtimer callback or pmu methods/fops */
	if (skip_if_flushing) {

		/* If the hrtimer triggers at the same time that we are
		 * responding to a userspace initiated flush then we can
		 * just bail out...
		 */
		if (!spin_trylock_irqsave(&dev_priv->oa_pmu.oa_buffer.flush_lock,
					  flags))
			return;
	} else
		spin_lock_irqsave(&dev_priv->oa_pmu.oa_buffer.flush_lock, flags);

	gen8_flush_oa_snapshots_locked(dev_priv);

	spin_unlock_irqrestore(&dev_priv->oa_pmu.oa_buffer.flush_lock, flags);
}

static u32 gen7_forward_oa_snapshots(struct drm_i915_private *dev_priv,
				     u32 head,
				     u32 tail)
{
	struct perf_event *exclusive_event = dev_priv->oa_pmu.exclusive_event;
	int snapshot_size = dev_priv->oa_pmu.oa_buffer.format_size;
	u8 *oa_buf_base = dev_priv->oa_pmu.oa_buffer.addr;
	u32 mask = (OA_BUFFER_SIZE - 1);
	u8 *snapshot;
	u32 taken;

	head -= dev_priv->oa_pmu.oa_buffer.gtt_offset;
	tail -= dev_priv->oa_pmu.oa_buffer.gtt_offset;

	/* Note: the gpu doesn't wrap the tail according to the OA buffer size
	 * so when we need to make sure our head/tail values are in-bounds we
	 * use the above mask.
	 */

	while ((taken = OA_TAKEN(tail, head))) {
		/* The tail increases in 64 byte increments, not in
		 * format_size steps. */
		if (taken < snapshot_size)
			break;

		snapshot = oa_buf_base + (head & mask);
		head += snapshot_size;

		/* We currently only allow exclusive access to the counters
		 * so only have one event to forward too... */
		if (dev_priv->oa_pmu.event_active)
			forward_one_oa_snapshot_to_event(dev_priv, snapshot,
							 exclusive_event);
	}

	return dev_priv->oa_pmu.oa_buffer.gtt_offset + head;
}

static void gen7_flush_oa_snapshots(struct drm_i915_private *dev_priv,
				    bool skip_if_flushing)
{
	unsigned long flags;
	u32 oastatus2;
	u32 oastatus1;
	u32 head;
	u32 tail;

	/* Can either flush via hrtimer callback or pmu methods/fops */
	if (skip_if_flushing) {

		/* If the hrtimer triggers at the same time that we are
		 * responding to a userspace initiated flush then we can
		 * just bail out...
		 */
		if (!spin_trylock_irqsave(&dev_priv->oa_pmu.oa_buffer.flush_lock,
					  flags))
			return;
	} else
		spin_lock_irqsave(&dev_priv->oa_pmu.oa_buffer.flush_lock, flags);

	WARN_ON(!dev_priv->oa_pmu.oa_buffer.addr);

	oastatus2 = I915_READ(GEN7_OASTATUS2);
	oastatus1 = I915_READ(GEN7_OASTATUS1);

	head = oastatus2 & GEN7_OASTATUS2_HEAD_MASK;
	tail = oastatus1 & GEN7_OASTATUS1_TAIL_MASK;

	if (unlikely(oastatus1 & (GEN7_OASTATUS1_OABUFFER_OVERFLOW |
				  GEN7_OASTATUS1_REPORT_LOST))) {

		if (oastatus1 & GEN7_OASTATUS1_OABUFFER_OVERFLOW)
			log_oa_status(dev_priv, I915_OA_RECORD_BUFFER_OVERFLOW);

		if (oastatus1 & GEN7_OASTATUS1_REPORT_LOST)
			log_oa_status(dev_priv, I915_OA_RECORD_REPORT_LOST);

		I915_WRITE(GEN7_OASTATUS1, oastatus1 &
			   ~(GEN7_OASTATUS1_OABUFFER_OVERFLOW |
			     GEN7_OASTATUS1_REPORT_LOST));
	}

	head = gen7_forward_oa_snapshots(dev_priv, head, tail);

	I915_WRITE(GEN7_OASTATUS2, (head & GEN7_OASTATUS2_HEAD_MASK) |
				    OA_MEM_SELECT_GGTT);

	spin_unlock_irqrestore(&dev_priv->oa_pmu.oa_buffer.flush_lock, flags);
}

static void
free_oa_buffer(struct drm_i915_private *i915)
{
	mutex_lock(&i915->dev->struct_mutex);

	vunmap(i915->oa_pmu.oa_buffer.addr);
	i915_gem_object_ggtt_unpin(i915->oa_pmu.oa_buffer.obj);
	drm_gem_object_unreference(&i915->oa_pmu.oa_buffer.obj->base);

	i915->oa_pmu.oa_buffer.obj = NULL;
	i915->oa_pmu.oa_buffer.gtt_offset = 0;
	i915->oa_pmu.oa_buffer.addr = NULL;

	mutex_unlock(&i915->dev->struct_mutex);
}

static void i915_oa_event_destroy(struct perf_event *event)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);
	unsigned long lock_flags;

	WARN_ON(event->parent);

	if (dev_priv->oa_pmu.specific_ctx) {
		mutex_lock(&dev_priv->dev->struct_mutex);

		i915_gem_context_unreference(dev_priv->oa_pmu.specific_ctx);

		/* Stop updating oacontrol via _context_pin_[un]notify()... */
		spin_lock_irqsave(&dev_priv->oa_pmu.lock, lock_flags);
		dev_priv->oa_pmu.specific_ctx = NULL;
		spin_unlock_irqrestore(&dev_priv->oa_pmu.lock, lock_flags);

		mutex_unlock(&dev_priv->dev->struct_mutex);
	}

	/* Don't let the compiler start resetting OA, PM and clock gating
	 * state before we've stopped update_oacontrol()
	 */
	barrier();

	dev_priv->oa_pmu.ops.disable_metric_set(event);

	free_oa_buffer(dev_priv);

	BUG_ON(dev_priv->oa_pmu.exclusive_event != event);
	dev_priv->oa_pmu.exclusive_event = NULL;

	intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
	intel_runtime_pm_put(dev_priv);
}

static void *vmap_oa_buffer(struct drm_i915_gem_object *obj)
{
	int i;
	void *addr = NULL;
	struct sg_page_iter sg_iter;
	struct page **pages;

	pages = drm_malloc_ab(obj->base.size >> PAGE_SHIFT, sizeof(*pages));
	if (pages == NULL) {
		DRM_DEBUG_DRIVER("Failed to get space for pages\n");
		goto finish;
	}

	i = 0;
	for_each_sg_page(obj->pages->sgl, &sg_iter, obj->pages->nents, 0) {
		pages[i] = sg_page_iter_page(&sg_iter);
		i++;
	}

	addr = vmap(pages, i, 0, PAGE_KERNEL);
	if (addr == NULL) {
		DRM_DEBUG_DRIVER("Failed to vmap pages\n");
		goto finish;
	}

finish:
	if (pages)
		drm_free_large(pages);
	return addr;
}

static void gen7_init_oa_buffer(struct perf_event *event)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);

	/* Pre-DevBDW: OABUFFER must be set with counters off,
	 * before OASTATUS1, but after OASTATUS2 */
	I915_WRITE(GEN7_OASTATUS2, dev_priv->oa_pmu.oa_buffer.gtt_offset |
		   OA_MEM_SELECT_GGTT); /* head */
	I915_WRITE(GEN7_OABUFFER, dev_priv->oa_pmu.oa_buffer.gtt_offset);
	I915_WRITE(GEN7_OASTATUS1, dev_priv->oa_pmu.oa_buffer.gtt_offset |
		   OABUFFER_SIZE_16M); /* tail */
}

static void gen8_init_oa_buffer(struct perf_event *event)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);

	I915_WRITE(GEN8_OAHEADPTR,
		   dev_priv->oa_pmu.oa_buffer.gtt_offset);
	/* PRM says:
	 *
	 *  "This MMIO must be set before the OATAILPTR
	 *  register and after the OAHEADPTR register. This is
	 *  to enable proper functionality of the overflow
	 *  bit."
	 */
	I915_WRITE(GEN8_OABUFFER, dev_priv->oa_pmu.oa_buffer.gtt_offset |
		   OABUFFER_SIZE_16M | OA_MEM_SELECT_GGTT);
	I915_WRITE(GEN8_OATAILPTR,
		   dev_priv->oa_pmu.oa_buffer.gtt_offset);
}

static int alloc_oa_buffer(struct perf_event *event)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);
	struct drm_i915_gem_object *bo;
	int ret;

	BUG_ON(dev_priv->oa_pmu.oa_buffer.obj);

	ret = i915_mutex_lock_interruptible(dev_priv->dev);
	if (ret)
		return ret;

	spin_lock_init(&dev_priv->oa_pmu.oa_buffer.flush_lock);

	/* NB: We over allocate the OA buffer due to the way raw sample data
	 * gets copied from the gpu mapped circular buffer into the perf
	 * circular buffer so that only one copy is required.
	 *
	 * For each perf sample (raw->size + 4) needs to be 8 byte aligned,
	 * where the 4 corresponds to the 32bit raw->size member that's
	 * added to the sample header that userspace sees.
	 *
	 * Due to the + 4 for the size member: when we copy a report to the
	 * userspace facing perf buffer we always copy an additional 4 bytes
	 * from the subsequent report to make up for the miss alignment, but
	 * when a report is at the end of the gpu mapped buffer we need to
	 * read 4 bytes past the end of the buffer.
	 */
	bo = i915_gem_alloc_object(dev_priv->dev, OA_BUFFER_SIZE + PAGE_SIZE);
	if (bo == NULL) {
		DRM_ERROR("Failed to allocate OA buffer\n");
		ret = -ENOMEM;
		goto unlock;
	}
	dev_priv->oa_pmu.oa_buffer.obj = bo;

	ret = i915_gem_object_set_cache_level(bo, I915_CACHE_LLC);
	if (ret)
		goto err_unref;

	/* PreHSW required 512K alignment, HSW requires 16M */
	ret = i915_gem_obj_ggtt_pin(bo, SZ_16M, 0);
	if (ret)
		goto err_unref;

	dev_priv->oa_pmu.oa_buffer.gtt_offset = i915_gem_obj_ggtt_offset(bo);
	dev_priv->oa_pmu.oa_buffer.addr = vmap_oa_buffer(bo);

	dev_priv->oa_pmu.ops.init_oa_buffer(event);

	DRM_DEBUG_DRIVER("OA Buffer initialized, gtt offset = 0x%x, vaddr = %p",
			 dev_priv->oa_pmu.oa_buffer.gtt_offset,
			 dev_priv->oa_pmu.oa_buffer.addr);

	goto unlock;

err_unref:
	drm_gem_object_unreference(&bo->base);

unlock:
	mutex_unlock(&dev_priv->dev->struct_mutex);
	return ret;
}

static enum hrtimer_restart hrtimer_sample(struct hrtimer *hrtimer)
{
	struct drm_i915_private *i915 =
		container_of(hrtimer, typeof(*i915), oa_pmu.timer);

	i915->oa_pmu.ops.flush_oa_snapshots(i915, true);

	hrtimer_forward_now(hrtimer, ns_to_ktime(FWD_PERIOD));
	return HRTIMER_RESTART;
}

static void config_oa_regs(struct drm_i915_private *dev_priv,
			   const struct i915_oa_reg *regs,
			   int n_regs)
{
	int i;

	for (i = 0; i < n_regs; i++) {
		const struct i915_oa_reg *reg = regs + i;

		I915_WRITE(reg->addr, reg->value);
	}
}

static void hsw_enable_metric_set(struct perf_event *event)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);

	dev_priv->oa_pmu.mux_regs = NULL;
	dev_priv->oa_pmu.mux_regs_len = 0;
	dev_priv->oa_pmu.flex_regs = NULL;
	dev_priv->oa_pmu.flex_regs_len = 0;
	dev_priv->oa_pmu.b_counter_regs = NULL;
	dev_priv->oa_pmu.b_counter_regs_len = 0;

	I915_WRITE(GDT_CHICKEN_BITS, GT_NOA_ENABLE);

	/* PRM:
	 *
	 * OA unit is using “crclk” for its functionality. When trunk
	 * level clock gating takes place, OA clock would be gated,
	 * unable to count the events from non-render clock domain.
	 * Render clock gating must be disabled when OA is enabled to
	 * count the events from non-render domain. Unit level clock
	 * gating for RCS should also be disabled.
	 */
	I915_WRITE(GEN7_MISCCPCTL, (I915_READ(GEN7_MISCCPCTL) &
				    ~GEN7_DOP_CLOCK_GATE_ENABLE));
	I915_WRITE(GEN6_UCGCTL1, (I915_READ(GEN6_UCGCTL1) |
				  GEN6_CSUNIT_CLOCK_GATE_DISABLE));

	switch (dev_priv->oa_pmu.metrics_set) {
	case I915_OA_METRICS_SET_3D:
		config_oa_regs(dev_priv, i915_oa_3d_mux_config_hsw,
			       i915_oa_3d_mux_config_hsw_len);
		config_oa_regs(dev_priv, i915_oa_3d_b_counter_config_hsw,
			       i915_oa_3d_b_counter_config_hsw_len);
		break;
	case I915_OA_METRICS_SET_COMPUTE:
		config_oa_regs(dev_priv, i915_oa_compute_mux_config_hsw,
			       i915_oa_compute_mux_config_hsw_len);
		config_oa_regs(dev_priv, i915_oa_compute_b_counter_config_hsw,
			       i915_oa_compute_b_counter_config_hsw_len);
		break;
	case I915_OA_METRICS_SET_COMPUTE_EXTENDED:
		config_oa_regs(dev_priv, i915_oa_compute_extended_mux_config_hsw,
			       i915_oa_compute_extended_mux_config_hsw_len);
		config_oa_regs(dev_priv, i915_oa_compute_extended_b_counter_config_hsw,
			       i915_oa_compute_extended_b_counter_config_hsw_len);
		break;
	case I915_OA_METRICS_SET_MEMORY_READS:
		config_oa_regs(dev_priv, i915_oa_memory_reads_mux_config_hsw,
			       i915_oa_memory_reads_mux_config_hsw_len);
		config_oa_regs(dev_priv, i915_oa_memory_reads_b_counter_config_hsw,
			       i915_oa_memory_reads_b_counter_config_hsw_len);
		break;
	case I915_OA_METRICS_SET_MEMORY_WRITES:
		config_oa_regs(dev_priv, i915_oa_memory_writes_mux_config_hsw,
			       i915_oa_memory_writes_mux_config_hsw_len);
		config_oa_regs(dev_priv, i915_oa_memory_writes_b_counter_config_hsw,
			       i915_oa_memory_writes_b_counter_config_hsw_len);
		break;
	case I915_OA_METRICS_SET_SAMPLER_BALANCE:
		config_oa_regs(dev_priv, i915_oa_sampler_balance_mux_config_hsw,
			       i915_oa_sampler_balance_mux_config_hsw_len);
		config_oa_regs(dev_priv, i915_oa_sampler_balance_b_counter_config_hsw,
			       i915_oa_sampler_balance_b_counter_config_hsw_len);
		break;
	default:
		BUG();
	}
}

static void hsw_disable_metric_set(struct perf_event *event)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);

	I915_WRITE(GEN6_UCGCTL1, (I915_READ(GEN6_UCGCTL1) &
				  ~GEN6_CSUNIT_CLOCK_GATE_DISABLE));
	I915_WRITE(GEN7_MISCCPCTL, (I915_READ(GEN7_MISCCPCTL) |
				    GEN7_DOP_CLOCK_GATE_ENABLE));

	I915_WRITE(GDT_CHICKEN_BITS, (I915_READ(GDT_CHICKEN_BITS) &
				      ~GT_NOA_ENABLE));
}

/* Manages updating the per-context aspects of the OA event
 * configuration across all contexts.
 *
 * The awkward consideration here is that OACTXCONTROL controls the
 * exponent for periodic sampling which is primarily used for system
 * wide profiling where we'd like a consistent sampling period even in
 * the face of context switches.
 *
 * Our approach of updating the register state context (as opposed to
 * say using a workaround batch buffer) ensures that the hardware
 * won't automatically reload an out-of-date timer exponent even
 * transiently before a WA BB could be parsed.
 *
 * Note: Only to be called in process context (i.e. during
 * i915_oa_event_init/destroy)
 */
static int configure_all_contexts(struct drm_i915_private *dev_priv)
{
	struct drm_device *dev = dev_priv->dev;
	struct intel_context *ctx;
	struct intel_engine_cs *ring;
	int ring_id;
	int ret;

	ret = mutex_lock_interruptible(&dev->struct_mutex);
	if (ret)
		return ret;

	list_for_each_entry(ctx, &dev_priv->context_list, link) {

		for_each_ring(ring, dev_priv, ring_id) {
			/* The actual update of the register state context
			 * will happen the next time this logical ring
			 * is submitted. (See i915_oa_update_reg_state()
			 * which hooks into execlists_update_context())
			 */
			atomic_set(&ring->oa_state_dirty, true);
		}
	}

	mutex_unlock(&dev->struct_mutex);

	/* Now update the current context.
	 *
	 * Note: Using MMIO to update per-context registers requires
	 * some extra care...
	 */
	ret = intel_uncore_begin_ctx_mmio(dev_priv);
	if (ret) {
		DRM_ERROR("Faild to bring RCS out of idle to update current ctx OA state");
		return ret;
	}

	I915_WRITE(GEN8_OACTXCONTROL, ((dev_priv->oa_pmu.period_exponent <<
					GEN8_OA_TIMER_PERIOD_SHIFT) |
				      (dev_priv->oa_pmu.periodic ?
				       GEN8_OA_TIMER_ENABLE : 0) |
				      GEN8_OA_COUNTER_RESUME));

	config_oa_regs(dev_priv, dev_priv->oa_pmu.flex_regs,
			dev_priv->oa_pmu.flex_regs_len);

	intel_uncore_end_ctx_mmio(dev_priv);

	return 0;
}

static void bdw_enable_metric_set(struct perf_event *event)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);

	dev_priv->oa_pmu.mux_regs = NULL;
	dev_priv->oa_pmu.mux_regs_len = 0;
	dev_priv->oa_pmu.b_counter_regs = NULL;
	dev_priv->oa_pmu.b_counter_regs_len = 0;
	dev_priv->oa_pmu.flex_regs = NULL;
	dev_priv->oa_pmu.flex_regs_len = 0;

	switch (dev_priv->oa_pmu.metrics_set) {
	case I915_OA_METRICS_SET_3D:
		/* XXX: double check how VPG's availability check + prioritised
		 * configs should be selected */
#warning "XXX: it looks like we could fail both of the mux config conditions"
		if (INTEL_INFO(dev_priv)->slice_mask & 0x1) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_3d_mux_config_1_0_slice_mask_0x01_bdw;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_3d_mux_config_1_0_slice_mask_0x01_bdw_len;
		} else if (INTEL_INFO(dev_priv)->slice_mask & 0x2) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_3d_mux_config_1_1_slice_mask_0x02_bdw;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_3d_mux_config_1_1_slice_mask_0x02_bdw_len;
		}

		dev_priv->oa_pmu.b_counter_regs =
			i915_oa_3d_b_counter_config_bdw;
		dev_priv->oa_pmu.b_counter_regs_len =
			i915_oa_3d_b_counter_config_bdw_len;

		dev_priv->oa_pmu.flex_regs = i915_oa_3d_flex_eu_config_bdw;
		dev_priv->oa_pmu.flex_regs_len = i915_oa_3d_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_COMPUTE:
		if (INTEL_INFO(dev_priv)->slice_mask & 0x01) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_compute_mux_config_1_0_slice_mask_0x01_bdw;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_compute_mux_config_1_0_slice_mask_0x01_bdw_len;
		} else if (INTEL_INFO(dev_priv)->slice_mask & 0x02) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_compute_mux_config_1_2_slice_mask_0x02_bdw;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_compute_mux_config_1_2_slice_mask_0x02_bdw_len;
		}
		dev_priv->oa_pmu.b_counter_regs =
			i915_oa_compute_b_counter_config_bdw;
		dev_priv->oa_pmu.b_counter_regs_len =
			i915_oa_compute_b_counter_config_bdw_len;

		dev_priv->oa_pmu.flex_regs =
			i915_oa_compute_flex_eu_config_bdw;
		dev_priv->oa_pmu.flex_regs_len =
			i915_oa_compute_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_RENDER_PIPE_PROFILE:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_render_pipe_profile_mux_config_bdw;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_render_pipe_profile_mux_config_bdw_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_render_pipe_profile_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_render_pipe_profile_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_render_pipe_profile_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_render_pipe_profile_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_MEMORY_READS:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_memory_reads_mux_config_bdw;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_memory_reads_mux_config_bdw_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_memory_reads_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_memory_reads_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_memory_reads_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_memory_reads_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_MEMORY_WRITES:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_memory_writes_mux_config_bdw;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_memory_writes_mux_config_bdw_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_memory_writes_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_memory_writes_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_memory_writes_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_memory_writes_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_COMPUTE_EXTENDED:
                if (INTEL_INFO(dev_priv)->subslice_mask & 0x01) {
                        dev_priv->oa_pmu.mux_regs =
                                i915_oa_compute_extended_mux_config_1_0_subslice_mask_0x01_bdw;
                        dev_priv->oa_pmu.mux_regs_len =
                                i915_oa_compute_extended_mux_config_1_0_subslice_mask_0x01_bdw_len;
                } else if (INTEL_INFO(dev_priv)->subslice_mask & 0x08) {
                        dev_priv->oa_pmu.mux_regs =
                                i915_oa_compute_extended_mux_config_1_1_subslice_mask_0x08_bdw;
                        dev_priv->oa_pmu.mux_regs_len =
                                i915_oa_compute_extended_mux_config_1_1_subslice_mask_0x08_bdw_len;
                } else if (INTEL_INFO(dev_priv)->subslice_mask & 0x02) {
                        dev_priv->oa_pmu.mux_regs =
                                i915_oa_compute_extended_mux_config_1_2_subslice_mask_0x02_bdw;
                        dev_priv->oa_pmu.mux_regs_len =
                                i915_oa_compute_extended_mux_config_1_2_subslice_mask_0x02_bdw_len;
                } else if (INTEL_INFO(dev_priv)->subslice_mask & 0x10) {
                        dev_priv->oa_pmu.mux_regs =
                                i915_oa_compute_extended_mux_config_1_3_subslice_mask_0x10_bdw;
                        dev_priv->oa_pmu.mux_regs_len =
                                i915_oa_compute_extended_mux_config_1_3_subslice_mask_0x10_bdw_len;
                } else if (INTEL_INFO(dev_priv)->subslice_mask & 0x04) {
                        dev_priv->oa_pmu.mux_regs =
                                i915_oa_compute_extended_mux_config_1_4_subslice_mask_0x04_bdw;
                        dev_priv->oa_pmu.mux_regs_len =
                                i915_oa_compute_extended_mux_config_1_4_subslice_mask_0x04_bdw_len;
                } else if (INTEL_INFO(dev_priv)->subslice_mask & 0x20) {
                        dev_priv->oa_pmu.mux_regs =
                                i915_oa_compute_extended_mux_config_1_5_subslice_mask_0x20_bdw;
                        dev_priv->oa_pmu.mux_regs_len =
                                i915_oa_compute_extended_mux_config_1_5_subslice_mask_0x20_bdw_len;
                }
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_compute_extended_mux_config_bdw;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_compute_extended_mux_config_bdw_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_compute_extended_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_compute_extended_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_compute_extended_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_compute_extended_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_COMPUTE_L3_CACHE:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_compute_l3_cache_mux_config_bdw;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_compute_l3_cache_mux_config_bdw_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_compute_l3_cache_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_compute_l3_cache_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_compute_l3_cache_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_compute_l3_cache_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_DATA_PORT_READS_COALESCING:
#warning "BDW: DATA_PORT_READS_COALESCING: what if the subslice_mask & 0x1 test fails?"
                if (INTEL_INFO(dev_priv)->subslice_mask & 0x01) {
                        dev_priv->oa_pmu.mux_regs =
                                i915_oa_data_port_reads_coalescing_mux_config_1_0_subslice_mask_0x01_bdw;
                        dev_priv->oa_pmu.mux_regs_len =
                                i915_oa_data_port_reads_coalescing_mux_config_1_0_subslice_mask_0x01_bdw_len;
                } else
			DRM_DEBUG_DRIVER("undefined MUX config for DATA_PORT_READS_COALESCING");

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_data_port_reads_coalescing_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_data_port_reads_coalescing_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_data_port_reads_coalescing_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_data_port_reads_coalescing_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_DATA_PORT_WRITES_COALESCING:
                if (INTEL_INFO(dev_priv)->subslice_mask & 0x01) {
                        dev_priv->oa_pmu.mux_regs =
                                i915_oa_data_port_writes_coalescing_mux_config_1_0_subslice_mask_0x01_bdw;
                        dev_priv->oa_pmu.mux_regs_len =
                                i915_oa_data_port_writes_coalescing_mux_config_1_0_subslice_mask_0x01_bdw_len;
                } else
			DRM_DEBUG_DRIVER("undefined MUX config for DATA_PORT_WRITES_COALESCING");

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_data_port_writes_coalescing_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_data_port_writes_coalescing_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_data_port_writes_coalescing_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_data_port_writes_coalescing_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_L3_1:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_l3_1_mux_config_bdw;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_l3_1_mux_config_bdw_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_l3_1_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_l3_1_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_l3_1_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_l3_1_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_L3_2:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_l3_2_mux_config_bdw;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_l3_2_mux_config_bdw_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_l3_2_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_l3_2_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_l3_2_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_l3_2_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_L3_3:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_l3_3_mux_config_bdw;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_l3_3_mux_config_bdw_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_l3_3_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_l3_3_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_l3_3_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_l3_3_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_L3_4:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_l3_4_mux_config_bdw;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_l3_4_mux_config_bdw_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_l3_4_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_l3_4_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_l3_4_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_l3_4_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_RASTERIZER_AND_PIXEL_BACKEND:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_rasterizer_and_pixel_backend_mux_config_bdw;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_rasterizer_and_pixel_backend_mux_config_bdw_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_rasterizer_and_pixel_backend_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_rasterizer_and_pixel_backend_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_rasterizer_and_pixel_backend_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_rasterizer_and_pixel_backend_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_SAMPLER_1:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_sampler_1_mux_config_bdw;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_sampler_1_mux_config_bdw_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_sampler_1_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_sampler_1_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_sampler_1_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_sampler_1_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_SAMPLER_2:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_sampler_2_mux_config_bdw;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_sampler_2_mux_config_bdw_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_sampler_2_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_sampler_2_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_sampler_2_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_sampler_2_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_TDL_1:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_tdl_1_mux_config_bdw;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_tdl_1_mux_config_bdw_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_tdl_1_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_tdl_1_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_tdl_1_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_tdl_1_flex_eu_config_bdw_len;
		break;

	case I915_OA_METRICS_SET_TDL_2:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_tdl_2_mux_config_bdw;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_tdl_2_mux_config_bdw_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_tdl_2_b_counter_config_bdw;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_tdl_2_b_counter_config_bdw_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_tdl_2_flex_eu_config_bdw;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_tdl_2_flex_eu_config_bdw_len;
		break;

	default:
		BUG(); /* should have been validated in _init */
		return;
	}

	I915_WRITE(GDT_CHICKEN_BITS, 0xA0);
	config_oa_regs(dev_priv, dev_priv->oa_pmu.mux_regs,
		       dev_priv->oa_pmu.mux_regs_len);
	I915_WRITE(GDT_CHICKEN_BITS, 0x80);
	config_oa_regs(dev_priv, dev_priv->oa_pmu.b_counter_regs,
		       dev_priv->oa_pmu.b_counter_regs_len);

	configure_all_contexts(dev_priv);
}

static void bdw_disable_metric_set(struct perf_event *event)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);

	I915_WRITE(GEN6_UCGCTL1, (I915_READ(GEN6_UCGCTL1) &
				  ~GEN6_CSUNIT_CLOCK_GATE_DISABLE));
	I915_WRITE(GEN7_MISCCPCTL, (I915_READ(GEN7_MISCCPCTL) |
				    GEN7_DOP_CLOCK_GATE_ENABLE));
#warning "BDW: Do we need to write to CHICKEN2 to disable DOP clock gating when idle? (vpg does this)"
}

static void chv_enable_metric_set(struct perf_event *event)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);

	dev_priv->oa_pmu.mux_regs = NULL;
	dev_priv->oa_pmu.mux_regs_len = 0;
	dev_priv->oa_pmu.flex_regs = NULL;
	dev_priv->oa_pmu.flex_regs_len = 0;
	dev_priv->oa_pmu.b_counter_regs = NULL;
	dev_priv->oa_pmu.b_counter_regs_len = 0;

	switch (dev_priv->oa_pmu.metrics_set) {
	case I915_OA_METRICS_SET_3D:
		dev_priv->oa_pmu.mux_regs = i915_oa_3d_mux_config_chv;
		dev_priv->oa_pmu.mux_regs_len = i915_oa_3d_mux_config_chv_len;

		dev_priv->oa_pmu.b_counter_regs =
			i915_oa_3d_b_counter_config_chv;
		dev_priv->oa_pmu.b_counter_regs_len =
			i915_oa_3d_b_counter_config_chv_len;

		dev_priv->oa_pmu.flex_regs = i915_oa_3d_flex_eu_config_chv;
		dev_priv->oa_pmu.flex_regs_len = i915_oa_3d_flex_eu_config_chv_len;
		break;

	case I915_OA_METRICS_SET_COMPUTE:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_compute_mux_config_chv;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_compute_mux_config_chv_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_compute_b_counter_config_chv;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_compute_b_counter_config_chv_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_compute_flex_eu_config_chv;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_compute_flex_eu_config_chv_len;
		break;

	case I915_OA_METRICS_SET_RENDER_PIPE_PROFILE:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_render_pipe_profile_mux_config_chv;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_render_pipe_profile_mux_config_chv_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_render_pipe_profile_b_counter_config_chv;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_render_pipe_profile_b_counter_config_chv_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_render_pipe_profile_flex_eu_config_chv;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_render_pipe_profile_flex_eu_config_chv_len;
		break;

	case I915_OA_METRICS_SET_HDC_AND_SF:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_hdc_and_sf_mux_config_chv;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_hdc_and_sf_mux_config_chv_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_hdc_and_sf_b_counter_config_chv;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_hdc_and_sf_b_counter_config_chv_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_hdc_and_sf_flex_eu_config_chv;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_hdc_and_sf_flex_eu_config_chv_len;
		break;

	case I915_OA_METRICS_SET_L3_1:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_l3_1_mux_config_chv;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_l3_1_mux_config_chv_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_l3_1_b_counter_config_chv;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_l3_1_b_counter_config_chv_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_l3_1_flex_eu_config_chv;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_l3_1_flex_eu_config_chv_len;
		break;

	case I915_OA_METRICS_SET_L3_2:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_l3_2_mux_config_chv;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_l3_2_mux_config_chv_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_l3_2_b_counter_config_chv;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_l3_2_b_counter_config_chv_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_l3_2_flex_eu_config_chv;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_l3_2_flex_eu_config_chv_len;
		break;

	case I915_OA_METRICS_SET_L3_3:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_l3_3_mux_config_chv;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_l3_3_mux_config_chv_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_l3_3_b_counter_config_chv;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_l3_3_b_counter_config_chv_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_l3_3_flex_eu_config_chv;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_l3_3_flex_eu_config_chv_len;
		break;

	case I915_OA_METRICS_SET_L3_4:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_l3_4_mux_config_chv;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_l3_4_mux_config_chv_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_l3_4_b_counter_config_chv;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_l3_4_b_counter_config_chv_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_l3_4_flex_eu_config_chv;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_l3_4_flex_eu_config_chv_len;
		break;

	case I915_OA_METRICS_SET_RASTERIZER_AND_PIXEL_BACKEND:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_rasterizer_and_pixel_backend_mux_config_chv;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_rasterizer_and_pixel_backend_mux_config_chv_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_rasterizer_and_pixel_backend_b_counter_config_chv;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_rasterizer_and_pixel_backend_b_counter_config_chv_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_rasterizer_and_pixel_backend_flex_eu_config_chv;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_rasterizer_and_pixel_backend_flex_eu_config_chv_len;
		break;

	case I915_OA_METRICS_SET_SAMPLER_1:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_sampler_1_mux_config_chv;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_sampler_1_mux_config_chv_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_sampler_1_b_counter_config_chv;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_sampler_1_b_counter_config_chv_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_sampler_1_flex_eu_config_chv;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_sampler_1_flex_eu_config_chv_len;
		break;

	case I915_OA_METRICS_SET_SAMPLER_2:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_sampler_2_mux_config_chv;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_sampler_2_mux_config_chv_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_sampler_2_b_counter_config_chv;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_sampler_2_b_counter_config_chv_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_sampler_2_flex_eu_config_chv;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_sampler_2_flex_eu_config_chv_len;
		break;

	case I915_OA_METRICS_SET_TDL_1:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_tdl_1_mux_config_chv;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_tdl_1_mux_config_chv_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_tdl_1_b_counter_config_chv;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_tdl_1_b_counter_config_chv_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_tdl_1_flex_eu_config_chv;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_tdl_1_flex_eu_config_chv_len;
		break;

	case I915_OA_METRICS_SET_TDL_2:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_tdl_2_mux_config_chv;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_tdl_2_mux_config_chv_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_tdl_2_b_counter_config_chv;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_tdl_2_b_counter_config_chv_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_tdl_2_flex_eu_config_chv;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_tdl_2_flex_eu_config_chv_len;
		break;

	default:
		BUG(); /* should have been validated in _init */
		return;
	}

	I915_WRITE(GDT_CHICKEN_BITS, 0xA0);
	config_oa_regs(dev_priv, dev_priv->oa_pmu.mux_regs,
		       dev_priv->oa_pmu.mux_regs_len);
	I915_WRITE(GDT_CHICKEN_BITS, 0x80);
	config_oa_regs(dev_priv, dev_priv->oa_pmu.b_counter_regs,
		       dev_priv->oa_pmu.b_counter_regs_len);

	configure_all_contexts(dev_priv);
}

static void chv_disable_metric_set(struct perf_event *event)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);

	I915_WRITE(GEN6_UCGCTL1, (I915_READ(GEN6_UCGCTL1) &
				  ~GEN6_CSUNIT_CLOCK_GATE_DISABLE));
	I915_WRITE(GEN7_MISCCPCTL, (I915_READ(GEN7_MISCCPCTL) |
				    GEN7_DOP_CLOCK_GATE_ENABLE));
#warning "CHV: Do we need to write to CHICKEN2 to disable DOP clock gating when idle? (vpg does this)"
}

static void skl_enable_metric_set(struct perf_event *event)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);

	dev_priv->oa_pmu.mux_regs = NULL;
	dev_priv->oa_pmu.mux_regs_len = 0;
	dev_priv->oa_pmu.b_counter_regs = NULL;
	dev_priv->oa_pmu.b_counter_regs_len = 0;
	dev_priv->oa_pmu.flex_regs = NULL;
	dev_priv->oa_pmu.flex_regs_len = 0;

	switch (dev_priv->oa_pmu.metrics_set) {
	case I915_OA_METRICS_SET_3D:
		if (dev_priv->dev->pdev->revision < 2) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_3d_mux_config_1_1_sku_lt_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_3d_mux_config_1_1_sku_lt_0x02_skl_len;
		} else {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_3d_mux_config_1_1_sku_gte_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_3d_mux_config_1_1_sku_gte_0x02_skl_len;
		}

		dev_priv->oa_pmu.b_counter_regs =
			i915_oa_3d_b_counter_config_skl;
		dev_priv->oa_pmu.b_counter_regs_len =
			i915_oa_3d_b_counter_config_skl_len;

		dev_priv->oa_pmu.flex_regs = i915_oa_3d_flex_eu_config_skl;
		dev_priv->oa_pmu.flex_regs_len = i915_oa_3d_flex_eu_config_skl_len;
		break;

	case I915_OA_METRICS_SET_COMPUTE:
                if (INTEL_INFO(dev_priv)->slice_mask & 0x01 &&
		    dev_priv->dev->pdev->revision < 2) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_compute_mux_config_1_0_slice_mask_0x01_sku_lt_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_compute_mux_config_1_0_slice_mask_0x01_sku_lt_0x02_skl_len;
                } else if (INTEL_INFO(dev_priv)->slice_mask & 0x01 &&
			   dev_priv->dev->pdev->revision >= 2) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_compute_mux_config_1_0_slice_mask_0x01_sku_gte_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_compute_mux_config_1_0_slice_mask_0x01_sku_gte_0x02_skl_len;
                } else if (INTEL_INFO(dev_priv)->slice_mask & 0x02 &&
			   dev_priv->dev->pdev->revision < 2) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_compute_mux_config_1_2_slice_mask_0x02_sku_lt_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_compute_mux_config_1_2_slice_mask_0x02_sku_lt_0x02_skl_len;
                }

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_compute_b_counter_config_skl;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_compute_b_counter_config_skl_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_compute_flex_eu_config_skl;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_compute_flex_eu_config_skl_len;

		break;

	case I915_OA_METRICS_SET_RENDER_PIPE_PROFILE:
                if (dev_priv->dev->pdev->revision < 2) {
                        dev_priv->oa_pmu.mux_regs =
                                i915_oa_render_pipe_profile_mux_config_1_0_sku_lt_0x02_skl;
                        dev_priv->oa_pmu.mux_regs_len =
                                i915_oa_render_pipe_profile_mux_config_1_0_sku_lt_0x02_skl_len;
                } else {
                        dev_priv->oa_pmu.mux_regs =
                                i915_oa_render_pipe_profile_mux_config_1_0_sku_gte_0x02_skl;
                        dev_priv->oa_pmu.mux_regs_len =
                                i915_oa_render_pipe_profile_mux_config_1_0_sku_gte_0x02_skl_len;
                }

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_render_pipe_profile_b_counter_config_skl;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_render_pipe_profile_b_counter_config_skl_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_render_pipe_profile_flex_eu_config_skl;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_render_pipe_profile_flex_eu_config_skl_len;

		break;

	case I915_OA_METRICS_SET_MEMORY_READS:
                if (INTEL_INFO(dev_priv)->slice_mask & 0x01 &&
		    dev_priv->dev->pdev->revision < 2) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_memory_reads_mux_config_1_0_slice_mask_0x01_sku_lt_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_memory_reads_mux_config_1_0_slice_mask_0x01_sku_lt_0x02_skl_len;
                } else if (INTEL_INFO(dev_priv)->slice_mask & 0x01 &&
			   dev_priv->dev->pdev->revision >= 2) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_memory_reads_mux_config_1_0_slice_mask_0x01_sku_gte_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_memory_reads_mux_config_1_0_slice_mask_0x01_sku_gte_0x02_skl_len;
                }

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_memory_reads_b_counter_config_skl;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_memory_reads_b_counter_config_skl_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_memory_reads_flex_eu_config_skl;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_memory_reads_flex_eu_config_skl_len;

		break;

	case I915_OA_METRICS_SET_MEMORY_WRITES:
                if (INTEL_INFO(dev_priv)->slice_mask & 0x01 &&
		    dev_priv->dev->pdev->revision < 0x02) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_memory_writes_mux_config_1_0_slice_mask_0x01_sku_lt_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_memory_writes_mux_config_1_0_slice_mask_0x01_sku_lt_0x02_skl_len;
                } else if (INTEL_INFO(dev_priv)->slice_mask & 0x01 &&
			   dev_priv->dev->pdev->revision >= 0x02) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_memory_writes_mux_config_1_0_slice_mask_0x01_sku_gte_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_memory_writes_mux_config_1_0_slice_mask_0x01_sku_gte_0x02_skl_len;
                }

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_memory_writes_b_counter_config_skl;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_memory_writes_b_counter_config_skl_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_memory_writes_flex_eu_config_skl;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_memory_writes_flex_eu_config_skl_len;
		break;

	case I915_OA_METRICS_SET_COMPUTE_EXTENDED:
                if (INTEL_INFO(dev_priv)->subslice_mask & 0x1 &&
		    dev_priv->dev->pdev->revision < 2) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_compute_extended_mux_config_1_0_subslice_mask_0x01_sku_lt_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_compute_extended_mux_config_1_0_subslice_mask_0x01_sku_lt_0x02_skl_len;
                } else if (INTEL_INFO(dev_priv)->subslice_mask & 0x08 &&
			   dev_priv->dev->pdev->revision < 0x02) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_compute_extended_mux_config_1_1_subslice_mask_0x08_sku_lt_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_compute_extended_mux_config_1_1_subslice_mask_0x08_sku_lt_0x02_skl_len;
                } else if (INTEL_INFO(dev_priv)->subslice_mask & 0x02 &&
			   dev_priv->dev->pdev->revision < 2) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_compute_extended_mux_config_1_2_subslice_mask_0x02_sku_lt_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_compute_extended_mux_config_1_2_subslice_mask_0x02_sku_lt_0x02_skl_len;
                } else if (INTEL_INFO(dev_priv)->subslice_mask & 0x10 &&
			   dev_priv->dev->pdev->revision < 2) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_compute_extended_mux_config_1_3_subslice_mask_0x10_sku_lt_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_compute_extended_mux_config_1_3_subslice_mask_0x10_sku_lt_0x02_skl_len;
                } else if (INTEL_INFO(dev_priv)->subslice_mask & 0x04 &&
			   dev_priv->dev->pdev->revision < 2) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_compute_extended_mux_config_1_4_subslice_mask_0x04_sku_lt_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_compute_extended_mux_config_1_4_subslice_mask_0x04_sku_lt_0x02_skl_len;
                } else if (INTEL_INFO(dev_priv)->subslice_mask & 0x20 &&
			   dev_priv->dev->pdev->revision < 2) {
			dev_priv->oa_pmu.mux_regs =
				i915_oa_compute_extended_mux_config_1_5_subslice_mask_0x20_sku_lt_0x02_skl;
			dev_priv->oa_pmu.mux_regs_len =
				i915_oa_compute_extended_mux_config_1_5_subslice_mask_0x20_sku_lt_0x02_skl_len;
                }

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_compute_extended_b_counter_config_skl;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_compute_extended_b_counter_config_skl_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_compute_extended_flex_eu_config_skl;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_compute_extended_flex_eu_config_skl_len;
		break;

	case I915_OA_METRICS_SET_COMPUTE_L3_CACHE:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_compute_l3_cache_mux_config_skl;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_compute_l3_cache_mux_config_skl_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_compute_l3_cache_b_counter_config_skl;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_compute_l3_cache_b_counter_config_skl_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_compute_l3_cache_flex_eu_config_skl;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_compute_l3_cache_flex_eu_config_skl_len;
		break;

	case I915_OA_METRICS_SET_HDC_AND_SF:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_hdc_and_sf_mux_config_skl;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_hdc_and_sf_mux_config_skl_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_hdc_and_sf_b_counter_config_skl;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_hdc_and_sf_b_counter_config_skl_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_hdc_and_sf_flex_eu_config_skl;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_hdc_and_sf_flex_eu_config_skl_len;
		break;

	case I915_OA_METRICS_SET_L3_1:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_l3_1_mux_config_skl;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_l3_1_mux_config_skl_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_l3_1_b_counter_config_skl;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_l3_1_b_counter_config_skl_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_l3_1_flex_eu_config_skl;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_l3_1_flex_eu_config_skl_len;
		break;

	case I915_OA_METRICS_SET_L3_2:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_l3_2_mux_config_skl;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_l3_2_mux_config_skl_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_l3_2_b_counter_config_skl;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_l3_2_b_counter_config_skl_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_l3_2_flex_eu_config_skl;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_l3_2_flex_eu_config_skl_len;
		break;

	case I915_OA_METRICS_SET_L3_3:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_l3_3_mux_config_skl;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_l3_3_mux_config_skl_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_l3_3_b_counter_config_skl;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_l3_3_b_counter_config_skl_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_l3_3_flex_eu_config_skl;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_l3_3_flex_eu_config_skl_len;
		break;

	case I915_OA_METRICS_SET_RASTERIZER_AND_PIXEL_BACKEND:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_rasterizer_and_pixel_backend_mux_config_skl;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_rasterizer_and_pixel_backend_mux_config_skl_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_rasterizer_and_pixel_backend_b_counter_config_skl;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_rasterizer_and_pixel_backend_b_counter_config_skl_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_rasterizer_and_pixel_backend_flex_eu_config_skl;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_rasterizer_and_pixel_backend_flex_eu_config_skl_len;
		break;

	case I915_OA_METRICS_SET_SAMPLER:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_sampler_mux_config_skl;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_sampler_mux_config_skl_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_sampler_b_counter_config_skl;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_sampler_b_counter_config_skl_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_sampler_flex_eu_config_skl;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_sampler_flex_eu_config_skl_len;
		break;

	case I915_OA_METRICS_SET_TDL_1:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_tdl_1_mux_config_skl;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_tdl_1_mux_config_skl_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_tdl_1_b_counter_config_skl;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_tdl_1_b_counter_config_skl_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_tdl_1_flex_eu_config_skl;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_tdl_1_flex_eu_config_skl_len;
		break;

	case I915_OA_METRICS_SET_TDL_2:
                dev_priv->oa_pmu.mux_regs =
                        i915_oa_tdl_2_mux_config_skl;
                dev_priv->oa_pmu.mux_regs_len =
                        i915_oa_tdl_2_mux_config_skl_len;

                dev_priv->oa_pmu.b_counter_regs =
                        i915_oa_tdl_2_b_counter_config_skl;
                dev_priv->oa_pmu.b_counter_regs_len =
                        i915_oa_tdl_2_b_counter_config_skl_len;

                dev_priv->oa_pmu.flex_regs =
                        i915_oa_tdl_2_flex_eu_config_skl;
                dev_priv->oa_pmu.flex_regs_len =
                        i915_oa_tdl_2_flex_eu_config_skl_len;
		break;

	default:
		BUG(); /* should have been validated in _init */
		return;
	}

	I915_WRITE(GDT_CHICKEN_BITS, 0xA0);
	config_oa_regs(dev_priv, dev_priv->oa_pmu.mux_regs,
		       dev_priv->oa_pmu.mux_regs_len);
	I915_WRITE(GDT_CHICKEN_BITS, 0x80);
	config_oa_regs(dev_priv, dev_priv->oa_pmu.b_counter_regs,
		       dev_priv->oa_pmu.b_counter_regs_len);

	configure_all_contexts(dev_priv);
}

static void skl_disable_metric_set(struct perf_event *event)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);

	I915_WRITE(GEN6_UCGCTL1, (I915_READ(GEN6_UCGCTL1) &
				  ~GEN6_CSUNIT_CLOCK_GATE_DISABLE));
	I915_WRITE(GEN7_MISCCPCTL, (I915_READ(GEN7_MISCCPCTL) |
				    GEN7_DOP_CLOCK_GATE_ENABLE));
#warning "SKL: Do we need to write to CHICKEN2 to disable DOP clock gating when idle? (vpg does this)"
}

static struct intel_context *
lookup_context(struct drm_i915_private *dev_priv,
	       struct file *user_filp,
	       u32 ctx_user_handle)
{
	struct intel_context *ctx;

	mutex_lock(&dev_priv->dev->struct_mutex);
	list_for_each_entry(ctx, &dev_priv->context_list, link) {
		struct drm_file *drm_file;

		if (!ctx->file_priv)
			continue;

		drm_file = ctx->file_priv->file;

		if (user_filp->private_data == drm_file &&
		    ctx->user_handle == ctx_user_handle) {

			i915_gem_context_reference(ctx);

			mutex_unlock(&dev_priv->dev->struct_mutex);

			return ctx;
		}
	}
	mutex_unlock(&dev_priv->dev->struct_mutex);

	return NULL;
}

static int i915_oa_event_init(struct perf_event *event)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);
	drm_i915_oa_attr_t oa_attr;
	int format_size;
	int ret = 0;

	if (event->attr.type != event->pmu->type)
		return -ENOENT;

	ret = perf_copy_attr(to_user_ptr(event->attr.config),
			     &oa_attr,
			     offsetof(drm_i915_oa_attr_t, size),
			     false, /* don't allow a size of zero */
			     I915_OA_ATTR_SIZE_VER0,
			     sizeof(drm_i915_oa_attr_t));
	if (ret)
		return ret;

	/* To avoid the complexity of having to accurately filter
	 * counter snapshots and marshal to the appropriate client
	 * we currently only allow exclusive access */
	if (dev_priv->oa_pmu.oa_buffer.obj) {
		DRM_ERROR("OA unit already in use\n");
		return -EBUSY;
	}

	if (oa_attr.format >= I915_OA_FORMAT_MAX) {
		DRM_ERROR("Invalid OA report format\n");
		return -EINVAL;
	}

	format_size = dev_priv->oa_pmu.oa_formats[oa_attr.format].size;
	if (!format_size) {
		DRM_ERROR("Invalid OA report format\n");
		return -EINVAL;
	}

	dev_priv->oa_pmu.oa_buffer.format_size = format_size;

	dev_priv->oa_pmu.oa_buffer.format =
		dev_priv->oa_pmu.oa_formats[oa_attr.format].format;

	if (IS_HASWELL(dev_priv->dev)) {
		if (oa_attr.metrics_set <= 0 ||
		    oa_attr.metrics_set > I915_OA_METRICS_SET_MAX) {
			DRM_ERROR("Metric set not available\n");
			return -EINVAL;
		}
	} else if (IS_BROADWELL(dev_priv->dev) ||
		   IS_CHERRYVIEW(dev_priv->dev) ||
		   IS_SKYLAKE(dev_priv->dev)) {
		if (oa_attr.metrics_set != I915_OA_METRICS_SET_3D) {
			DRM_ERROR("Metric set not available\n");
			return -EINVAL;
		}
	} else {
		BUG(); /* pmu shouldn't have been registered */
		return -ENODEV;
	}

	dev_priv->oa_pmu.metrics_set = oa_attr.metrics_set;

	/* Since we are limited to an exponential scale for
	 * programming the OA sampling period we don't allow userspace
	 * to pass a precise attr.sample_period. */
	if (event->attr.freq ||
	    (event->attr.sample_period != 0 &&
	     event->attr.sample_period != 1))
		return -EINVAL;

	dev_priv->oa_pmu.periodic = event->attr.sample_period;

	/* Instead of allowing userspace to configure the period via
	 * attr.sample_period we instead accept an exponent whereby
	 * the sample_period will be:
	 *
	 *   80ns * 2^(period_exponent + 1)
	 */
	if (dev_priv->oa_pmu.periodic) {
		u64 period_exponent = oa_attr.timer_exponent;

		if (period_exponent > OA_EXPONENT_MAX) {
			DRM_ERROR("Sampling exponent too high\n");
			return -EINVAL;
		}

		if (period_exponent < i915_oa_event_min_timer_exponent &&
		    !capable(CAP_SYS_ADMIN)) {
			DRM_ERROR("Sampling period too high without root privileges\n");
			return -EACCES;
		}

		dev_priv->oa_pmu.period_exponent = period_exponent;
	} else if (oa_attr.timer_exponent) {
		DRM_ERROR("Sampling exponent specified without requesting periodic sampling");
		return -EINVAL;
	}

	/* We bypass the default perf core perf_paranoid_cpu() ||
	 * CAP_SYS_ADMIN check by using the PERF_PMU_CAP_IS_DEVICE
	 * flag and instead authenticate based on whether the current
	 * pid owns the specified context, or require CAP_SYS_ADMIN
	 * when collecting cross-context metrics.
	 */
	dev_priv->oa_pmu.specific_ctx = NULL;
	if (oa_attr.single_context) {
		u32 ctx_id = oa_attr.ctx_id;
		unsigned int drm_fd = oa_attr.drm_fd;
		struct fd fd = fdget(drm_fd);

		if (!fd.file)
			return -EBADF;

		dev_priv->oa_pmu.specific_ctx =
			lookup_context(dev_priv, fd.file, ctx_id);
		fdput(fd);

		if (!dev_priv->oa_pmu.specific_ctx) {
			DRM_ERROR("Failed to look up context with ID %u for opening perf event\n", ctx_id);
			return -EINVAL;
		}
	}

	if (!dev_priv->oa_pmu.specific_ctx &&
	    i915_oa_event_paranoid && !capable(CAP_SYS_ADMIN)) {
		DRM_ERROR("Insufficient privileges to open perf event\n");
		ret = -EACCES;
		goto err_ctx;
	}

	/* We have stable HW context IDs with execlists, whereas with
	 * a legacy context we need to consider that its pinned
	 * address could change. */
	if (i915.enable_execlists && dev_priv->oa_pmu.specific_ctx)
		dev_priv->oa_pmu.specific_ctx_id =
			intel_execlists_ctx_id(dev_priv->oa_pmu.specific_ctx);

	ret = alloc_oa_buffer(event);
	if (ret)
		goto err_ctx;

	BUG_ON(dev_priv->oa_pmu.exclusive_event);
	dev_priv->oa_pmu.exclusive_event = event;

	/* PRM - observability performance counters:
	 *
	 *   OACONTROL, performance counter enable, note:
	 *
	 *   "When this bit is set, in order to have coherent counts,
	 *   RC6 power state and trunk clock gating must be disabled.
	 *   This can be achieved by programming MMIO registers as
	 *   0xA094=0 and 0xA090[31]=1"
	 *
	 *   In our case we are expected that taking pm + FORCEWAKE
	 *   references will effectively disable RC6.
	 */
	intel_runtime_pm_get(dev_priv);
	intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);

	dev_priv->oa_pmu.ops.enable_metric_set(event);

	event->destroy = i915_oa_event_destroy;

	return 0;

err_ctx:
	if (dev_priv->oa_pmu.specific_ctx) {
		mutex_lock(&dev_priv->dev->struct_mutex);
		i915_gem_context_unreference(dev_priv->oa_pmu.specific_ctx);
		dev_priv->oa_pmu.specific_ctx = NULL;
		mutex_unlock(&dev_priv->dev->struct_mutex);
	}

	return ret;
}

/* Note: Although pmu methods are called with the corresponding
 * perf_event_context lock taken (so we don't need to worry about our pmu
 * methods contending with each other) update_oacontrol() may be called
 * asynchronously via the i915_oa_pmu_[un]register() hooks.
 */
static void gen7_update_oacontrol(struct drm_i915_private *dev_priv)
{
	BUG_ON(!spin_is_locked(&dev_priv->oa_pmu.lock));

	if (dev_priv->oa_pmu.event_active) {
		unsigned long ctx_id = 0;
		bool pinning_ok = false;

		if (dev_priv->oa_pmu.specific_ctx &&
		    dev_priv->oa_pmu.specific_ctx_id) {
			ctx_id = dev_priv->oa_pmu.specific_ctx_id;
			pinning_ok = true;
		}

		if (dev_priv->oa_pmu.specific_ctx == NULL || pinning_ok) {
			bool periodic = dev_priv->oa_pmu.periodic;
			u32 period_exponent = dev_priv->oa_pmu.period_exponent;
			u32 report_format = dev_priv->oa_pmu.oa_buffer.format;

			I915_WRITE(GEN7_OACONTROL,
				   (ctx_id & GEN7_OACONTROL_CTX_MASK) |
				   (period_exponent <<
				    GEN7_OACONTROL_TIMER_PERIOD_SHIFT) |
				   (periodic ?
				    GEN7_OACONTROL_TIMER_ENABLE : 0) |
				   (report_format <<
				    GEN7_OACONTROL_FORMAT_SHIFT) |
				   (ctx_id ?
				    GEN7_OACONTROL_PER_CTX_ENABLE : 0) |
				   GEN7_OACONTROL_ENABLE);
			return;
		}
	}

	I915_WRITE(GEN7_OACONTROL, 0);
}

static void gen7_event_start(struct perf_event *event, int flags)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);
	u32 oastatus1, tail;

	gen7_update_oacontrol(dev_priv);

	/* Reset the head ptr so we don't forward reports from before now. */
	oastatus1 = I915_READ(GEN7_OASTATUS1);
	tail = oastatus1 & GEN7_OASTATUS1_TAIL_MASK;
	I915_WRITE(GEN7_OASTATUS2, (tail & GEN7_OASTATUS2_HEAD_MASK) |
				    OA_MEM_SELECT_GGTT);
}

static void gen8_event_start(struct perf_event *event, int flags)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);
	u32 report_format = dev_priv->oa_pmu.oa_buffer.format;
	u32 tail;

	/* Note: we don't rely on the hardware to perform single context
	 * filtering and instead filter on the cpu based on the context-id
	 * field of reports */
	I915_WRITE(GEN8_OACONTROL, (report_format <<
				    GEN8_OA_REPORT_FORMAT_SHIFT) |
				   GEN8_OA_COUNTER_ENABLE);

	/* Reset the head ptr so we don't forward reports from before now. */
	tail = I915_READ(GEN8_OATAILPTR);
	I915_WRITE(GEN8_OAHEADPTR, tail);
}

static void i915_oa_event_start(struct perf_event *event, int flags)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);
	unsigned long lock_flags;

	spin_lock_irqsave(&dev_priv->oa_pmu.lock, lock_flags);

	dev_priv->oa_pmu.event_active = true;
	dev_priv->oa_pmu.ops.event_start(event, flags);

	mmiowb();
	spin_unlock_irqrestore(&dev_priv->oa_pmu.lock, lock_flags);

	if (event->attr.sample_period)
		hrtimer_start(&dev_priv->oa_pmu.timer, ns_to_ktime(FWD_PERIOD),
			      HRTIMER_MODE_REL_PINNED);

	event->hw.state = 0;
}

static void gen7_event_stop(struct perf_event *event, int flags)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);

	I915_WRITE(GEN7_OACONTROL, 0);
}

static void gen8_event_stop(struct perf_event *event, int flags)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);

	I915_WRITE(GEN8_OACONTROL, 0);
}

static void i915_oa_event_stop(struct perf_event *event, int flags)
{
	struct drm_i915_private *dev_priv =
		container_of(event->pmu, typeof(*dev_priv), oa_pmu.pmu);
	unsigned long lock_flags;

	spin_lock_irqsave(&dev_priv->oa_pmu.lock, lock_flags);

	dev_priv->oa_pmu.event_active = false;
	dev_priv->oa_pmu.ops.event_stop(event, flags);

	mmiowb();
	spin_unlock_irqrestore(&dev_priv->oa_pmu.lock, lock_flags);

	if (event->attr.sample_period) {
		hrtimer_cancel(&dev_priv->oa_pmu.timer);
		dev_priv->oa_pmu.ops.flush_oa_snapshots(dev_priv, false);
	}

	event->hw.state = PERF_HES_STOPPED;
}

static int i915_oa_event_add(struct perf_event *event, int flags)
{
	if (flags & PERF_EF_START)
		i915_oa_event_start(event, flags);

	return 0;
}

static void i915_oa_event_del(struct perf_event *event, int flags)
{
	i915_oa_event_stop(event, flags);
}

static void i915_oa_event_read(struct perf_event *event)
{
	struct drm_i915_private *i915 =
		container_of(event->pmu, typeof(*i915), oa_pmu.pmu);

	/* XXX: What counter would be useful here? */
	local64_set(&event->count, 0);
}

static int i915_oa_event_flush(struct perf_event *event)
{
	if (event->attr.sample_period) {
		struct drm_i915_private *i915 =
			container_of(event->pmu, typeof(*i915), oa_pmu.pmu);

		i915->oa_pmu.ops.flush_oa_snapshots(i915, true);
	}

	return 0;
}

static int i915_oa_event_event_idx(struct perf_event *event)
{
	return 0;
}

static void gen7_update_specific_hw_ctx_id(struct drm_i915_private *dev_priv,
					   u32 ctx_id)
{
	dev_priv->oa_pmu.specific_ctx_id = ctx_id;
	gen7_update_oacontrol(dev_priv);
}

void i915_oa_context_pin_notify(struct drm_i915_private *dev_priv,
				struct intel_context *context)
{
	unsigned long flags;

	if (i915.enable_execlists ||
	    dev_priv->oa_pmu.ops.update_specific_hw_ctx_id == NULL)
		return;

	spin_lock_irqsave(&dev_priv->oa_pmu.lock, flags);

	if (dev_priv->oa_pmu.specific_ctx == context) {
		struct drm_i915_gem_object *obj =
			context->legacy_hw_ctx.rcs_state;
		u32 ctx_id = i915_gem_obj_ggtt_offset(obj);

		dev_priv->oa_pmu.ops.update_specific_hw_ctx_id(dev_priv, ctx_id);
	}

	mmiowb();
	spin_unlock_irqrestore(&dev_priv->oa_pmu.lock, flags);
}

static void gen8_legacy_ctx_switch_notify(struct drm_i915_gem_request *req)
{
	struct intel_engine_cs *ring = req->ring;
	struct drm_i915_private *dev_priv = ring->dev->dev_private;
	const struct i915_oa_reg *flex_regs = dev_priv->oa_pmu.flex_regs;
	int n_flex_regs = dev_priv->oa_pmu.flex_regs_len;
	int ret;
	int i;

	if (!atomic_read(&ring->oa_state_dirty))
		return;

	ret = intel_ring_begin(req, n_flex_regs * 2 + 4);
	if (ret)
		return;

	intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(n_flex_regs + 1));

	intel_ring_emit(ring, GEN8_OACTXCONTROL);
	intel_ring_emit(ring,
			(dev_priv->oa_pmu.period_exponent <<
			 GEN8_OA_TIMER_PERIOD_SHIFT) |
			(dev_priv->oa_pmu.periodic ?
			 GEN8_OA_TIMER_ENABLE : 0) |
			GEN8_OA_COUNTER_RESUME);

	for (i = 0; i < n_flex_regs; i++) {
		intel_ring_emit(ring, flex_regs[i].addr);
		intel_ring_emit(ring, flex_regs[i].value);
	}
	intel_ring_emit(ring, MI_NOOP);
	intel_ring_advance(ring);

	atomic_set(&ring->oa_state_dirty, false);
}

void i915_oa_legacy_ctx_switch_notify(struct drm_i915_gem_request *req)
{
	struct intel_engine_cs *ring = req->ring;
	struct drm_i915_private *dev_priv = ring->dev->dev_private;
	unsigned long flags;

	if (dev_priv->oa_pmu.pmu.event_init == NULL ||
	    dev_priv->oa_pmu.ops.legacy_ctx_switch_notify == NULL)
		return;

	spin_lock_irqsave(&dev_priv->oa_pmu.lock, flags);

	if (dev_priv->oa_pmu.event_active)
		dev_priv->oa_pmu.ops.legacy_ctx_switch_notify(req);

	mmiowb();
	spin_unlock_irqrestore(&dev_priv->oa_pmu.lock, flags);
}

void i915_oa_update_reg_state(struct intel_engine_cs *ring, uint32_t *reg_state)
{
	struct drm_i915_private *dev_priv = ring->dev->dev_private;
	const struct i915_oa_reg *flex_regs = dev_priv->oa_pmu.flex_regs;
	int n_flex_regs = dev_priv->oa_pmu.flex_regs_len;
	int ctx_oactxctrl = dev_priv->oa_pmu.ctx_oactxctrl_off;
	int ctx_flexeu0 = dev_priv->oa_pmu.ctx_flexeu0_off;
	int i;

	if (!atomic_read(&ring->oa_state_dirty))
		return;

	reg_state[ctx_oactxctrl] = GEN8_OACTXCONTROL;
	reg_state[ctx_oactxctrl+1] = (dev_priv->oa_pmu.period_exponent <<
				      GEN8_OA_TIMER_PERIOD_SHIFT) |
				     (dev_priv->oa_pmu.periodic ?
				      GEN8_OA_TIMER_ENABLE : 0) |
				     GEN8_OA_COUNTER_RESUME;

	for (i = 0; i < n_flex_regs; i++) {
		uint32_t offset = flex_regs[i].addr;

		/* Map from mmio address to register state context
		 * offset... */

		offset -= EU_PERF_CNTL0;

		offset >>= 5; /* Flex EU mmio registers are separated by 256
			       * bytes, here they are separated by 8 */

		/* EU_PERF_CNTL0 offset in register state context... */
		offset += ctx_flexeu0;

		reg_state[offset] = flex_regs[i].addr;
		reg_state[offset+1] = flex_regs[i].value;
	}

	atomic_set(&ring->oa_state_dirty, false);
}

static struct ctl_table oa_table[] = {
	{
	 .procname = "oa_event_paranoid",
	 .data = &i915_oa_event_paranoid,
	 .maxlen = sizeof(i915_oa_event_paranoid),
	 .mode = 0644,
	 .proc_handler = proc_dointvec,
	 },
	{
	 .procname = "oa_event_min_timer_exponent",
	 .data = &i915_oa_event_min_timer_exponent,
	 .maxlen = sizeof(i915_oa_event_min_timer_exponent),
	 .mode = 0644,
	 .proc_handler = proc_dointvec_minmax,
	 .extra1 = &zero,
	 .extra2 = &oa_exponent_max,
	 },
	{}
};

static struct ctl_table i915_root[] = {
	{
	 .procname = "i915",
	 .maxlen = 0,
	 .mode = 0555,
	 .child = oa_table,
	 },
	{}
};

static struct ctl_table dev_root[] = {
	{
	 .procname = "dev",
	 .maxlen = 0,
	 .mode = 0555,
	 .child = i915_root,
	 },
	{}
};

void i915_oa_pmu_register(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = to_i915(dev);

	if (!(IS_HASWELL(dev) ||
	      IS_BROADWELL(dev) || IS_CHERRYVIEW(dev) ||
	      IS_SKYLAKE(dev)))
		return;

	dev_priv->oa_pmu.sysctl_header = register_sysctl_table(dev_root);

	/* We need to be careful about forwarding cpu metrics to
	 * userspace considering that PERF_PMU_CAP_IS_DEVICE bypasses
	 * the events/core security check that stops an unprivileged
	 * process collecting metrics for other processes.
	 */
	dev_priv->oa_pmu.dummy_regs = *task_pt_regs(current);

	hrtimer_init(&dev_priv->oa_pmu.timer,
		     CLOCK_MONOTONIC, HRTIMER_MODE_REL);
	dev_priv->oa_pmu.timer.function = hrtimer_sample;

	spin_lock_init(&dev_priv->oa_pmu.lock);

	dev_priv->oa_pmu.pmu.capabilities  = PERF_PMU_CAP_IS_DEVICE;

	/* Effectively disallow opening an event with a specific pid
	 * since we aren't interested in processes running on the cpu...
	 */
	dev_priv->oa_pmu.pmu.task_ctx_nr   = perf_invalid_context;

	dev_priv->oa_pmu.pmu.event_init	= i915_oa_event_init;
	dev_priv->oa_pmu.pmu.add	= i915_oa_event_add;
	dev_priv->oa_pmu.pmu.del	= i915_oa_event_del;
	dev_priv->oa_pmu.pmu.start	= i915_oa_event_start;
	dev_priv->oa_pmu.pmu.stop	= i915_oa_event_stop;
	dev_priv->oa_pmu.pmu.read	= i915_oa_event_read;
	dev_priv->oa_pmu.pmu.flush	= i915_oa_event_flush;
	dev_priv->oa_pmu.pmu.event_idx	= i915_oa_event_event_idx;

	if (IS_HASWELL(dev)) {
		dev_priv->oa_pmu.ops.init_oa_buffer = gen7_init_oa_buffer;
		dev_priv->oa_pmu.ops.enable_metric_set = hsw_enable_metric_set;
		dev_priv->oa_pmu.ops.disable_metric_set = hsw_disable_metric_set;
		dev_priv->oa_pmu.ops.event_start = gen7_event_start;
		dev_priv->oa_pmu.ops.event_stop = gen7_event_stop;
		dev_priv->oa_pmu.ops.update_specific_hw_ctx_id = gen7_update_specific_hw_ctx_id;
		dev_priv->oa_pmu.ops.flush_oa_snapshots = gen7_flush_oa_snapshots;

		dev_priv->oa_pmu.oa_formats = hsw_oa_formats;
	} else {
		dev_priv->oa_pmu.ops.init_oa_buffer = gen8_init_oa_buffer;
		dev_priv->oa_pmu.ops.event_start = gen8_event_start;
		dev_priv->oa_pmu.ops.event_stop = gen8_event_stop;
		dev_priv->oa_pmu.ops.flush_oa_snapshots = gen8_flush_oa_snapshots;

		dev_priv->oa_pmu.oa_formats = gen8_plus_oa_formats;

		if (!i915.enable_execlists) {
			dev_priv->oa_pmu.ops.legacy_ctx_switch_notify =
				gen8_legacy_ctx_switch_notify;
		}

		if (IS_BROADWELL(dev)) {
			dev_priv->oa_pmu.ops.enable_metric_set =
				bdw_enable_metric_set;
			dev_priv->oa_pmu.ops.disable_metric_set =
				bdw_disable_metric_set;
			dev_priv->oa_pmu.ctx_oactxctrl_off = 0x120;
			dev_priv->oa_pmu.ctx_flexeu0_off = 0x2ce;
		} else if (IS_CHERRYVIEW(dev)) {
			dev_priv->oa_pmu.ops.enable_metric_set =
				chv_enable_metric_set;
			dev_priv->oa_pmu.ops.disable_metric_set =
				chv_disable_metric_set;
			dev_priv->oa_pmu.ctx_oactxctrl_off = 0x120;
			dev_priv->oa_pmu.ctx_flexeu0_off = 0x2ce;
		} else if (IS_SKYLAKE(dev)) {
			dev_priv->oa_pmu.ops.enable_metric_set =
				skl_enable_metric_set;
			dev_priv->oa_pmu.ops.disable_metric_set =
				skl_disable_metric_set;
			dev_priv->oa_pmu.ctx_oactxctrl_off = 0x128;
			dev_priv->oa_pmu.ctx_flexeu0_off = 0x3de;
		}
	}

	if (perf_pmu_register(&dev_priv->oa_pmu.pmu, "i915_oa", -1))
		dev_priv->oa_pmu.pmu.event_init = NULL;
}

void i915_oa_pmu_unregister(struct drm_device *dev)
{
	struct drm_i915_private *i915 = to_i915(dev);

	if (i915->oa_pmu.pmu.event_init == NULL)
		return;

	unregister_sysctl_table(i915->oa_pmu.sysctl_header);

	perf_pmu_unregister(&i915->oa_pmu.pmu);
	i915->oa_pmu.pmu.event_init = NULL;
}
