# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"adder3in_tb_time_impl.v" \
"../../../../../Week4_ripple_adder.srcs/sources_1/new/adder4bit.v" \
"../../../../../Week4_ripple_adder.srcs/sim_1/new/adder3in_tb.v" \

# Do not sort compile order
nosort
