Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_012.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3193819 heartbeat IPC: 3.13105 cumulative IPC: 3.13105 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6390323 heartbeat IPC: 3.12842 cumulative IPC: 3.12973 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9587607 heartbeat IPC: 3.12765 cumulative IPC: 3.12904 (Simulation time: 0 hr 1 min 15 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12790785 heartbeat IPC: 3.1219 cumulative IPC: 3.12725 (Simulation time: 0 hr 1 min 40 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 15986446 heartbeat IPC: 3.12924 cumulative IPC: 3.12765 (Simulation time: 0 hr 2 min 5 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 15986446 (Simulation time: 0 hr 2 min 5 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 25768823 heartbeat IPC: 1.02225 cumulative IPC: 1.02225 (Simulation time: 0 hr 2 min 29 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 35615950 heartbeat IPC: 1.01552 cumulative IPC: 1.01887 (Simulation time: 0 hr 2 min 52 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 45683099 heartbeat IPC: 0.99333 cumulative IPC: 1.01021 (Simulation time: 0 hr 3 min 16 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 55828695 heartbeat IPC: 0.985649 cumulative IPC: 1.00396 (Simulation time: 0 hr 3 min 40 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 65806429 heartbeat IPC: 1.00223 cumulative IPC: 1.00361 (Simulation time: 0 hr 4 min 4 sec) 
Finished CPU 0 instructions: 50000001 cycles: 49819984 cumulative IPC: 1.00361 (Simulation time: 0 hr 4 min 4 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.00361 instructions: 50000001 cycles: 49819984
L1D TOTAL     ACCESS:   18377844  HIT:   17333813  MISS:    1044031
L1D LOAD      ACCESS:    6805728  HIT:    6327871  MISS:     477857
L1D RFO       ACCESS:    4997691  HIT:    4915602  MISS:      82089
L1D PREFETCH  ACCESS:    6574425  HIT:    6090340  MISS:     484085
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   15532363  ISSUED:   15290302  USEFUL:     296065  USELESS:     684439
L1D AVERAGE MISS LATENCY: 38.5259 cycles
L1I TOTAL     ACCESS:    8879109  HIT:    7547069  MISS:    1332040
L1I LOAD      ACCESS:    8554793  HIT:    7409555  MISS:    1145238
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:     324316  HIT:     137514  MISS:     186802
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    3614742  ISSUED:    3614742  USEFUL:     364927  USELESS:      47577
L1I AVERAGE MISS LATENCY: 23.6821 cycles
L2C TOTAL     ACCESS:    3372772  HIT:    2181082  MISS:    1191690
L2C LOAD      ACCESS:    1293977  HIT:     650329  MISS:     643648
L2C RFO       ACCESS:      80920  HIT:      32312  MISS:      48608
L2C PREFETCH  ACCESS:    1722353  HIT:    1223836  MISS:     498517
L2C WRITEBACK ACCESS:     275522  HIT:     274605  MISS:        917
L2C PREFETCH  REQUESTED:    5398019  ISSUED:    5377670  USEFUL:     130541  USELESS:     811661
L2C AVERAGE MISS LATENCY: 40.7313 cycles
LLC TOTAL     ACCESS:    2625509  HIT:    2474657  MISS:     150852
LLC LOAD      ACCESS:     633781  HIT:     602348  MISS:      31433
LLC RFO       ACCESS:      48606  HIT:      38585  MISS:      10021
LLC PREFETCH  ACCESS:    1781525  HIT:    1672549  MISS:     108976
LLC WRITEBACK ACCESS:     161597  HIT:     161175  MISS:        422
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      45410  USELESS:     165103
LLC AVERAGE MISS LATENCY: 162.148 cycles
Major fault: 0 Minor fault: 5596
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      24419  ROW_BUFFER_MISS:     126006
 DBUS_CONGESTED:      60646
 WQ ROW_BUFFER_HIT:      10243  ROW_BUFFER_MISS:      50204  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4607% MPKI: 1.00288 Average ROB Occupancy at Mispredict: 70.5271

Branch types
NOT_BRANCH: 40700937 81.4019%
BRANCH_DIRECT_JUMP: 469808 0.939616%
BRANCH_INDIRECT: 153732 0.307464%
BRANCH_CONDITIONAL: 6944055 13.8881%
BRANCH_DIRECT_CALL: 679876 1.35975%
BRANCH_INDIRECT_CALL: 168745 0.33749%
BRANCH_RETURN: 882491 1.76498%
BRANCH_OTHER: 0 0%

