// Generated on 2022-04-08 09:54:49 with Chisel code version 0.11
#define ADDR_BITS					33
#define MEM_BASE_ADDR				0x00000000
#define HBM_BASE_ADDR				0x00000000
#define ROB_DEPTH					0
#define MSHR_HASH_TABLES			3
#define MSHR_PER_HASH_TABLE			512
#define SE_BUF_ENTRIES_PER_ROW		4
#define SE_BUF_ROWS					2048
#define CACHE_WAYS					4
#define CACHE_SIZE					65536
#define CACHE_SIZE_REDUCTION_WIDTH	2
#define NUM_REQ_HANDLERS			4
#define REGS_PER_REQ_HANDLER		512
#define REGS_PER_REQ_HANDLER_MODULE	128
#define FPGAMSHR_EXISTS				1
