<!--   *  Copyright (c) 2005, Xilinx, Inc.  All Rights Reserved.           -->
<!--   *  Reproduction or reuse, in any form, without the explicit written -->
<!--   *  consent of Xilinx, Inc., is strictly prohibited.                 -->
<sysgenblock simulinkname="CORDIC 5.0 " block_type="cordic_v5_0">
  <icon width="95" height="142" wmark_color="white" bg_color="blue"/>
  <dll name="sysgen" entry_point="coregenimport_config"/>
  <handlers enablement="xlipmagiccallback_pass_evaluate_params"/>
  <libraries>
	  <library name="xbsIndex"/>
	  <library name="xbsMath"/>
	  <library name="xbsDSP"/> 
          <library name="xbsAXI4"/>
  </libraries>
  <blockgui label="Xilinx CORDIC 5.0">
    <editbox name="infoedit" default="CORDIC 5.0" read_only="true" evaluate="false" multi_line="true"/>
    <tabpane>
      <tab name="Coregen_Parameters_tab" label="Page 1">
        <etch name="Behaviour_cordic" label="Behaviour">
        <glayout cols="2">
        <etch label="Functional selection">
	<listbox name="functional_selection" default="Rotate" top_label="false" evaluate="false" label="Function" ctype="String" allow_advanced="false">
          <item value="Rotate"/>
          <item value="Translate"/>
          <item value="Sin_and_Cos"/>
          <item value="Sinh_and_Cosh"/>
          <item value="Arc_Tan"/>
          <item value="Arc_Tanh"/>
          <item value="Square_Root"/>
	</listbox>
        </etch>
        <etch label="Architectural configuration">
        <radiogroup name="architectural_configuration" default="Parallel" top_label="false" evaluate="false" label="Configuration" ctype="String" allow_advanced="false">
          <item value="Word_Serial"/>
          <item value="Parallel"/>
        </radiogroup>
        </etch>
        <etch label="Pipelining mode"> 
        <radiogroup name="pipelining_mode" default="Maximum" top_label="false" evaluate="false" label="Pipeline" ctype="String" allow_advanced="false">
          <item value="No_Pipelining"/>
          <item value="Optimal"/>
          <item value="Maximum"/>
        </radiogroup>
        </etch>
        </glayout>
        </etch>
        <etch name="Format_cordic" label="Data format">
        <glayout cols="2">
        <etch label="Data format">
        <radiogroup name="data_format" default="SignedFraction" top_label="false" evaluate="false" label="Data format" ctype="String" allow_advanced="false">
          <item value="SignedFraction"/>
          <item value="UnsignedFraction"/>
          <item value="UnsignedInteger"/>
        </radiogroup>
        </etch>
        <etch label="Phase format">
        <radiogroup name="phase_format" default="Radians" top_label="false" evaluate="false" label="Phase format" ctype="String" allow_advanced="false">
          <item value="Radians"/>
          <item value="Scaled_Radians"/>
        </radiogroup>
        </etch>

	<etch label="Input/Output Options">
        <!-- <checkbox name="register_inputs" default="on" label="Register inputs" ctype="Bool" allow_advanced="false"/> -->
        <editbox name="input_width" default="16" top_label="false" evaluate="true" label="Input width" ctype="Int"/>        
        <editbox name="output_width" default="16" top_label="false" evaluate="true" label="Output width" ctype="Int"/>
        <!-- <checkbox name="register_outputs" default="on" label="Register outputs" ctype="Bool" allow_advanced="false"/> -->
        </etch>
        <etch label="Round mode">
        <listbox name="round_mode" default="Truncate" top_label="false" evaluate="false" label="Round" ctype="String" allow_advanced="false">
          <item value="Truncate"/>
          <item value="Round_Pos_Inf"/>
          <item value="Round_Pos_Neg_Inf"/>
          <item value="Nearest_Even"/>
        </listbox>
        </etch>
        </glayout>
        </etch>
      </tab>      
      <tab name="Coregen_Parameters_tab3" label="Page 2">
        <etch label="Advanced Configuration Parameters">
        <editbox name="iterations" default="0" top_label="false" evaluate="true" label="Iterations" ctype="Int"/>
        <editbox name="precision" default="0" top_label="false" evaluate="true" label="Precision" ctype="Int"/>
        <glayout cols="2">
        <listbox name="compensation_scaling" default="No_Scale_Compensation" evaluate="false" label="Compensation scaling" ctype="String" allow_advanced="false">
          <item value="No_Scale_Compensation"/>
          <item value="LUT_based"/>
          <item value="BRAM"/>
          <item value="Embedded_Multiplier"/>
        </listbox>
        <checkbox name="coarse_rotation" default="on" label="Course rotation" ctype="Bool" allow_advanced="false"/>
        </glayout>
        </etch>
        <!-- <checkbox name="ce" default="off" label="CE (Specifies if the core has a Clock Enable input)" ctype="Bool" allow_advanced="false"/> -->
        <etch label="Optional ports">
        <glayout cols="3">
        <etch label="Standard">
          <checkbox name="aclken" default="off" label="aclken" ctype="Bool" allow_advanced="false"/>
          <checkbox name="aresetn" default="off" label="aresetn" ctype="Bool" allow_advanced="false"/>
          <checkbox name="out_tready" default="off" label="tready" ctype="Bool" allow_advanced="false"/>
        </etch>
        <etch label="Cartesian">
          <checkbox name="cartesian_has_tuser" default="off" label="tuser" ctype="Bool" allow_advanced="false"/>	        
          <checkbox name="cartesian_has_tlast" default="off" label="tlast" ctype="Bool" allow_advanced="false"/>
          <editbox name="cartesian_tuser_width" default="1" top_label="false" evaluate="true" label="tuser width" ctype="Int"/>
        </etch>
        <etch label="Phase">
          <checkbox name="phase_has_tuser" default="off" label="tuser" ctype="Bool" allow_advanced="false"/>
          <checkbox name="phase_has_tlast" default="off" label="tlast" ctype="Bool" allow_advanced="false"/>          
          <editbox name="phase_tuser_width" default="1" top_label="false" evaluate="true" label="tuser width" ctype="Int"/>
        </etch>
        </glayout>
        <listbox name="out_tlast_behv" default="Null" top_label="false" evaluate="false" label="Tlast behaviour" ctype="String" allow_advanced="false">
	  <item value="Null"/>
	  <item value="Pass_Cartesian_TLAST"/>
	  <item value="Pass_Phase_TLAST"/>
	  <item value="OR_all_TLASTs"/>
	  <item value="AND_all_TLASTs"/>
        </listbox>         
        </etch>
        <glayout cols="2">
        <etch label="Flow control">
        <radiogroup name="flow_control" default="NonBlocking" top_label="false" evaluate="false" label="AXI behaviour" ctype="String" allow_advanced="false">
	   <item value="NonBlocking"/>
	   <item value="Blocking"/>
	</radiogroup>
        <radiogroup name="optimize_goal" default="Resources" top_label="false" evaluate="false" label="Optimization" ctype="String" allow_advanced="false">
	   <item value="Resources"/>
	   <item value="Performance"/>
        </radiogroup>
        </etch>        
        </glayout>        
      </tab>      
      <tab name="Implementation_tab" label="Implementation">
        <etch label="Block Icon Display">
          <checkbox name="trim_axipin_name" default="on" label="Display shortened port names" ctype="Int" evaluate="true" allow_advanced="false"/>
        </etch>       
        <etch label="FPGA Area Estimation">
          <checkbox name="xl_use_area" default="off" label="Define FPGA area for resource estimation" ctype="Bool" allow_advanced="false"/>
          <editbox name="xl_area" default="[0,0,0,0,0,0,0]" top_label="true" evaluate="true" label="FPGA area [slices, FFs, BRAMs, LUTs, IOBs, emb. mults, TBUFs]" />
        </etch>
      </tab>
    </tabpane>
    <!-- IP Import Specific Parameters -->
    <hiddenvar name="ip_name" default="CORDIC" evaluate="false" ctype="String"/>
    <hiddenvar name="ip_version" default="5.0" evaluate="false" ctype="String"/>
    <hiddenvar name="dsptool_ready" default="true" evaluate="true" ctype="Bool"/>
    <hiddenvar name="ipcore_usecache" default="true" evaluate="true" ctype="Bool"/>
    <hiddenvar name="ipcore_useipmodelcache" default="true" evaluate="true" ctype="Bool"/>
    <!-- IP Import Wrapper Specific Parameters -->
    <hiddenvar name="wrapper_available" default="true" evaluate="true" ctype="Bool"/>
    <hiddenvar name="port_translation_map" default="{ 'aclken' => 'en', 'aresetn' => 'rst' }" evaluate="false" ctype="String"/>
  </blockgui>
</sysgenblock>

