#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 11 13:11:06 2017
# Process ID: 3148
# Current directory: /auto/homes/hc475/P35/rtl
# Command line: vivado
# Log file: /auto/homes/hc475/P35/rtl/vivado.log
# Journal file: /auto/homes/hc475/P35/rtl/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /auto/homes/hc475/P35/rtl/top/top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 5894.215 ; gain = 116.719 ; free physical = 5622 ; free virtual = 6701
launch_sdk -workspace /auto/homes/hc475/P35/rtl/top/top.sdk -hwspec /auto/homes/hc475/P35/rtl/top/top.sdk/top_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /auto/homes/hc475/P35/rtl/top/top.sdk -hwspec /auto/homes/hc475/P35/rtl/top/top.sdk/top_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- user.org:user:nn0:1.0 - nn0_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <top> from BD file </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5978.582 ; gain = 57.902 ; free physical = 4669 ; free virtual = 6034
close_project
open_project /auto/homes/hc475/P35/rtl/matS/matS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mat_mul_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
xvlog -m64 --relax -prj Mat_mul_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/p_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/multiple_mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multple_mat
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/src/src/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_mul_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto b5eae038f296405f9f3cca1cd3bfbad4 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mat_mul_TB_behav xil_defaultlib.Mat_mul_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.p_multiplier
Compiling module xil_defaultlib.multple_mat_default
Compiling module xil_defaultlib.Mat_mul_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mat_mul_TB_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav/xsim.dir/Mat_mul_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 11 13:21:03 2017. For additional details about this file, please refer to the WebTalk help file at /usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 13:21:03 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/auto/homes/hc475/P35/rtl/matS/matS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mat_mul_TB_behav -key {Behavioral:sim_1:Functional:Mat_mul_TB} -tclbatch {Mat_mul_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source Mat_mul_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "/auto/homes/hc475/P35/rtl/src/src/TB.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mat_mul_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 6079.227 ; gain = 45.301 ; free physical = 4475 ; free virtual = 5967
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /auto/homes/hc475/P35/rtl/top/top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/data/ip'.
open_bd_design {/auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- user.org:user:nn0:1.0 - nn0_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <top> from BD file </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd>
set_property location {3 832 134} [get_bd_cells nn0_0]
ipx::edit_ip_in_project -upgrade true -name nn0_v1_0_project -directory /auto/homes/hc475/P35/rtl/top/top.tmp/nn0_v1_0_project /auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/groups/ecad/xilinx/Vivado2017/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6139.031 ; gain = 15.004 ; free physical = 4272 ; free virtual = 5784
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project top
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
report_ip_status -name ip_status
current_project nn0_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
current_project top
upgrade_ip -vlnv user.org:user:nn0:1.0 [get_ips  top_nn0_0_0] -log ip_upgrade.log
Upgrading '/auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded top_nn0_0_0 (nn0_v1.0 1.0) from revision 3 to revision 4
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/auto/homes/hc475/P35/rtl/top/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips top_nn0_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd]
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top_wrapper.v
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nn0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6242.727 ; gain = 86.621 ; free physical = 4137 ; free virtual = 5696
catch { config_ip_cache -export [get_ips -all top_nn0_0_0] }
catch { config_ip_cache -export [get_ips -all top_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_auto_pc_0, cache-ID = ee0aba4ff80225b3; cache size = 1.925 MB.
export_ip_user_files -of_objects [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd]
launch_runs -jobs 2 top_nn0_0_0_synth_1
[Tue Apr 11 13:40:55 2017] Launched top_nn0_0_0_synth_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -directory /auto/homes/hc475/P35/rtl/top/top.ip_user_files/sim_scripts -ip_user_files_dir /auto/homes/hc475/P35/rtl/top/top.ip_user_files -ipstatic_source_dir /auto/homes/hc475/P35/rtl/top/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/modelsim} {questa=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/questa} {ies=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/ies} {vcs=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/vcs} {riviera=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 11 13:41:08 2017] Launched top_nn0_0_0_synth_1, synth_1...
Run output will be captured here:
top_nn0_0_0_synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/synth_1/runme.log
[Tue Apr 11 13:41:08 2017] Launched impl_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/impl_1/runme.log
current_project nn0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project top
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
report_ip_status -name ip_status
current_project nn0_v1_0_project
current_project top
upgrade_ip -vlnv user.org:user:nn0:1.0 [get_ips  top_nn0_0_0] -log ip_upgrade.log
Upgrading '/auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded top_nn0_0_0 (nn0_v1.0 1.0) from revision 4 to revision 5
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/auto/homes/hc475/P35/rtl/top/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips top_nn0_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd]
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top_wrapper.v
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nn0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.hwdef
catch { config_ip_cache -export [get_ips -all top_nn0_0_0] }
catch { config_ip_cache -export [get_ips -all top_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_auto_pc_0, cache-ID = ee0aba4ff80225b3; cache size = 1.925 MB.
export_ip_user_files -of_objects [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd]
launch_runs -jobs 2 top_nn0_0_0_synth_1
[Tue Apr 11 13:48:02 2017] Launched top_nn0_0_0_synth_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -directory /auto/homes/hc475/P35/rtl/top/top.ip_user_files/sim_scripts -ip_user_files_dir /auto/homes/hc475/P35/rtl/top/top.ip_user_files -ipstatic_source_dir /auto/homes/hc475/P35/rtl/top/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/modelsim} {questa=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/questa} {ies=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/ies} {vcs=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/vcs} {riviera=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top_wrapper.v" into library work [/auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.v" into library work [/auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.v:1]
[Tue Apr 11 13:48:40 2017] Launched top_nn0_0_0_synth_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
[Tue Apr 11 13:48:40 2017] Launched synth_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 11 13:51:56 2017] Launched impl_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/impl_1/runme.log
current_project nn0_v1_0_project
current_project top
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
report_ip_status -name ip_status
current_project nn0_v1_0_project
current_project top
upgrade_ip -vlnv user.org:user:nn0:1.0 [get_ips  top_nn0_0_0] -log ip_upgrade.log
Upgrading '/auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded top_nn0_0_0 from nn0_v1.0 1.0 to nn0_v1.0 1.0
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/auto/homes/hc475/P35/rtl/top/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips top_nn0_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd]
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top_wrapper.v
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nn0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.hwdef
catch { config_ip_cache -export [get_ips -all top_nn0_0_0] }
catch { config_ip_cache -export [get_ips -all top_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_auto_pc_0, cache-ID = ee0aba4ff80225b3; cache size = 1.925 MB.
export_ip_user_files -of_objects [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd]
launch_runs -jobs 2 top_nn0_0_0_synth_1
[Tue Apr 11 13:56:14 2017] Launched top_nn0_0_0_synth_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -directory /auto/homes/hc475/P35/rtl/top/top.ip_user_files/sim_scripts -ip_user_files_dir /auto/homes/hc475/P35/rtl/top/top.ip_user_files -ipstatic_source_dir /auto/homes/hc475/P35/rtl/top/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/modelsim} {questa=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/questa} {ies=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/ies} {vcs=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/vcs} {riviera=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 11 13:56:34 2017] Launched top_nn0_0_0_synth_1, synth_1...
Run output will be captured here:
top_nn0_0_0_synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/synth_1/runme.log
[Tue Apr 11 13:56:34 2017] Launched impl_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/synth_1

reset_run top_nn0_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1

report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 11 13:57:22 2017] Launched top_nn0_0_0_synth_1, synth_1...
Run output will be captured here:
top_nn0_0_0_synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/synth_1/runme.log
[Tue Apr 11 13:57:22 2017] Launched impl_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/impl_1/runme.log
current_project nn0_v1_0_project
current_project top
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
report_ip_status -name ip_status
current_project nn0_v1_0_project
current_project top
upgrade_ip -vlnv user.org:user:nn0:1.0 [get_ips  top_nn0_0_0] -log ip_upgrade.log
Upgrading '/auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded top_nn0_0_0 from nn0_v1.0 1.0 to nn0_v1.0 1.0
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/auto/homes/hc475/P35/rtl/top/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips top_nn0_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd]
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top_wrapper.v
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nn0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6376.129 ; gain = 14.000 ; free physical = 3850 ; free virtual = 5510
catch { config_ip_cache -export [get_ips -all top_nn0_0_0] }
catch { config_ip_cache -export [get_ips -all top_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_auto_pc_0, cache-ID = ee0aba4ff80225b3; cache size = 1.925 MB.
export_ip_user_files -of_objects [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd]
launch_runs -jobs 2 top_nn0_0_0_synth_1
[Tue Apr 11 14:17:29 2017] Launched top_nn0_0_0_synth_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -directory /auto/homes/hc475/P35/rtl/top/top.ip_user_files/sim_scripts -ip_user_files_dir /auto/homes/hc475/P35/rtl/top/top.ip_user_files -ipstatic_source_dir /auto/homes/hc475/P35/rtl/top/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/modelsim} {questa=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/questa} {ies=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/ies} {vcs=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/vcs} {riviera=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 11 14:17:54 2017] Launched top_nn0_0_0_synth_1, synth_1...
Run output will be captured here:
top_nn0_0_0_synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/synth_1/runme.log
[Tue Apr 11 14:17:54 2017] Launched impl_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/impl_1/runme.log
current_project nn0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0/src/multiple_mat.v" into library work [/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0/src/multiple_mat.v:1]
[Tue Apr 11 17:22:10 2017] Launched synth_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.tmp/nn0_v1_0_project/nn0_v1_0_project.runs/synth_1/runme.log
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project top
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
report_ip_status -name ip_status
current_project nn0_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
current_project top
upgrade_ip -vlnv user.org:user:nn0:1.0 [get_ips  top_nn0_0_0] -log ip_upgrade.log
Upgrading '/auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded top_nn0_0_0 (nn0_v1.0 1.0) from revision 5 to revision 7
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/auto/homes/hc475/P35/rtl/top/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips top_nn0_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd]
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top_wrapper.v
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nn0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.hwdef
catch { config_ip_cache -export [get_ips -all top_nn0_0_0] }
catch { config_ip_cache -export [get_ips -all top_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_auto_pc_0, cache-ID = ee0aba4ff80225b3; cache size = 1.925 MB.
export_ip_user_files -of_objects [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd]
launch_runs -jobs 2 top_nn0_0_0_synth_1
[Tue Apr 11 17:23:48 2017] Launched top_nn0_0_0_synth_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -directory /auto/homes/hc475/P35/rtl/top/top.ip_user_files/sim_scripts -ip_user_files_dir /auto/homes/hc475/P35/rtl/top/top.ip_user_files -ipstatic_source_dir /auto/homes/hc475/P35/rtl/top/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/modelsim} {questa=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/questa} {ies=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/ies} {vcs=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/vcs} {riviera=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
current_project nn0_v1_0_project
current_project top
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
report_ip_status -name ip_status
current_project nn0_v1_0_project
current_project top
current_project nn0_v1_0_project
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0/src/multiple_mat.v" into library work [/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0/src/multiple_mat.v:1]
[Tue Apr 11 17:46:22 2017] Launched synth_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.tmp/nn0_v1_0_project/nn0_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0/src/multiple_mat.v" into library work [/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0/src/multiple_mat.v:1]
[Tue Apr 11 17:47:38 2017] Launched synth_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.tmp/nn0_v1_0_project/nn0_v1_0_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Apr 11 17:48:31 2017] Launched impl_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.tmp/nn0_v1_0_project/nn0_v1_0_project.runs/impl_1/runme.log
current_project top
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
report_ip_status -name ip_status
current_project nn0_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    ::bd::board_utils::is_intf_pin Line 3
current_project top
upgrade_ip -vlnv user.org:user:nn0:1.0 [get_ips  top_nn0_0_0] -log ip_upgrade.log
Upgrading '/auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded top_nn0_0_0 (nn0_v1.0 1.0) from revision 7 to revision 8
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/auto/homes/hc475/P35/rtl/top/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips top_nn0_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {200}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/synth_1

reset_run top_processing_system7_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/top_processing_system7_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top_wrapper.v
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] top_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nn0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_rst_ps7_0_50M_0, cache-ID = 283d7b4fc4ef5896; cache size = 1.925 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_auto_pc_0, cache-ID = ee0aba4ff80225b3; cache size = 1.925 MB.
[Tue Apr 11 17:52:45 2017] Launched top_processing_system7_0_0_synth_1, top_nn0_0_0_synth_1, synth_1...
Run output will be captured here:
top_processing_system7_0_0_synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/top_processing_system7_0_0_synth_1/runme.log
top_nn0_0_0_synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/synth_1/runme.log
[Tue Apr 11 17:52:45 2017] Launched impl_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 6502.316 ; gain = 13.062 ; free physical = 3048 ; free virtual = 5125
current_project nn0_v1_0_project
current_project top
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
report_ip_status -name ip_status
current_project nn0_v1_0_project
current_project top
upgrade_ip -vlnv user.org:user:nn0:1.0 [get_ips  top_nn0_0_0] -log ip_upgrade.log
Upgrading '/auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded top_nn0_0_0 from nn0_v1.0 1.0 to nn0_v1.0 1.0
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/auto/homes/hc475/P35/rtl/top/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips top_nn0_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd]
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top_wrapper.v
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nn0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 6525.418 ; gain = 5.906 ; free physical = 2940 ; free virtual = 5026
catch { config_ip_cache -export [get_ips -all top_nn0_0_0] }
catch { config_ip_cache -export [get_ips -all top_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_auto_pc_0, cache-ID = ee0aba4ff80225b3; cache size = 2.605 MB.
export_ip_user_files -of_objects [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd]
launch_runs -jobs 2 top_nn0_0_0_synth_1
[Tue Apr 11 18:08:52 2017] Launched top_nn0_0_0_synth_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -directory /auto/homes/hc475/P35/rtl/top/top.ip_user_files/sim_scripts -ip_user_files_dir /auto/homes/hc475/P35/rtl/top/top.ip_user_files -ipstatic_source_dir /auto/homes/hc475/P35/rtl/top/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/modelsim} {questa=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/questa} {ies=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/ies} {vcs=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/vcs} {riviera=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 11 18:09:31 2017] Launched top_nn0_0_0_synth_1, synth_1...
Run output will be captured here:
top_nn0_0_0_synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/synth_1/runme.log
[Tue Apr 11 18:09:31 2017] Launched impl_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/synth_1

reset_run top_nn0_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1

current_project nn0_v1_0_project
current_project top
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/auto/homes/hc475/P35/rtl/ip_repo/nn0_1.0'.
report_ip_status -name ip_status
current_project nn0_v1_0_project
current_project top
upgrade_ip -vlnv user.org:user:nn0:1.0 [get_ips  top_nn0_0_0] -log ip_upgrade.log
Upgrading '/auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-1972] Upgraded top_nn0_0_0 from nn0_v1.0 1.0 to nn0_v1.0 1.0
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/auto/homes/hc475/P35/rtl/top/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips top_nn0_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd]
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top_wrapper.v
Wrote  : </auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nn0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/hdl/top.hwdef
catch { config_ip_cache -export [get_ips -all top_nn0_0_0] }
catch { config_ip_cache -export [get_ips -all top_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_auto_pc_0, cache-ID = ee0aba4ff80225b3; cache size = 2.605 MB.
export_ip_user_files -of_objects [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd]
launch_runs -jobs 2 top_nn0_0_0_synth_1
[Tue Apr 11 18:10:35 2017] Launched top_nn0_0_0_synth_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /auto/homes/hc475/P35/rtl/top/top.srcs/sources_1/bd/top/top.bd] -directory /auto/homes/hc475/P35/rtl/top/top.ip_user_files/sim_scripts -ip_user_files_dir /auto/homes/hc475/P35/rtl/top/top.ip_user_files -ipstatic_source_dir /auto/homes/hc475/P35/rtl/top/top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/modelsim} {questa=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/questa} {ies=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/ies} {vcs=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/vcs} {riviera=/auto/homes/hc475/P35/rtl/top/top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Apr 11 18:11:15 2017] Launched top_nn0_0_0_synth_1, synth_1...
Run output will be captured here:
top_nn0_0_0_synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/top_nn0_0_0_synth_1/runme.log
synth_1: /auto/homes/hc475/P35/rtl/top/top.runs/synth_1/runme.log
[Tue Apr 11 18:11:15 2017] Launched impl_1...
Run output will be captured here: /auto/homes/hc475/P35/rtl/top/top.runs/impl_1/runme.log
