// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "02/12/2023 09:16:30"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SingleCycleProcessor2 (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clock,
	write_inst,
	pc_out,
	inst,
	alu_out,
	WBSel_mux_out);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clock;
input 	[31:0] write_inst;
output 	[31:0] pc_out;
output 	[31:0] inst;
output 	[31:0] alu_out;
output 	[31:0] WBSel_mux_out;

// Design Ports Information
// clock	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[0]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[2]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[3]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[4]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[6]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[7]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[8]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[9]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[10]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[11]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[12]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[13]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[14]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[15]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[16]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[17]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[18]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[19]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[20]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[21]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[22]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[23]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[24]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[25]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[26]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[27]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[28]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[29]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[30]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_inst[31]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[0]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[2]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[3]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[5]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[7]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[8]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[9]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[10]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[11]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[12]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[13]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[14]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[15]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[16]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[17]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[18]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[19]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[20]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[21]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[22]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[23]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[24]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[25]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[26]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[27]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[28]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[29]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[30]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_out[31]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[0]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[1]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[3]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[4]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[5]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[7]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[8]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[9]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[10]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[11]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[12]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[13]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[14]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[15]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[16]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[17]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[18]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[19]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[20]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[21]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[22]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[23]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[24]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[25]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[26]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[27]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[28]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[29]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[30]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inst[31]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[0]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[2]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[3]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[4]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[5]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[6]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[7]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[8]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[9]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[10]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[11]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[12]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[13]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[14]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[15]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[16]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[17]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[18]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[19]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[20]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[21]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[22]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[23]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[24]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[25]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[26]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[27]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[28]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[29]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[30]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[31]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[0]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[2]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[3]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[4]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[5]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[6]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[7]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[8]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[9]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[10]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[11]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[12]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[13]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[14]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[15]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[16]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[17]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[18]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[19]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[20]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[21]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[22]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[23]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[24]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[25]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[26]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[27]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[28]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[29]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[30]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WBSel_mux_out[31]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("SingleCycleProcessor2_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \clock~input_o ;
wire \write_inst[0]~input_o ;
wire \write_inst[1]~input_o ;
wire \write_inst[2]~input_o ;
wire \write_inst[3]~input_o ;
wire \write_inst[4]~input_o ;
wire \write_inst[5]~input_o ;
wire \write_inst[6]~input_o ;
wire \write_inst[7]~input_o ;
wire \write_inst[8]~input_o ;
wire \write_inst[9]~input_o ;
wire \write_inst[10]~input_o ;
wire \write_inst[11]~input_o ;
wire \write_inst[12]~input_o ;
wire \write_inst[13]~input_o ;
wire \write_inst[14]~input_o ;
wire \write_inst[15]~input_o ;
wire \write_inst[16]~input_o ;
wire \write_inst[17]~input_o ;
wire \write_inst[18]~input_o ;
wire \write_inst[19]~input_o ;
wire \write_inst[20]~input_o ;
wire \write_inst[21]~input_o ;
wire \write_inst[22]~input_o ;
wire \write_inst[23]~input_o ;
wire \write_inst[24]~input_o ;
wire \write_inst[25]~input_o ;
wire \write_inst[26]~input_o ;
wire \write_inst[27]~input_o ;
wire \write_inst[28]~input_o ;
wire \write_inst[29]~input_o ;
wire \write_inst[30]~input_o ;
wire \write_inst[31]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \~GND~combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~0_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~6_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~3_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~11 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~12_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~2_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~13 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~14_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~5_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~8_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~9_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~13_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [15:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [127:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [4:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [127:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [6:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [127:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [7:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ;
wire [17:0] \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ;

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [10];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [11];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [12];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [13];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [14];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [15];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [16] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [16];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [17] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [17];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [10];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [11];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [12];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [13];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [14];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [15];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [16];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [17];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [18] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [19] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [1];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [20] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [2];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [21] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [3];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [22] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [4];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [23] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [5];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [24] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [6];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [25] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [7];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [26] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [8];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [27] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [9];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [28] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [10];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [29] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [11];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [30] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [12];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [31] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [13];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [32] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [14];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [33] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [15];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [34] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [16];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [35] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [17];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [1];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [2];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [3];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [4];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [5];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [24] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [6];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [25] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [7];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [26] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [8];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [27] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [9];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [28] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [10];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [29] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [11];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [30] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [12];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [31] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [13];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [32] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [14];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [33] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [15];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [34] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [16];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [35] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [17];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [36] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [37] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [1];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [38] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [2];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [39] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [3];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [40] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [4];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [41] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [5];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [42] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [6];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [43] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [7];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [44] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [8];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [45] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [9];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [46] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [10];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [47] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [11];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [48] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [12];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [49] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [13];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [50] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [14];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [51] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [15];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [52] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [16];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [53] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [17];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [36] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [37] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [1];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [38] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [2];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [39] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [3];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [40] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [4];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [41] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [5];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [42] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [6];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [43] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [7];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [44] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [8];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [45] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [9];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [46] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [10];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [47] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [11];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [48] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [12];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [49] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [13];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [50] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [14];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [51] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [15];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [52] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [16];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [53] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [17];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [54] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [55] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [1];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [56] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [2];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [57] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [3];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [58] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [4];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [59] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [5];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [60] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [6];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [61] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [7];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [62] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [8];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [63] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [9];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [64] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [10];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [65] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [11];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [66] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [12];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [67] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [13];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [68] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [14];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [69] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [15];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [70] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [16];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [71] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [17];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [54] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [55] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [1];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [56] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [2];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [57] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [3];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [58] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [4];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [59] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [5];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [60] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [6];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [61] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [7];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [62] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [8];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [63] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [9];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [64] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [10];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [65] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [11];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [66] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [12];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [67] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [13];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [68] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [14];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [69] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [15];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [70] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [16];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [71] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [17];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [72] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [73] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [1];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [74] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [2];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [75] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [3];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [76] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [4];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [77] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [5];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [78] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [6];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [79] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [7];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [80] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [8];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [81] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [9];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [82] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [10];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [83] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [11];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [84] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [12];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [85] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [13];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [86] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [14];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [87] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [15];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [88] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [16];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [89] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [17];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [72] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [73] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [1];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [74] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [2];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [75] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [3];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [76] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [4];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [77] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [5];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [78] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [6];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [79] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [7];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [80] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [8];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [81] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [9];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [82] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [10];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [83] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [11];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [84] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [12];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [85] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [13];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [86] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [14];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [87] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [15];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [88] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [16];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [89] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [17];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [90] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [91] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [1];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [92] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [2];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [93] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [3];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [94] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [4];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [95] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [5];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [96] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [6];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [97] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [7];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [98] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [8];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [99] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [9];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [100] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [10];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [101] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [11];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [102] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [12];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [103] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [13];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [104] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [14];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [105] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [15];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [106] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [16];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [107] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [17];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [90] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [91] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [1];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [92] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [2];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [93] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [3];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [94] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [4];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [95] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [5];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [96] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [6];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [97] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [7];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [98] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [8];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [99] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [9];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [100] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [10];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [101] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [11];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [102] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [12];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [103] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [13];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [104] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [14];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [105] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [15];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [106] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [16];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [107] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [17];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [108] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [109] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [1];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [110] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [2];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [111] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [3];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [112] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [4];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [113] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [5];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [114] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [6];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [115] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [7];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [116] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [8];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [117] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [9];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [118] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [10];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [119] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [11];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [120] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [12];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [121] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [13];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [122] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [14];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [123] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [15];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [124] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [16];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [125] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [17];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [108] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [109] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [1];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [110] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [2];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [111] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [3];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [112] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [4];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [113] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [5];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [114] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [6];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [115] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [7];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [116] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [8];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [117] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [9];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [118] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [10];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [119] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [11];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [120] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [12];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [121] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [13];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [122] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [14];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [123] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [15];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [124] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [16];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [125] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [17];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [126] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_a [127] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [1];

assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [126] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0];
assign \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [127] = \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [1];

// Location: LCCOMB_X29_Y35_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \pc_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[0]),
	.obar());
// synopsys translate_off
defparam \pc_out[0]~output .bus_hold = "false";
defparam \pc_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \pc_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[1]),
	.obar());
// synopsys translate_off
defparam \pc_out[1]~output .bus_hold = "false";
defparam \pc_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \pc_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[2]),
	.obar());
// synopsys translate_off
defparam \pc_out[2]~output .bus_hold = "false";
defparam \pc_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \pc_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[3]),
	.obar());
// synopsys translate_off
defparam \pc_out[3]~output .bus_hold = "false";
defparam \pc_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \pc_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[4]),
	.obar());
// synopsys translate_off
defparam \pc_out[4]~output .bus_hold = "false";
defparam \pc_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \pc_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[5]),
	.obar());
// synopsys translate_off
defparam \pc_out[5]~output .bus_hold = "false";
defparam \pc_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \pc_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[6]),
	.obar());
// synopsys translate_off
defparam \pc_out[6]~output .bus_hold = "false";
defparam \pc_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \pc_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[7]),
	.obar());
// synopsys translate_off
defparam \pc_out[7]~output .bus_hold = "false";
defparam \pc_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \pc_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[8]),
	.obar());
// synopsys translate_off
defparam \pc_out[8]~output .bus_hold = "false";
defparam \pc_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \pc_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[9]),
	.obar());
// synopsys translate_off
defparam \pc_out[9]~output .bus_hold = "false";
defparam \pc_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \pc_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[10]),
	.obar());
// synopsys translate_off
defparam \pc_out[10]~output .bus_hold = "false";
defparam \pc_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \pc_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[11]),
	.obar());
// synopsys translate_off
defparam \pc_out[11]~output .bus_hold = "false";
defparam \pc_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \pc_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[12]),
	.obar());
// synopsys translate_off
defparam \pc_out[12]~output .bus_hold = "false";
defparam \pc_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \pc_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[13]),
	.obar());
// synopsys translate_off
defparam \pc_out[13]~output .bus_hold = "false";
defparam \pc_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \pc_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[14]),
	.obar());
// synopsys translate_off
defparam \pc_out[14]~output .bus_hold = "false";
defparam \pc_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \pc_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[15]),
	.obar());
// synopsys translate_off
defparam \pc_out[15]~output .bus_hold = "false";
defparam \pc_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \pc_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[16]),
	.obar());
// synopsys translate_off
defparam \pc_out[16]~output .bus_hold = "false";
defparam \pc_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \pc_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[17]),
	.obar());
// synopsys translate_off
defparam \pc_out[17]~output .bus_hold = "false";
defparam \pc_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \pc_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[18]),
	.obar());
// synopsys translate_off
defparam \pc_out[18]~output .bus_hold = "false";
defparam \pc_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \pc_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[19]),
	.obar());
// synopsys translate_off
defparam \pc_out[19]~output .bus_hold = "false";
defparam \pc_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \pc_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[20]),
	.obar());
// synopsys translate_off
defparam \pc_out[20]~output .bus_hold = "false";
defparam \pc_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \pc_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[21]),
	.obar());
// synopsys translate_off
defparam \pc_out[21]~output .bus_hold = "false";
defparam \pc_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \pc_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[22]),
	.obar());
// synopsys translate_off
defparam \pc_out[22]~output .bus_hold = "false";
defparam \pc_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \pc_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[23]),
	.obar());
// synopsys translate_off
defparam \pc_out[23]~output .bus_hold = "false";
defparam \pc_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \pc_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[24]),
	.obar());
// synopsys translate_off
defparam \pc_out[24]~output .bus_hold = "false";
defparam \pc_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \pc_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[25]),
	.obar());
// synopsys translate_off
defparam \pc_out[25]~output .bus_hold = "false";
defparam \pc_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \pc_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[26]),
	.obar());
// synopsys translate_off
defparam \pc_out[26]~output .bus_hold = "false";
defparam \pc_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \pc_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[27]),
	.obar());
// synopsys translate_off
defparam \pc_out[27]~output .bus_hold = "false";
defparam \pc_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \pc_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[28]),
	.obar());
// synopsys translate_off
defparam \pc_out[28]~output .bus_hold = "false";
defparam \pc_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \pc_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[29]),
	.obar());
// synopsys translate_off
defparam \pc_out[29]~output .bus_hold = "false";
defparam \pc_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \pc_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[30]),
	.obar());
// synopsys translate_off
defparam \pc_out[30]~output .bus_hold = "false";
defparam \pc_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \pc_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_out[31]),
	.obar());
// synopsys translate_off
defparam \pc_out[31]~output .bus_hold = "false";
defparam \pc_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \inst[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[0]),
	.obar());
// synopsys translate_off
defparam \inst[0]~output .bus_hold = "false";
defparam \inst[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \inst[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[1]),
	.obar());
// synopsys translate_off
defparam \inst[1]~output .bus_hold = "false";
defparam \inst[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \inst[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[2]),
	.obar());
// synopsys translate_off
defparam \inst[2]~output .bus_hold = "false";
defparam \inst[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \inst[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[3]),
	.obar());
// synopsys translate_off
defparam \inst[3]~output .bus_hold = "false";
defparam \inst[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \inst[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[4]),
	.obar());
// synopsys translate_off
defparam \inst[4]~output .bus_hold = "false";
defparam \inst[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \inst[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[5]),
	.obar());
// synopsys translate_off
defparam \inst[5]~output .bus_hold = "false";
defparam \inst[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \inst[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[6]),
	.obar());
// synopsys translate_off
defparam \inst[6]~output .bus_hold = "false";
defparam \inst[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \inst[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[7]),
	.obar());
// synopsys translate_off
defparam \inst[7]~output .bus_hold = "false";
defparam \inst[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \inst[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[8]),
	.obar());
// synopsys translate_off
defparam \inst[8]~output .bus_hold = "false";
defparam \inst[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \inst[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[9]),
	.obar());
// synopsys translate_off
defparam \inst[9]~output .bus_hold = "false";
defparam \inst[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \inst[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[10]),
	.obar());
// synopsys translate_off
defparam \inst[10]~output .bus_hold = "false";
defparam \inst[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \inst[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[11]),
	.obar());
// synopsys translate_off
defparam \inst[11]~output .bus_hold = "false";
defparam \inst[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \inst[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[12]),
	.obar());
// synopsys translate_off
defparam \inst[12]~output .bus_hold = "false";
defparam \inst[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \inst[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[13]),
	.obar());
// synopsys translate_off
defparam \inst[13]~output .bus_hold = "false";
defparam \inst[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \inst[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[14]),
	.obar());
// synopsys translate_off
defparam \inst[14]~output .bus_hold = "false";
defparam \inst[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \inst[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[15]),
	.obar());
// synopsys translate_off
defparam \inst[15]~output .bus_hold = "false";
defparam \inst[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \inst[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[16]),
	.obar());
// synopsys translate_off
defparam \inst[16]~output .bus_hold = "false";
defparam \inst[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \inst[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[17]),
	.obar());
// synopsys translate_off
defparam \inst[17]~output .bus_hold = "false";
defparam \inst[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \inst[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[18]),
	.obar());
// synopsys translate_off
defparam \inst[18]~output .bus_hold = "false";
defparam \inst[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \inst[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[19]),
	.obar());
// synopsys translate_off
defparam \inst[19]~output .bus_hold = "false";
defparam \inst[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \inst[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[20]),
	.obar());
// synopsys translate_off
defparam \inst[20]~output .bus_hold = "false";
defparam \inst[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \inst[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[21]),
	.obar());
// synopsys translate_off
defparam \inst[21]~output .bus_hold = "false";
defparam \inst[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \inst[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[22]),
	.obar());
// synopsys translate_off
defparam \inst[22]~output .bus_hold = "false";
defparam \inst[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \inst[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[23]),
	.obar());
// synopsys translate_off
defparam \inst[23]~output .bus_hold = "false";
defparam \inst[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \inst[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[24]),
	.obar());
// synopsys translate_off
defparam \inst[24]~output .bus_hold = "false";
defparam \inst[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \inst[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[25]),
	.obar());
// synopsys translate_off
defparam \inst[25]~output .bus_hold = "false";
defparam \inst[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \inst[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[26]),
	.obar());
// synopsys translate_off
defparam \inst[26]~output .bus_hold = "false";
defparam \inst[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \inst[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[27]),
	.obar());
// synopsys translate_off
defparam \inst[27]~output .bus_hold = "false";
defparam \inst[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \inst[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[28]),
	.obar());
// synopsys translate_off
defparam \inst[28]~output .bus_hold = "false";
defparam \inst[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \inst[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[29]),
	.obar());
// synopsys translate_off
defparam \inst[29]~output .bus_hold = "false";
defparam \inst[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \inst[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[30]),
	.obar());
// synopsys translate_off
defparam \inst[30]~output .bus_hold = "false";
defparam \inst[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \inst[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(inst[31]),
	.obar());
// synopsys translate_off
defparam \inst[31]~output .bus_hold = "false";
defparam \inst[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \alu_out[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[0]),
	.obar());
// synopsys translate_off
defparam \alu_out[0]~output .bus_hold = "false";
defparam \alu_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \alu_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[1]),
	.obar());
// synopsys translate_off
defparam \alu_out[1]~output .bus_hold = "false";
defparam \alu_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \alu_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[2]),
	.obar());
// synopsys translate_off
defparam \alu_out[2]~output .bus_hold = "false";
defparam \alu_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \alu_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[3]),
	.obar());
// synopsys translate_off
defparam \alu_out[3]~output .bus_hold = "false";
defparam \alu_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \alu_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[4]),
	.obar());
// synopsys translate_off
defparam \alu_out[4]~output .bus_hold = "false";
defparam \alu_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \alu_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[5]),
	.obar());
// synopsys translate_off
defparam \alu_out[5]~output .bus_hold = "false";
defparam \alu_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \alu_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[6]),
	.obar());
// synopsys translate_off
defparam \alu_out[6]~output .bus_hold = "false";
defparam \alu_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \alu_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[7]),
	.obar());
// synopsys translate_off
defparam \alu_out[7]~output .bus_hold = "false";
defparam \alu_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \alu_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[8]),
	.obar());
// synopsys translate_off
defparam \alu_out[8]~output .bus_hold = "false";
defparam \alu_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \alu_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[9]),
	.obar());
// synopsys translate_off
defparam \alu_out[9]~output .bus_hold = "false";
defparam \alu_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \alu_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[10]),
	.obar());
// synopsys translate_off
defparam \alu_out[10]~output .bus_hold = "false";
defparam \alu_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \alu_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[11]),
	.obar());
// synopsys translate_off
defparam \alu_out[11]~output .bus_hold = "false";
defparam \alu_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \alu_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[12]),
	.obar());
// synopsys translate_off
defparam \alu_out[12]~output .bus_hold = "false";
defparam \alu_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \alu_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[13]),
	.obar());
// synopsys translate_off
defparam \alu_out[13]~output .bus_hold = "false";
defparam \alu_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \alu_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[14]),
	.obar());
// synopsys translate_off
defparam \alu_out[14]~output .bus_hold = "false";
defparam \alu_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \alu_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[15]),
	.obar());
// synopsys translate_off
defparam \alu_out[15]~output .bus_hold = "false";
defparam \alu_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \alu_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[16]),
	.obar());
// synopsys translate_off
defparam \alu_out[16]~output .bus_hold = "false";
defparam \alu_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \alu_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[17]),
	.obar());
// synopsys translate_off
defparam \alu_out[17]~output .bus_hold = "false";
defparam \alu_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \alu_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[18]),
	.obar());
// synopsys translate_off
defparam \alu_out[18]~output .bus_hold = "false";
defparam \alu_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \alu_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[19]),
	.obar());
// synopsys translate_off
defparam \alu_out[19]~output .bus_hold = "false";
defparam \alu_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \alu_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[20]),
	.obar());
// synopsys translate_off
defparam \alu_out[20]~output .bus_hold = "false";
defparam \alu_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \alu_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[21]),
	.obar());
// synopsys translate_off
defparam \alu_out[21]~output .bus_hold = "false";
defparam \alu_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \alu_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[22]),
	.obar());
// synopsys translate_off
defparam \alu_out[22]~output .bus_hold = "false";
defparam \alu_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \alu_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[23]),
	.obar());
// synopsys translate_off
defparam \alu_out[23]~output .bus_hold = "false";
defparam \alu_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \alu_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[24]),
	.obar());
// synopsys translate_off
defparam \alu_out[24]~output .bus_hold = "false";
defparam \alu_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \alu_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[25]),
	.obar());
// synopsys translate_off
defparam \alu_out[25]~output .bus_hold = "false";
defparam \alu_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \alu_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[26]),
	.obar());
// synopsys translate_off
defparam \alu_out[26]~output .bus_hold = "false";
defparam \alu_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \alu_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[27]),
	.obar());
// synopsys translate_off
defparam \alu_out[27]~output .bus_hold = "false";
defparam \alu_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \alu_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[28]),
	.obar());
// synopsys translate_off
defparam \alu_out[28]~output .bus_hold = "false";
defparam \alu_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \alu_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[29]),
	.obar());
// synopsys translate_off
defparam \alu_out[29]~output .bus_hold = "false";
defparam \alu_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \alu_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[30]),
	.obar());
// synopsys translate_off
defparam \alu_out[30]~output .bus_hold = "false";
defparam \alu_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \alu_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[31]),
	.obar());
// synopsys translate_off
defparam \alu_out[31]~output .bus_hold = "false";
defparam \alu_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \WBSel_mux_out[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[0]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[0]~output .bus_hold = "false";
defparam \WBSel_mux_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \WBSel_mux_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[1]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[1]~output .bus_hold = "false";
defparam \WBSel_mux_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \WBSel_mux_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[2]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[2]~output .bus_hold = "false";
defparam \WBSel_mux_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \WBSel_mux_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[3]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[3]~output .bus_hold = "false";
defparam \WBSel_mux_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \WBSel_mux_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[4]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[4]~output .bus_hold = "false";
defparam \WBSel_mux_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \WBSel_mux_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[5]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[5]~output .bus_hold = "false";
defparam \WBSel_mux_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \WBSel_mux_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[6]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[6]~output .bus_hold = "false";
defparam \WBSel_mux_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \WBSel_mux_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[7]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[7]~output .bus_hold = "false";
defparam \WBSel_mux_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \WBSel_mux_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[8]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[8]~output .bus_hold = "false";
defparam \WBSel_mux_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \WBSel_mux_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[9]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[9]~output .bus_hold = "false";
defparam \WBSel_mux_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \WBSel_mux_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[10]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[10]~output .bus_hold = "false";
defparam \WBSel_mux_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \WBSel_mux_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[11]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[11]~output .bus_hold = "false";
defparam \WBSel_mux_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \WBSel_mux_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[12]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[12]~output .bus_hold = "false";
defparam \WBSel_mux_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \WBSel_mux_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[13]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[13]~output .bus_hold = "false";
defparam \WBSel_mux_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \WBSel_mux_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[14]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[14]~output .bus_hold = "false";
defparam \WBSel_mux_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \WBSel_mux_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[15]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[15]~output .bus_hold = "false";
defparam \WBSel_mux_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \WBSel_mux_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[16]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[16]~output .bus_hold = "false";
defparam \WBSel_mux_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \WBSel_mux_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[17]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[17]~output .bus_hold = "false";
defparam \WBSel_mux_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \WBSel_mux_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[18]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[18]~output .bus_hold = "false";
defparam \WBSel_mux_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \WBSel_mux_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[19]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[19]~output .bus_hold = "false";
defparam \WBSel_mux_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \WBSel_mux_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[20]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[20]~output .bus_hold = "false";
defparam \WBSel_mux_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \WBSel_mux_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[21]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[21]~output .bus_hold = "false";
defparam \WBSel_mux_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \WBSel_mux_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[22]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[22]~output .bus_hold = "false";
defparam \WBSel_mux_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \WBSel_mux_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[23]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[23]~output .bus_hold = "false";
defparam \WBSel_mux_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \WBSel_mux_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[24]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[24]~output .bus_hold = "false";
defparam \WBSel_mux_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \WBSel_mux_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[25]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[25]~output .bus_hold = "false";
defparam \WBSel_mux_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \WBSel_mux_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[26]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[26]~output .bus_hold = "false";
defparam \WBSel_mux_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \WBSel_mux_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[27]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[27]~output .bus_hold = "false";
defparam \WBSel_mux_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \WBSel_mux_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[28]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[28]~output .bus_hold = "false";
defparam \WBSel_mux_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \WBSel_mux_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[29]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[29]~output .bus_hold = "false";
defparam \WBSel_mux_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \WBSel_mux_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[30]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[30]~output .bus_hold = "false";
defparam \WBSel_mux_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \WBSel_mux_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WBSel_mux_out[31]),
	.obar());
// synopsys translate_off
defparam \WBSel_mux_out[31]~output .bus_hold = "false";
defparam \WBSel_mux_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: CLKCTRL_G0
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hAAA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hAAA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y34_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y34_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y34_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y34_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h10FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hAAA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hAAA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y35_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y35_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y35_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y35_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y35_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y35_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y35_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y35_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y35_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h3322;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 .lut_mask = 16'h33CC;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y36_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hACCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h0070;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hFC20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hAA30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h4000;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N22
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h0800;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N10
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N2
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h000F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N2
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h0F00;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N20
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~0 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~0 .lut_mask = 16'h0B0F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N12
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h5A5F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N14
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N4
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7 .lut_mask = 16'hF444;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N5
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N16
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N2
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~6 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~0_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~6 .lut_mask = 16'hD5C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N3
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N18
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC30C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~0_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4 .lut_mask = 16'hD5C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N29
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N20
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~10 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~11 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .lut_mask = 16'h5A5F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~3 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~0_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~3 .lut_mask = 16'hD5C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N27
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N22
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~12 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~11 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~12_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~13 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~12 .lut_mask = 16'hC30C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N8
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~2 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~12_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [6]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~2 .lut_mask = 16'hF222;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N9
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [7]),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~13 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~14 .lut_mask = 16'h0FF0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N6
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~5 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~0_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [7]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~14_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~5 .lut_mask = 16'hD5C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N7
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [6]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [7]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0080;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N8
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 16'hC000;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N10
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .lut_mask = 16'hA000;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N14
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1 .lut_mask = 16'hFBFF;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N16
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~8 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~8 .lut_mask = 16'hF222;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y36_N17
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N30
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~9 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[7]~1_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~9 .lut_mask = 16'hF222;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N31
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h4000;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18 .lut_mask = 16'hFFFA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y34_N1
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N2
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .lut_mask = 16'h3C3F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y34_N3
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N4
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .lut_mask = 16'hC30C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y34_N5
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N6
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .lut_mask = 16'h3C3F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N8
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .lut_mask = 16'hC30C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N10
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .lut_mask = 16'h3C3F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N12
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .lut_mask = 16'hC30C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N14
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .lut_mask = 16'h3C3F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N16
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .lut_mask = 16'hA50A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N18
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .lut_mask = 16'h5A5F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N20
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .lut_mask = 16'hA50A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N22
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .lut_mask = 16'h5A5F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .lut_mask = 16'hA50A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .lut_mask = 16'h5A5F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .lut_mask = 16'hA50A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N30
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47 .lut_mask = 16'h5A5A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y34_N31
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~47_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N29
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N27
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N23
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N21
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N19
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N17
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N15
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N13
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N11
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N9
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N7
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N22
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N12
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFAFA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N8
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h4000;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N23
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N10
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N11
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N29
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hD080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y35_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'h00F0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'hCC18;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h2020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'hC000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF878;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h88F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y35_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'hEECE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N5
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N27
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N1
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y35_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y35_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'h2232;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y36_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 16'hFFF4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hCCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y36_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y36_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hC0D5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y36_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h1233;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .lut_mask = 16'hFCF8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0B00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h3120;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h3120;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h0F08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y36_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'h2230;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y36_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y36_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y36_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 .lut_mask = 16'hF0F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y36_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y36_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y36_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h5400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'hEEEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0088;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y35_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y35_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y35_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y35_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y35_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y35_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'h5156;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .lut_mask = 16'h3450;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y35_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h4016;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'hF030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y35_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h30A2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h7766;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'hF444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y35_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hCC88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y35_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y35_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y35_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y37_N10
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 .lut_mask = 16'h55AA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N30
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hAA00;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h0A00;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y37_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15 .lut_mask = 16'hF2F0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y37_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16 .lut_mask = 16'hCC6C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y37_N11
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout ),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y37_N12
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7 .lut_mask = 16'h5A5F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y37_N13
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout ),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y37_N14
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9 .lut_mask = 16'hC30C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y37_N15
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout ),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y37_N16
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.cout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 .lut_mask = 16'h3C3F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y37_N17
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout ),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y37_N18
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 ),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~13 .lut_mask = 16'hF00F;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y37_N19
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout ),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N4
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'hF5FE;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N20
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h50F0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N18
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h0007;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N2
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h0007;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N22
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h8821;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N12
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h0900;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'hF888;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y37_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8 .lut_mask = 16'h3C6C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y38_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N10
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hECA0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N8
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'hFF80;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y38_N9
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'hD5C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y38_N27
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0A09;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N14
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .lut_mask = 16'h40C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N6
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'hC000;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y38_N16
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'hFFF8;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y38_N17
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hC0C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N12
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'hECCC;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N10
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0800;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout ,\~GND~combout }),
	.portbdatain({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ALTSYNCRAM";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_mask_width = 2;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_size = 9;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout ,\~GND~combout }),
	.portbdatain({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36]}),
	.portbaddr({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ALTSYNCRAM";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_mask_width = 2;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_size = 9;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 36;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 36;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout ,\~GND~combout }),
	.portbdatain({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [71],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [70],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [69],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [68],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [67],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [66],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [65],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [64],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54]}),
	.portbaddr({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ALTSYNCRAM";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_mask_width = 2;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_size = 9;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 54;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 54;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout ,\~GND~combout }),
	.portbdatain({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [89],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [88],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [87],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [86],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [85],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [84],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [83],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [82],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [81],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [80],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [79],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [78],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [77],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [76],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [75],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [74],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [73],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [72]}),
	.portbaddr({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ALTSYNCRAM";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_mask_width = 2;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_size = 9;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 72;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 72;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout ,\~GND~combout }),
	.portbdatain({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [107],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [106],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [105],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [104],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [103],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [102],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [101],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [100],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [99],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [98],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [97],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [96],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [95],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [94],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [93],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [92],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [91],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [90]}),
	.portbaddr({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ALTSYNCRAM";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_mask_width = 2;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_size = 9;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 90;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 90;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout ,\~GND~combout }),
	.portbdatain({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [125],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [124],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [123],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [122],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [121],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [120],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [119],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [118],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [117],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [116],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [115],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [114],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [113],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [112],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [111],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [110],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [109],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [108]}),
	.portbaddr({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ),
	.portbdataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_offset_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_width_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .logical_ram_name = "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ALTSYNCRAM";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mixed_port_feed_through_mode = "dont_care";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .operation_mode = "bidir_dual_port";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_enable_mask_width = 2;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_size = 9;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_bit_number = 108;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_in_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_bit_number = 108;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_write_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({gnd,\~GND~combout }),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [127],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [126]}),
	.portbaddr({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ),
	.portbdataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_offset_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_width_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .logical_ram_name = "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ALTSYNCRAM";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mixed_port_feed_through_mode = "dont_care";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .operation_mode = "bidir_dual_port";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_enable_mask_width = 2;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_size = 9;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_bit_number = 126;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_in_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_bit_number = 126;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_write_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N8
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [127]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128 .lut_mask = 16'hCACA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y36_N30
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .lut_mask = 16'hF4F0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N9
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[127] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [127]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[127] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[127] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [127]),
	.datac(gnd),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [126]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127 .lut_mask = 16'hEE44;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N1
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[126] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [126]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[126] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [125]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [126]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 .lut_mask = 16'hB8B8;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N29
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[125] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [125]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[125] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N2
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [124]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [125]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N3
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[124] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [124]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[124] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [123]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [124]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N27
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[123] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [123]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[123] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [122]),
	.datac(gnd),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [123]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123 .lut_mask = 16'hDD88;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[122] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [122]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[122] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [122]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [121]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 .lut_mask = 16'hCACA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N1
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[121] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [121]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[121] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N16
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [120]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [121]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121 .lut_mask = 16'hF5A0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N17
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[120] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [120]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[120] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N14
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [120]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [119]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120 .lut_mask = 16'hE4E4;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N15
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[119] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [119]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[119] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N4
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [118]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [119]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119 .lut_mask = 16'hD8D8;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N5
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[118] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [118]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[118] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[118] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [118]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [117]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 .lut_mask = 16'hE4E4;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N27
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[117] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [117]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[117] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N14
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [117]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [116]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117 .lut_mask = 16'hCACA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N15
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[116] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [116]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[116] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [115]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [116]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116 .lut_mask = 16'hACAC;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N21
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[115] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [115]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[115] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y37_N16
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [114]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [115]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115 .lut_mask = 16'hF5A0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y37_N17
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[114] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [114]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[114] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [113]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [114]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 .lut_mask = 16'hB8B8;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N19
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[113] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [113]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[113] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N8
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [112]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [113]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N9
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[112] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [112]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[112] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N22
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [111]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [112]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112 .lut_mask = 16'hF3C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N23
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[111] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [111]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[111] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [111]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [110]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111 .lut_mask = 16'hFC30;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N29
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[110] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [110]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[110] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N10
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [110]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [109]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 .lut_mask = 16'hFC30;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N11
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[109] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [109]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[109] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [109]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(gnd),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [108]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109 .lut_mask = 16'hEE22;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N1
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[108] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [108]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[108] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N30
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [107]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [108]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108 .lut_mask = 16'hF3C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N31
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[107] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [107]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[107] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N12
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [106]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [107]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107 .lut_mask = 16'hAAF0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N13
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[106] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [106]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[106] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [106]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [105]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 .lut_mask = 16'hF0AA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N27
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[105] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [105]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[105] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [105]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [104]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105 .lut_mask = 16'hFC30;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[104] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [104]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[104] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N14
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [103]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [104]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104 .lut_mask = 16'hF3C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N15
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[103] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [103]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[103] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N4
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [103]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [102]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103 .lut_mask = 16'hFC30;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N5
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[102] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [102]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[102] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N2
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [102]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [101]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 .lut_mask = 16'hFC30;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N3
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[101] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [101]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[101] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N16
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [100]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [101]),
	.datac(gnd),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101 .lut_mask = 16'hAACC;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N17
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[100] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [100]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[100] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N6
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [100]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [99]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100 .lut_mask = 16'hFC30;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N7
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[99] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [99]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[99] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N20
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [99]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(gnd),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [98]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99 .lut_mask = 16'hEE22;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N21
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[98] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [98]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[98] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N18
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [97]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [98]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 .lut_mask = 16'hF3C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N19
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[97] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [97]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[97] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N8
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [96]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [97]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97 .lut_mask = 16'hAAF0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N9
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[96] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [96]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[96] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N30
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [96]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [95]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96 .lut_mask = 16'hFA0A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N31
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[95] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [95]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[95] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N4
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [95]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [94]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95 .lut_mask = 16'hCACA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N5
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[94] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [94]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[94] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [93]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [94]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 .lut_mask = 16'hACAC;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N27
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[93] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[93] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [93]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [92]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93 .lut_mask = 16'hFA50;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N1
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[92] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [92]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[92] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N14
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [91]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [92]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92 .lut_mask = 16'hF5A0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N15
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[91] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [91]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[91] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N20
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [90]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [91]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91 .lut_mask = 16'hD8D8;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N21
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[90] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [90]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[90] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N18
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [89]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [90]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 .lut_mask = 16'hF5A0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N19
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[89] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [89]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[89] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N16
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [88]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [89]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89 .lut_mask = 16'hAFA0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N17
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[88] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [88]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[88] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N6
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [87]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [88]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88 .lut_mask = 16'hAFA0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N7
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[87] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [87]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[87] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [86]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [87]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N29
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[86] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [86]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[86] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N2
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [85]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [86]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 .lut_mask = 16'hAFA0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N3
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[85] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [85]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[85] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [84]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [85]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[84] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [84]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[84] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N22
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [83]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [84]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84 .lut_mask = 16'hF5A0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N23
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[83] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [83]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[83] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N12
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [83]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [82]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83 .lut_mask = 16'hCACA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N13
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[82] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [82]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[82] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N10
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [81]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [82]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N11
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[81] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [81]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[81] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N8
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [80]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [81]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N9
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[80] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [80]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[80] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N30
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [79]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [80]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N31
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[79] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [79]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[79] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [78]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [79]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 .lut_mask = 16'hF5A0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[78] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [78]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[78] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [77]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [78]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .lut_mask = 16'hF5A0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N15
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[77] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [77]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[77] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N12
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [76]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [77]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 .lut_mask = 16'hACAC;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N13
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[76] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [76]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[76] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N18
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [75]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [76]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N19
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[75] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [75]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[75] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [74]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [75]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 .lut_mask = 16'hF5A0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N1
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[74] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [74]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[74] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [73]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [74]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .lut_mask = 16'hF5A0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N29
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[73] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [73]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[73] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [72]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [73]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N1
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[72] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [72]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[72] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [71]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [72]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .lut_mask = 16'hD8D8;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N27
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[71] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [71]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[71] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [71]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [70]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .lut_mask = 16'hFA0A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N5
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[70] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [70]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[70] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [70]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [69]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .lut_mask = 16'hE4E4;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N19
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[69] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [69]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[69] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [68]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [69]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .lut_mask = 16'hAFA0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N9
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[68] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [68]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[68] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [67]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [68]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .lut_mask = 16'hAFA0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[67] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [67]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[67] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [66]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [67]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N1
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[66] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [66]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[66] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [66]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [65]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .lut_mask = 16'hCACA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N15
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[65] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [65]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[65] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [64]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [65]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N29
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[64] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [64]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[64] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [63]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [64]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .lut_mask = 16'hAFA0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [62]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [63]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [61]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [62]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .lut_mask = 16'hAFA0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N31
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [61]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [60]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .lut_mask = 16'hCACA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N21
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [59]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [60]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .lut_mask = 16'hAFA0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N11
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [58]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [59]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [57]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [58]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .lut_mask = 16'hAFA0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N23
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [56]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [57]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .lut_mask = 16'hF5A0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [55]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [56]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .lut_mask = 16'hF5A0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [55]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [54]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .lut_mask = 16'hCACA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [53]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [54]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N11
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [52]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [53]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .lut_mask = 16'hAFA0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [51]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [52]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .lut_mask = 16'hD8D8;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N27
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [51]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [50]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .lut_mask = 16'hFA50;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N17
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [50]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [49]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .lut_mask = 16'hFA50;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [48]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [49]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .lut_mask = 16'hCFC0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [47]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [48]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .lut_mask = 16'hAFA0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N29
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N10
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [46]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [47]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .lut_mask = 16'hF3C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N11
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [45]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [46]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .lut_mask = 16'hF3C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N30
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [45]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [44]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N31
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N4
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [44]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [43]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .lut_mask = 16'hFA0A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N5
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N18
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [42]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [43]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .lut_mask = 16'hF3C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N19
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N16
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [41]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [42]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .lut_mask = 16'hF3C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N17
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N22
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [41]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [40]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N23
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N20
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [40]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [39]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .lut_mask = 16'hFA0A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N21
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [39]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [38]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N27
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N8
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [38]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [37]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .lut_mask = 16'hFA0A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N9
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N14
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [36]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [37]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .lut_mask = 16'hACAC;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N15
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N12
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [35]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [36]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .lut_mask = 16'hACAC;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N13
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N2
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [34]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [35]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .lut_mask = 16'hACAC;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N3
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [34]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [33]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N1
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N22
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [33]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [32]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N23
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N20
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [31]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [32]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 16'hD8D8;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N21
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N18
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [30]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N19
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N8
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [29]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N9
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N14
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 16'hE4E4;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N15
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N4
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 16'hE4E4;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N5
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N10
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [26]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N11
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [25]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 16'hFA0A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N1
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N30
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [24]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N31
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N12
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 16'hCACA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N13
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 16'hFA0A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N27
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 16'hCACA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N6
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 16'hFA0A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N7
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 16'hFA0A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N29
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N2
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N3
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout ,\~GND~combout }),
	.portbdatain({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ALTSYNCRAM";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_mask_width = 2;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_size = 9;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 6;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 18;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 63;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 64;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 128;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N16
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N17
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N1
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N30
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hF3C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N31
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N20
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hFA0A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N21
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N26
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hACAC;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N27
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N0
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hFA0A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N1
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N14
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N15
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N4
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N5
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N10
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hF3C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N11
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N16
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datab(gnd),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hFA0A;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N17
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N22
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N23
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N12
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hE2E2;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N13
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N2
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hCACA;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N3
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N24
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hF3C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N25
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N6
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N7
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF3C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N29
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N18
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hF3C0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N19
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N8
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFC0C;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N9
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N28
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hA3A0;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N30
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFC30;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N31
dffeas \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N8
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0010;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N18
cycloneive_lcell_comb \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(gnd),
	.datab(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datac(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hCCFC;
defparam \Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\Data_Mem|Data_Memory|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y36_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hEEEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y36_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y35_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y35_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y72_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y36_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \write_inst[0]~input (
	.i(write_inst[0]),
	.ibar(gnd),
	.o(\write_inst[0]~input_o ));
// synopsys translate_off
defparam \write_inst[0]~input .bus_hold = "false";
defparam \write_inst[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N1
cycloneive_io_ibuf \write_inst[1]~input (
	.i(write_inst[1]),
	.ibar(gnd),
	.o(\write_inst[1]~input_o ));
// synopsys translate_off
defparam \write_inst[1]~input .bus_hold = "false";
defparam \write_inst[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N22
cycloneive_io_ibuf \write_inst[2]~input (
	.i(write_inst[2]),
	.ibar(gnd),
	.o(\write_inst[2]~input_o ));
// synopsys translate_off
defparam \write_inst[2]~input .bus_hold = "false";
defparam \write_inst[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N22
cycloneive_io_ibuf \write_inst[3]~input (
	.i(write_inst[3]),
	.ibar(gnd),
	.o(\write_inst[3]~input_o ));
// synopsys translate_off
defparam \write_inst[3]~input .bus_hold = "false";
defparam \write_inst[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
cycloneive_io_ibuf \write_inst[4]~input (
	.i(write_inst[4]),
	.ibar(gnd),
	.o(\write_inst[4]~input_o ));
// synopsys translate_off
defparam \write_inst[4]~input .bus_hold = "false";
defparam \write_inst[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N1
cycloneive_io_ibuf \write_inst[5]~input (
	.i(write_inst[5]),
	.ibar(gnd),
	.o(\write_inst[5]~input_o ));
// synopsys translate_off
defparam \write_inst[5]~input .bus_hold = "false";
defparam \write_inst[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N15
cycloneive_io_ibuf \write_inst[6]~input (
	.i(write_inst[6]),
	.ibar(gnd),
	.o(\write_inst[6]~input_o ));
// synopsys translate_off
defparam \write_inst[6]~input .bus_hold = "false";
defparam \write_inst[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \write_inst[7]~input (
	.i(write_inst[7]),
	.ibar(gnd),
	.o(\write_inst[7]~input_o ));
// synopsys translate_off
defparam \write_inst[7]~input .bus_hold = "false";
defparam \write_inst[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N8
cycloneive_io_ibuf \write_inst[8]~input (
	.i(write_inst[8]),
	.ibar(gnd),
	.o(\write_inst[8]~input_o ));
// synopsys translate_off
defparam \write_inst[8]~input .bus_hold = "false";
defparam \write_inst[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \write_inst[9]~input (
	.i(write_inst[9]),
	.ibar(gnd),
	.o(\write_inst[9]~input_o ));
// synopsys translate_off
defparam \write_inst[9]~input .bus_hold = "false";
defparam \write_inst[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N22
cycloneive_io_ibuf \write_inst[10]~input (
	.i(write_inst[10]),
	.ibar(gnd),
	.o(\write_inst[10]~input_o ));
// synopsys translate_off
defparam \write_inst[10]~input .bus_hold = "false";
defparam \write_inst[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N22
cycloneive_io_ibuf \write_inst[11]~input (
	.i(write_inst[11]),
	.ibar(gnd),
	.o(\write_inst[11]~input_o ));
// synopsys translate_off
defparam \write_inst[11]~input .bus_hold = "false";
defparam \write_inst[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N22
cycloneive_io_ibuf \write_inst[12]~input (
	.i(write_inst[12]),
	.ibar(gnd),
	.o(\write_inst[12]~input_o ));
// synopsys translate_off
defparam \write_inst[12]~input .bus_hold = "false";
defparam \write_inst[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N15
cycloneive_io_ibuf \write_inst[13]~input (
	.i(write_inst[13]),
	.ibar(gnd),
	.o(\write_inst[13]~input_o ));
// synopsys translate_off
defparam \write_inst[13]~input .bus_hold = "false";
defparam \write_inst[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N8
cycloneive_io_ibuf \write_inst[14]~input (
	.i(write_inst[14]),
	.ibar(gnd),
	.o(\write_inst[14]~input_o ));
// synopsys translate_off
defparam \write_inst[14]~input .bus_hold = "false";
defparam \write_inst[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N8
cycloneive_io_ibuf \write_inst[15]~input (
	.i(write_inst[15]),
	.ibar(gnd),
	.o(\write_inst[15]~input_o ));
// synopsys translate_off
defparam \write_inst[15]~input .bus_hold = "false";
defparam \write_inst[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
cycloneive_io_ibuf \write_inst[16]~input (
	.i(write_inst[16]),
	.ibar(gnd),
	.o(\write_inst[16]~input_o ));
// synopsys translate_off
defparam \write_inst[16]~input .bus_hold = "false";
defparam \write_inst[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \write_inst[17]~input (
	.i(write_inst[17]),
	.ibar(gnd),
	.o(\write_inst[17]~input_o ));
// synopsys translate_off
defparam \write_inst[17]~input .bus_hold = "false";
defparam \write_inst[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N1
cycloneive_io_ibuf \write_inst[18]~input (
	.i(write_inst[18]),
	.ibar(gnd),
	.o(\write_inst[18]~input_o ));
// synopsys translate_off
defparam \write_inst[18]~input .bus_hold = "false";
defparam \write_inst[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N1
cycloneive_io_ibuf \write_inst[19]~input (
	.i(write_inst[19]),
	.ibar(gnd),
	.o(\write_inst[19]~input_o ));
// synopsys translate_off
defparam \write_inst[19]~input .bus_hold = "false";
defparam \write_inst[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cycloneive_io_ibuf \write_inst[20]~input (
	.i(write_inst[20]),
	.ibar(gnd),
	.o(\write_inst[20]~input_o ));
// synopsys translate_off
defparam \write_inst[20]~input .bus_hold = "false";
defparam \write_inst[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \write_inst[21]~input (
	.i(write_inst[21]),
	.ibar(gnd),
	.o(\write_inst[21]~input_o ));
// synopsys translate_off
defparam \write_inst[21]~input .bus_hold = "false";
defparam \write_inst[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N22
cycloneive_io_ibuf \write_inst[22]~input (
	.i(write_inst[22]),
	.ibar(gnd),
	.o(\write_inst[22]~input_o ));
// synopsys translate_off
defparam \write_inst[22]~input .bus_hold = "false";
defparam \write_inst[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \write_inst[23]~input (
	.i(write_inst[23]),
	.ibar(gnd),
	.o(\write_inst[23]~input_o ));
// synopsys translate_off
defparam \write_inst[23]~input .bus_hold = "false";
defparam \write_inst[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \write_inst[24]~input (
	.i(write_inst[24]),
	.ibar(gnd),
	.o(\write_inst[24]~input_o ));
// synopsys translate_off
defparam \write_inst[24]~input .bus_hold = "false";
defparam \write_inst[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N8
cycloneive_io_ibuf \write_inst[25]~input (
	.i(write_inst[25]),
	.ibar(gnd),
	.o(\write_inst[25]~input_o ));
// synopsys translate_off
defparam \write_inst[25]~input .bus_hold = "false";
defparam \write_inst[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \write_inst[26]~input (
	.i(write_inst[26]),
	.ibar(gnd),
	.o(\write_inst[26]~input_o ));
// synopsys translate_off
defparam \write_inst[26]~input .bus_hold = "false";
defparam \write_inst[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \write_inst[27]~input (
	.i(write_inst[27]),
	.ibar(gnd),
	.o(\write_inst[27]~input_o ));
// synopsys translate_off
defparam \write_inst[27]~input .bus_hold = "false";
defparam \write_inst[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \write_inst[28]~input (
	.i(write_inst[28]),
	.ibar(gnd),
	.o(\write_inst[28]~input_o ));
// synopsys translate_off
defparam \write_inst[28]~input .bus_hold = "false";
defparam \write_inst[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y30_N8
cycloneive_io_ibuf \write_inst[29]~input (
	.i(write_inst[29]),
	.ibar(gnd),
	.o(\write_inst[29]~input_o ));
// synopsys translate_off
defparam \write_inst[29]~input .bus_hold = "false";
defparam \write_inst[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N1
cycloneive_io_ibuf \write_inst[30]~input (
	.i(write_inst[30]),
	.ibar(gnd),
	.o(\write_inst[30]~input_o ));
// synopsys translate_off
defparam \write_inst[30]~input .bus_hold = "false";
defparam \write_inst[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \write_inst[31]~input (
	.i(write_inst[31]),
	.ibar(gnd),
	.o(\write_inst[31]~input_o ));
// synopsys translate_off
defparam \write_inst[31]~input .bus_hold = "false";
defparam \write_inst[31]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
