@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :"c:\users\musefpgawin\trigger\trbnet\trb_net16_obuf_nodata.vhd":62:6:62:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.IOBUF.genINITOBUF2.gen_INITOBUF3.INITOBUF.buf_MED_PACKET_NUM_OUT[2:0] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.IOBUF.genINITOBUF2.gen_INITOBUF3.INITOBUF.transfer_counter[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\musefpgawin\trigger\trb3\base\code\input_statistics.vhd":19:4:19:11|Removing sequential instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_3[31] because it is equivalent to instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_2[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\musefpgawin\trigger\trb3\base\code\input_statistics.vhd":19:4:19:11|Removing sequential instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_2[31] because it is equivalent to instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_1[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\musefpgawin\trigger\trb3\base\code\input_statistics.vhd":19:4:19:11|Removing sequential instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl_1[31] because it is equivalent to instance THE_TOOLS.gen_STATISTICS.THE_STAT_LOGIC.DATA_OUT_cl[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\trb3_periph_blank.vhd":118:21:118:29|Removing sequential instance busrdo_tx.data[30] because it is equivalent to instance busrdo_tx.data[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\trb3_periph_blank.vhd":118:21:118:29|Removing sequential instance busrdo_tx.data[25] because it is equivalent to instance busrdo_tx.data[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\trb3_periph_blank.vhd":118:21:118:29|Removing sequential instance busrdo_tx.data[23] because it is equivalent to instance busrdo_tx.data[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\trb3_periph_blank.vhd":118:21:118:29|Removing sequential instance busrdo_tx.data[21] because it is equivalent to instance busrdo_tx.data[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":976:4:976:15|Removing instance af_set_cmp_5 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":742:4:742:11|Removing instance af_cmp_5 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":905:4:905:15|Removing instance af_set_cmp_2 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":972:4:972:15|Removing instance af_set_cmp_4 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":738:4:738:11|Removing instance af_cmp_4 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":901:4:901:15|Removing instance af_set_cmp_1 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":497:4:497:9|Removing instance LUT4_0 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:LUCENT.ROM16X1A(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":492:4:492:9|Removing instance LUT4_1 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:LUCENT.ROM16X1A(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":968:4:968:15|Removing instance af_set_cmp_3 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":731:4:731:11|Removing instance af_cmp_3 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd":897:4:897:15|Removing instance af_set_cmp_0 (in view: work.lattice_ecp3_fifo_16bit_dualport_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":964:4:964:15|Removing instance af_set_cmp_2 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":727:4:727:11|Removing instance af_cmp_2 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":960:4:960:15|Removing instance af_set_cmp_1 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":723:4:723:11|Removing instance af_cmp_1 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd":956:4:956:15|Removing instance af_set_cmp_0 (in view: work.fifo_18x1k_oreg(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_0_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_0_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_1_0(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: BN114 :"c:\users\musefpgawin\trigger\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd":719:4:719:11|Removing instance af_cmp_0 (in view: work.lattice_ecp3_fifo_18x1k_2_1_1(structure)) of black box view:work.AGEB2(syn_black_box) because it does not drive other instances.
@W: MT531 :"c:\users\musefpgawin\trigger\trbnet\special\handler_lvl1.vhd":278:6:278:7|Found signal identified as System clock which controls 1 sequential elements including THE_ENDPOINT.THE_ENDPOINT.THE_LVL1_HANDLER.tmg_edge_async.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trbnet\special\trb_net_reset_handler.vhd":87:1:87:2|Found inferred clock pll_in200_out100|CLKOP_inferred_clock which controls 8685 sequential elements including THE_RESET_HANDLER.final_reset[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trbnet\basics\signal_sync.vhd":39:8:39:9|Found inferred clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock which controls 110 sequential elements including THE_MEDIA_UPLINK.THE_RX_K_SYNC.sync_q[7:4]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trbnet\special\trb_net_reset_handler.vhd":46:63:46:67|Found inferred clock pll_in200_out100|CLKOK_inferred_clock which controls 30 sequential elements including THE_RESET_HANDLER.trb_reset_pulse[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[17] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[17\]\.C[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[16] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[16\]\.C[16]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[15] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[15\]\.C[15]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[14] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[14\]\.C[14]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[13] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[13\]\.C[13]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[12] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[12\]\.C[12]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[11] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[11\]\.C[11]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[10] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[10\]\.C[10]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[9] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[9\]\.C[9]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[8] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[8\]\.C[8]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[7] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[7\]\.C[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[6] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[6\]\.C[6]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[5] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[5\]\.C[5]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[4] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[4\]\.C[4]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[3] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[3\]\.C[3]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[2] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[2\]\.C[2]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[1] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[1\]\.C[1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[0] which controls 2 sequential elements including ScatterTriggerring.Front_40ns.ireg.input_reg\[0\]\.C[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[45] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[27\]\.C[27]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[44] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[26\]\.C[26]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[43] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[25\]\.C[25]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[42] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[24\]\.C[24]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[41] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[23\]\.C[23]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[40] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[22\]\.C[22]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[39] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[21\]\.C[21]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[38] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[20\]\.C[20]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[37] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[19\]\.C[19]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[36] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[18\]\.C[18]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[35] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[17\]\.C[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[34] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[16\]\.C[16]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[33] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[15\]\.C[15]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[32] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[14\]\.C[14]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[31] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[13\]\.C[13]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[30] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[12\]\.C[12]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[29] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[11\]\.C[11]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[28] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[10\]\.C[10]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[27] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[9\]\.C[9]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[26] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[8\]\.C[8]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[25] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[7\]\.C[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[24] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[6\]\.C[6]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[23] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[5\]\.C[5]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[22] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[4\]\.C[4]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[21] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[3\]\.C[3]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[20] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[2\]\.C[2]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[19] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[1\]\.C[1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock sps_control|out_sig_inferred_clock[18] which controls 4 sequential elements including ScatterTriggerring.Back_100ns.ireg.input_reg\[0\]\.C[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock positron_absorption|or_all_tmp_inferred_clock which controls 2 sequential elements including ScatterTriggerring.Positron_abs.OR_Front_Bars_30ns.ireg.input_reg\[0\]\.C[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\musefpgawin\trigger\trig_muse_sps_final_version\source\input_reg.v":21:0:21:5|Found inferred clock positron_absorption|or_all_tmp_1_inferred_clock which controls 2 sequential elements including ScatterTriggerring.Positron_abs.OR_Back_Bars_100ns.ireg.input_reg\[0\]\.C[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
