# top_module

## module diagram

![](E:\IC_design\Verilog\FPGA_S6\dig_volt\doc\top_module.png)