{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 02:05:25 2013 " "Info: Processing started: Wed Aug 07 02:05:25 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off flow -c flow " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off flow -c flow" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 3 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divide1:U\|out " "Info: Detected ripple clock \"divide1:U\|out\" as buffer" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 45 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "divide1:U\|out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register cnt\[31\] register out\[4\]~reg0 104.42 MHz 9.577 ns Internal " "Info: Clock \"CP\" has Internal fmax of 104.42 MHz between source register \"cnt\[31\]\" and destination register \"out\[4\]~reg0\" (period= 9.577 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.868 ns + Longest register register " "Info: + Longest register to register delay is 8.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[31\] 1 REG LC_X5_Y6_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y6_N7; Fanout = 2; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[31] } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.740 ns) 2.650 ns Equal0~0 2 COMB LC_X2_Y6_N1 1 " "Info: 2: + IC(1.910 ns) + CELL(0.740 ns) = 2.650 ns; Loc. = LC_X2_Y6_N1; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { cnt[31] Equal0~0 } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.668 ns) + CELL(0.200 ns) 4.518 ns Equal0~4 3 COMB LC_X1_Y7_N3 1 " "Info: 3: + IC(1.668 ns) + CELL(0.200 ns) = 4.518 ns; Loc. = LC_X1_Y7_N3; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { Equal0~0 Equal0~4 } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.200 ns) 5.456 ns Equal0~10 4 COMB LC_X1_Y7_N0 7 " "Info: 4: + IC(0.738 ns) + CELL(0.200 ns) = 5.456 ns; Loc. = LC_X1_Y7_N0; Fanout = 7; COMB Node = 'Equal0~10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { Equal0~4 Equal0~10 } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.961 ns out\[0\]~17 5 COMB LC_X1_Y7_N1 8 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 5.961 ns; Loc. = LC_X1_Y7_N1; Fanout = 8; COMB Node = 'out\[0\]~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Equal0~10 out[0]~17 } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(1.243 ns) 8.868 ns out\[4\]~reg0 6 REG LC_X4_Y7_N1 3 " "Info: 6: + IC(1.664 ns) + CELL(1.243 ns) = 8.868 ns; Loc. = LC_X4_Y7_N1; Fanout = 3; REG Node = 'out\[4\]~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { out[0]~17 out[4]~reg0 } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.583 ns ( 29.13 % ) " "Info: Total cell delay = 2.583 ns ( 29.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.285 ns ( 70.87 % ) " "Info: Total interconnect delay = 6.285 ns ( 70.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.868 ns" { cnt[31] Equal0~0 Equal0~4 Equal0~10 out[0]~17 out[4]~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.868 ns" { cnt[31] {} Equal0~0 {} Equal0~4 {} Equal0~10 {} out[0]~17 {} out[4]~reg0 {} } { 0.000ns 1.910ns 1.668ns 0.738ns 0.305ns 1.664ns } { 0.000ns 0.740ns 0.200ns 0.200ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 7.855 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divide1:U\|out 2 REG LC_X10_Y3_N5 45 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 45; REG Node = 'divide1:U\|out'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP divide1:U|out } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.880 ns) + CELL(0.918 ns) 7.855 ns out\[4\]~reg0 3 REG LC_X4_Y7_N1 3 " "Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X4_Y7_N1; Fanout = 3; REG Node = 'out\[4\]~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.798 ns" { divide1:U|out out[4]~reg0 } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.97 % ) " "Info: Total cell delay = 3.375 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 57.03 % ) " "Info: Total interconnect delay = 4.480 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { CP divide1:U|out out[4]~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { CP {} CP~combout {} divide1:U|out {} out[4]~reg0 {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 7.855 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divide1:U\|out 2 REG LC_X10_Y3_N5 45 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 45; REG Node = 'divide1:U\|out'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP divide1:U|out } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.880 ns) + CELL(0.918 ns) 7.855 ns cnt\[31\] 3 REG LC_X5_Y6_N7 2 " "Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X5_Y6_N7; Fanout = 2; REG Node = 'cnt\[31\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.798 ns" { divide1:U|out cnt[31] } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.97 % ) " "Info: Total cell delay = 3.375 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 57.03 % ) " "Info: Total interconnect delay = 4.480 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { CP divide1:U|out cnt[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { CP {} CP~combout {} divide1:U|out {} cnt[31] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { CP divide1:U|out out[4]~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { CP {} CP~combout {} divide1:U|out {} out[4]~reg0 {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { CP divide1:U|out cnt[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { CP {} CP~combout {} divide1:U|out {} cnt[31] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.868 ns" { cnt[31] Equal0~0 Equal0~4 Equal0~10 out[0]~17 out[4]~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.868 ns" { cnt[31] {} Equal0~0 {} Equal0~4 {} Equal0~10 {} out[0]~17 {} out[4]~reg0 {} } { 0.000ns 1.910ns 1.668ns 0.738ns 0.305ns 1.664ns } { 0.000ns 0.740ns 0.200ns 0.200ns 0.200ns 1.243ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { CP divide1:U|out out[4]~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { CP {} CP~combout {} divide1:U|out {} out[4]~reg0 {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { CP divide1:U|out cnt[31] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { CP {} CP~combout {} divide1:U|out {} cnt[31] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cnt\[23\] nCR CP -2.752 ns register " "Info: tsu for register \"cnt\[23\]\" (data pin = \"nCR\", clock pin = \"CP\") is -2.752 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.770 ns + Longest pin register " "Info: + Longest pin to register delay is 4.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns nCR 1 PIN PIN_20 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 44; PIN Node = 'nCR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCR } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.364 ns) + CELL(1.243 ns) 4.770 ns cnt\[23\] 2 REG LC_X3_Y7_N2 4 " "Info: 2: + IC(2.364 ns) + CELL(1.243 ns) = 4.770 ns; Loc. = LC_X3_Y7_N2; Fanout = 4; REG Node = 'cnt\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.607 ns" { nCR cnt[23] } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.406 ns ( 50.44 % ) " "Info: Total cell delay = 2.406 ns ( 50.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.364 ns ( 49.56 % ) " "Info: Total interconnect delay = 2.364 ns ( 49.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.770 ns" { nCR cnt[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.770 ns" { nCR {} nCR~combout {} cnt[23] {} } { 0.000ns 0.000ns 2.364ns } { 0.000ns 1.163ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 7.855 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divide1:U\|out 2 REG LC_X10_Y3_N5 45 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 45; REG Node = 'divide1:U\|out'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP divide1:U|out } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.880 ns) + CELL(0.918 ns) 7.855 ns cnt\[23\] 3 REG LC_X3_Y7_N2 4 " "Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X3_Y7_N2; Fanout = 4; REG Node = 'cnt\[23\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.798 ns" { divide1:U|out cnt[23] } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.97 % ) " "Info: Total cell delay = 3.375 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 57.03 % ) " "Info: Total interconnect delay = 4.480 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { CP divide1:U|out cnt[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { CP {} CP~combout {} divide1:U|out {} cnt[23] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.770 ns" { nCR cnt[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.770 ns" { nCR {} nCR~combout {} cnt[23] {} } { 0.000ns 0.000ns 2.364ns } { 0.000ns 1.163ns 1.243ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { CP divide1:U|out cnt[23] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { CP {} CP~combout {} divide1:U|out {} cnt[23] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP out\[0\] out\[0\]~reg0 11.365 ns register " "Info: tco from clock \"CP\" to destination pin \"out\[0\]\" through register \"out\[0\]~reg0\" is 11.365 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 7.855 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divide1:U\|out 2 REG LC_X10_Y3_N5 45 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 45; REG Node = 'divide1:U\|out'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP divide1:U|out } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.880 ns) + CELL(0.918 ns) 7.855 ns out\[0\]~reg0 3 REG LC_X5_Y7_N2 2 " "Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X5_Y7_N2; Fanout = 2; REG Node = 'out\[0\]~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.798 ns" { divide1:U|out out[0]~reg0 } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.97 % ) " "Info: Total cell delay = 3.375 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 57.03 % ) " "Info: Total interconnect delay = 4.480 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { CP divide1:U|out out[0]~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { CP {} CP~combout {} divide1:U|out {} out[0]~reg0 {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.134 ns + Longest register pin " "Info: + Longest register to pin delay is 3.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out\[0\]~reg0 1 REG LC_X5_Y7_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y7_N2; Fanout = 2; REG Node = 'out\[0\]~reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[0]~reg0 } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(2.322 ns) 3.134 ns out\[0\] 2 PIN PIN_138 0 " "Info: 2: + IC(0.812 ns) + CELL(2.322 ns) = 3.134 ns; Loc. = PIN_138; Fanout = 0; PIN Node = 'out\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { out[0]~reg0 out[0] } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 74.09 % ) " "Info: Total cell delay = 2.322 ns ( 74.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 25.91 % ) " "Info: Total interconnect delay = 0.812 ns ( 25.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { out[0]~reg0 out[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { out[0]~reg0 {} out[0] {} } { 0.000ns 0.812ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { CP divide1:U|out out[0]~reg0 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { CP {} CP~combout {} divide1:U|out {} out[0]~reg0 {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { out[0]~reg0 out[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.134 ns" { out[0]~reg0 {} out[0] {} } { 0.000ns 0.812ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cnt\[25\] nCR CP 3.339 ns register " "Info: th for register \"cnt\[25\]\" (data pin = \"nCR\", clock pin = \"CP\") is 3.339 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 7.855 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divide1:U\|out 2 REG LC_X10_Y3_N5 45 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N5; Fanout = 45; REG Node = 'divide1:U\|out'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP divide1:U|out } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.880 ns) + CELL(0.918 ns) 7.855 ns cnt\[25\] 3 REG LC_X2_Y7_N3 3 " "Info: 3: + IC(2.880 ns) + CELL(0.918 ns) = 7.855 ns; Loc. = LC_X2_Y7_N3; Fanout = 3; REG Node = 'cnt\[25\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.798 ns" { divide1:U|out cnt[25] } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.97 % ) " "Info: Total cell delay = 3.375 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 57.03 % ) " "Info: Total interconnect delay = 4.480 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { CP divide1:U|out cnt[25] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { CP {} CP~combout {} divide1:U|out {} cnt[25] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.737 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns nCR 1 PIN PIN_20 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 44; PIN Node = 'nCR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCR } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.331 ns) + CELL(1.243 ns) 4.737 ns cnt\[25\] 2 REG LC_X2_Y7_N3 3 " "Info: 2: + IC(2.331 ns) + CELL(1.243 ns) = 4.737 ns; Loc. = LC_X2_Y7_N3; Fanout = 3; REG Node = 'cnt\[25\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { nCR cnt[25] } "NODE_NAME" } } { "flow.v" "" { Text "D:/WORKPLACE/VerilogPRJ/flow/flow.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.406 ns ( 50.79 % ) " "Info: Total cell delay = 2.406 ns ( 50.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.331 ns ( 49.21 % ) " "Info: Total interconnect delay = 2.331 ns ( 49.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { nCR cnt[25] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.737 ns" { nCR {} nCR~combout {} cnt[25] {} } { 0.000ns 0.000ns 2.331ns } { 0.000ns 1.163ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { CP divide1:U|out cnt[25] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { CP {} CP~combout {} divide1:U|out {} cnt[25] {} } { 0.000ns 0.000ns 1.600ns 2.880ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { nCR cnt[25] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.737 ns" { nCR {} nCR~combout {} cnt[25] {} } { 0.000ns 0.000ns 2.331ns } { 0.000ns 1.163ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 07 02:05:26 2013 " "Info: Processing ended: Wed Aug 07 02:05:26 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
