# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:08:59 on Nov 03,2023
# vlog -reportprogress 300 ./binary.sv 
# -- Compiling module binary
# -- Compiling module binary_tb
# 
# Top level modules:
# 	binary_tb
# End time: 06:08:59 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:08:59 on Nov 03,2023
# vlog -reportprogress 300 ./binaryFSM.sv 
# -- Compiling module binaryFSM
# 
# Top level modules:
# 	binaryFSM
# End time: 06:09:00 on Nov 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:09:00 on Nov 03,2023
# vlog -reportprogress 300 ./binaryDataPath.sv 
# -- Compiling module binaryDataPath
# 
# Top level modules:
# 	binaryDataPath
# End time: 06:09:00 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:09:00 on Nov 03,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 06:09:00 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_datapath_tb 
# Start time: 06:09:00 on Nov 03,2023
# Loading sv_std.std
# Loading work.counter_datapath_tb
# Loading work.counter_datapath
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 22
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:52 on Nov 03,2023
# vlog -reportprogress 300 ./binary.sv 
# -- Compiling module binary
# -- Compiling module binary_tb
# 
# Top level modules:
# 	binary_tb
# End time: 06:10:52 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:52 on Nov 03,2023
# vlog -reportprogress 300 ./binaryFSM.sv 
# -- Compiling module binaryFSM
# 
# Top level modules:
# 	binaryFSM
# End time: 06:10:52 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:52 on Nov 03,2023
# vlog -reportprogress 300 ./binaryDataPath.sv 
# -- Compiling module binaryDataPath
# 
# Top level modules:
# 	binaryDataPath
# End time: 06:10:52 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:10:52 on Nov 03,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 06:10:52 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 06:10:52 on Nov 03,2023, Elapsed time: 0:01:52
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work binary_tb 
# Start time: 06:10:52 on Nov 03,2023
# Loading sv_std.std
# Loading work.binary_tb
# Loading work.binary
# Loading work.binaryFSM
# Loading work.binaryDataPath
# ** Error: (vsim-3033) ./binaryDataPath.sv(21): Instantiation of 'RAM_32_8_1port' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /binary_tb/dut/Data File: ./binaryDataPath.sv
#         Searched libraries:
#             C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 4/lab 4/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 17
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:11:26 on Nov 03,2023
# vlog -reportprogress 300 ./binary.sv 
# -- Compiling module binary
# -- Compiling module binary_tb
# 
# Top level modules:
# 	binary_tb
# End time: 06:11:26 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:11:26 on Nov 03,2023
# vlog -reportprogress 300 ./binaryFSM.sv 
# -- Compiling module binaryFSM
# 
# Top level modules:
# 	binaryFSM
# End time: 06:11:26 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:11:26 on Nov 03,2023
# vlog -reportprogress 300 ./binarydatapath.sv 
# -- Compiling module binaryDataPath
# 
# Top level modules:
# 	binaryDataPath
# End time: 06:11:26 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:11:26 on Nov 03,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 06:11:26 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work binary_tb 
# Start time: 06:10:52 on Nov 03,2023
# Loading sv_std.std
# Loading work.binary_tb
# Loading work.binary
# Loading work.binaryFSM
# Loading work.binaryDataPath
# ** Error: (vsim-3033) ./binarydatapath.sv(21): Instantiation of 'RAM_32_8_1port' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /binary_tb/dut/Data File: ./binarydatapath.sv
#         Searched libraries:
#             C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 4/lab 4/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 17
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:53 on Nov 03,2023
# vlog -reportprogress 300 ./binary.sv 
# -- Compiling module binary
# -- Compiling module binary_tb
# 
# Top level modules:
# 	binary_tb
# End time: 06:16:53 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:53 on Nov 03,2023
# vlog -reportprogress 300 ./binaryFSM.sv 
# -- Compiling module binaryFSM
# 
# Top level modules:
# 	binaryFSM
# End time: 06:16:53 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:53 on Nov 03,2023
# vlog -reportprogress 300 ./binaryDataPath.sv 
# -- Compiling module binaryDataPath
# 
# Top level modules:
# 	binaryDataPath
# End time: 06:16:53 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:53 on Nov 03,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 06:16:53 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:53 on Nov 03,2023
# vlog -reportprogress 300 ./RAM_32_8_1port.v 
# -- Compiling module RAM_32_8_1port
# 
# Top level modules:
# 	RAM_32_8_1port
# End time: 06:16:53 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work binary_tb 
# Start time: 06:10:52 on Nov 03,2023
# Loading sv_std.std
# Loading work.binary_tb
# Loading work.binary
# Loading work.binaryFSM
# Loading work.binaryDataPath
# Loading work.RAM_32_8_1port
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'binary_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /binary_tb/dut/Data/RAM File: ./RAM_32_8_1port.v
# ** Error: (vsim-3033) ./RAM_32_8_1port.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /binary_tb/dut/Data/RAM File: ./RAM_32_8_1port.v
#         Searched libraries:
#             C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 4/lab 4/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 18
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:57 on Nov 03,2023
# vlog -reportprogress 300 ./binary.sv 
# -- Compiling module binary
# -- Compiling module binary_tb
# 
# Top level modules:
# 	binary_tb
# End time: 06:17:57 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:57 on Nov 03,2023
# vlog -reportprogress 300 ./binaryFSM.sv 
# -- Compiling module binaryFSM
# 
# Top level modules:
# 	binaryFSM
# End time: 06:17:57 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:57 on Nov 03,2023
# vlog -reportprogress 300 ./binaryDataPath.sv 
# -- Compiling module binaryDataPath
# 
# Top level modules:
# 	binaryDataPath
# End time: 06:17:57 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:57 on Nov 03,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 06:17:57 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:57 on Nov 03,2023
# vlog -reportprogress 300 ./RAM_32_8_1port.v 
# -- Compiling module RAM_32_8_1port
# 
# Top level modules:
# 	RAM_32_8_1port
# End time: 06:17:57 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work binary_tb 
# Start time: 06:10:52 on Nov 03,2023
# Loading sv_std.std
# Loading work.binary_tb
# Loading work.binary
# Loading work.binaryFSM
# Loading work.binaryDataPath
# Loading work.RAM_32_8_1port
# ** Error: (vsim-3033) ./RAM_32_8_1port.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /binary_tb/dut/Data/RAM File: ./RAM_32_8_1port.v
#         Searched libraries:
#             C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 4/lab 4/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 18
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:59 on Nov 03,2023
# vlog -reportprogress 300 ./binary.sv 
# -- Compiling module binary
# -- Compiling module binary_tb
# 
# Top level modules:
# 	binary_tb
# End time: 06:18:59 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:18:59 on Nov 03,2023
# vlog -reportprogress 300 ./binaryFSM.sv 
# -- Compiling module binaryFSM
# 
# Top level modules:
# 	binaryFSM
# End time: 06:19:00 on Nov 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:00 on Nov 03,2023
# vlog -reportprogress 300 ./binaryDataPath.sv 
# -- Compiling module binaryDataPath
# 
# Top level modules:
# 	binaryDataPath
# End time: 06:19:00 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:00 on Nov 03,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 06:19:00 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:00 on Nov 03,2023
# vlog -reportprogress 300 ./RAM_32_8_1port.v 
# -- Compiling module RAM_32_8_1port
# 
# Top level modules:
# 	RAM_32_8_1port
# End time: 06:19:00 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work binary_tb -Lf altera_mf_ver 
# Start time: 06:10:52 on Nov 03,2023
# Loading sv_std.std
# Loading work.binary_tb
# Loading work.binary
# Loading work.binaryFSM
# Loading work.binaryDataPath
# Loading work.RAM_32_8_1port
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./binaryDataPath.sv(22): [PCDPC] - Port size (8) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_32_8_1port.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /binary_tb/dut/Data/RAM File: ./RAM_32_8_1port.v
# ** Warning: (vsim-3015) ./binaryDataPath.sv(22): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: ./RAM_32_8_1port.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /binary_tb/dut/Data/RAM File: ./RAM_32_8_1port.v
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 23
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position end  sim:/binary_tb/T
add wave -position end  sim:/binary_tb/CLOCK_50
add wave -position end  sim:/binary_tb/Start
add wave -position end  sim:/binary_tb/Reset
add wave -position end  sim:/binary_tb/Done
add wave -position end  sim:/binary_tb/Found
add wave -position end  sim:/binary_tb/A
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 4/lab 4/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:18 on Nov 03,2023
# vlog -reportprogress 300 ./binary.sv 
# -- Compiling module binary
# -- Compiling module binary_tb
# 
# Top level modules:
# 	binary_tb
# End time: 06:19:18 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:18 on Nov 03,2023
# vlog -reportprogress 300 ./binaryFSM.sv 
# -- Compiling module binaryFSM
# 
# Top level modules:
# 	binaryFSM
# End time: 06:19:18 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:18 on Nov 03,2023
# vlog -reportprogress 300 ./binaryDataPath.sv 
# -- Compiling module binaryDataPath
# 
# Top level modules:
# 	binaryDataPath
# End time: 06:19:18 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:18 on Nov 03,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 06:19:19 on Nov 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:19:19 on Nov 03,2023
# vlog -reportprogress 300 ./RAM_32_8_1port.v 
# -- Compiling module RAM_32_8_1port
# 
# Top level modules:
# 	RAM_32_8_1port
# End time: 06:19:19 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 06:19:19 on Nov 03,2023, Elapsed time: 0:08:27
# Errors: 8, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work binary_tb -Lf altera_mf_ver 
# Start time: 06:19:19 on Nov 03,2023
# Loading sv_std.std
# Loading work.binary_tb
# Loading work.binary
# Loading work.binaryFSM
# Loading work.binaryDataPath
# Loading work.RAM_32_8_1port
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./binaryDataPath.sv(22): [PCDPC] - Port size (8) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_32_8_1port.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /binary_tb/dut/Data/RAM File: ./RAM_32_8_1port.v
# ** Warning: (vsim-3015) ./binaryDataPath.sv(22): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: ./RAM_32_8_1port.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /binary_tb/dut/Data/RAM File: ./RAM_32_8_1port.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./binary.sv(44)
#    Time: 755 ps  Iteration: 0  Instance: /binary_tb
# Break in Module binary_tb at ./binary.sv line 44
add wave -position end  sim:/binary_tb/dut/CLOCK_50
add wave -position end  sim:/binary_tb/dut/Start
add wave -position end  sim:/binary_tb/dut/Reset
add wave -position end  sim:/binary_tb/dut/A
add wave -position end  sim:/binary_tb/dut/Done
add wave -position end  sim:/binary_tb/dut/Found
add wave -position end  sim:/binary_tb/dut/compute_M
add wave -position end  sim:/binary_tb/dut/Set_LSB
add wave -position end  sim:/binary_tb/dut/Set_MSB
add wave -position end  sim:/binary_tb/dut/init
add wave -position end  sim:/binary_tb/dut/Loc
add wave -position end  sim:/binary_tb/dut/LSB
add wave -position end  sim:/binary_tb/dut/MSB
add wave -position end  sim:/binary_tb/dut/M
add wave -position end  sim:/binary_tb/dut/q
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 4/lab 4/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:21:33 on Nov 03,2023
# vlog -reportprogress 300 ./binary.sv 
# -- Compiling module binary
# -- Compiling module binary_tb
# 
# Top level modules:
# 	binary_tb
# End time: 06:21:33 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:21:33 on Nov 03,2023
# vlog -reportprogress 300 ./binaryFSM.sv 
# -- Compiling module binaryFSM
# 
# Top level modules:
# 	binaryFSM
# End time: 06:21:33 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:21:33 on Nov 03,2023
# vlog -reportprogress 300 ./binaryDataPath.sv 
# -- Compiling module binaryDataPath
# 
# Top level modules:
# 	binaryDataPath
# End time: 06:21:33 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:21:33 on Nov 03,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 06:21:33 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:21:33 on Nov 03,2023
# vlog -reportprogress 300 ./RAM_32_8_1port.v 
# -- Compiling module RAM_32_8_1port
# 
# Top level modules:
# 	RAM_32_8_1port
# End time: 06:21:33 on Nov 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 06:21:34 on Nov 03,2023, Elapsed time: 0:02:15
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work binary_tb -Lf altera_mf_ver 
# Start time: 06:21:34 on Nov 03,2023
# Loading sv_std.std
# Loading work.binary_tb
# Loading work.binary
# Loading work.binaryFSM
# Loading work.binaryDataPath
# Loading work.RAM_32_8_1port
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./binaryDataPath.sv(22): [PCDPC] - Port size (8) does not match connection size (32) for port 'data'. The port definition is at: ./RAM_32_8_1port.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /binary_tb/dut/Data/RAM File: ./RAM_32_8_1port.v
# ** Warning: (vsim-3015) ./binaryDataPath.sv(22): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: ./RAM_32_8_1port.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /binary_tb/dut/Data/RAM File: ./RAM_32_8_1port.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./binary.sv(44)
#    Time: 755 ps  Iteration: 0  Instance: /binary_tb
# Break in Module binary_tb at ./binary.sv line 44
