# Verilog-Hdl-Based-Design-and-Simulation-of-Optimized-Digital-Clock
Verilog Hdl Based Design and Simulation of Optimized Digital Clock
