Timing Analyzer report for simple_blinky
Wed Feb  7 08:56:06 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 100C Model Setup Summary
  9. Slow 1200mV 100C Model Hold Summary
 10. Slow 1200mV 100C Model Recovery Summary
 11. Slow 1200mV 100C Model Removal Summary
 12. Slow 1200mV 100C Model Minimum Pulse Width Summary
 13. Slow 1200mV 100C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 100C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 100C Model Metastability Summary
 16. Slow 1200mV -40C Model Fmax Summary
 17. Slow 1200mV -40C Model Setup Summary
 18. Slow 1200mV -40C Model Hold Summary
 19. Slow 1200mV -40C Model Recovery Summary
 20. Slow 1200mV -40C Model Removal Summary
 21. Slow 1200mV -40C Model Minimum Pulse Width Summary
 22. Slow 1200mV -40C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV -40C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV -40C Model Metastability Summary
 25. Fast 1200mV -40C Model Setup Summary
 26. Fast 1200mV -40C Model Hold Summary
 27. Fast 1200mV -40C Model Recovery Summary
 28. Fast 1200mV -40C Model Removal Summary
 29. Fast 1200mV -40C Model Minimum Pulse Width Summary
 30. Fast 1200mV -40C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV -40C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV -40C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv n40c Model)
 37. Signal Integrity Metrics (Slow 1200mv 100c Model)
 38. Signal Integrity Metrics (Fast 1200mv n40c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Output Ports
 46. Unconstrained Output Ports
 47. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition ;
; Timing Analyzer       ; Timing Analyzer                                         ;
; Revision Name         ; simple_blinky                                           ;
; Device Family         ; Cyclone 10 LP                                           ;
; Device Name           ; 10CL025YU256I7G                                         ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; simple_blinky.sdc ; OK     ; Wed Feb  7 08:56:05 2024 ;
+-------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; OSC_Clock ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
; OSC_Clock                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { OSC_Clock }                                         ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 231.64 MHz ; 231.64 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                        ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 195.683 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.417 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; OSC_Clock                                         ; 9.876  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 99.673 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 195.683 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.244      ;
; 195.765 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.162      ;
; 195.769 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.158      ;
; 195.811 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.116      ;
; 195.817 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.110      ;
; 195.831 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.096      ;
; 195.907 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.020      ;
; 195.913 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 4.014      ;
; 195.930 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.997      ;
; 195.945 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.982      ;
; 195.959 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.968      ;
; 196.039 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.888      ;
; 196.078 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.849      ;
; 196.079 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.848      ;
; 196.170 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.757      ;
; 196.205 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.722      ;
; 196.220 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.707      ;
; 196.271 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.656      ;
; 196.294 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.633      ;
; 196.294 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.633      ;
; 196.329 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.598      ;
; 196.338 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.588      ;
; 196.353 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.574      ;
; 196.482 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.444      ;
; 196.486 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.440      ;
; 196.515 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.412      ;
; 196.568 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.360      ;
; 196.578 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.348      ;
; 196.582 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.346      ;
; 196.617 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.309      ;
; 196.617 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.309      ;
; 196.630 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.296      ;
; 196.664 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.264      ;
; 196.696 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.232      ;
; 196.705 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.221      ;
; 196.710 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.218      ;
; 196.748 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.178      ;
; 196.754 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.172      ;
; 196.765 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.161      ;
; 196.795 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.132      ;
; 196.800 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.128      ;
; 196.814 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.114      ;
; 196.829 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.099      ;
; 196.830 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.098      ;
; 196.833 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.095      ;
; 196.837 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.089      ;
; 196.877 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.050      ;
; 196.881 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.046      ;
; 196.887 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.039      ;
; 196.887 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.040      ;
; 196.896 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.032      ;
; 196.896 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.030      ;
; 196.908 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.019      ;
; 196.908 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.019      ;
; 196.915 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.013      ;
; 196.919 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.009      ;
; 196.923 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 3.004      ;
; 196.928 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 3.000      ;
; 196.930 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.996      ;
; 196.942 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.986      ;
; 196.961 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.967      ;
; 196.961 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 2.966      ;
; 196.961 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 2.966      ;
; 196.967 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.961      ;
; 196.969 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 2.958      ;
; 196.969 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 2.958      ;
; 196.971 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.957      ;
; 196.983 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.943      ;
; 196.991 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.935      ;
; 197.018 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.908      ;
; 197.019 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 2.908      ;
; 197.026 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 2.901      ;
; 197.040 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 2.887      ;
; 197.042 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 2.885      ;
; 197.045 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.883      ;
; 197.049 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.879      ;
; 197.053 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.875      ;
; 197.057 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.871      ;
; 197.061 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.867      ;
; 197.062 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.866      ;
; 197.080 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.848      ;
; 197.080 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.848      ;
; 197.082 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.844      ;
; 197.082 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.844      ;
; 197.082 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.844      ;
; 197.095 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.833      ;
; 197.097 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.831      ;
; 197.099 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 2.828      ;
; 197.099 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 2.828      ;
; 197.100 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 2.827      ;
; 197.104 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.824      ;
; 197.110 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 2.817      ;
; 197.117 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.070     ; 2.811      ;
; 197.121 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.805      ;
; 197.122 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.071     ; 2.805      ;
; 197.133 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.793      ;
; 197.135 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.791      ;
; 197.135 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.791      ;
; 197.135 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.791      ;
; 197.143 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.783      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.417 ; simple_counter:inst|led_status      ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.674      ;
; 0.655 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.912      ;
; 0.655 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.912      ;
; 0.655 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.912      ;
; 0.656 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.656 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.913      ;
; 0.657 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.657 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 0.659 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.916      ;
; 0.660 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.917      ;
; 0.670 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.927      ;
; 0.671 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.928      ;
; 0.673 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.930      ;
; 0.675 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.932      ;
; 0.675 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.932      ;
; 0.675 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.932      ;
; 0.974 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.231      ;
; 0.974 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.231      ;
; 0.975 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.232      ;
; 0.976 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.233      ;
; 0.986 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.243      ;
; 0.986 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.243      ;
; 0.989 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.246      ;
; 0.990 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.247      ;
; 0.990 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.247      ;
; 0.991 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.248      ;
; 0.992 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.249      ;
; 0.992 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.249      ;
; 0.994 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.251      ;
; 0.995 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.252      ;
; 1.008 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.265      ;
; 1.010 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.267      ;
; 1.098 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.355      ;
; 1.100 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.357      ;
; 1.100 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.357      ;
; 1.102 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.359      ;
; 1.103 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.360      ;
; 1.104 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.361      ;
; 1.104 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.361      ;
; 1.113 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.370      ;
; 1.113 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.371      ;
; 1.114 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.371      ;
; 1.115 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.372      ;
; 1.116 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.373      ;
; 1.117 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.374      ;
; 1.117 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.375      ;
; 1.118 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.375      ;
; 1.119 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.376      ;
; 1.120 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.377      ;
; 1.120 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.377      ;
; 1.123 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.380      ;
; 1.135 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.393      ;
; 1.139 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.397      ;
; 1.151 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.408      ;
; 1.171 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.429      ;
; 1.175 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.433      ;
; 1.191 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.448      ;
; 1.216 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.473      ;
; 1.226 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.483      ;
; 1.230 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.487      ;
; 1.230 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.487      ;
; 1.232 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.489      ;
; 1.240 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.498      ;
; 1.241 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.498      ;
; 1.242 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.499      ;
; 1.244 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.502      ;
; 1.245 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.502      ;
; 1.245 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.503      ;
; 1.246 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.503      ;
; 1.246 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.503      ;
; 1.246 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.503      ;
; 1.247 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.504      ;
; 1.267 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.525      ;
; 1.269 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.526      ;
; 1.291 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.548      ;
; 1.303 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.561      ;
; 1.305 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.562      ;
; 1.310 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.567      ;
; 1.355 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.612      ;
; 1.356 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.613      ;
; 1.358 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.615      ;
; 1.360 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.617      ;
; 1.362 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.619      ;
; 1.364 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.621      ;
; 1.369 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.627      ;
; 1.372 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.630      ;
; 1.372 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.629      ;
; 1.373 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.631      ;
; 1.373 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.631      ;
; 1.373 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.630      ;
; 1.374 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.631      ;
; 1.374 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.631      ;
; 1.375 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.632      ;
; 1.376 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.633      ;
; 1.377 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.635      ;
; 1.391 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.649      ;
; 1.395 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.653      ;
; 1.396 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.654      ;
; 1.400 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.658      ;
; 1.427 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.685      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 271.08 MHz ; 271.08 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                        ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 196.311 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.344 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; OSC_Clock                                         ; 9.883  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 99.679 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 196.311 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.627      ;
; 196.371 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.567      ;
; 196.382 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.556      ;
; 196.407 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.531      ;
; 196.418 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.520      ;
; 196.493 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.445      ;
; 196.496 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.442      ;
; 196.504 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.434      ;
; 196.511 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.427      ;
; 196.538 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.400      ;
; 196.600 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.338      ;
; 196.603 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.335      ;
; 196.619 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.319      ;
; 196.686 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.252      ;
; 196.705 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.233      ;
; 196.731 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.207      ;
; 196.733 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.205      ;
; 196.763 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.175      ;
; 196.779 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.159      ;
; 196.806 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.132      ;
; 196.822 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.116      ;
; 196.841 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 3.096      ;
; 196.908 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.030      ;
; 196.915 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 3.023      ;
; 196.956 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.981      ;
; 197.023 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.914      ;
; 197.035 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.902      ;
; 197.046 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.892      ;
; 197.053 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.884      ;
; 197.065 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.872      ;
; 197.132 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.806      ;
; 197.135 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.802      ;
; 197.138 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.799      ;
; 197.150 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.788      ;
; 197.162 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.775      ;
; 197.169 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.768      ;
; 197.177 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.761      ;
; 197.239 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.699      ;
; 197.243 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.694      ;
; 197.247 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.690      ;
; 197.257 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.681      ;
; 197.258 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.680      ;
; 197.263 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.674      ;
; 197.264 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.673      ;
; 197.269 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.668      ;
; 197.281 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.657      ;
; 197.285 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.652      ;
; 197.286 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.651      ;
; 197.288 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.650      ;
; 197.291 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.646      ;
; 197.292 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.645      ;
; 197.295 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.642      ;
; 197.317 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.621      ;
; 197.317 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.620      ;
; 197.323 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.614      ;
; 197.325 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.613      ;
; 197.328 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.610      ;
; 197.328 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.610      ;
; 197.351 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.586      ;
; 197.354 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.584      ;
; 197.364 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.574      ;
; 197.370 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.568      ;
; 197.385 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.553      ;
; 197.388 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.550      ;
; 197.389 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.548      ;
; 197.390 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.547      ;
; 197.402 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.536      ;
; 197.407 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.531      ;
; 197.414 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.524      ;
; 197.421 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.516      ;
; 197.425 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.513      ;
; 197.429 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.508      ;
; 197.429 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.508      ;
; 197.430 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.507      ;
; 197.435 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.503      ;
; 197.442 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.496      ;
; 197.450 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.488      ;
; 197.451 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.486      ;
; 197.451 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.486      ;
; 197.452 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.485      ;
; 197.453 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.484      ;
; 197.457 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.480      ;
; 197.457 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.480      ;
; 197.458 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.479      ;
; 197.461 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.477      ;
; 197.461 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.477      ;
; 197.462 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.476      ;
; 197.470 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.063     ; 2.467      ;
; 197.493 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.445      ;
; 197.493 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.445      ;
; 197.511 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.427      ;
; 197.515 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.423      ;
; 197.521 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.417      ;
; 197.522 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.416      ;
; 197.533 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.405      ;
; 197.534 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.404      ;
; 197.535 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.403      ;
; 197.538 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.400      ;
; 197.538 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.400      ;
; 197.538 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.062     ; 2.400      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.344 ; simple_counter:inst|led_status      ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.580 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.581 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.812      ;
; 0.582 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.813      ;
; 0.582 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.813      ;
; 0.582 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.812      ;
; 0.583 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.814      ;
; 0.584 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.586 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.816      ;
; 0.586 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.816      ;
; 0.593 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.824      ;
; 0.594 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.824      ;
; 0.595 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.826      ;
; 0.596 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.827      ;
; 0.597 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.828      ;
; 0.854 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.085      ;
; 0.855 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.857 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.860 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.091      ;
; 0.861 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.092      ;
; 0.862 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.092      ;
; 0.862 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.092      ;
; 0.868 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.099      ;
; 0.869 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.099      ;
; 0.871 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.102      ;
; 0.873 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.104      ;
; 0.873 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.104      ;
; 0.875 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.105      ;
; 0.876 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.106      ;
; 0.876 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.106      ;
; 0.887 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.118      ;
; 0.947 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.951 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.182      ;
; 0.952 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.183      ;
; 0.959 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.959 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.190      ;
; 0.959 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.961 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.961 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.192      ;
; 0.963 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.194      ;
; 0.965 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.196      ;
; 0.966 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.196      ;
; 0.966 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.197      ;
; 0.973 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.203      ;
; 0.973 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.204      ;
; 0.975 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.206      ;
; 0.975 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.206      ;
; 0.977 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 0.977 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.208      ;
; 0.978 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.209      ;
; 0.980 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.210      ;
; 0.992 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.223      ;
; 1.020 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.251      ;
; 1.026 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.045 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.276      ;
; 1.054 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.285      ;
; 1.062 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.293      ;
; 1.062 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.293      ;
; 1.065 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.295      ;
; 1.065 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.296      ;
; 1.067 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.297      ;
; 1.068 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.299      ;
; 1.070 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.300      ;
; 1.070 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.301      ;
; 1.076 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.307      ;
; 1.076 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.307      ;
; 1.077 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.308      ;
; 1.077 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.307      ;
; 1.079 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.310      ;
; 1.079 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.310      ;
; 1.079 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.309      ;
; 1.083 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.314      ;
; 1.096 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.327      ;
; 1.145 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.376      ;
; 1.149 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.380      ;
; 1.153 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.384      ;
; 1.159 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.390      ;
; 1.159 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.390      ;
; 1.160 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.390      ;
; 1.169 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.400      ;
; 1.171 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.402      ;
; 1.172 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.403      ;
; 1.173 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.404      ;
; 1.173 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.404      ;
; 1.174 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.404      ;
; 1.177 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.408      ;
; 1.178 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.409      ;
; 1.180 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.411      ;
; 1.180 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.411      ;
; 1.182 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.413      ;
; 1.183 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.414      ;
; 1.185 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.416      ;
; 1.186 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.417      ;
; 1.187 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.418      ;
; 1.200 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.431      ;
; 1.207 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.437      ;
; 1.213 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.443      ;
; 1.213 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.443      ;
; 1.228 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.459      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                        ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 197.936 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; OSC_Clock                                         ; 9.622  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 99.763 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 197.936 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 2.017      ;
; 197.971 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.982      ;
; 197.981 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.972      ;
; 197.999 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.954      ;
; 198.030 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.923      ;
; 198.043 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.910      ;
; 198.048 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.905      ;
; 198.049 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.904      ;
; 198.065 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.888      ;
; 198.093 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.860      ;
; 198.107 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.846      ;
; 198.112 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.841      ;
; 198.143 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.810      ;
; 198.173 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.780      ;
; 198.175 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.778      ;
; 198.187 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.766      ;
; 198.215 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.738      ;
; 198.227 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.726      ;
; 198.241 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.712      ;
; 198.250 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.702      ;
; 198.281 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.672      ;
; 198.289 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.664      ;
; 198.293 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.660      ;
; 198.316 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.636      ;
; 198.344 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.608      ;
; 198.363 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.589      ;
; 198.383 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.569      ;
; 198.403 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.551      ;
; 198.405 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.548      ;
; 198.410 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.542      ;
; 198.421 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.533      ;
; 198.426 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.526      ;
; 198.431 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.521      ;
; 198.438 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.516      ;
; 198.443 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.509      ;
; 198.466 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.488      ;
; 198.473 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.480      ;
; 198.477 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.475      ;
; 198.485 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.469      ;
; 198.491 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.461      ;
; 198.495 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.457      ;
; 198.512 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.441      ;
; 198.516 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.438      ;
; 198.517 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.437      ;
; 198.525 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.429      ;
; 198.535 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.419      ;
; 198.537 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.415      ;
; 198.547 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.406      ;
; 198.548 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.406      ;
; 198.552 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.402      ;
; 198.557 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.396      ;
; 198.558 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.394      ;
; 198.560 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.394      ;
; 198.570 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.384      ;
; 198.575 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.378      ;
; 198.580 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.374      ;
; 198.583 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.370      ;
; 198.584 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.369      ;
; 198.588 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.366      ;
; 198.589 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.365      ;
; 198.598 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.354      ;
; 198.599 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.355      ;
; 198.604 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.348      ;
; 198.605 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.348      ;
; 198.605 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.348      ;
; 198.606 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.347      ;
; 198.606 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.347      ;
; 198.614 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.340      ;
; 198.619 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.334      ;
; 198.621 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.332      ;
; 198.624 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.330      ;
; 198.625 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.328      ;
; 198.625 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.327      ;
; 198.625 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.327      ;
; 198.630 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.324      ;
; 198.632 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.322      ;
; 198.634 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.320      ;
; 198.635 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.318      ;
; 198.637 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.316      ;
; 198.638 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.316      ;
; 198.639 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.314      ;
; 198.649 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.305      ;
; 198.652 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.302      ;
; 198.654 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.300      ;
; 198.656 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.297      ;
; 198.657 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.296      ;
; 198.658 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.295      ;
; 198.662 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.292      ;
; 198.662 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.292      ;
; 198.664 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.289      ;
; 198.666 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.288      ;
; 198.667 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.034     ; 1.287      ;
; 198.671 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.281      ;
; 198.671 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.281      ;
; 198.671 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.281      ;
; 198.677 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.275      ;
; 198.678 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.275      ;
; 198.678 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.274      ;
; 198.679 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.274      ;
; 198.683 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.035     ; 1.270      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.179 ; simple_counter:inst|led_status      ; simple_counter:inst|led_status      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.280 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.397      ;
; 0.280 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.397      ;
; 0.280 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.397      ;
; 0.280 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.397      ;
; 0.280 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.397      ;
; 0.281 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.398      ;
; 0.282 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.399      ;
; 0.286 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.403      ;
; 0.286 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.403      ;
; 0.287 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.288 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.289 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.424 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.541      ;
; 0.424 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.541      ;
; 0.425 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.542      ;
; 0.426 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.543      ;
; 0.430 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.547      ;
; 0.431 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.548      ;
; 0.433 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.550      ;
; 0.433 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.550      ;
; 0.433 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.550      ;
; 0.435 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.552      ;
; 0.435 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.552      ;
; 0.435 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.552      ;
; 0.435 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.552      ;
; 0.436 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.553      ;
; 0.443 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.560      ;
; 0.443 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.560      ;
; 0.483 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.600      ;
; 0.484 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.601      ;
; 0.484 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.601      ;
; 0.484 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.601      ;
; 0.485 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.602      ;
; 0.486 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.603      ;
; 0.486 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.603      ;
; 0.487 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.605      ;
; 0.489 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.607      ;
; 0.490 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.607      ;
; 0.491 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.608      ;
; 0.492 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.609      ;
; 0.492 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.609      ;
; 0.493 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.610      ;
; 0.493 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.610      ;
; 0.494 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.611      ;
; 0.495 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.612      ;
; 0.495 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.612      ;
; 0.495 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.612      ;
; 0.496 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.613      ;
; 0.502 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.620      ;
; 0.504 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.508 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.625      ;
; 0.508 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.510 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.522 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.639      ;
; 0.542 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.659      ;
; 0.544 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.661      ;
; 0.545 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.662      ;
; 0.546 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.663      ;
; 0.547 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.664      ;
; 0.548 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.665      ;
; 0.549 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.667      ;
; 0.550 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.667      ;
; 0.551 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.669      ;
; 0.551 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.668      ;
; 0.553 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.670      ;
; 0.553 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.671      ;
; 0.554 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.671      ;
; 0.555 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.672      ;
; 0.555 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.672      ;
; 0.556 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.673      ;
; 0.564 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.564 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.681      ;
; 0.570 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.688      ;
; 0.581 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.698      ;
; 0.585 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.702      ;
; 0.586 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[18] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.703      ;
; 0.602 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.719      ;
; 0.604 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.721      ;
; 0.604 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.721      ;
; 0.606 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.723      ;
; 0.607 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.725      ;
; 0.609 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.610 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.728      ;
; 0.611 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.728      ;
; 0.612 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.730      ;
; 0.612 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.729      ;
; 0.613 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.730      ;
; 0.613 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[19] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.730      ;
; 0.613 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.731      ;
; 0.613 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.731      ;
; 0.615 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[20] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.732      ;
; 0.615 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[22] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.732      ;
; 0.615 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.733      ;
; 0.622 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.740      ;
; 0.624 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[16] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.742      ;
; 0.626 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.743      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 195.683 ; 0.179 ; N/A      ; N/A     ; 9.622               ;
;  OSC_Clock                                         ; N/A     ; N/A   ; N/A      ; N/A     ; 9.622               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; 195.683 ; 0.179 ; N/A      ; N/A     ; 99.673              ;
; Design-wide TNS                                    ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  OSC_Clock                                         ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; OSC_Clock               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.09 V              ; -0.0154 V           ; 0.267 V                              ; 0.281 V                              ; 4.27e-09 s                  ; 3.05e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.09 V             ; -0.0154 V          ; 0.267 V                             ; 0.281 V                             ; 4.27e-09 s                 ; 3.05e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.08 V              ; -0.00501 V          ; 0.248 V                              ; 0.248 V                              ; 5.7e-09 s                   ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-06 V                  ; 3.08 V             ; -0.00501 V         ; 0.248 V                             ; 0.248 V                             ; 5.7e-09 s                  ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.49 V              ; -0.0208 V           ; 0.321 V                              ; 0.275 V                              ; 3.59e-09 s                  ; 2.78e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.95e-08 V                  ; 3.49 V             ; -0.0208 V          ; 0.321 V                             ; 0.275 V                             ; 3.59e-09 s                 ; 2.78e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 484      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 484      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; OSC_Clock                                         ; OSC_Clock                                         ; Base      ; Constrained ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition
    Info: Processing started: Wed Feb  7 08:56:04 2024
Info: Command: quartus_sta simple_blinky -c simple_blinky
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332104): Reading SDC File: 'simple_blinky.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name OSC_Clock OSC_Clock
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 195.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   195.683               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.417               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.876
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.876               0.000 OSC_Clock 
    Info (332119):    99.673               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 196.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   196.311               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.883
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.883               0.000 OSC_Clock 
    Info (332119):    99.679               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 197.936
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   197.936               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.622               0.000 OSC_Clock 
    Info (332119):    99.763               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4779 megabytes
    Info: Processing ended: Wed Feb  7 08:56:06 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


