Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Wed Oct  8 16:05:34 2025
| Host              : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -file ./report/activation_accelerator_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (132)
6. checking no_output_delay (283)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (132)
--------------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (283)
---------------------------------
 There are 283 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.502        0.000                      0                35824        0.084        0.000                      0                35824        4.238        0.000                       0                 14682  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.502        0.000                      0                35824        0.084        0.000                      0                35824        4.238        0.000                       0                 14682  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_112_reg_628_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/max_exp_2_fu_94_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 1.627ns (30.287%)  route 3.745ns (69.713%))
  Logic Levels:           16  (CARRY8=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14942, unset)        0.041     0.041    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_112_reg_628_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_112_reg_628_reg[14]/Q
                         net (fo=17, unplaced)        0.152     0.307    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/Q[14]
                         LUT4 (Prop_LUT4_I0_O)        0.152     0.459 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/icmp_ln81_reg_891[0]_i_18__0/O
                         net (fo=1, unplaced)         0.211     0.670    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/icmp_ln81_reg_891[0]_i_18__0_n_17
                         LUT5 (Prop_LUT5_I4_O)        0.058     0.728 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/icmp_ln81_reg_891[0]_i_13__0/O
                         net (fo=13, unplaced)        0.250     0.978    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/icmp_ln81_reg_891[0]_i_13__0_n_17
                         LUT6 (Prop_LUT6_I2_O)        0.058     1.036 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/max_exp_2_fu_94[0]_i_7__0/O
                         net (fo=4, unplaced)         0.223     1.259    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/max_exp_2_fu_94[0]_i_7__0_n_17
                         LUT5 (Prop_LUT5_I0_O)        0.092     1.351 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90[17]_i_78/O
                         net (fo=5, unplaced)         0.229     1.580    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90[17]_i_78_n_17
                         LUT5 (Prop_LUT5_I2_O)        0.092     1.672 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90[17]_i_73/O
                         net (fo=8, unplaced)         0.239     1.911    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90[17]_i_73_n_17
                         LUT6 (Prop_LUT6_I5_O)        0.058     1.969 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90[0]_i_77__0/O
                         net (fo=12, unplaced)        0.248     2.217    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90[0]_i_77__0_n_17
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.275 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90[0]_i_56__0/O
                         net (fo=4, unplaced)         0.223     2.498    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90[0]_i_56__0_n_17
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.556 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90[17]_i_52/O
                         net (fo=7, unplaced)         0.236     2.792    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90[17]_i_52_n_17
                         LUT1 (Prop_LUT1_I0_O)        0.092     2.884 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90[17]_i_55/O
                         net (fo=1, unplaced)         0.227     3.111    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90[17]_i_55_n_17
                         CARRY8 (Prop_CARRY8_DI[0]_O[4])
                                                      0.289     3.400 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90_reg[17]_i_23/O[4]
                         net (fo=1, unplaced)         0.212     3.612    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_3_fu_477_p2[12]
                         LUT6 (Prop_LUT6_I0_O)        0.137     3.749 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90[12]_i_2__0/O
                         net (fo=2, unplaced)         0.211     3.960    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/result_mantissa_2_fu_90[12]_i_2__0_n_17
                         LUT4 (Prop_LUT4_I3_O)        0.058     4.018 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/icmp_ln81_reg_891[0]_i_6__0/O
                         net (fo=1, unplaced)         0.153     4.171    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/icmp_ln81_reg_891[0]_i_6__0_n_17
                         LUT6 (Prop_LUT6_I1_O)        0.137     4.308 f  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/icmp_ln81_reg_891[0]_i_2__0/O
                         net (fo=3, unplaced)         0.217     4.525    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/icmp_ln81_fu_529_p2
                         LUT4 (Prop_LUT4_I3_O)        0.058     4.583 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/max_exp_2_fu_94[15]_i_4__0/O
                         net (fo=2, unplaced)         0.211     4.794    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/select_ln88_reg_9090
                         LUT2 (Prop_LUT2_I0_O)        0.058     4.852 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/max_exp_2_fu_94[15]_i_1__0/O
                         net (fo=35, unplaced)        0.273     5.125    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/max_exp_2_fu_94[15]_i_1__0_n_17
                         LUT3 (Prop_LUT3_I2_O)        0.058     5.183 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/max_exp_2_fu_94[15]_i_2/O
                         net (fo=34, unplaced)        0.230     5.413    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/max_exp_2_fu_94[15]_i_2_n_17
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/max_exp_2_fu_94_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14942, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/max_exp_2_fu_94_reg[0]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_CE)      -0.079     9.915    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_loop_19_fu_826/grp_bf16add_fu_405/max_exp_2_fu_94_reg[0]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  4.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.084ns (61.765%)  route 0.052ns (38.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.059ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14942, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     0.098 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg_reg[4]/Q
                         net (fo=1, unplaced)         0.052     0.150    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/raddr_reg[4]
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14942, unset)        0.059     0.059    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.059    
                         RAMB18E2 (Hold_RAMB18E2_CLKARDCLK_ADDRARDADDR[9])
                                                      0.007     0.066    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040                bd_0_i/hls_inst/inst/exp_vals_1_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238                bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238                bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK



