Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Apr 02 22:19:46 2021
| Host         : DESKTOP-V2DGADJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    57 |
| Unused register locations in slices containing registers |   377 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              39 |           35 |
| No           | Yes                   | No                     |              68 |           30 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+
|                Clock Signal                |             Enable Signal             |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+
|  mindstone/minute_ones_reg[1]_P            |                                       | spacestone/minute_ones_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  mindstone/minute_ones_reg[2]_P            |                                       | spacestone/minute_ones_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  mindstone/minute_ones_reg[3]_P            |                                       | spacestone/minute_ones_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  mindstone/minute_tens_reg[1]_P            |                                       | spacestone/minute_tens_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  mindstone/minute_tens_reg[2]_P            |                                       | spacestone/minute_tens_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  mindstone/minute_tens_reg[3]_P            |                                       | spacestone/minute_tens_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/minute_ones_reg[0]_LDC_i_1_n_0 |                                       | spacestone/minute_ones_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  mindstone/second_tens_reg[1]_P            |                                       | spacestone/second_tens_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  mindstone/second_tens_reg[2]_P            |                                       | spacestone/second_tens_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  mindstone/second_tens_reg[3]_P            |                                       | spacestone/second_tens_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/minute_tens_reg[0]_LDC_i_1_n_0 |                                       | spacestone/minute_tens_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/second_ones_reg[0]_LDC_i_1_n_0 |                                       | spacestone/second_ones_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/second_ones_reg[1]_LDC_i_1_n_0 |                                       | spacestone/second_ones_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/second_ones_reg[2]_LDC_i_1_n_0 |                                       | spacestone/second_ones_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/second_ones_reg[3]_LDC_i_1_n_0 |                                       | spacestone/second_ones_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/second_tens_reg[0]_LDC_i_1_n_0 |                                       | spacestone/second_tens_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | mindstone/minute_ones_reg[1]_P            |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | mindstone/minute_ones_reg[2]_P            |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | mindstone/minute_ones_reg[3]_P            |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | mindstone/minute_tens_reg[1]_P            |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | mindstone/minute_tens_reg[2]_P            |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | mindstone/minute_tens_reg[3]_P            |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | mindstone/second_tens_reg[1]_P            |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | mindstone/second_tens_reg[2]_P            |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | mindstone/second_tens_reg[3]_P            |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/minute_ones_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/minute_ones_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/minute_ones_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/minute_ones_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/minute_tens_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/minute_tens_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/minute_tens_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/minute_tens_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/minute_tens_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/second_ones_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/second_ones_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/second_ones_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/second_ones_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/second_ones_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/second_ones_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/second_ones_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/second_ones_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/second_tens_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/second_tens_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/second_tens_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/second_tens_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/second_tens_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  pulse_1Hz_BUFG                            |                                       | spacestone/minute_ones_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  mindstone/nextstate_reg[1]_i_2_n_0        |                                       |                                           |                1 |              2 |
|  timestone/CLK                             |                                       |                                           |                1 |              2 |
|  pulse_1Hz_BUFG                            | mindstone/load_second_tens[3]_i_1_n_0 | reset_IBUF                                |                1 |              4 |
|  pulse_1Hz_BUFG                            | mindstone/load_minute_ones0           | reset_IBUF                                |                2 |              4 |
|  pulse_1Hz_BUFG                            | mindstone/load_minute_tens[3]_i_1_n_0 | reset_IBUF                                |                1 |              4 |
|  pulse_1Hz_BUFG                            | mindstone/load_second_ones0           | reset_IBUF                                |                1 |              4 |
|  pulse_1Hz_BUFG                            |                                       | reset_IBUF                                |                3 |              7 |
|  timestone/dormammu/inst/clk_out1          |                                       | timestone/divider_count_1Hz[0]_i_1_n_0    |                7 |             26 |
|  timestone/dormammu/inst/clk_out1          |                                       | timestone/divider_count_500Hz[0]_i_1_n_0  |                7 |             26 |
+--------------------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    48 |
| 2      |                     2 |
| 4      |                     4 |
| 7      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


