// qsys_top_altera_mm_interconnect_1920_p7znw2y.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module qsys_top_altera_mm_interconnect_1920_p7znw2y (
		input  wire [3:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_awid,                               //                              hps_sub_sys_agilex_hps_h2f_lw_axi_master.awid
		input  wire [20:0]  hps_sub_sys_agilex_hps_h2f_lw_axi_master_awaddr,                             //                                                                      .awaddr
		input  wire [7:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_awlen,                              //                                                                      .awlen
		input  wire [2:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_awsize,                             //                                                                      .awsize
		input  wire [1:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_awburst,                            //                                                                      .awburst
		input  wire [0:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_awlock,                             //                                                                      .awlock
		input  wire [3:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_awcache,                            //                                                                      .awcache
		input  wire [2:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_awprot,                             //                                                                      .awprot
		input  wire         hps_sub_sys_agilex_hps_h2f_lw_axi_master_awvalid,                            //                                                                      .awvalid
		output wire         hps_sub_sys_agilex_hps_h2f_lw_axi_master_awready,                            //                                                                      .awready
		input  wire [31:0]  hps_sub_sys_agilex_hps_h2f_lw_axi_master_wdata,                              //                                                                      .wdata
		input  wire [3:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_wstrb,                              //                                                                      .wstrb
		input  wire         hps_sub_sys_agilex_hps_h2f_lw_axi_master_wlast,                              //                                                                      .wlast
		input  wire         hps_sub_sys_agilex_hps_h2f_lw_axi_master_wvalid,                             //                                                                      .wvalid
		output wire         hps_sub_sys_agilex_hps_h2f_lw_axi_master_wready,                             //                                                                      .wready
		output wire [3:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_bid,                                //                                                                      .bid
		output wire [1:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_bresp,                              //                                                                      .bresp
		output wire         hps_sub_sys_agilex_hps_h2f_lw_axi_master_bvalid,                             //                                                                      .bvalid
		input  wire         hps_sub_sys_agilex_hps_h2f_lw_axi_master_bready,                             //                                                                      .bready
		input  wire [3:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_arid,                               //                                                                      .arid
		input  wire [20:0]  hps_sub_sys_agilex_hps_h2f_lw_axi_master_araddr,                             //                                                                      .araddr
		input  wire [7:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_arlen,                              //                                                                      .arlen
		input  wire [2:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_arsize,                             //                                                                      .arsize
		input  wire [1:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_arburst,                            //                                                                      .arburst
		input  wire [0:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_arlock,                             //                                                                      .arlock
		input  wire [3:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_arcache,                            //                                                                      .arcache
		input  wire [2:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_arprot,                             //                                                                      .arprot
		input  wire         hps_sub_sys_agilex_hps_h2f_lw_axi_master_arvalid,                            //                                                                      .arvalid
		output wire         hps_sub_sys_agilex_hps_h2f_lw_axi_master_arready,                            //                                                                      .arready
		output wire [3:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_rid,                                //                                                                      .rid
		output wire [31:0]  hps_sub_sys_agilex_hps_h2f_lw_axi_master_rdata,                              //                                                                      .rdata
		output wire [1:0]   hps_sub_sys_agilex_hps_h2f_lw_axi_master_rresp,                              //                                                                      .rresp
		output wire         hps_sub_sys_agilex_hps_h2f_lw_axi_master_rlast,                              //                                                                      .rlast
		output wire         hps_sub_sys_agilex_hps_h2f_lw_axi_master_rvalid,                             //                                                                      .rvalid
		input  wire         hps_sub_sys_agilex_hps_h2f_lw_axi_master_rready,                             //                                                                      .rready
		input  wire [31:0]  jtg_mst_fpga_m_master_address,                                               //                                                 jtg_mst_fpga_m_master.address
		output wire         jtg_mst_fpga_m_master_waitrequest,                                           //                                                                      .waitrequest
		input  wire [3:0]   jtg_mst_fpga_m_master_byteenable,                                            //                                                                      .byteenable
		input  wire         jtg_mst_fpga_m_master_read,                                                  //                                                                      .read
		output wire [31:0]  jtg_mst_fpga_m_master_readdata,                                              //                                                                      .readdata
		output wire         jtg_mst_fpga_m_master_readdatavalid,                                         //                                                                      .readdatavalid
		input  wire         jtg_mst_fpga_m_master_write,                                                 //                                                                      .write
		input  wire [31:0]  jtg_mst_fpga_m_master_writedata,                                             //                                                                      .writedata
		output wire [0:0]   hps_sub_sys_acp_0_csr_address,                                               //                                                 hps_sub_sys_acp_0_csr.address
		output wire         hps_sub_sys_acp_0_csr_write,                                                 //                                                                      .write
		output wire         hps_sub_sys_acp_0_csr_read,                                                  //                                                                      .read
		input  wire [31:0]  hps_sub_sys_acp_0_csr_readdata,                                              //                                                                      .readdata
		output wire [31:0]  hps_sub_sys_acp_0_csr_writedata,                                             //                                                                      .writedata
		output wire [19:0]  phipps_peak_0_h2f_lw_bridge_s0_address,                                      //                                        phipps_peak_0_h2f_lw_bridge_s0.address
		output wire         phipps_peak_0_h2f_lw_bridge_s0_write,                                        //                                                                      .write
		output wire         phipps_peak_0_h2f_lw_bridge_s0_read,                                         //                                                                      .read
		input  wire [31:0]  phipps_peak_0_h2f_lw_bridge_s0_readdata,                                     //                                                                      .readdata
		output wire [31:0]  phipps_peak_0_h2f_lw_bridge_s0_writedata,                                    //                                                                      .writedata
		output wire [0:0]   phipps_peak_0_h2f_lw_bridge_s0_burstcount,                                   //                                                                      .burstcount
		output wire [3:0]   phipps_peak_0_h2f_lw_bridge_s0_byteenable,                                   //                                                                      .byteenable
		input  wire         phipps_peak_0_h2f_lw_bridge_s0_readdatavalid,                                //                                                                      .readdatavalid
		input  wire         phipps_peak_0_h2f_lw_bridge_s0_waitrequest,                                  //                                                                      .waitrequest
		output wire         phipps_peak_0_h2f_lw_bridge_s0_debugaccess,                                  //                                                                      .debugaccess
		output wire [12:0]  dfd_subsystem_h2f_lw_bridge_s0_address,                                      //                                        dfd_subsystem_h2f_lw_bridge_s0.address
		output wire         dfd_subsystem_h2f_lw_bridge_s0_write,                                        //                                                                      .write
		output wire         dfd_subsystem_h2f_lw_bridge_s0_read,                                         //                                                                      .read
		input  wire [31:0]  dfd_subsystem_h2f_lw_bridge_s0_readdata,                                     //                                                                      .readdata
		output wire [31:0]  dfd_subsystem_h2f_lw_bridge_s0_writedata,                                    //                                                                      .writedata
		output wire [0:0]   dfd_subsystem_h2f_lw_bridge_s0_burstcount,                                   //                                                                      .burstcount
		output wire [3:0]   dfd_subsystem_h2f_lw_bridge_s0_byteenable,                                   //                                                                      .byteenable
		input  wire         dfd_subsystem_h2f_lw_bridge_s0_readdatavalid,                                //                                                                      .readdatavalid
		input  wire         dfd_subsystem_h2f_lw_bridge_s0_waitrequest,                                  //                                                                      .waitrequest
		output wire         dfd_subsystem_h2f_lw_bridge_s0_debugaccess,                                  //                                                                      .debugaccess
		output wire [8:0]   periph_pb_cpu_0_s0_address,                                                  //                                                    periph_pb_cpu_0_s0.address
		output wire         periph_pb_cpu_0_s0_write,                                                    //                                                                      .write
		output wire         periph_pb_cpu_0_s0_read,                                                     //                                                                      .read
		input  wire [31:0]  periph_pb_cpu_0_s0_readdata,                                                 //                                                                      .readdata
		output wire [31:0]  periph_pb_cpu_0_s0_writedata,                                                //                                                                      .writedata
		output wire [0:0]   periph_pb_cpu_0_s0_burstcount,                                               //                                                                      .burstcount
		output wire [3:0]   periph_pb_cpu_0_s0_byteenable,                                               //                                                                      .byteenable
		input  wire         periph_pb_cpu_0_s0_readdatavalid,                                            //                                                                      .readdatavalid
		input  wire         periph_pb_cpu_0_s0_waitrequest,                                              //                                                                      .waitrequest
		output wire         periph_pb_cpu_0_s0_debugaccess,                                              //                                                                      .debugaccess
		output wire [0:0]   sys_manager_sysid_control_slave_address,                                     //                                       sys_manager_sysid_control_slave.address
		input  wire [31:0]  sys_manager_sysid_control_slave_readdata,                                    //                                                                      .readdata
		output wire [4:0]   tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_address,              //                tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr.address
		output wire         tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_write,                //                                                                      .write
		output wire         tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_read,                 //                                                                      .read
		input  wire [31:0]  tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_readdata,             //                                                                      .readdata
		output wire [31:0]  tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_writedata,            //                                                                      .writedata
		input  wire         tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_readdatavalid,        //                                                                      .readdatavalid
		input  wire         tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_waitrequest,          //                                                                      .waitrequest
		output wire [17:0]  jtg_mst_fpga_m2ocm_pb_s0_address,                                            //                                              jtg_mst_fpga_m2ocm_pb_s0.address
		output wire         jtg_mst_fpga_m2ocm_pb_s0_write,                                              //                                                                      .write
		output wire         jtg_mst_fpga_m2ocm_pb_s0_read,                                               //                                                                      .read
		input  wire [127:0] jtg_mst_fpga_m2ocm_pb_s0_readdata,                                           //                                                                      .readdata
		output wire [127:0] jtg_mst_fpga_m2ocm_pb_s0_writedata,                                          //                                                                      .writedata
		output wire [0:0]   jtg_mst_fpga_m2ocm_pb_s0_burstcount,                                         //                                                                      .burstcount
		output wire [15:0]  jtg_mst_fpga_m2ocm_pb_s0_byteenable,                                         //                                                                      .byteenable
		input  wire         jtg_mst_fpga_m2ocm_pb_s0_readdatavalid,                                      //                                                                      .readdatavalid
		input  wire         jtg_mst_fpga_m2ocm_pb_s0_waitrequest,                                        //                                                                      .waitrequest
		output wire         jtg_mst_fpga_m2ocm_pb_s0_debugaccess,                                        //                                                                      .debugaccess
		input  wire         hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset,         //         hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire         jtg_mst_reset_reset_bridge_in_reset_reset,                                   //                                   jtg_mst_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire         phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset,                      //                      phipps_peak_0_csr_in_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire         phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset, // phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire         sys_manager_clk_100_out_clk_clk,                                             //                                           sys_manager_clk_100_out_clk.clk,          Clock Input
		input  wire         clk_ss_0_clk_csr_out_clk_clk                                                 //                                              clk_ss_0_clk_csr_out_clk.clk,          Clock Input
	);

	wire    [0:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_ruser;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:ruser -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_ruser
	wire    [0:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wuser;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_wuser -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:wuser
	wire    [1:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awburst;                             // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_awburst -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:awburst
	wire    [3:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arregion;                            // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_arregion -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:arregion
	wire    [0:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awuser;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_awuser -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:awuser
	wire    [7:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arlen;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_arlen -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:arlen
	wire    [3:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arqos;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_arqos -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:arqos
	wire    [3:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wstrb;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_wstrb -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:wstrb
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wready;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:wready -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_wready
	wire    [3:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rid;                                 // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:rid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_rid
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rready;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_rready -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:rready
	wire    [7:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awlen;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_awlen -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:awlen
	wire    [3:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awqos;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_awqos -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:awqos
	wire    [3:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arcache;                             // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_arcache -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:arcache
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wvalid;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_wvalid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:wvalid
	wire   [20:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_araddr;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_araddr -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:araddr
	wire    [2:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arprot;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_arprot -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:arprot
	wire    [2:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awprot;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_awprot -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:awprot
	wire   [31:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wdata;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_wdata -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:wdata
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arvalid;                             // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_arvalid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:arvalid
	wire    [3:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awcache;                             // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_awcache -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:awcache
	wire    [3:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arid;                                // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_arid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:arid
	wire    [0:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arlock;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_arlock -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:arlock
	wire    [0:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awlock;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_awlock -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:awlock
	wire   [20:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awaddr;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_awaddr -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:awaddr
	wire    [1:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_bresp;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:bresp -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_bresp
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arready;                             // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:arready -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_arready
	wire   [31:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rdata;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:rdata -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_rdata
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awready;                             // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:awready -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_awready
	wire    [1:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arburst;                             // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_arburst -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:arburst
	wire    [2:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arsize;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_arsize -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:arsize
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_bready;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_bready -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:bready
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rlast;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:rlast -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_rlast
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wlast;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_wlast -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:wlast
	wire    [3:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awregion;                            // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_awregion -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:awregion
	wire    [0:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_buser;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:buser -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_buser
	wire    [1:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rresp;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:rresp -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_rresp
	wire    [3:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awid;                                // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_awid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:awid
	wire    [3:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_bid;                                 // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:bid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_bid
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_bvalid;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:bvalid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_bvalid
	wire    [2:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awsize;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_awsize -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:awsize
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awvalid;                             // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_awvalid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:awvalid
	wire    [0:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_aruser;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_aruser -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:aruser
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rvalid;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:rvalid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator:m0_rvalid
	wire          jtg_mst_fpga_m_master_translator_avalon_universal_master_0_waitrequest;                     // jtg_mst_fpga_m_master_agent:av_waitrequest -> jtg_mst_fpga_m_master_translator:uav_waitrequest
	wire   [31:0] jtg_mst_fpga_m_master_translator_avalon_universal_master_0_readdata;                        // jtg_mst_fpga_m_master_agent:av_readdata -> jtg_mst_fpga_m_master_translator:uav_readdata
	wire          jtg_mst_fpga_m_master_translator_avalon_universal_master_0_debugaccess;                     // jtg_mst_fpga_m_master_translator:uav_debugaccess -> jtg_mst_fpga_m_master_agent:av_debugaccess
	wire   [31:0] jtg_mst_fpga_m_master_translator_avalon_universal_master_0_address;                         // jtg_mst_fpga_m_master_translator:uav_address -> jtg_mst_fpga_m_master_agent:av_address
	wire          jtg_mst_fpga_m_master_translator_avalon_universal_master_0_read;                            // jtg_mst_fpga_m_master_translator:uav_read -> jtg_mst_fpga_m_master_agent:av_read
	wire    [3:0] jtg_mst_fpga_m_master_translator_avalon_universal_master_0_byteenable;                      // jtg_mst_fpga_m_master_translator:uav_byteenable -> jtg_mst_fpga_m_master_agent:av_byteenable
	wire          jtg_mst_fpga_m_master_translator_avalon_universal_master_0_readdatavalid;                   // jtg_mst_fpga_m_master_agent:av_readdatavalid -> jtg_mst_fpga_m_master_translator:uav_readdatavalid
	wire          jtg_mst_fpga_m_master_translator_avalon_universal_master_0_lock;                            // jtg_mst_fpga_m_master_translator:uav_lock -> jtg_mst_fpga_m_master_agent:av_lock
	wire          jtg_mst_fpga_m_master_translator_avalon_universal_master_0_write;                           // jtg_mst_fpga_m_master_translator:uav_write -> jtg_mst_fpga_m_master_agent:av_write
	wire   [31:0] jtg_mst_fpga_m_master_translator_avalon_universal_master_0_writedata;                       // jtg_mst_fpga_m_master_translator:uav_writedata -> jtg_mst_fpga_m_master_agent:av_writedata
	wire    [2:0] jtg_mst_fpga_m_master_translator_avalon_universal_master_0_burstcount;                      // jtg_mst_fpga_m_master_translator:uav_burstcount -> jtg_mst_fpga_m_master_agent:av_burstcount
	wire   [31:0] hps_sub_sys_acp_0_csr_agent_m0_readdata;                                                    // hps_sub_sys_acp_0_csr_translator:uav_readdata -> hps_sub_sys_acp_0_csr_agent:m0_readdata
	wire          hps_sub_sys_acp_0_csr_agent_m0_waitrequest;                                                 // hps_sub_sys_acp_0_csr_translator:uav_waitrequest -> hps_sub_sys_acp_0_csr_agent:m0_waitrequest
	wire          hps_sub_sys_acp_0_csr_agent_m0_debugaccess;                                                 // hps_sub_sys_acp_0_csr_agent:m0_debugaccess -> hps_sub_sys_acp_0_csr_translator:uav_debugaccess
	wire   [31:0] hps_sub_sys_acp_0_csr_agent_m0_address;                                                     // hps_sub_sys_acp_0_csr_agent:m0_address -> hps_sub_sys_acp_0_csr_translator:uav_address
	wire    [3:0] hps_sub_sys_acp_0_csr_agent_m0_byteenable;                                                  // hps_sub_sys_acp_0_csr_agent:m0_byteenable -> hps_sub_sys_acp_0_csr_translator:uav_byteenable
	wire          hps_sub_sys_acp_0_csr_agent_m0_read;                                                        // hps_sub_sys_acp_0_csr_agent:m0_read -> hps_sub_sys_acp_0_csr_translator:uav_read
	wire          hps_sub_sys_acp_0_csr_agent_m0_readdatavalid;                                               // hps_sub_sys_acp_0_csr_translator:uav_readdatavalid -> hps_sub_sys_acp_0_csr_agent:m0_readdatavalid
	wire          hps_sub_sys_acp_0_csr_agent_m0_lock;                                                        // hps_sub_sys_acp_0_csr_agent:m0_lock -> hps_sub_sys_acp_0_csr_translator:uav_lock
	wire   [31:0] hps_sub_sys_acp_0_csr_agent_m0_writedata;                                                   // hps_sub_sys_acp_0_csr_agent:m0_writedata -> hps_sub_sys_acp_0_csr_translator:uav_writedata
	wire          hps_sub_sys_acp_0_csr_agent_m0_write;                                                       // hps_sub_sys_acp_0_csr_agent:m0_write -> hps_sub_sys_acp_0_csr_translator:uav_write
	wire    [2:0] hps_sub_sys_acp_0_csr_agent_m0_burstcount;                                                  // hps_sub_sys_acp_0_csr_agent:m0_burstcount -> hps_sub_sys_acp_0_csr_translator:uav_burstcount
	wire          hps_sub_sys_acp_0_csr_agent_rf_source_valid;                                                // hps_sub_sys_acp_0_csr_agent:rf_source_valid -> hps_sub_sys_acp_0_csr_agent_rsp_fifo:in_valid
	wire  [152:0] hps_sub_sys_acp_0_csr_agent_rf_source_data;                                                 // hps_sub_sys_acp_0_csr_agent:rf_source_data -> hps_sub_sys_acp_0_csr_agent_rsp_fifo:in_data
	wire          hps_sub_sys_acp_0_csr_agent_rf_source_ready;                                                // hps_sub_sys_acp_0_csr_agent_rsp_fifo:in_ready -> hps_sub_sys_acp_0_csr_agent:rf_source_ready
	wire          hps_sub_sys_acp_0_csr_agent_rf_source_startofpacket;                                        // hps_sub_sys_acp_0_csr_agent:rf_source_startofpacket -> hps_sub_sys_acp_0_csr_agent_rsp_fifo:in_startofpacket
	wire          hps_sub_sys_acp_0_csr_agent_rf_source_endofpacket;                                          // hps_sub_sys_acp_0_csr_agent:rf_source_endofpacket -> hps_sub_sys_acp_0_csr_agent_rsp_fifo:in_endofpacket
	wire          hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_valid;                                             // hps_sub_sys_acp_0_csr_agent_rsp_fifo:out_valid -> hps_sub_sys_acp_0_csr_agent:rf_sink_valid
	wire  [152:0] hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_data;                                              // hps_sub_sys_acp_0_csr_agent_rsp_fifo:out_data -> hps_sub_sys_acp_0_csr_agent:rf_sink_data
	wire          hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_ready;                                             // hps_sub_sys_acp_0_csr_agent:rf_sink_ready -> hps_sub_sys_acp_0_csr_agent_rsp_fifo:out_ready
	wire          hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_startofpacket;                                     // hps_sub_sys_acp_0_csr_agent_rsp_fifo:out_startofpacket -> hps_sub_sys_acp_0_csr_agent:rf_sink_startofpacket
	wire          hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_endofpacket;                                       // hps_sub_sys_acp_0_csr_agent_rsp_fifo:out_endofpacket -> hps_sub_sys_acp_0_csr_agent:rf_sink_endofpacket
	wire          hps_sub_sys_acp_0_csr_agent_rdata_fifo_src_valid;                                           // hps_sub_sys_acp_0_csr_agent:rdata_fifo_src_valid -> hps_sub_sys_acp_0_csr_agent_rdata_fifo:in_valid
	wire   [33:0] hps_sub_sys_acp_0_csr_agent_rdata_fifo_src_data;                                            // hps_sub_sys_acp_0_csr_agent:rdata_fifo_src_data -> hps_sub_sys_acp_0_csr_agent_rdata_fifo:in_data
	wire          hps_sub_sys_acp_0_csr_agent_rdata_fifo_src_ready;                                           // hps_sub_sys_acp_0_csr_agent_rdata_fifo:in_ready -> hps_sub_sys_acp_0_csr_agent:rdata_fifo_src_ready
	wire          hps_sub_sys_acp_0_csr_agent_rdata_fifo_out_valid;                                           // hps_sub_sys_acp_0_csr_agent_rdata_fifo:out_valid -> hps_sub_sys_acp_0_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] hps_sub_sys_acp_0_csr_agent_rdata_fifo_out_data;                                            // hps_sub_sys_acp_0_csr_agent_rdata_fifo:out_data -> hps_sub_sys_acp_0_csr_agent:rdata_fifo_sink_data
	wire          hps_sub_sys_acp_0_csr_agent_rdata_fifo_out_ready;                                           // hps_sub_sys_acp_0_csr_agent:rdata_fifo_sink_ready -> hps_sub_sys_acp_0_csr_agent_rdata_fifo:out_ready
	wire   [31:0] phipps_peak_0_h2f_lw_bridge_s0_agent_m0_readdata;                                           // phipps_peak_0_h2f_lw_bridge_s0_translator:uav_readdata -> phipps_peak_0_h2f_lw_bridge_s0_agent:m0_readdata
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_m0_waitrequest;                                        // phipps_peak_0_h2f_lw_bridge_s0_translator:uav_waitrequest -> phipps_peak_0_h2f_lw_bridge_s0_agent:m0_waitrequest
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_m0_debugaccess;                                        // phipps_peak_0_h2f_lw_bridge_s0_agent:m0_debugaccess -> phipps_peak_0_h2f_lw_bridge_s0_translator:uav_debugaccess
	wire   [31:0] phipps_peak_0_h2f_lw_bridge_s0_agent_m0_address;                                            // phipps_peak_0_h2f_lw_bridge_s0_agent:m0_address -> phipps_peak_0_h2f_lw_bridge_s0_translator:uav_address
	wire    [3:0] phipps_peak_0_h2f_lw_bridge_s0_agent_m0_byteenable;                                         // phipps_peak_0_h2f_lw_bridge_s0_agent:m0_byteenable -> phipps_peak_0_h2f_lw_bridge_s0_translator:uav_byteenable
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_m0_read;                                               // phipps_peak_0_h2f_lw_bridge_s0_agent:m0_read -> phipps_peak_0_h2f_lw_bridge_s0_translator:uav_read
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_m0_readdatavalid;                                      // phipps_peak_0_h2f_lw_bridge_s0_translator:uav_readdatavalid -> phipps_peak_0_h2f_lw_bridge_s0_agent:m0_readdatavalid
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_m0_lock;                                               // phipps_peak_0_h2f_lw_bridge_s0_agent:m0_lock -> phipps_peak_0_h2f_lw_bridge_s0_translator:uav_lock
	wire   [31:0] phipps_peak_0_h2f_lw_bridge_s0_agent_m0_writedata;                                          // phipps_peak_0_h2f_lw_bridge_s0_agent:m0_writedata -> phipps_peak_0_h2f_lw_bridge_s0_translator:uav_writedata
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_m0_write;                                              // phipps_peak_0_h2f_lw_bridge_s0_agent:m0_write -> phipps_peak_0_h2f_lw_bridge_s0_translator:uav_write
	wire    [2:0] phipps_peak_0_h2f_lw_bridge_s0_agent_m0_burstcount;                                         // phipps_peak_0_h2f_lw_bridge_s0_agent:m0_burstcount -> phipps_peak_0_h2f_lw_bridge_s0_translator:uav_burstcount
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_valid;                                       // phipps_peak_0_h2f_lw_bridge_s0_agent:rf_source_valid -> phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_valid
	wire  [152:0] phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_data;                                        // phipps_peak_0_h2f_lw_bridge_s0_agent:rf_source_data -> phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_data
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_ready;                                       // phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_ready -> phipps_peak_0_h2f_lw_bridge_s0_agent:rf_source_ready
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_startofpacket;                               // phipps_peak_0_h2f_lw_bridge_s0_agent:rf_source_startofpacket -> phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_startofpacket
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_endofpacket;                                 // phipps_peak_0_h2f_lw_bridge_s0_agent:rf_source_endofpacket -> phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo:in_endofpacket
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid;                                    // phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_valid -> phipps_peak_0_h2f_lw_bridge_s0_agent:rf_sink_valid
	wire  [152:0] phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_data;                                     // phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_data -> phipps_peak_0_h2f_lw_bridge_s0_agent:rf_sink_data
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready;                                    // phipps_peak_0_h2f_lw_bridge_s0_agent:rf_sink_ready -> phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_ready
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket;                            // phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_startofpacket -> phipps_peak_0_h2f_lw_bridge_s0_agent:rf_sink_startofpacket
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket;                              // phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo:out_endofpacket -> phipps_peak_0_h2f_lw_bridge_s0_agent:rf_sink_endofpacket
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid;                                  // phipps_peak_0_h2f_lw_bridge_s0_agent:rdata_fifo_src_valid -> phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo:in_valid
	wire   [33:0] phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_data;                                   // phipps_peak_0_h2f_lw_bridge_s0_agent:rdata_fifo_src_data -> phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo:in_data
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready;                                  // phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo:in_ready -> phipps_peak_0_h2f_lw_bridge_s0_agent:rdata_fifo_src_ready
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_out_valid;                                  // phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo:out_valid -> phipps_peak_0_h2f_lw_bridge_s0_agent:rdata_fifo_sink_valid
	wire   [33:0] phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_out_data;                                   // phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo:out_data -> phipps_peak_0_h2f_lw_bridge_s0_agent:rdata_fifo_sink_data
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_out_ready;                                  // phipps_peak_0_h2f_lw_bridge_s0_agent:rdata_fifo_sink_ready -> phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo:out_ready
	wire   [31:0] dfd_subsystem_h2f_lw_bridge_s0_agent_m0_readdata;                                           // dfd_subsystem_h2f_lw_bridge_s0_translator:uav_readdata -> dfd_subsystem_h2f_lw_bridge_s0_agent:m0_readdata
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_m0_waitrequest;                                        // dfd_subsystem_h2f_lw_bridge_s0_translator:uav_waitrequest -> dfd_subsystem_h2f_lw_bridge_s0_agent:m0_waitrequest
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_m0_debugaccess;                                        // dfd_subsystem_h2f_lw_bridge_s0_agent:m0_debugaccess -> dfd_subsystem_h2f_lw_bridge_s0_translator:uav_debugaccess
	wire   [31:0] dfd_subsystem_h2f_lw_bridge_s0_agent_m0_address;                                            // dfd_subsystem_h2f_lw_bridge_s0_agent:m0_address -> dfd_subsystem_h2f_lw_bridge_s0_translator:uav_address
	wire    [3:0] dfd_subsystem_h2f_lw_bridge_s0_agent_m0_byteenable;                                         // dfd_subsystem_h2f_lw_bridge_s0_agent:m0_byteenable -> dfd_subsystem_h2f_lw_bridge_s0_translator:uav_byteenable
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_m0_read;                                               // dfd_subsystem_h2f_lw_bridge_s0_agent:m0_read -> dfd_subsystem_h2f_lw_bridge_s0_translator:uav_read
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_m0_readdatavalid;                                      // dfd_subsystem_h2f_lw_bridge_s0_translator:uav_readdatavalid -> dfd_subsystem_h2f_lw_bridge_s0_agent:m0_readdatavalid
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_m0_lock;                                               // dfd_subsystem_h2f_lw_bridge_s0_agent:m0_lock -> dfd_subsystem_h2f_lw_bridge_s0_translator:uav_lock
	wire   [31:0] dfd_subsystem_h2f_lw_bridge_s0_agent_m0_writedata;                                          // dfd_subsystem_h2f_lw_bridge_s0_agent:m0_writedata -> dfd_subsystem_h2f_lw_bridge_s0_translator:uav_writedata
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_m0_write;                                              // dfd_subsystem_h2f_lw_bridge_s0_agent:m0_write -> dfd_subsystem_h2f_lw_bridge_s0_translator:uav_write
	wire    [2:0] dfd_subsystem_h2f_lw_bridge_s0_agent_m0_burstcount;                                         // dfd_subsystem_h2f_lw_bridge_s0_agent:m0_burstcount -> dfd_subsystem_h2f_lw_bridge_s0_translator:uav_burstcount
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_valid;                                       // dfd_subsystem_h2f_lw_bridge_s0_agent:rf_source_valid -> dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo:in_valid
	wire  [152:0] dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_data;                                        // dfd_subsystem_h2f_lw_bridge_s0_agent:rf_source_data -> dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo:in_data
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_ready;                                       // dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo:in_ready -> dfd_subsystem_h2f_lw_bridge_s0_agent:rf_source_ready
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_startofpacket;                               // dfd_subsystem_h2f_lw_bridge_s0_agent:rf_source_startofpacket -> dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo:in_startofpacket
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_endofpacket;                                 // dfd_subsystem_h2f_lw_bridge_s0_agent:rf_source_endofpacket -> dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo:in_endofpacket
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid;                                    // dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo:out_valid -> dfd_subsystem_h2f_lw_bridge_s0_agent:rf_sink_valid
	wire  [152:0] dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_data;                                     // dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo:out_data -> dfd_subsystem_h2f_lw_bridge_s0_agent:rf_sink_data
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready;                                    // dfd_subsystem_h2f_lw_bridge_s0_agent:rf_sink_ready -> dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo:out_ready
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket;                            // dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo:out_startofpacket -> dfd_subsystem_h2f_lw_bridge_s0_agent:rf_sink_startofpacket
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket;                              // dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo:out_endofpacket -> dfd_subsystem_h2f_lw_bridge_s0_agent:rf_sink_endofpacket
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid;                                  // dfd_subsystem_h2f_lw_bridge_s0_agent:rdata_fifo_src_valid -> dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo:in_valid
	wire   [33:0] dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_src_data;                                   // dfd_subsystem_h2f_lw_bridge_s0_agent:rdata_fifo_src_data -> dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo:in_data
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready;                                  // dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo:in_ready -> dfd_subsystem_h2f_lw_bridge_s0_agent:rdata_fifo_src_ready
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_out_valid;                                  // dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo:out_valid -> dfd_subsystem_h2f_lw_bridge_s0_agent:rdata_fifo_sink_valid
	wire   [33:0] dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_out_data;                                   // dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo:out_data -> dfd_subsystem_h2f_lw_bridge_s0_agent:rdata_fifo_sink_data
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_out_ready;                                  // dfd_subsystem_h2f_lw_bridge_s0_agent:rdata_fifo_sink_ready -> dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo:out_ready
	wire   [31:0] periph_pb_cpu_0_s0_agent_m0_readdata;                                                       // periph_pb_cpu_0_s0_translator:uav_readdata -> periph_pb_cpu_0_s0_agent:m0_readdata
	wire          periph_pb_cpu_0_s0_agent_m0_waitrequest;                                                    // periph_pb_cpu_0_s0_translator:uav_waitrequest -> periph_pb_cpu_0_s0_agent:m0_waitrequest
	wire          periph_pb_cpu_0_s0_agent_m0_debugaccess;                                                    // periph_pb_cpu_0_s0_agent:m0_debugaccess -> periph_pb_cpu_0_s0_translator:uav_debugaccess
	wire   [31:0] periph_pb_cpu_0_s0_agent_m0_address;                                                        // periph_pb_cpu_0_s0_agent:m0_address -> periph_pb_cpu_0_s0_translator:uav_address
	wire    [3:0] periph_pb_cpu_0_s0_agent_m0_byteenable;                                                     // periph_pb_cpu_0_s0_agent:m0_byteenable -> periph_pb_cpu_0_s0_translator:uav_byteenable
	wire          periph_pb_cpu_0_s0_agent_m0_read;                                                           // periph_pb_cpu_0_s0_agent:m0_read -> periph_pb_cpu_0_s0_translator:uav_read
	wire          periph_pb_cpu_0_s0_agent_m0_readdatavalid;                                                  // periph_pb_cpu_0_s0_translator:uav_readdatavalid -> periph_pb_cpu_0_s0_agent:m0_readdatavalid
	wire          periph_pb_cpu_0_s0_agent_m0_lock;                                                           // periph_pb_cpu_0_s0_agent:m0_lock -> periph_pb_cpu_0_s0_translator:uav_lock
	wire   [31:0] periph_pb_cpu_0_s0_agent_m0_writedata;                                                      // periph_pb_cpu_0_s0_agent:m0_writedata -> periph_pb_cpu_0_s0_translator:uav_writedata
	wire          periph_pb_cpu_0_s0_agent_m0_write;                                                          // periph_pb_cpu_0_s0_agent:m0_write -> periph_pb_cpu_0_s0_translator:uav_write
	wire    [2:0] periph_pb_cpu_0_s0_agent_m0_burstcount;                                                     // periph_pb_cpu_0_s0_agent:m0_burstcount -> periph_pb_cpu_0_s0_translator:uav_burstcount
	wire          periph_pb_cpu_0_s0_agent_rf_source_valid;                                                   // periph_pb_cpu_0_s0_agent:rf_source_valid -> periph_pb_cpu_0_s0_agent_rsp_fifo:in_valid
	wire  [152:0] periph_pb_cpu_0_s0_agent_rf_source_data;                                                    // periph_pb_cpu_0_s0_agent:rf_source_data -> periph_pb_cpu_0_s0_agent_rsp_fifo:in_data
	wire          periph_pb_cpu_0_s0_agent_rf_source_ready;                                                   // periph_pb_cpu_0_s0_agent_rsp_fifo:in_ready -> periph_pb_cpu_0_s0_agent:rf_source_ready
	wire          periph_pb_cpu_0_s0_agent_rf_source_startofpacket;                                           // periph_pb_cpu_0_s0_agent:rf_source_startofpacket -> periph_pb_cpu_0_s0_agent_rsp_fifo:in_startofpacket
	wire          periph_pb_cpu_0_s0_agent_rf_source_endofpacket;                                             // periph_pb_cpu_0_s0_agent:rf_source_endofpacket -> periph_pb_cpu_0_s0_agent_rsp_fifo:in_endofpacket
	wire          periph_pb_cpu_0_s0_agent_rsp_fifo_out_valid;                                                // periph_pb_cpu_0_s0_agent_rsp_fifo:out_valid -> periph_pb_cpu_0_s0_agent:rf_sink_valid
	wire  [152:0] periph_pb_cpu_0_s0_agent_rsp_fifo_out_data;                                                 // periph_pb_cpu_0_s0_agent_rsp_fifo:out_data -> periph_pb_cpu_0_s0_agent:rf_sink_data
	wire          periph_pb_cpu_0_s0_agent_rsp_fifo_out_ready;                                                // periph_pb_cpu_0_s0_agent:rf_sink_ready -> periph_pb_cpu_0_s0_agent_rsp_fifo:out_ready
	wire          periph_pb_cpu_0_s0_agent_rsp_fifo_out_startofpacket;                                        // periph_pb_cpu_0_s0_agent_rsp_fifo:out_startofpacket -> periph_pb_cpu_0_s0_agent:rf_sink_startofpacket
	wire          periph_pb_cpu_0_s0_agent_rsp_fifo_out_endofpacket;                                          // periph_pb_cpu_0_s0_agent_rsp_fifo:out_endofpacket -> periph_pb_cpu_0_s0_agent:rf_sink_endofpacket
	wire          periph_pb_cpu_0_s0_agent_rdata_fifo_src_valid;                                              // periph_pb_cpu_0_s0_agent:rdata_fifo_src_valid -> periph_pb_cpu_0_s0_agent_rdata_fifo:in_valid
	wire   [33:0] periph_pb_cpu_0_s0_agent_rdata_fifo_src_data;                                               // periph_pb_cpu_0_s0_agent:rdata_fifo_src_data -> periph_pb_cpu_0_s0_agent_rdata_fifo:in_data
	wire          periph_pb_cpu_0_s0_agent_rdata_fifo_src_ready;                                              // periph_pb_cpu_0_s0_agent_rdata_fifo:in_ready -> periph_pb_cpu_0_s0_agent:rdata_fifo_src_ready
	wire          periph_pb_cpu_0_s0_agent_rdata_fifo_out_valid;                                              // periph_pb_cpu_0_s0_agent_rdata_fifo:out_valid -> periph_pb_cpu_0_s0_agent:rdata_fifo_sink_valid
	wire   [33:0] periph_pb_cpu_0_s0_agent_rdata_fifo_out_data;                                               // periph_pb_cpu_0_s0_agent_rdata_fifo:out_data -> periph_pb_cpu_0_s0_agent:rdata_fifo_sink_data
	wire          periph_pb_cpu_0_s0_agent_rdata_fifo_out_ready;                                              // periph_pb_cpu_0_s0_agent:rdata_fifo_sink_ready -> periph_pb_cpu_0_s0_agent_rdata_fifo:out_ready
	wire   [31:0] sys_manager_sysid_control_slave_agent_m0_readdata;                                          // sys_manager_sysid_control_slave_translator:uav_readdata -> sys_manager_sysid_control_slave_agent:m0_readdata
	wire          sys_manager_sysid_control_slave_agent_m0_waitrequest;                                       // sys_manager_sysid_control_slave_translator:uav_waitrequest -> sys_manager_sysid_control_slave_agent:m0_waitrequest
	wire          sys_manager_sysid_control_slave_agent_m0_debugaccess;                                       // sys_manager_sysid_control_slave_agent:m0_debugaccess -> sys_manager_sysid_control_slave_translator:uav_debugaccess
	wire   [31:0] sys_manager_sysid_control_slave_agent_m0_address;                                           // sys_manager_sysid_control_slave_agent:m0_address -> sys_manager_sysid_control_slave_translator:uav_address
	wire    [3:0] sys_manager_sysid_control_slave_agent_m0_byteenable;                                        // sys_manager_sysid_control_slave_agent:m0_byteenable -> sys_manager_sysid_control_slave_translator:uav_byteenable
	wire          sys_manager_sysid_control_slave_agent_m0_read;                                              // sys_manager_sysid_control_slave_agent:m0_read -> sys_manager_sysid_control_slave_translator:uav_read
	wire          sys_manager_sysid_control_slave_agent_m0_readdatavalid;                                     // sys_manager_sysid_control_slave_translator:uav_readdatavalid -> sys_manager_sysid_control_slave_agent:m0_readdatavalid
	wire          sys_manager_sysid_control_slave_agent_m0_lock;                                              // sys_manager_sysid_control_slave_agent:m0_lock -> sys_manager_sysid_control_slave_translator:uav_lock
	wire   [31:0] sys_manager_sysid_control_slave_agent_m0_writedata;                                         // sys_manager_sysid_control_slave_agent:m0_writedata -> sys_manager_sysid_control_slave_translator:uav_writedata
	wire          sys_manager_sysid_control_slave_agent_m0_write;                                             // sys_manager_sysid_control_slave_agent:m0_write -> sys_manager_sysid_control_slave_translator:uav_write
	wire    [2:0] sys_manager_sysid_control_slave_agent_m0_burstcount;                                        // sys_manager_sysid_control_slave_agent:m0_burstcount -> sys_manager_sysid_control_slave_translator:uav_burstcount
	wire          sys_manager_sysid_control_slave_agent_rf_source_valid;                                      // sys_manager_sysid_control_slave_agent:rf_source_valid -> sys_manager_sysid_control_slave_agent_rsp_fifo:in_valid
	wire  [152:0] sys_manager_sysid_control_slave_agent_rf_source_data;                                       // sys_manager_sysid_control_slave_agent:rf_source_data -> sys_manager_sysid_control_slave_agent_rsp_fifo:in_data
	wire          sys_manager_sysid_control_slave_agent_rf_source_ready;                                      // sys_manager_sysid_control_slave_agent_rsp_fifo:in_ready -> sys_manager_sysid_control_slave_agent:rf_source_ready
	wire          sys_manager_sysid_control_slave_agent_rf_source_startofpacket;                              // sys_manager_sysid_control_slave_agent:rf_source_startofpacket -> sys_manager_sysid_control_slave_agent_rsp_fifo:in_startofpacket
	wire          sys_manager_sysid_control_slave_agent_rf_source_endofpacket;                                // sys_manager_sysid_control_slave_agent:rf_source_endofpacket -> sys_manager_sysid_control_slave_agent_rsp_fifo:in_endofpacket
	wire          sys_manager_sysid_control_slave_agent_rsp_fifo_out_valid;                                   // sys_manager_sysid_control_slave_agent_rsp_fifo:out_valid -> sys_manager_sysid_control_slave_agent:rf_sink_valid
	wire  [152:0] sys_manager_sysid_control_slave_agent_rsp_fifo_out_data;                                    // sys_manager_sysid_control_slave_agent_rsp_fifo:out_data -> sys_manager_sysid_control_slave_agent:rf_sink_data
	wire          sys_manager_sysid_control_slave_agent_rsp_fifo_out_ready;                                   // sys_manager_sysid_control_slave_agent:rf_sink_ready -> sys_manager_sysid_control_slave_agent_rsp_fifo:out_ready
	wire          sys_manager_sysid_control_slave_agent_rsp_fifo_out_startofpacket;                           // sys_manager_sysid_control_slave_agent_rsp_fifo:out_startofpacket -> sys_manager_sysid_control_slave_agent:rf_sink_startofpacket
	wire          sys_manager_sysid_control_slave_agent_rsp_fifo_out_endofpacket;                             // sys_manager_sysid_control_slave_agent_rsp_fifo:out_endofpacket -> sys_manager_sysid_control_slave_agent:rf_sink_endofpacket
	wire          sys_manager_sysid_control_slave_agent_rdata_fifo_src_valid;                                 // sys_manager_sysid_control_slave_agent:rdata_fifo_src_valid -> sys_manager_sysid_control_slave_agent_rdata_fifo:in_valid
	wire   [33:0] sys_manager_sysid_control_slave_agent_rdata_fifo_src_data;                                  // sys_manager_sysid_control_slave_agent:rdata_fifo_src_data -> sys_manager_sysid_control_slave_agent_rdata_fifo:in_data
	wire          sys_manager_sysid_control_slave_agent_rdata_fifo_src_ready;                                 // sys_manager_sysid_control_slave_agent_rdata_fifo:in_ready -> sys_manager_sysid_control_slave_agent:rdata_fifo_src_ready
	wire          sys_manager_sysid_control_slave_agent_rdata_fifo_out_valid;                                 // sys_manager_sysid_control_slave_agent_rdata_fifo:out_valid -> sys_manager_sysid_control_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] sys_manager_sysid_control_slave_agent_rdata_fifo_out_data;                                  // sys_manager_sysid_control_slave_agent_rdata_fifo:out_data -> sys_manager_sysid_control_slave_agent:rdata_fifo_sink_data
	wire          sys_manager_sysid_control_slave_agent_rdata_fifo_out_ready;                                 // sys_manager_sysid_control_slave_agent:rdata_fifo_sink_ready -> sys_manager_sysid_control_slave_agent_rdata_fifo:out_ready
	wire   [31:0] tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_readdata;                   // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator:uav_readdata -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:m0_readdata
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_waitrequest;                // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator:uav_waitrequest -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:m0_waitrequest
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_debugaccess;                // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:m0_debugaccess -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator:uav_debugaccess
	wire   [31:0] tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_address;                    // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:m0_address -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator:uav_address
	wire    [3:0] tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_byteenable;                 // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:m0_byteenable -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator:uav_byteenable
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_read;                       // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:m0_read -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator:uav_read
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_readdatavalid;              // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator:uav_readdatavalid -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:m0_readdatavalid
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_lock;                       // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:m0_lock -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator:uav_lock
	wire   [31:0] tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_writedata;                  // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:m0_writedata -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator:uav_writedata
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_write;                      // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:m0_write -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator:uav_write
	wire    [2:0] tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_burstcount;                 // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:m0_burstcount -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator:uav_burstcount
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_valid;               // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rf_source_valid -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo:in_valid
	wire  [152:0] tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_data;                // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rf_source_data -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo:in_data
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_ready;               // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo:in_ready -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rf_source_ready
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_startofpacket;       // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rf_source_startofpacket -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo:in_startofpacket
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_endofpacket;         // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rf_source_endofpacket -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo:in_endofpacket
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_valid;            // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo:out_valid -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rf_sink_valid
	wire  [152:0] tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_data;             // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo:out_data -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rf_sink_data
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_ready;            // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rf_sink_ready -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo:out_ready
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_startofpacket;    // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo:out_startofpacket -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rf_sink_startofpacket
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_endofpacket;      // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo:out_endofpacket -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rf_sink_endofpacket
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_src_valid;          // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rdata_fifo_src_valid -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo:in_valid
	wire   [33:0] tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_src_data;           // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rdata_fifo_src_data -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo:in_data
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_src_ready;          // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo:in_ready -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rdata_fifo_src_ready
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_out_valid;          // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo:out_valid -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_out_data;           // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo:out_data -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rdata_fifo_sink_data
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_out_ready;          // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rdata_fifo_sink_ready -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo:out_ready
	wire  [127:0] jtg_mst_fpga_m2ocm_pb_s0_agent_m0_readdata;                                                 // jtg_mst_fpga_m2ocm_pb_s0_translator:uav_readdata -> jtg_mst_fpga_m2ocm_pb_s0_agent:m0_readdata
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_m0_waitrequest;                                              // jtg_mst_fpga_m2ocm_pb_s0_translator:uav_waitrequest -> jtg_mst_fpga_m2ocm_pb_s0_agent:m0_waitrequest
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_m0_debugaccess;                                              // jtg_mst_fpga_m2ocm_pb_s0_agent:m0_debugaccess -> jtg_mst_fpga_m2ocm_pb_s0_translator:uav_debugaccess
	wire   [31:0] jtg_mst_fpga_m2ocm_pb_s0_agent_m0_address;                                                  // jtg_mst_fpga_m2ocm_pb_s0_agent:m0_address -> jtg_mst_fpga_m2ocm_pb_s0_translator:uav_address
	wire   [15:0] jtg_mst_fpga_m2ocm_pb_s0_agent_m0_byteenable;                                               // jtg_mst_fpga_m2ocm_pb_s0_agent:m0_byteenable -> jtg_mst_fpga_m2ocm_pb_s0_translator:uav_byteenable
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_m0_read;                                                     // jtg_mst_fpga_m2ocm_pb_s0_agent:m0_read -> jtg_mst_fpga_m2ocm_pb_s0_translator:uav_read
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_m0_readdatavalid;                                            // jtg_mst_fpga_m2ocm_pb_s0_translator:uav_readdatavalid -> jtg_mst_fpga_m2ocm_pb_s0_agent:m0_readdatavalid
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_m0_lock;                                                     // jtg_mst_fpga_m2ocm_pb_s0_agent:m0_lock -> jtg_mst_fpga_m2ocm_pb_s0_translator:uav_lock
	wire  [127:0] jtg_mst_fpga_m2ocm_pb_s0_agent_m0_writedata;                                                // jtg_mst_fpga_m2ocm_pb_s0_agent:m0_writedata -> jtg_mst_fpga_m2ocm_pb_s0_translator:uav_writedata
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_m0_write;                                                    // jtg_mst_fpga_m2ocm_pb_s0_agent:m0_write -> jtg_mst_fpga_m2ocm_pb_s0_translator:uav_write
	wire    [4:0] jtg_mst_fpga_m2ocm_pb_s0_agent_m0_burstcount;                                               // jtg_mst_fpga_m2ocm_pb_s0_agent:m0_burstcount -> jtg_mst_fpga_m2ocm_pb_s0_translator:uav_burstcount
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_valid;                                             // jtg_mst_fpga_m2ocm_pb_s0_agent:rf_source_valid -> jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo:in_valid
	wire  [260:0] jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_data;                                              // jtg_mst_fpga_m2ocm_pb_s0_agent:rf_source_data -> jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo:in_data
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_ready;                                             // jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo:in_ready -> jtg_mst_fpga_m2ocm_pb_s0_agent:rf_source_ready
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_startofpacket;                                     // jtg_mst_fpga_m2ocm_pb_s0_agent:rf_source_startofpacket -> jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo:in_startofpacket
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_endofpacket;                                       // jtg_mst_fpga_m2ocm_pb_s0_agent:rf_source_endofpacket -> jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo:in_endofpacket
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_valid;                                          // jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo:out_valid -> jtg_mst_fpga_m2ocm_pb_s0_agent:rf_sink_valid
	wire  [260:0] jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_data;                                           // jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo:out_data -> jtg_mst_fpga_m2ocm_pb_s0_agent:rf_sink_data
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_ready;                                          // jtg_mst_fpga_m2ocm_pb_s0_agent:rf_sink_ready -> jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo:out_ready
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_startofpacket;                                  // jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo:out_startofpacket -> jtg_mst_fpga_m2ocm_pb_s0_agent:rf_sink_startofpacket
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_endofpacket;                                    // jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo:out_endofpacket -> jtg_mst_fpga_m2ocm_pb_s0_agent:rf_sink_endofpacket
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_src_valid;                                        // jtg_mst_fpga_m2ocm_pb_s0_agent:rdata_fifo_src_valid -> jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo:in_valid
	wire  [129:0] jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_src_data;                                         // jtg_mst_fpga_m2ocm_pb_s0_agent:rdata_fifo_src_data -> jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo:in_data
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_src_ready;                                        // jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo:in_ready -> jtg_mst_fpga_m2ocm_pb_s0_agent:rdata_fifo_src_ready
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_out_valid;                                        // jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo:out_valid -> jtg_mst_fpga_m2ocm_pb_s0_agent:rdata_fifo_sink_valid
	wire  [129:0] jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_out_data;                                         // jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo:out_data -> jtg_mst_fpga_m2ocm_pb_s0_agent:rdata_fifo_sink_data
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_out_ready;                                        // jtg_mst_fpga_m2ocm_pb_s0_agent:rdata_fifo_sink_ready -> jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo:out_ready
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_valid;                              // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:write_cp_valid -> router:sink_valid
	wire  [151:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_data;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:write_cp_data -> router:sink_data
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_ready;                              // router:sink_ready -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:write_cp_ready
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_startofpacket;                      // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:write_cp_startofpacket -> router:sink_startofpacket
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_endofpacket;                        // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:write_cp_endofpacket -> router:sink_endofpacket
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_valid;                               // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:read_cp_valid -> router_001:sink_valid
	wire  [151:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_data;                                // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:read_cp_data -> router_001:sink_data
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_ready;                               // router_001:sink_ready -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:read_cp_ready
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_startofpacket;                       // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:read_cp_startofpacket -> router_001:sink_startofpacket
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_endofpacket;                         // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:read_cp_endofpacket -> router_001:sink_endofpacket
	wire          jtg_mst_fpga_m_master_agent_cp_valid;                                                       // jtg_mst_fpga_m_master_agent:cp_valid -> router_002:sink_valid
	wire  [151:0] jtg_mst_fpga_m_master_agent_cp_data;                                                        // jtg_mst_fpga_m_master_agent:cp_data -> router_002:sink_data
	wire          jtg_mst_fpga_m_master_agent_cp_ready;                                                       // router_002:sink_ready -> jtg_mst_fpga_m_master_agent:cp_ready
	wire          jtg_mst_fpga_m_master_agent_cp_startofpacket;                                               // jtg_mst_fpga_m_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          jtg_mst_fpga_m_master_agent_cp_endofpacket;                                                 // jtg_mst_fpga_m_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          router_003_src_valid;                                                                       // router_003:src_valid -> rsp_demux:sink_valid
	wire  [151:0] router_003_src_data;                                                                        // router_003:src_data -> rsp_demux:sink_data
	wire          router_003_src_ready;                                                                       // rsp_demux:sink_ready -> router_003:src_ready
	wire    [6:0] router_003_src_channel;                                                                     // router_003:src_channel -> rsp_demux:sink_channel
	wire          router_003_src_startofpacket;                                                               // router_003:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_003_src_endofpacket;                                                                 // router_003:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          router_004_src_valid;                                                                       // router_004:src_valid -> rsp_demux_001:sink_valid
	wire  [151:0] router_004_src_data;                                                                        // router_004:src_data -> rsp_demux_001:sink_data
	wire          router_004_src_ready;                                                                       // rsp_demux_001:sink_ready -> router_004:src_ready
	wire    [6:0] router_004_src_channel;                                                                     // router_004:src_channel -> rsp_demux_001:sink_channel
	wire          router_004_src_startofpacket;                                                               // router_004:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_004_src_endofpacket;                                                                 // router_004:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          router_005_src_valid;                                                                       // router_005:src_valid -> rsp_demux_002:sink_valid
	wire  [151:0] router_005_src_data;                                                                        // router_005:src_data -> rsp_demux_002:sink_data
	wire          router_005_src_ready;                                                                       // rsp_demux_002:sink_ready -> router_005:src_ready
	wire    [6:0] router_005_src_channel;                                                                     // router_005:src_channel -> rsp_demux_002:sink_channel
	wire          router_005_src_startofpacket;                                                               // router_005:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_005_src_endofpacket;                                                                 // router_005:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          router_006_src_valid;                                                                       // router_006:src_valid -> rsp_demux_003:sink_valid
	wire  [151:0] router_006_src_data;                                                                        // router_006:src_data -> rsp_demux_003:sink_data
	wire          router_006_src_ready;                                                                       // rsp_demux_003:sink_ready -> router_006:src_ready
	wire    [6:0] router_006_src_channel;                                                                     // router_006:src_channel -> rsp_demux_003:sink_channel
	wire          router_006_src_startofpacket;                                                               // router_006:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_006_src_endofpacket;                                                                 // router_006:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          router_007_src_valid;                                                                       // router_007:src_valid -> rsp_demux_004:sink_valid
	wire  [151:0] router_007_src_data;                                                                        // router_007:src_data -> rsp_demux_004:sink_data
	wire          router_007_src_ready;                                                                       // rsp_demux_004:sink_ready -> router_007:src_ready
	wire    [6:0] router_007_src_channel;                                                                     // router_007:src_channel -> rsp_demux_004:sink_channel
	wire          router_007_src_startofpacket;                                                               // router_007:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_007_src_endofpacket;                                                                 // router_007:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          router_008_src_valid;                                                                       // router_008:src_valid -> rsp_demux_005:sink_valid
	wire  [151:0] router_008_src_data;                                                                        // router_008:src_data -> rsp_demux_005:sink_data
	wire          router_008_src_ready;                                                                       // rsp_demux_005:sink_ready -> router_008:src_ready
	wire    [6:0] router_008_src_channel;                                                                     // router_008:src_channel -> rsp_demux_005:sink_channel
	wire          router_008_src_startofpacket;                                                               // router_008:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_008_src_endofpacket;                                                                 // router_008:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          router_src_valid;                                                                           // router:src_valid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:cmd_sink_valid
	wire  [151:0] router_src_data;                                                                            // router:src_data -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:cmd_sink_data
	wire          router_src_ready;                                                                           // hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:cmd_sink_ready -> router:src_ready
	wire    [6:0] router_src_channel;                                                                         // router:src_channel -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                                   // router:src_startofpacket -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                                     // router:src_endofpacket -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:cmd_sink_endofpacket
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid;                          // hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:rsp_src_valid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:write_rp_valid
	wire  [151:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data;                           // hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:rsp_src_data -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:write_rp_data
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready;                          // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:write_rp_ready -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:rsp_src_ready
	wire    [6:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel;                        // hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:rsp_src_channel -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:write_rp_channel
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket;                  // hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:rsp_src_startofpacket -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:write_rp_startofpacket
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket;                    // hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:rsp_src_endofpacket -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:write_rp_endofpacket
	wire          router_001_src_valid;                                                                       // router_001:src_valid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:cmd_sink_valid
	wire  [151:0] router_001_src_data;                                                                        // router_001:src_data -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:cmd_sink_data
	wire          router_001_src_ready;                                                                       // hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:cmd_sink_ready -> router_001:src_ready
	wire    [6:0] router_001_src_channel;                                                                     // router_001:src_channel -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                                               // router_001:src_startofpacket -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                                                 // router_001:src_endofpacket -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:cmd_sink_endofpacket
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid;                          // hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:rsp_src_valid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:read_rp_valid
	wire  [151:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data;                           // hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:rsp_src_data -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:read_rp_data
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready;                          // hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:read_rp_ready -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:rsp_src_ready
	wire    [6:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel;                        // hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:rsp_src_channel -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:read_rp_channel
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket;                  // hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:rsp_src_startofpacket -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:read_rp_startofpacket
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket;                    // hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:rsp_src_endofpacket -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent:read_rp_endofpacket
	wire          router_002_src_valid;                                                                       // router_002:src_valid -> jtg_mst_fpga_m_master_limiter:cmd_sink_valid
	wire  [151:0] router_002_src_data;                                                                        // router_002:src_data -> jtg_mst_fpga_m_master_limiter:cmd_sink_data
	wire          router_002_src_ready;                                                                       // jtg_mst_fpga_m_master_limiter:cmd_sink_ready -> router_002:src_ready
	wire    [6:0] router_002_src_channel;                                                                     // router_002:src_channel -> jtg_mst_fpga_m_master_limiter:cmd_sink_channel
	wire          router_002_src_startofpacket;                                                               // router_002:src_startofpacket -> jtg_mst_fpga_m_master_limiter:cmd_sink_startofpacket
	wire          router_002_src_endofpacket;                                                                 // router_002:src_endofpacket -> jtg_mst_fpga_m_master_limiter:cmd_sink_endofpacket
	wire          jtg_mst_fpga_m_master_limiter_rsp_src_valid;                                                // jtg_mst_fpga_m_master_limiter:rsp_src_valid -> jtg_mst_fpga_m_master_agent:rp_valid
	wire  [151:0] jtg_mst_fpga_m_master_limiter_rsp_src_data;                                                 // jtg_mst_fpga_m_master_limiter:rsp_src_data -> jtg_mst_fpga_m_master_agent:rp_data
	wire          jtg_mst_fpga_m_master_limiter_rsp_src_ready;                                                // jtg_mst_fpga_m_master_agent:rp_ready -> jtg_mst_fpga_m_master_limiter:rsp_src_ready
	wire    [6:0] jtg_mst_fpga_m_master_limiter_rsp_src_channel;                                              // jtg_mst_fpga_m_master_limiter:rsp_src_channel -> jtg_mst_fpga_m_master_agent:rp_channel
	wire          jtg_mst_fpga_m_master_limiter_rsp_src_startofpacket;                                        // jtg_mst_fpga_m_master_limiter:rsp_src_startofpacket -> jtg_mst_fpga_m_master_agent:rp_startofpacket
	wire          jtg_mst_fpga_m_master_limiter_rsp_src_endofpacket;                                          // jtg_mst_fpga_m_master_limiter:rsp_src_endofpacket -> jtg_mst_fpga_m_master_agent:rp_endofpacket
	wire          cmd_mux_src_valid;                                                                          // cmd_mux:src_valid -> hps_sub_sys_acp_0_csr_burst_adapter:sink0_valid
	wire  [151:0] cmd_mux_src_data;                                                                           // cmd_mux:src_data -> hps_sub_sys_acp_0_csr_burst_adapter:sink0_data
	wire          cmd_mux_src_ready;                                                                          // hps_sub_sys_acp_0_csr_burst_adapter:sink0_ready -> cmd_mux:src_ready
	wire    [6:0] cmd_mux_src_channel;                                                                        // cmd_mux:src_channel -> hps_sub_sys_acp_0_csr_burst_adapter:sink0_channel
	wire          cmd_mux_src_startofpacket;                                                                  // cmd_mux:src_startofpacket -> hps_sub_sys_acp_0_csr_burst_adapter:sink0_startofpacket
	wire          cmd_mux_src_endofpacket;                                                                    // cmd_mux:src_endofpacket -> hps_sub_sys_acp_0_csr_burst_adapter:sink0_endofpacket
	wire          cmd_mux_001_src_valid;                                                                      // cmd_mux_001:src_valid -> phipps_peak_0_h2f_lw_bridge_s0_burst_adapter:sink0_valid
	wire  [151:0] cmd_mux_001_src_data;                                                                       // cmd_mux_001:src_data -> phipps_peak_0_h2f_lw_bridge_s0_burst_adapter:sink0_data
	wire          cmd_mux_001_src_ready;                                                                      // phipps_peak_0_h2f_lw_bridge_s0_burst_adapter:sink0_ready -> cmd_mux_001:src_ready
	wire    [6:0] cmd_mux_001_src_channel;                                                                    // cmd_mux_001:src_channel -> phipps_peak_0_h2f_lw_bridge_s0_burst_adapter:sink0_channel
	wire          cmd_mux_001_src_startofpacket;                                                              // cmd_mux_001:src_startofpacket -> phipps_peak_0_h2f_lw_bridge_s0_burst_adapter:sink0_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                                // cmd_mux_001:src_endofpacket -> phipps_peak_0_h2f_lw_bridge_s0_burst_adapter:sink0_endofpacket
	wire          cmd_mux_002_src_valid;                                                                      // cmd_mux_002:src_valid -> dfd_subsystem_h2f_lw_bridge_s0_burst_adapter:sink0_valid
	wire  [151:0] cmd_mux_002_src_data;                                                                       // cmd_mux_002:src_data -> dfd_subsystem_h2f_lw_bridge_s0_burst_adapter:sink0_data
	wire          cmd_mux_002_src_ready;                                                                      // dfd_subsystem_h2f_lw_bridge_s0_burst_adapter:sink0_ready -> cmd_mux_002:src_ready
	wire    [6:0] cmd_mux_002_src_channel;                                                                    // cmd_mux_002:src_channel -> dfd_subsystem_h2f_lw_bridge_s0_burst_adapter:sink0_channel
	wire          cmd_mux_002_src_startofpacket;                                                              // cmd_mux_002:src_startofpacket -> dfd_subsystem_h2f_lw_bridge_s0_burst_adapter:sink0_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                                // cmd_mux_002:src_endofpacket -> dfd_subsystem_h2f_lw_bridge_s0_burst_adapter:sink0_endofpacket
	wire          cmd_mux_003_src_valid;                                                                      // cmd_mux_003:src_valid -> periph_pb_cpu_0_s0_burst_adapter:sink0_valid
	wire  [151:0] cmd_mux_003_src_data;                                                                       // cmd_mux_003:src_data -> periph_pb_cpu_0_s0_burst_adapter:sink0_data
	wire          cmd_mux_003_src_ready;                                                                      // periph_pb_cpu_0_s0_burst_adapter:sink0_ready -> cmd_mux_003:src_ready
	wire    [6:0] cmd_mux_003_src_channel;                                                                    // cmd_mux_003:src_channel -> periph_pb_cpu_0_s0_burst_adapter:sink0_channel
	wire          cmd_mux_003_src_startofpacket;                                                              // cmd_mux_003:src_startofpacket -> periph_pb_cpu_0_s0_burst_adapter:sink0_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                                // cmd_mux_003:src_endofpacket -> periph_pb_cpu_0_s0_burst_adapter:sink0_endofpacket
	wire          cmd_mux_004_src_valid;                                                                      // cmd_mux_004:src_valid -> sys_manager_sysid_control_slave_burst_adapter:sink0_valid
	wire  [151:0] cmd_mux_004_src_data;                                                                       // cmd_mux_004:src_data -> sys_manager_sysid_control_slave_burst_adapter:sink0_data
	wire          cmd_mux_004_src_ready;                                                                      // sys_manager_sysid_control_slave_burst_adapter:sink0_ready -> cmd_mux_004:src_ready
	wire    [6:0] cmd_mux_004_src_channel;                                                                    // cmd_mux_004:src_channel -> sys_manager_sysid_control_slave_burst_adapter:sink0_channel
	wire          cmd_mux_004_src_startofpacket;                                                              // cmd_mux_004:src_startofpacket -> sys_manager_sysid_control_slave_burst_adapter:sink0_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                                // cmd_mux_004:src_endofpacket -> sys_manager_sysid_control_slave_burst_adapter:sink0_endofpacket
	wire          cmd_mux_005_src_valid;                                                                      // cmd_mux_005:src_valid -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter:sink0_valid
	wire  [151:0] cmd_mux_005_src_data;                                                                       // cmd_mux_005:src_data -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter:sink0_data
	wire          cmd_mux_005_src_ready;                                                                      // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter:sink0_ready -> cmd_mux_005:src_ready
	wire    [6:0] cmd_mux_005_src_channel;                                                                    // cmd_mux_005:src_channel -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter:sink0_channel
	wire          cmd_mux_005_src_startofpacket;                                                              // cmd_mux_005:src_startofpacket -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter:sink0_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                                                // cmd_mux_005:src_endofpacket -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter:sink0_endofpacket
	wire          router_009_src_valid;                                                                       // router_009:src_valid -> jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter:in_valid
	wire  [259:0] router_009_src_data;                                                                        // router_009:src_data -> jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter:in_data
	wire          router_009_src_ready;                                                                       // jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter:in_ready -> router_009:src_ready
	wire    [6:0] router_009_src_channel;                                                                     // router_009:src_channel -> jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter:in_channel
	wire          router_009_src_startofpacket;                                                               // router_009:src_startofpacket -> jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter:in_startofpacket
	wire          router_009_src_endofpacket;                                                                 // router_009:src_endofpacket -> jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter:in_endofpacket
	wire          jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_valid;                                       // jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter:out_valid -> rsp_demux_006:sink_valid
	wire  [151:0] jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_data;                                        // jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter:out_data -> rsp_demux_006:sink_data
	wire          jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_ready;                                       // rsp_demux_006:sink_ready -> jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter:out_ready
	wire    [6:0] jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_channel;                                     // jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter:out_channel -> rsp_demux_006:sink_channel
	wire          jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_startofpacket;                               // jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter:out_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_endofpacket;                                 // jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter:out_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          cmd_mux_006_src_valid;                                                                      // cmd_mux_006:src_valid -> jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter:in_valid
	wire  [151:0] cmd_mux_006_src_data;                                                                       // cmd_mux_006:src_data -> jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter:in_data
	wire          cmd_mux_006_src_ready;                                                                      // jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter:in_ready -> cmd_mux_006:src_ready
	wire    [6:0] cmd_mux_006_src_channel;                                                                    // cmd_mux_006:src_channel -> jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter:in_channel
	wire          cmd_mux_006_src_startofpacket;                                                              // cmd_mux_006:src_startofpacket -> jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_006_src_endofpacket;                                                                // cmd_mux_006:src_endofpacket -> jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter:in_endofpacket
	wire          jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_valid;                                       // jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter:out_valid -> jtg_mst_fpga_m2ocm_pb_s0_burst_adapter:sink0_valid
	wire  [259:0] jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_data;                                        // jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter:out_data -> jtg_mst_fpga_m2ocm_pb_s0_burst_adapter:sink0_data
	wire          jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_ready;                                       // jtg_mst_fpga_m2ocm_pb_s0_burst_adapter:sink0_ready -> jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter:out_ready
	wire    [6:0] jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_channel;                                     // jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter:out_channel -> jtg_mst_fpga_m2ocm_pb_s0_burst_adapter:sink0_channel
	wire          jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_startofpacket;                               // jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter:out_startofpacket -> jtg_mst_fpga_m2ocm_pb_s0_burst_adapter:sink0_startofpacket
	wire          jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_endofpacket;                                 // jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter:out_endofpacket -> jtg_mst_fpga_m2ocm_pb_s0_burst_adapter:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                                       // cmd_demux:src1_valid -> async_fifo:in_valid
	wire  [151:0] cmd_demux_src1_data;                                                                        // cmd_demux:src1_data -> async_fifo:in_data
	wire          cmd_demux_src1_ready;                                                                       // async_fifo:in_ready -> cmd_demux:src1_ready
	wire    [6:0] cmd_demux_src1_channel;                                                                     // cmd_demux:src1_channel -> async_fifo:in_channel
	wire          cmd_demux_src1_startofpacket;                                                               // cmd_demux:src1_startofpacket -> async_fifo:in_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                                 // cmd_demux:src1_endofpacket -> async_fifo:in_endofpacket
	wire          cmd_demux_src2_valid;                                                                       // cmd_demux:src2_valid -> async_fifo_001:in_valid
	wire  [151:0] cmd_demux_src2_data;                                                                        // cmd_demux:src2_data -> async_fifo_001:in_data
	wire          cmd_demux_src2_ready;                                                                       // async_fifo_001:in_ready -> cmd_demux:src2_ready
	wire    [6:0] cmd_demux_src2_channel;                                                                     // cmd_demux:src2_channel -> async_fifo_001:in_channel
	wire          cmd_demux_src2_startofpacket;                                                               // cmd_demux:src2_startofpacket -> async_fifo_001:in_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                                 // cmd_demux:src2_endofpacket -> async_fifo_001:in_endofpacket
	wire          cmd_demux_src5_valid;                                                                       // cmd_demux:src5_valid -> async_fifo_002:in_valid
	wire  [151:0] cmd_demux_src5_data;                                                                        // cmd_demux:src5_data -> async_fifo_002:in_data
	wire          cmd_demux_src5_ready;                                                                       // async_fifo_002:in_ready -> cmd_demux:src5_ready
	wire    [6:0] cmd_demux_src5_channel;                                                                     // cmd_demux:src5_channel -> async_fifo_002:in_channel
	wire          cmd_demux_src5_startofpacket;                                                               // cmd_demux:src5_startofpacket -> async_fifo_002:in_startofpacket
	wire          cmd_demux_src5_endofpacket;                                                                 // cmd_demux:src5_endofpacket -> async_fifo_002:in_endofpacket
	wire          cmd_demux_001_src1_valid;                                                                   // cmd_demux_001:src1_valid -> async_fifo_003:in_valid
	wire  [151:0] cmd_demux_001_src1_data;                                                                    // cmd_demux_001:src1_data -> async_fifo_003:in_data
	wire          cmd_demux_001_src1_ready;                                                                   // async_fifo_003:in_ready -> cmd_demux_001:src1_ready
	wire    [6:0] cmd_demux_001_src1_channel;                                                                 // cmd_demux_001:src1_channel -> async_fifo_003:in_channel
	wire          cmd_demux_001_src1_startofpacket;                                                           // cmd_demux_001:src1_startofpacket -> async_fifo_003:in_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                                             // cmd_demux_001:src1_endofpacket -> async_fifo_003:in_endofpacket
	wire          cmd_demux_001_src2_valid;                                                                   // cmd_demux_001:src2_valid -> async_fifo_004:in_valid
	wire  [151:0] cmd_demux_001_src2_data;                                                                    // cmd_demux_001:src2_data -> async_fifo_004:in_data
	wire          cmd_demux_001_src2_ready;                                                                   // async_fifo_004:in_ready -> cmd_demux_001:src2_ready
	wire    [6:0] cmd_demux_001_src2_channel;                                                                 // cmd_demux_001:src2_channel -> async_fifo_004:in_channel
	wire          cmd_demux_001_src2_startofpacket;                                                           // cmd_demux_001:src2_startofpacket -> async_fifo_004:in_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                                             // cmd_demux_001:src2_endofpacket -> async_fifo_004:in_endofpacket
	wire          cmd_demux_001_src5_valid;                                                                   // cmd_demux_001:src5_valid -> async_fifo_005:in_valid
	wire  [151:0] cmd_demux_001_src5_data;                                                                    // cmd_demux_001:src5_data -> async_fifo_005:in_data
	wire          cmd_demux_001_src5_ready;                                                                   // async_fifo_005:in_ready -> cmd_demux_001:src5_ready
	wire    [6:0] cmd_demux_001_src5_channel;                                                                 // cmd_demux_001:src5_channel -> async_fifo_005:in_channel
	wire          cmd_demux_001_src5_startofpacket;                                                           // cmd_demux_001:src5_startofpacket -> async_fifo_005:in_startofpacket
	wire          cmd_demux_001_src5_endofpacket;                                                             // cmd_demux_001:src5_endofpacket -> async_fifo_005:in_endofpacket
	wire          rsp_demux_001_src0_valid;                                                                   // rsp_demux_001:src0_valid -> async_fifo_006:in_valid
	wire  [151:0] rsp_demux_001_src0_data;                                                                    // rsp_demux_001:src0_data -> async_fifo_006:in_data
	wire          rsp_demux_001_src0_ready;                                                                   // async_fifo_006:in_ready -> rsp_demux_001:src0_ready
	wire    [6:0] rsp_demux_001_src0_channel;                                                                 // rsp_demux_001:src0_channel -> async_fifo_006:in_channel
	wire          rsp_demux_001_src0_startofpacket;                                                           // rsp_demux_001:src0_startofpacket -> async_fifo_006:in_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                             // rsp_demux_001:src0_endofpacket -> async_fifo_006:in_endofpacket
	wire          rsp_demux_001_src1_valid;                                                                   // rsp_demux_001:src1_valid -> async_fifo_007:in_valid
	wire  [151:0] rsp_demux_001_src1_data;                                                                    // rsp_demux_001:src1_data -> async_fifo_007:in_data
	wire          rsp_demux_001_src1_ready;                                                                   // async_fifo_007:in_ready -> rsp_demux_001:src1_ready
	wire    [6:0] rsp_demux_001_src1_channel;                                                                 // rsp_demux_001:src1_channel -> async_fifo_007:in_channel
	wire          rsp_demux_001_src1_startofpacket;                                                           // rsp_demux_001:src1_startofpacket -> async_fifo_007:in_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                                             // rsp_demux_001:src1_endofpacket -> async_fifo_007:in_endofpacket
	wire          rsp_demux_002_src0_valid;                                                                   // rsp_demux_002:src0_valid -> async_fifo_008:in_valid
	wire  [151:0] rsp_demux_002_src0_data;                                                                    // rsp_demux_002:src0_data -> async_fifo_008:in_data
	wire          rsp_demux_002_src0_ready;                                                                   // async_fifo_008:in_ready -> rsp_demux_002:src0_ready
	wire    [6:0] rsp_demux_002_src0_channel;                                                                 // rsp_demux_002:src0_channel -> async_fifo_008:in_channel
	wire          rsp_demux_002_src0_startofpacket;                                                           // rsp_demux_002:src0_startofpacket -> async_fifo_008:in_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                             // rsp_demux_002:src0_endofpacket -> async_fifo_008:in_endofpacket
	wire          rsp_demux_002_src1_valid;                                                                   // rsp_demux_002:src1_valid -> async_fifo_009:in_valid
	wire  [151:0] rsp_demux_002_src1_data;                                                                    // rsp_demux_002:src1_data -> async_fifo_009:in_data
	wire          rsp_demux_002_src1_ready;                                                                   // async_fifo_009:in_ready -> rsp_demux_002:src1_ready
	wire    [6:0] rsp_demux_002_src1_channel;                                                                 // rsp_demux_002:src1_channel -> async_fifo_009:in_channel
	wire          rsp_demux_002_src1_startofpacket;                                                           // rsp_demux_002:src1_startofpacket -> async_fifo_009:in_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                                                             // rsp_demux_002:src1_endofpacket -> async_fifo_009:in_endofpacket
	wire          rsp_demux_005_src0_valid;                                                                   // rsp_demux_005:src0_valid -> async_fifo_010:in_valid
	wire  [151:0] rsp_demux_005_src0_data;                                                                    // rsp_demux_005:src0_data -> async_fifo_010:in_data
	wire          rsp_demux_005_src0_ready;                                                                   // async_fifo_010:in_ready -> rsp_demux_005:src0_ready
	wire    [6:0] rsp_demux_005_src0_channel;                                                                 // rsp_demux_005:src0_channel -> async_fifo_010:in_channel
	wire          rsp_demux_005_src0_startofpacket;                                                           // rsp_demux_005:src0_startofpacket -> async_fifo_010:in_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                                             // rsp_demux_005:src0_endofpacket -> async_fifo_010:in_endofpacket
	wire          rsp_demux_005_src1_valid;                                                                   // rsp_demux_005:src1_valid -> async_fifo_011:in_valid
	wire  [151:0] rsp_demux_005_src1_data;                                                                    // rsp_demux_005:src1_data -> async_fifo_011:in_data
	wire          rsp_demux_005_src1_ready;                                                                   // async_fifo_011:in_ready -> rsp_demux_005:src1_ready
	wire    [6:0] rsp_demux_005_src1_channel;                                                                 // rsp_demux_005:src1_channel -> async_fifo_011:in_channel
	wire          rsp_demux_005_src1_startofpacket;                                                           // rsp_demux_005:src1_startofpacket -> async_fifo_011:in_startofpacket
	wire          rsp_demux_005_src1_endofpacket;                                                             // rsp_demux_005:src1_endofpacket -> async_fifo_011:in_endofpacket
	wire    [0:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_valid;                          // hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:cmd_src_valid -> limiter_pipeline:in_valid
	wire  [151:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data;                           // hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:cmd_src_data -> limiter_pipeline:in_data
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready;                          // limiter_pipeline:in_ready -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:cmd_src_ready
	wire    [6:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel;                        // hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:cmd_src_channel -> limiter_pipeline:in_channel
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket;                  // hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:cmd_src_startofpacket -> limiter_pipeline:in_startofpacket
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket;                    // hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:cmd_src_endofpacket -> limiter_pipeline:in_endofpacket
	wire          limiter_pipeline_source0_valid;                                                             // limiter_pipeline:out_valid -> cmd_demux:sink_valid
	wire  [151:0] limiter_pipeline_source0_data;                                                              // limiter_pipeline:out_data -> cmd_demux:sink_data
	wire          limiter_pipeline_source0_ready;                                                             // cmd_demux:sink_ready -> limiter_pipeline:out_ready
	wire    [6:0] limiter_pipeline_source0_channel;                                                           // limiter_pipeline:out_channel -> cmd_demux:sink_channel
	wire          limiter_pipeline_source0_startofpacket;                                                     // limiter_pipeline:out_startofpacket -> cmd_demux:sink_startofpacket
	wire          limiter_pipeline_source0_endofpacket;                                                       // limiter_pipeline:out_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                          // rsp_mux:src_valid -> limiter_pipeline_001:in_valid
	wire  [151:0] rsp_mux_src_data;                                                                           // rsp_mux:src_data -> limiter_pipeline_001:in_data
	wire          rsp_mux_src_ready;                                                                          // limiter_pipeline_001:in_ready -> rsp_mux:src_ready
	wire    [6:0] rsp_mux_src_channel;                                                                        // rsp_mux:src_channel -> limiter_pipeline_001:in_channel
	wire          rsp_mux_src_startofpacket;                                                                  // rsp_mux:src_startofpacket -> limiter_pipeline_001:in_startofpacket
	wire          rsp_mux_src_endofpacket;                                                                    // rsp_mux:src_endofpacket -> limiter_pipeline_001:in_endofpacket
	wire          limiter_pipeline_001_source0_valid;                                                         // limiter_pipeline_001:out_valid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:rsp_sink_valid
	wire  [151:0] limiter_pipeline_001_source0_data;                                                          // limiter_pipeline_001:out_data -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:rsp_sink_data
	wire          limiter_pipeline_001_source0_ready;                                                         // hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:rsp_sink_ready -> limiter_pipeline_001:out_ready
	wire    [6:0] limiter_pipeline_001_source0_channel;                                                       // limiter_pipeline_001:out_channel -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:rsp_sink_channel
	wire          limiter_pipeline_001_source0_startofpacket;                                                 // limiter_pipeline_001:out_startofpacket -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:rsp_sink_startofpacket
	wire          limiter_pipeline_001_source0_endofpacket;                                                   // limiter_pipeline_001:out_endofpacket -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter:rsp_sink_endofpacket
	wire    [0:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_valid;                          // hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:cmd_src_valid -> limiter_pipeline_002:in_valid
	wire  [151:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data;                           // hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:cmd_src_data -> limiter_pipeline_002:in_data
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready;                          // limiter_pipeline_002:in_ready -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:cmd_src_ready
	wire    [6:0] hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel;                        // hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:cmd_src_channel -> limiter_pipeline_002:in_channel
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket;                  // hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:cmd_src_startofpacket -> limiter_pipeline_002:in_startofpacket
	wire          hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket;                    // hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:cmd_src_endofpacket -> limiter_pipeline_002:in_endofpacket
	wire          limiter_pipeline_002_source0_valid;                                                         // limiter_pipeline_002:out_valid -> cmd_demux_001:sink_valid
	wire  [151:0] limiter_pipeline_002_source0_data;                                                          // limiter_pipeline_002:out_data -> cmd_demux_001:sink_data
	wire          limiter_pipeline_002_source0_ready;                                                         // cmd_demux_001:sink_ready -> limiter_pipeline_002:out_ready
	wire    [6:0] limiter_pipeline_002_source0_channel;                                                       // limiter_pipeline_002:out_channel -> cmd_demux_001:sink_channel
	wire          limiter_pipeline_002_source0_startofpacket;                                                 // limiter_pipeline_002:out_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          limiter_pipeline_002_source0_endofpacket;                                                   // limiter_pipeline_002:out_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                                                      // rsp_mux_001:src_valid -> limiter_pipeline_003:in_valid
	wire  [151:0] rsp_mux_001_src_data;                                                                       // rsp_mux_001:src_data -> limiter_pipeline_003:in_data
	wire          rsp_mux_001_src_ready;                                                                      // limiter_pipeline_003:in_ready -> rsp_mux_001:src_ready
	wire    [6:0] rsp_mux_001_src_channel;                                                                    // rsp_mux_001:src_channel -> limiter_pipeline_003:in_channel
	wire          rsp_mux_001_src_startofpacket;                                                              // rsp_mux_001:src_startofpacket -> limiter_pipeline_003:in_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                                // rsp_mux_001:src_endofpacket -> limiter_pipeline_003:in_endofpacket
	wire          limiter_pipeline_003_source0_valid;                                                         // limiter_pipeline_003:out_valid -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:rsp_sink_valid
	wire  [151:0] limiter_pipeline_003_source0_data;                                                          // limiter_pipeline_003:out_data -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:rsp_sink_data
	wire          limiter_pipeline_003_source0_ready;                                                         // hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:rsp_sink_ready -> limiter_pipeline_003:out_ready
	wire    [6:0] limiter_pipeline_003_source0_channel;                                                       // limiter_pipeline_003:out_channel -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:rsp_sink_channel
	wire          limiter_pipeline_003_source0_startofpacket;                                                 // limiter_pipeline_003:out_startofpacket -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:rsp_sink_startofpacket
	wire          limiter_pipeline_003_source0_endofpacket;                                                   // limiter_pipeline_003:out_endofpacket -> hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter:rsp_sink_endofpacket
	wire    [0:0] jtg_mst_fpga_m_master_limiter_cmd_src_valid;                                                // jtg_mst_fpga_m_master_limiter:cmd_src_valid -> limiter_pipeline_004:in_valid
	wire  [151:0] jtg_mst_fpga_m_master_limiter_cmd_src_data;                                                 // jtg_mst_fpga_m_master_limiter:cmd_src_data -> limiter_pipeline_004:in_data
	wire          jtg_mst_fpga_m_master_limiter_cmd_src_ready;                                                // limiter_pipeline_004:in_ready -> jtg_mst_fpga_m_master_limiter:cmd_src_ready
	wire    [6:0] jtg_mst_fpga_m_master_limiter_cmd_src_channel;                                              // jtg_mst_fpga_m_master_limiter:cmd_src_channel -> limiter_pipeline_004:in_channel
	wire          jtg_mst_fpga_m_master_limiter_cmd_src_startofpacket;                                        // jtg_mst_fpga_m_master_limiter:cmd_src_startofpacket -> limiter_pipeline_004:in_startofpacket
	wire          jtg_mst_fpga_m_master_limiter_cmd_src_endofpacket;                                          // jtg_mst_fpga_m_master_limiter:cmd_src_endofpacket -> limiter_pipeline_004:in_endofpacket
	wire          limiter_pipeline_004_source0_valid;                                                         // limiter_pipeline_004:out_valid -> cmd_demux_002:sink_valid
	wire  [151:0] limiter_pipeline_004_source0_data;                                                          // limiter_pipeline_004:out_data -> cmd_demux_002:sink_data
	wire          limiter_pipeline_004_source0_ready;                                                         // cmd_demux_002:sink_ready -> limiter_pipeline_004:out_ready
	wire    [6:0] limiter_pipeline_004_source0_channel;                                                       // limiter_pipeline_004:out_channel -> cmd_demux_002:sink_channel
	wire          limiter_pipeline_004_source0_startofpacket;                                                 // limiter_pipeline_004:out_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          limiter_pipeline_004_source0_endofpacket;                                                   // limiter_pipeline_004:out_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          rsp_mux_002_src_valid;                                                                      // rsp_mux_002:src_valid -> limiter_pipeline_005:in_valid
	wire  [151:0] rsp_mux_002_src_data;                                                                       // rsp_mux_002:src_data -> limiter_pipeline_005:in_data
	wire          rsp_mux_002_src_ready;                                                                      // limiter_pipeline_005:in_ready -> rsp_mux_002:src_ready
	wire    [6:0] rsp_mux_002_src_channel;                                                                    // rsp_mux_002:src_channel -> limiter_pipeline_005:in_channel
	wire          rsp_mux_002_src_startofpacket;                                                              // rsp_mux_002:src_startofpacket -> limiter_pipeline_005:in_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                                // rsp_mux_002:src_endofpacket -> limiter_pipeline_005:in_endofpacket
	wire          limiter_pipeline_005_source0_valid;                                                         // limiter_pipeline_005:out_valid -> jtg_mst_fpga_m_master_limiter:rsp_sink_valid
	wire  [151:0] limiter_pipeline_005_source0_data;                                                          // limiter_pipeline_005:out_data -> jtg_mst_fpga_m_master_limiter:rsp_sink_data
	wire          limiter_pipeline_005_source0_ready;                                                         // jtg_mst_fpga_m_master_limiter:rsp_sink_ready -> limiter_pipeline_005:out_ready
	wire    [6:0] limiter_pipeline_005_source0_channel;                                                       // limiter_pipeline_005:out_channel -> jtg_mst_fpga_m_master_limiter:rsp_sink_channel
	wire          limiter_pipeline_005_source0_startofpacket;                                                 // limiter_pipeline_005:out_startofpacket -> jtg_mst_fpga_m_master_limiter:rsp_sink_startofpacket
	wire          limiter_pipeline_005_source0_endofpacket;                                                   // limiter_pipeline_005:out_endofpacket -> jtg_mst_fpga_m_master_limiter:rsp_sink_endofpacket
	wire          hps_sub_sys_acp_0_csr_burst_adapter_source0_valid;                                          // hps_sub_sys_acp_0_csr_burst_adapter:source0_valid -> agent_pipeline:in_valid
	wire  [151:0] hps_sub_sys_acp_0_csr_burst_adapter_source0_data;                                           // hps_sub_sys_acp_0_csr_burst_adapter:source0_data -> agent_pipeline:in_data
	wire          hps_sub_sys_acp_0_csr_burst_adapter_source0_ready;                                          // agent_pipeline:in_ready -> hps_sub_sys_acp_0_csr_burst_adapter:source0_ready
	wire    [6:0] hps_sub_sys_acp_0_csr_burst_adapter_source0_channel;                                        // hps_sub_sys_acp_0_csr_burst_adapter:source0_channel -> agent_pipeline:in_channel
	wire          hps_sub_sys_acp_0_csr_burst_adapter_source0_startofpacket;                                  // hps_sub_sys_acp_0_csr_burst_adapter:source0_startofpacket -> agent_pipeline:in_startofpacket
	wire          hps_sub_sys_acp_0_csr_burst_adapter_source0_endofpacket;                                    // hps_sub_sys_acp_0_csr_burst_adapter:source0_endofpacket -> agent_pipeline:in_endofpacket
	wire          agent_pipeline_source0_valid;                                                               // agent_pipeline:out_valid -> hps_sub_sys_acp_0_csr_agent:cp_valid
	wire  [151:0] agent_pipeline_source0_data;                                                                // agent_pipeline:out_data -> hps_sub_sys_acp_0_csr_agent:cp_data
	wire          agent_pipeline_source0_ready;                                                               // hps_sub_sys_acp_0_csr_agent:cp_ready -> agent_pipeline:out_ready
	wire    [6:0] agent_pipeline_source0_channel;                                                             // agent_pipeline:out_channel -> hps_sub_sys_acp_0_csr_agent:cp_channel
	wire          agent_pipeline_source0_startofpacket;                                                       // agent_pipeline:out_startofpacket -> hps_sub_sys_acp_0_csr_agent:cp_startofpacket
	wire          agent_pipeline_source0_endofpacket;                                                         // agent_pipeline:out_endofpacket -> hps_sub_sys_acp_0_csr_agent:cp_endofpacket
	wire          hps_sub_sys_acp_0_csr_agent_rp_valid;                                                       // hps_sub_sys_acp_0_csr_agent:rp_valid -> agent_pipeline_001:in_valid
	wire  [151:0] hps_sub_sys_acp_0_csr_agent_rp_data;                                                        // hps_sub_sys_acp_0_csr_agent:rp_data -> agent_pipeline_001:in_data
	wire          hps_sub_sys_acp_0_csr_agent_rp_ready;                                                       // agent_pipeline_001:in_ready -> hps_sub_sys_acp_0_csr_agent:rp_ready
	wire          hps_sub_sys_acp_0_csr_agent_rp_startofpacket;                                               // hps_sub_sys_acp_0_csr_agent:rp_startofpacket -> agent_pipeline_001:in_startofpacket
	wire          hps_sub_sys_acp_0_csr_agent_rp_endofpacket;                                                 // hps_sub_sys_acp_0_csr_agent:rp_endofpacket -> agent_pipeline_001:in_endofpacket
	wire          agent_pipeline_001_source0_valid;                                                           // agent_pipeline_001:out_valid -> router_003:sink_valid
	wire  [151:0] agent_pipeline_001_source0_data;                                                            // agent_pipeline_001:out_data -> router_003:sink_data
	wire          agent_pipeline_001_source0_ready;                                                           // router_003:sink_ready -> agent_pipeline_001:out_ready
	wire          agent_pipeline_001_source0_startofpacket;                                                   // agent_pipeline_001:out_startofpacket -> router_003:sink_startofpacket
	wire          agent_pipeline_001_source0_endofpacket;                                                     // agent_pipeline_001:out_endofpacket -> router_003:sink_endofpacket
	wire          phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_valid;                                 // phipps_peak_0_h2f_lw_bridge_s0_burst_adapter:source0_valid -> agent_pipeline_002:in_valid
	wire  [151:0] phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_data;                                  // phipps_peak_0_h2f_lw_bridge_s0_burst_adapter:source0_data -> agent_pipeline_002:in_data
	wire          phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_ready;                                 // agent_pipeline_002:in_ready -> phipps_peak_0_h2f_lw_bridge_s0_burst_adapter:source0_ready
	wire    [6:0] phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_channel;                               // phipps_peak_0_h2f_lw_bridge_s0_burst_adapter:source0_channel -> agent_pipeline_002:in_channel
	wire          phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_startofpacket;                         // phipps_peak_0_h2f_lw_bridge_s0_burst_adapter:source0_startofpacket -> agent_pipeline_002:in_startofpacket
	wire          phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_endofpacket;                           // phipps_peak_0_h2f_lw_bridge_s0_burst_adapter:source0_endofpacket -> agent_pipeline_002:in_endofpacket
	wire          agent_pipeline_002_source0_valid;                                                           // agent_pipeline_002:out_valid -> phipps_peak_0_h2f_lw_bridge_s0_agent:cp_valid
	wire  [151:0] agent_pipeline_002_source0_data;                                                            // agent_pipeline_002:out_data -> phipps_peak_0_h2f_lw_bridge_s0_agent:cp_data
	wire          agent_pipeline_002_source0_ready;                                                           // phipps_peak_0_h2f_lw_bridge_s0_agent:cp_ready -> agent_pipeline_002:out_ready
	wire    [6:0] agent_pipeline_002_source0_channel;                                                         // agent_pipeline_002:out_channel -> phipps_peak_0_h2f_lw_bridge_s0_agent:cp_channel
	wire          agent_pipeline_002_source0_startofpacket;                                                   // agent_pipeline_002:out_startofpacket -> phipps_peak_0_h2f_lw_bridge_s0_agent:cp_startofpacket
	wire          agent_pipeline_002_source0_endofpacket;                                                     // agent_pipeline_002:out_endofpacket -> phipps_peak_0_h2f_lw_bridge_s0_agent:cp_endofpacket
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rp_valid;                                              // phipps_peak_0_h2f_lw_bridge_s0_agent:rp_valid -> agent_pipeline_003:in_valid
	wire  [151:0] phipps_peak_0_h2f_lw_bridge_s0_agent_rp_data;                                               // phipps_peak_0_h2f_lw_bridge_s0_agent:rp_data -> agent_pipeline_003:in_data
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rp_ready;                                              // agent_pipeline_003:in_ready -> phipps_peak_0_h2f_lw_bridge_s0_agent:rp_ready
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rp_startofpacket;                                      // phipps_peak_0_h2f_lw_bridge_s0_agent:rp_startofpacket -> agent_pipeline_003:in_startofpacket
	wire          phipps_peak_0_h2f_lw_bridge_s0_agent_rp_endofpacket;                                        // phipps_peak_0_h2f_lw_bridge_s0_agent:rp_endofpacket -> agent_pipeline_003:in_endofpacket
	wire          agent_pipeline_003_source0_valid;                                                           // agent_pipeline_003:out_valid -> router_004:sink_valid
	wire  [151:0] agent_pipeline_003_source0_data;                                                            // agent_pipeline_003:out_data -> router_004:sink_data
	wire          agent_pipeline_003_source0_ready;                                                           // router_004:sink_ready -> agent_pipeline_003:out_ready
	wire          agent_pipeline_003_source0_startofpacket;                                                   // agent_pipeline_003:out_startofpacket -> router_004:sink_startofpacket
	wire          agent_pipeline_003_source0_endofpacket;                                                     // agent_pipeline_003:out_endofpacket -> router_004:sink_endofpacket
	wire          dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_valid;                                 // dfd_subsystem_h2f_lw_bridge_s0_burst_adapter:source0_valid -> agent_pipeline_004:in_valid
	wire  [151:0] dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_data;                                  // dfd_subsystem_h2f_lw_bridge_s0_burst_adapter:source0_data -> agent_pipeline_004:in_data
	wire          dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_ready;                                 // agent_pipeline_004:in_ready -> dfd_subsystem_h2f_lw_bridge_s0_burst_adapter:source0_ready
	wire    [6:0] dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_channel;                               // dfd_subsystem_h2f_lw_bridge_s0_burst_adapter:source0_channel -> agent_pipeline_004:in_channel
	wire          dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_startofpacket;                         // dfd_subsystem_h2f_lw_bridge_s0_burst_adapter:source0_startofpacket -> agent_pipeline_004:in_startofpacket
	wire          dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_endofpacket;                           // dfd_subsystem_h2f_lw_bridge_s0_burst_adapter:source0_endofpacket -> agent_pipeline_004:in_endofpacket
	wire          agent_pipeline_004_source0_valid;                                                           // agent_pipeline_004:out_valid -> dfd_subsystem_h2f_lw_bridge_s0_agent:cp_valid
	wire  [151:0] agent_pipeline_004_source0_data;                                                            // agent_pipeline_004:out_data -> dfd_subsystem_h2f_lw_bridge_s0_agent:cp_data
	wire          agent_pipeline_004_source0_ready;                                                           // dfd_subsystem_h2f_lw_bridge_s0_agent:cp_ready -> agent_pipeline_004:out_ready
	wire    [6:0] agent_pipeline_004_source0_channel;                                                         // agent_pipeline_004:out_channel -> dfd_subsystem_h2f_lw_bridge_s0_agent:cp_channel
	wire          agent_pipeline_004_source0_startofpacket;                                                   // agent_pipeline_004:out_startofpacket -> dfd_subsystem_h2f_lw_bridge_s0_agent:cp_startofpacket
	wire          agent_pipeline_004_source0_endofpacket;                                                     // agent_pipeline_004:out_endofpacket -> dfd_subsystem_h2f_lw_bridge_s0_agent:cp_endofpacket
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rp_valid;                                              // dfd_subsystem_h2f_lw_bridge_s0_agent:rp_valid -> agent_pipeline_005:in_valid
	wire  [151:0] dfd_subsystem_h2f_lw_bridge_s0_agent_rp_data;                                               // dfd_subsystem_h2f_lw_bridge_s0_agent:rp_data -> agent_pipeline_005:in_data
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rp_ready;                                              // agent_pipeline_005:in_ready -> dfd_subsystem_h2f_lw_bridge_s0_agent:rp_ready
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rp_startofpacket;                                      // dfd_subsystem_h2f_lw_bridge_s0_agent:rp_startofpacket -> agent_pipeline_005:in_startofpacket
	wire          dfd_subsystem_h2f_lw_bridge_s0_agent_rp_endofpacket;                                        // dfd_subsystem_h2f_lw_bridge_s0_agent:rp_endofpacket -> agent_pipeline_005:in_endofpacket
	wire          agent_pipeline_005_source0_valid;                                                           // agent_pipeline_005:out_valid -> router_005:sink_valid
	wire  [151:0] agent_pipeline_005_source0_data;                                                            // agent_pipeline_005:out_data -> router_005:sink_data
	wire          agent_pipeline_005_source0_ready;                                                           // router_005:sink_ready -> agent_pipeline_005:out_ready
	wire          agent_pipeline_005_source0_startofpacket;                                                   // agent_pipeline_005:out_startofpacket -> router_005:sink_startofpacket
	wire          agent_pipeline_005_source0_endofpacket;                                                     // agent_pipeline_005:out_endofpacket -> router_005:sink_endofpacket
	wire          periph_pb_cpu_0_s0_burst_adapter_source0_valid;                                             // periph_pb_cpu_0_s0_burst_adapter:source0_valid -> agent_pipeline_006:in_valid
	wire  [151:0] periph_pb_cpu_0_s0_burst_adapter_source0_data;                                              // periph_pb_cpu_0_s0_burst_adapter:source0_data -> agent_pipeline_006:in_data
	wire          periph_pb_cpu_0_s0_burst_adapter_source0_ready;                                             // agent_pipeline_006:in_ready -> periph_pb_cpu_0_s0_burst_adapter:source0_ready
	wire    [6:0] periph_pb_cpu_0_s0_burst_adapter_source0_channel;                                           // periph_pb_cpu_0_s0_burst_adapter:source0_channel -> agent_pipeline_006:in_channel
	wire          periph_pb_cpu_0_s0_burst_adapter_source0_startofpacket;                                     // periph_pb_cpu_0_s0_burst_adapter:source0_startofpacket -> agent_pipeline_006:in_startofpacket
	wire          periph_pb_cpu_0_s0_burst_adapter_source0_endofpacket;                                       // periph_pb_cpu_0_s0_burst_adapter:source0_endofpacket -> agent_pipeline_006:in_endofpacket
	wire          agent_pipeline_006_source0_valid;                                                           // agent_pipeline_006:out_valid -> periph_pb_cpu_0_s0_agent:cp_valid
	wire  [151:0] agent_pipeline_006_source0_data;                                                            // agent_pipeline_006:out_data -> periph_pb_cpu_0_s0_agent:cp_data
	wire          agent_pipeline_006_source0_ready;                                                           // periph_pb_cpu_0_s0_agent:cp_ready -> agent_pipeline_006:out_ready
	wire    [6:0] agent_pipeline_006_source0_channel;                                                         // agent_pipeline_006:out_channel -> periph_pb_cpu_0_s0_agent:cp_channel
	wire          agent_pipeline_006_source0_startofpacket;                                                   // agent_pipeline_006:out_startofpacket -> periph_pb_cpu_0_s0_agent:cp_startofpacket
	wire          agent_pipeline_006_source0_endofpacket;                                                     // agent_pipeline_006:out_endofpacket -> periph_pb_cpu_0_s0_agent:cp_endofpacket
	wire          periph_pb_cpu_0_s0_agent_rp_valid;                                                          // periph_pb_cpu_0_s0_agent:rp_valid -> agent_pipeline_007:in_valid
	wire  [151:0] periph_pb_cpu_0_s0_agent_rp_data;                                                           // periph_pb_cpu_0_s0_agent:rp_data -> agent_pipeline_007:in_data
	wire          periph_pb_cpu_0_s0_agent_rp_ready;                                                          // agent_pipeline_007:in_ready -> periph_pb_cpu_0_s0_agent:rp_ready
	wire          periph_pb_cpu_0_s0_agent_rp_startofpacket;                                                  // periph_pb_cpu_0_s0_agent:rp_startofpacket -> agent_pipeline_007:in_startofpacket
	wire          periph_pb_cpu_0_s0_agent_rp_endofpacket;                                                    // periph_pb_cpu_0_s0_agent:rp_endofpacket -> agent_pipeline_007:in_endofpacket
	wire          agent_pipeline_007_source0_valid;                                                           // agent_pipeline_007:out_valid -> router_006:sink_valid
	wire  [151:0] agent_pipeline_007_source0_data;                                                            // agent_pipeline_007:out_data -> router_006:sink_data
	wire          agent_pipeline_007_source0_ready;                                                           // router_006:sink_ready -> agent_pipeline_007:out_ready
	wire          agent_pipeline_007_source0_startofpacket;                                                   // agent_pipeline_007:out_startofpacket -> router_006:sink_startofpacket
	wire          agent_pipeline_007_source0_endofpacket;                                                     // agent_pipeline_007:out_endofpacket -> router_006:sink_endofpacket
	wire          sys_manager_sysid_control_slave_burst_adapter_source0_valid;                                // sys_manager_sysid_control_slave_burst_adapter:source0_valid -> agent_pipeline_008:in_valid
	wire  [151:0] sys_manager_sysid_control_slave_burst_adapter_source0_data;                                 // sys_manager_sysid_control_slave_burst_adapter:source0_data -> agent_pipeline_008:in_data
	wire          sys_manager_sysid_control_slave_burst_adapter_source0_ready;                                // agent_pipeline_008:in_ready -> sys_manager_sysid_control_slave_burst_adapter:source0_ready
	wire    [6:0] sys_manager_sysid_control_slave_burst_adapter_source0_channel;                              // sys_manager_sysid_control_slave_burst_adapter:source0_channel -> agent_pipeline_008:in_channel
	wire          sys_manager_sysid_control_slave_burst_adapter_source0_startofpacket;                        // sys_manager_sysid_control_slave_burst_adapter:source0_startofpacket -> agent_pipeline_008:in_startofpacket
	wire          sys_manager_sysid_control_slave_burst_adapter_source0_endofpacket;                          // sys_manager_sysid_control_slave_burst_adapter:source0_endofpacket -> agent_pipeline_008:in_endofpacket
	wire          agent_pipeline_008_source0_valid;                                                           // agent_pipeline_008:out_valid -> sys_manager_sysid_control_slave_agent:cp_valid
	wire  [151:0] agent_pipeline_008_source0_data;                                                            // agent_pipeline_008:out_data -> sys_manager_sysid_control_slave_agent:cp_data
	wire          agent_pipeline_008_source0_ready;                                                           // sys_manager_sysid_control_slave_agent:cp_ready -> agent_pipeline_008:out_ready
	wire    [6:0] agent_pipeline_008_source0_channel;                                                         // agent_pipeline_008:out_channel -> sys_manager_sysid_control_slave_agent:cp_channel
	wire          agent_pipeline_008_source0_startofpacket;                                                   // agent_pipeline_008:out_startofpacket -> sys_manager_sysid_control_slave_agent:cp_startofpacket
	wire          agent_pipeline_008_source0_endofpacket;                                                     // agent_pipeline_008:out_endofpacket -> sys_manager_sysid_control_slave_agent:cp_endofpacket
	wire          sys_manager_sysid_control_slave_agent_rp_valid;                                             // sys_manager_sysid_control_slave_agent:rp_valid -> agent_pipeline_009:in_valid
	wire  [151:0] sys_manager_sysid_control_slave_agent_rp_data;                                              // sys_manager_sysid_control_slave_agent:rp_data -> agent_pipeline_009:in_data
	wire          sys_manager_sysid_control_slave_agent_rp_ready;                                             // agent_pipeline_009:in_ready -> sys_manager_sysid_control_slave_agent:rp_ready
	wire          sys_manager_sysid_control_slave_agent_rp_startofpacket;                                     // sys_manager_sysid_control_slave_agent:rp_startofpacket -> agent_pipeline_009:in_startofpacket
	wire          sys_manager_sysid_control_slave_agent_rp_endofpacket;                                       // sys_manager_sysid_control_slave_agent:rp_endofpacket -> agent_pipeline_009:in_endofpacket
	wire          agent_pipeline_009_source0_valid;                                                           // agent_pipeline_009:out_valid -> router_007:sink_valid
	wire  [151:0] agent_pipeline_009_source0_data;                                                            // agent_pipeline_009:out_data -> router_007:sink_data
	wire          agent_pipeline_009_source0_ready;                                                           // router_007:sink_ready -> agent_pipeline_009:out_ready
	wire          agent_pipeline_009_source0_startofpacket;                                                   // agent_pipeline_009:out_startofpacket -> router_007:sink_startofpacket
	wire          agent_pipeline_009_source0_endofpacket;                                                     // agent_pipeline_009:out_endofpacket -> router_007:sink_endofpacket
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_valid;         // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter:source0_valid -> agent_pipeline_010:in_valid
	wire  [151:0] tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_data;          // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter:source0_data -> agent_pipeline_010:in_data
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_ready;         // agent_pipeline_010:in_ready -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter:source0_ready
	wire    [6:0] tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_channel;       // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter:source0_channel -> agent_pipeline_010:in_channel
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_startofpacket; // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter:source0_startofpacket -> agent_pipeline_010:in_startofpacket
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_endofpacket;   // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter:source0_endofpacket -> agent_pipeline_010:in_endofpacket
	wire          agent_pipeline_010_source0_valid;                                                           // agent_pipeline_010:out_valid -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:cp_valid
	wire  [151:0] agent_pipeline_010_source0_data;                                                            // agent_pipeline_010:out_data -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:cp_data
	wire          agent_pipeline_010_source0_ready;                                                           // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:cp_ready -> agent_pipeline_010:out_ready
	wire    [6:0] agent_pipeline_010_source0_channel;                                                         // agent_pipeline_010:out_channel -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:cp_channel
	wire          agent_pipeline_010_source0_startofpacket;                                                   // agent_pipeline_010:out_startofpacket -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:cp_startofpacket
	wire          agent_pipeline_010_source0_endofpacket;                                                     // agent_pipeline_010:out_endofpacket -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:cp_endofpacket
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_valid;                      // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rp_valid -> agent_pipeline_011:in_valid
	wire  [151:0] tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_data;                       // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rp_data -> agent_pipeline_011:in_data
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_ready;                      // agent_pipeline_011:in_ready -> tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rp_ready
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_startofpacket;              // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rp_startofpacket -> agent_pipeline_011:in_startofpacket
	wire          tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_endofpacket;                // tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent:rp_endofpacket -> agent_pipeline_011:in_endofpacket
	wire          agent_pipeline_011_source0_valid;                                                           // agent_pipeline_011:out_valid -> router_008:sink_valid
	wire  [151:0] agent_pipeline_011_source0_data;                                                            // agent_pipeline_011:out_data -> router_008:sink_data
	wire          agent_pipeline_011_source0_ready;                                                           // router_008:sink_ready -> agent_pipeline_011:out_ready
	wire          agent_pipeline_011_source0_startofpacket;                                                   // agent_pipeline_011:out_startofpacket -> router_008:sink_startofpacket
	wire          agent_pipeline_011_source0_endofpacket;                                                     // agent_pipeline_011:out_endofpacket -> router_008:sink_endofpacket
	wire          jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_valid;                                       // jtg_mst_fpga_m2ocm_pb_s0_burst_adapter:source0_valid -> agent_pipeline_012:in_valid
	wire  [259:0] jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_data;                                        // jtg_mst_fpga_m2ocm_pb_s0_burst_adapter:source0_data -> agent_pipeline_012:in_data
	wire          jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_ready;                                       // agent_pipeline_012:in_ready -> jtg_mst_fpga_m2ocm_pb_s0_burst_adapter:source0_ready
	wire    [6:0] jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_channel;                                     // jtg_mst_fpga_m2ocm_pb_s0_burst_adapter:source0_channel -> agent_pipeline_012:in_channel
	wire          jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_startofpacket;                               // jtg_mst_fpga_m2ocm_pb_s0_burst_adapter:source0_startofpacket -> agent_pipeline_012:in_startofpacket
	wire          jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_endofpacket;                                 // jtg_mst_fpga_m2ocm_pb_s0_burst_adapter:source0_endofpacket -> agent_pipeline_012:in_endofpacket
	wire          agent_pipeline_012_source0_valid;                                                           // agent_pipeline_012:out_valid -> jtg_mst_fpga_m2ocm_pb_s0_agent:cp_valid
	wire  [259:0] agent_pipeline_012_source0_data;                                                            // agent_pipeline_012:out_data -> jtg_mst_fpga_m2ocm_pb_s0_agent:cp_data
	wire          agent_pipeline_012_source0_ready;                                                           // jtg_mst_fpga_m2ocm_pb_s0_agent:cp_ready -> agent_pipeline_012:out_ready
	wire    [6:0] agent_pipeline_012_source0_channel;                                                         // agent_pipeline_012:out_channel -> jtg_mst_fpga_m2ocm_pb_s0_agent:cp_channel
	wire          agent_pipeline_012_source0_startofpacket;                                                   // agent_pipeline_012:out_startofpacket -> jtg_mst_fpga_m2ocm_pb_s0_agent:cp_startofpacket
	wire          agent_pipeline_012_source0_endofpacket;                                                     // agent_pipeline_012:out_endofpacket -> jtg_mst_fpga_m2ocm_pb_s0_agent:cp_endofpacket
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rp_valid;                                                    // jtg_mst_fpga_m2ocm_pb_s0_agent:rp_valid -> agent_pipeline_013:in_valid
	wire  [259:0] jtg_mst_fpga_m2ocm_pb_s0_agent_rp_data;                                                     // jtg_mst_fpga_m2ocm_pb_s0_agent:rp_data -> agent_pipeline_013:in_data
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rp_ready;                                                    // agent_pipeline_013:in_ready -> jtg_mst_fpga_m2ocm_pb_s0_agent:rp_ready
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rp_startofpacket;                                            // jtg_mst_fpga_m2ocm_pb_s0_agent:rp_startofpacket -> agent_pipeline_013:in_startofpacket
	wire          jtg_mst_fpga_m2ocm_pb_s0_agent_rp_endofpacket;                                              // jtg_mst_fpga_m2ocm_pb_s0_agent:rp_endofpacket -> agent_pipeline_013:in_endofpacket
	wire          agent_pipeline_013_source0_valid;                                                           // agent_pipeline_013:out_valid -> router_009:sink_valid
	wire  [259:0] agent_pipeline_013_source0_data;                                                            // agent_pipeline_013:out_data -> router_009:sink_data
	wire          agent_pipeline_013_source0_ready;                                                           // router_009:sink_ready -> agent_pipeline_013:out_ready
	wire          agent_pipeline_013_source0_startofpacket;                                                   // agent_pipeline_013:out_startofpacket -> router_009:sink_startofpacket
	wire          agent_pipeline_013_source0_endofpacket;                                                     // agent_pipeline_013:out_endofpacket -> router_009:sink_endofpacket
	wire          cmd_demux_src0_valid;                                                                       // cmd_demux:src0_valid -> mux_pipeline:in_valid
	wire  [151:0] cmd_demux_src0_data;                                                                        // cmd_demux:src0_data -> mux_pipeline:in_data
	wire          cmd_demux_src0_ready;                                                                       // mux_pipeline:in_ready -> cmd_demux:src0_ready
	wire    [6:0] cmd_demux_src0_channel;                                                                     // cmd_demux:src0_channel -> mux_pipeline:in_channel
	wire          cmd_demux_src0_startofpacket;                                                               // cmd_demux:src0_startofpacket -> mux_pipeline:in_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                                 // cmd_demux:src0_endofpacket -> mux_pipeline:in_endofpacket
	wire          mux_pipeline_source0_valid;                                                                 // mux_pipeline:out_valid -> cmd_mux:sink0_valid
	wire  [151:0] mux_pipeline_source0_data;                                                                  // mux_pipeline:out_data -> cmd_mux:sink0_data
	wire          mux_pipeline_source0_ready;                                                                 // cmd_mux:sink0_ready -> mux_pipeline:out_ready
	wire    [6:0] mux_pipeline_source0_channel;                                                               // mux_pipeline:out_channel -> cmd_mux:sink0_channel
	wire          mux_pipeline_source0_startofpacket;                                                         // mux_pipeline:out_startofpacket -> cmd_mux:sink0_startofpacket
	wire          mux_pipeline_source0_endofpacket;                                                           // mux_pipeline:out_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                                   // cmd_demux_001:src0_valid -> mux_pipeline_001:in_valid
	wire  [151:0] cmd_demux_001_src0_data;                                                                    // cmd_demux_001:src0_data -> mux_pipeline_001:in_data
	wire          cmd_demux_001_src0_ready;                                                                   // mux_pipeline_001:in_ready -> cmd_demux_001:src0_ready
	wire    [6:0] cmd_demux_001_src0_channel;                                                                 // cmd_demux_001:src0_channel -> mux_pipeline_001:in_channel
	wire          cmd_demux_001_src0_startofpacket;                                                           // cmd_demux_001:src0_startofpacket -> mux_pipeline_001:in_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                             // cmd_demux_001:src0_endofpacket -> mux_pipeline_001:in_endofpacket
	wire          mux_pipeline_001_source0_valid;                                                             // mux_pipeline_001:out_valid -> cmd_mux:sink1_valid
	wire  [151:0] mux_pipeline_001_source0_data;                                                              // mux_pipeline_001:out_data -> cmd_mux:sink1_data
	wire          mux_pipeline_001_source0_ready;                                                             // cmd_mux:sink1_ready -> mux_pipeline_001:out_ready
	wire    [6:0] mux_pipeline_001_source0_channel;                                                           // mux_pipeline_001:out_channel -> cmd_mux:sink1_channel
	wire          mux_pipeline_001_source0_startofpacket;                                                     // mux_pipeline_001:out_startofpacket -> cmd_mux:sink1_startofpacket
	wire          mux_pipeline_001_source0_endofpacket;                                                       // mux_pipeline_001:out_endofpacket -> cmd_mux:sink1_endofpacket
	wire          async_fifo_out_valid;                                                                       // async_fifo:out_valid -> mux_pipeline_002:in_valid
	wire  [151:0] async_fifo_out_data;                                                                        // async_fifo:out_data -> mux_pipeline_002:in_data
	wire          async_fifo_out_ready;                                                                       // mux_pipeline_002:in_ready -> async_fifo:out_ready
	wire    [6:0] async_fifo_out_channel;                                                                     // async_fifo:out_channel -> mux_pipeline_002:in_channel
	wire          async_fifo_out_startofpacket;                                                               // async_fifo:out_startofpacket -> mux_pipeline_002:in_startofpacket
	wire          async_fifo_out_endofpacket;                                                                 // async_fifo:out_endofpacket -> mux_pipeline_002:in_endofpacket
	wire          mux_pipeline_002_source0_valid;                                                             // mux_pipeline_002:out_valid -> cmd_mux_001:sink0_valid
	wire  [151:0] mux_pipeline_002_source0_data;                                                              // mux_pipeline_002:out_data -> cmd_mux_001:sink0_data
	wire          mux_pipeline_002_source0_ready;                                                             // cmd_mux_001:sink0_ready -> mux_pipeline_002:out_ready
	wire    [6:0] mux_pipeline_002_source0_channel;                                                           // mux_pipeline_002:out_channel -> cmd_mux_001:sink0_channel
	wire          mux_pipeline_002_source0_startofpacket;                                                     // mux_pipeline_002:out_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          mux_pipeline_002_source0_endofpacket;                                                       // mux_pipeline_002:out_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          async_fifo_003_out_valid;                                                                   // async_fifo_003:out_valid -> mux_pipeline_003:in_valid
	wire  [151:0] async_fifo_003_out_data;                                                                    // async_fifo_003:out_data -> mux_pipeline_003:in_data
	wire          async_fifo_003_out_ready;                                                                   // mux_pipeline_003:in_ready -> async_fifo_003:out_ready
	wire    [6:0] async_fifo_003_out_channel;                                                                 // async_fifo_003:out_channel -> mux_pipeline_003:in_channel
	wire          async_fifo_003_out_startofpacket;                                                           // async_fifo_003:out_startofpacket -> mux_pipeline_003:in_startofpacket
	wire          async_fifo_003_out_endofpacket;                                                             // async_fifo_003:out_endofpacket -> mux_pipeline_003:in_endofpacket
	wire          mux_pipeline_003_source0_valid;                                                             // mux_pipeline_003:out_valid -> cmd_mux_001:sink1_valid
	wire  [151:0] mux_pipeline_003_source0_data;                                                              // mux_pipeline_003:out_data -> cmd_mux_001:sink1_data
	wire          mux_pipeline_003_source0_ready;                                                             // cmd_mux_001:sink1_ready -> mux_pipeline_003:out_ready
	wire    [6:0] mux_pipeline_003_source0_channel;                                                           // mux_pipeline_003:out_channel -> cmd_mux_001:sink1_channel
	wire          mux_pipeline_003_source0_startofpacket;                                                     // mux_pipeline_003:out_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          mux_pipeline_003_source0_endofpacket;                                                       // mux_pipeline_003:out_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          async_fifo_001_out_valid;                                                                   // async_fifo_001:out_valid -> mux_pipeline_004:in_valid
	wire  [151:0] async_fifo_001_out_data;                                                                    // async_fifo_001:out_data -> mux_pipeline_004:in_data
	wire          async_fifo_001_out_ready;                                                                   // mux_pipeline_004:in_ready -> async_fifo_001:out_ready
	wire    [6:0] async_fifo_001_out_channel;                                                                 // async_fifo_001:out_channel -> mux_pipeline_004:in_channel
	wire          async_fifo_001_out_startofpacket;                                                           // async_fifo_001:out_startofpacket -> mux_pipeline_004:in_startofpacket
	wire          async_fifo_001_out_endofpacket;                                                             // async_fifo_001:out_endofpacket -> mux_pipeline_004:in_endofpacket
	wire          mux_pipeline_004_source0_valid;                                                             // mux_pipeline_004:out_valid -> cmd_mux_002:sink0_valid
	wire  [151:0] mux_pipeline_004_source0_data;                                                              // mux_pipeline_004:out_data -> cmd_mux_002:sink0_data
	wire          mux_pipeline_004_source0_ready;                                                             // cmd_mux_002:sink0_ready -> mux_pipeline_004:out_ready
	wire    [6:0] mux_pipeline_004_source0_channel;                                                           // mux_pipeline_004:out_channel -> cmd_mux_002:sink0_channel
	wire          mux_pipeline_004_source0_startofpacket;                                                     // mux_pipeline_004:out_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          mux_pipeline_004_source0_endofpacket;                                                       // mux_pipeline_004:out_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          async_fifo_004_out_valid;                                                                   // async_fifo_004:out_valid -> mux_pipeline_005:in_valid
	wire  [151:0] async_fifo_004_out_data;                                                                    // async_fifo_004:out_data -> mux_pipeline_005:in_data
	wire          async_fifo_004_out_ready;                                                                   // mux_pipeline_005:in_ready -> async_fifo_004:out_ready
	wire    [6:0] async_fifo_004_out_channel;                                                                 // async_fifo_004:out_channel -> mux_pipeline_005:in_channel
	wire          async_fifo_004_out_startofpacket;                                                           // async_fifo_004:out_startofpacket -> mux_pipeline_005:in_startofpacket
	wire          async_fifo_004_out_endofpacket;                                                             // async_fifo_004:out_endofpacket -> mux_pipeline_005:in_endofpacket
	wire          mux_pipeline_005_source0_valid;                                                             // mux_pipeline_005:out_valid -> cmd_mux_002:sink1_valid
	wire  [151:0] mux_pipeline_005_source0_data;                                                              // mux_pipeline_005:out_data -> cmd_mux_002:sink1_data
	wire          mux_pipeline_005_source0_ready;                                                             // cmd_mux_002:sink1_ready -> mux_pipeline_005:out_ready
	wire    [6:0] mux_pipeline_005_source0_channel;                                                           // mux_pipeline_005:out_channel -> cmd_mux_002:sink1_channel
	wire          mux_pipeline_005_source0_startofpacket;                                                     // mux_pipeline_005:out_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          mux_pipeline_005_source0_endofpacket;                                                       // mux_pipeline_005:out_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          cmd_demux_src3_valid;                                                                       // cmd_demux:src3_valid -> mux_pipeline_006:in_valid
	wire  [151:0] cmd_demux_src3_data;                                                                        // cmd_demux:src3_data -> mux_pipeline_006:in_data
	wire          cmd_demux_src3_ready;                                                                       // mux_pipeline_006:in_ready -> cmd_demux:src3_ready
	wire    [6:0] cmd_demux_src3_channel;                                                                     // cmd_demux:src3_channel -> mux_pipeline_006:in_channel
	wire          cmd_demux_src3_startofpacket;                                                               // cmd_demux:src3_startofpacket -> mux_pipeline_006:in_startofpacket
	wire          cmd_demux_src3_endofpacket;                                                                 // cmd_demux:src3_endofpacket -> mux_pipeline_006:in_endofpacket
	wire          mux_pipeline_006_source0_valid;                                                             // mux_pipeline_006:out_valid -> cmd_mux_003:sink0_valid
	wire  [151:0] mux_pipeline_006_source0_data;                                                              // mux_pipeline_006:out_data -> cmd_mux_003:sink0_data
	wire          mux_pipeline_006_source0_ready;                                                             // cmd_mux_003:sink0_ready -> mux_pipeline_006:out_ready
	wire    [6:0] mux_pipeline_006_source0_channel;                                                           // mux_pipeline_006:out_channel -> cmd_mux_003:sink0_channel
	wire          mux_pipeline_006_source0_startofpacket;                                                     // mux_pipeline_006:out_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          mux_pipeline_006_source0_endofpacket;                                                       // mux_pipeline_006:out_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_001_src3_valid;                                                                   // cmd_demux_001:src3_valid -> mux_pipeline_007:in_valid
	wire  [151:0] cmd_demux_001_src3_data;                                                                    // cmd_demux_001:src3_data -> mux_pipeline_007:in_data
	wire          cmd_demux_001_src3_ready;                                                                   // mux_pipeline_007:in_ready -> cmd_demux_001:src3_ready
	wire    [6:0] cmd_demux_001_src3_channel;                                                                 // cmd_demux_001:src3_channel -> mux_pipeline_007:in_channel
	wire          cmd_demux_001_src3_startofpacket;                                                           // cmd_demux_001:src3_startofpacket -> mux_pipeline_007:in_startofpacket
	wire          cmd_demux_001_src3_endofpacket;                                                             // cmd_demux_001:src3_endofpacket -> mux_pipeline_007:in_endofpacket
	wire          mux_pipeline_007_source0_valid;                                                             // mux_pipeline_007:out_valid -> cmd_mux_003:sink1_valid
	wire  [151:0] mux_pipeline_007_source0_data;                                                              // mux_pipeline_007:out_data -> cmd_mux_003:sink1_data
	wire          mux_pipeline_007_source0_ready;                                                             // cmd_mux_003:sink1_ready -> mux_pipeline_007:out_ready
	wire    [6:0] mux_pipeline_007_source0_channel;                                                           // mux_pipeline_007:out_channel -> cmd_mux_003:sink1_channel
	wire          mux_pipeline_007_source0_startofpacket;                                                     // mux_pipeline_007:out_startofpacket -> cmd_mux_003:sink1_startofpacket
	wire          mux_pipeline_007_source0_endofpacket;                                                       // mux_pipeline_007:out_endofpacket -> cmd_mux_003:sink1_endofpacket
	wire          cmd_demux_002_src0_valid;                                                                   // cmd_demux_002:src0_valid -> mux_pipeline_008:in_valid
	wire  [151:0] cmd_demux_002_src0_data;                                                                    // cmd_demux_002:src0_data -> mux_pipeline_008:in_data
	wire          cmd_demux_002_src0_ready;                                                                   // mux_pipeline_008:in_ready -> cmd_demux_002:src0_ready
	wire    [6:0] cmd_demux_002_src0_channel;                                                                 // cmd_demux_002:src0_channel -> mux_pipeline_008:in_channel
	wire          cmd_demux_002_src0_startofpacket;                                                           // cmd_demux_002:src0_startofpacket -> mux_pipeline_008:in_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                                             // cmd_demux_002:src0_endofpacket -> mux_pipeline_008:in_endofpacket
	wire          mux_pipeline_008_source0_valid;                                                             // mux_pipeline_008:out_valid -> cmd_mux_003:sink2_valid
	wire  [151:0] mux_pipeline_008_source0_data;                                                              // mux_pipeline_008:out_data -> cmd_mux_003:sink2_data
	wire          mux_pipeline_008_source0_ready;                                                             // cmd_mux_003:sink2_ready -> mux_pipeline_008:out_ready
	wire    [6:0] mux_pipeline_008_source0_channel;                                                           // mux_pipeline_008:out_channel -> cmd_mux_003:sink2_channel
	wire          mux_pipeline_008_source0_startofpacket;                                                     // mux_pipeline_008:out_startofpacket -> cmd_mux_003:sink2_startofpacket
	wire          mux_pipeline_008_source0_endofpacket;                                                       // mux_pipeline_008:out_endofpacket -> cmd_mux_003:sink2_endofpacket
	wire          cmd_demux_src4_valid;                                                                       // cmd_demux:src4_valid -> mux_pipeline_009:in_valid
	wire  [151:0] cmd_demux_src4_data;                                                                        // cmd_demux:src4_data -> mux_pipeline_009:in_data
	wire          cmd_demux_src4_ready;                                                                       // mux_pipeline_009:in_ready -> cmd_demux:src4_ready
	wire    [6:0] cmd_demux_src4_channel;                                                                     // cmd_demux:src4_channel -> mux_pipeline_009:in_channel
	wire          cmd_demux_src4_startofpacket;                                                               // cmd_demux:src4_startofpacket -> mux_pipeline_009:in_startofpacket
	wire          cmd_demux_src4_endofpacket;                                                                 // cmd_demux:src4_endofpacket -> mux_pipeline_009:in_endofpacket
	wire          mux_pipeline_009_source0_valid;                                                             // mux_pipeline_009:out_valid -> cmd_mux_004:sink0_valid
	wire  [151:0] mux_pipeline_009_source0_data;                                                              // mux_pipeline_009:out_data -> cmd_mux_004:sink0_data
	wire          mux_pipeline_009_source0_ready;                                                             // cmd_mux_004:sink0_ready -> mux_pipeline_009:out_ready
	wire    [6:0] mux_pipeline_009_source0_channel;                                                           // mux_pipeline_009:out_channel -> cmd_mux_004:sink0_channel
	wire          mux_pipeline_009_source0_startofpacket;                                                     // mux_pipeline_009:out_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          mux_pipeline_009_source0_endofpacket;                                                       // mux_pipeline_009:out_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_001_src4_valid;                                                                   // cmd_demux_001:src4_valid -> mux_pipeline_010:in_valid
	wire  [151:0] cmd_demux_001_src4_data;                                                                    // cmd_demux_001:src4_data -> mux_pipeline_010:in_data
	wire          cmd_demux_001_src4_ready;                                                                   // mux_pipeline_010:in_ready -> cmd_demux_001:src4_ready
	wire    [6:0] cmd_demux_001_src4_channel;                                                                 // cmd_demux_001:src4_channel -> mux_pipeline_010:in_channel
	wire          cmd_demux_001_src4_startofpacket;                                                           // cmd_demux_001:src4_startofpacket -> mux_pipeline_010:in_startofpacket
	wire          cmd_demux_001_src4_endofpacket;                                                             // cmd_demux_001:src4_endofpacket -> mux_pipeline_010:in_endofpacket
	wire          mux_pipeline_010_source0_valid;                                                             // mux_pipeline_010:out_valid -> cmd_mux_004:sink1_valid
	wire  [151:0] mux_pipeline_010_source0_data;                                                              // mux_pipeline_010:out_data -> cmd_mux_004:sink1_data
	wire          mux_pipeline_010_source0_ready;                                                             // cmd_mux_004:sink1_ready -> mux_pipeline_010:out_ready
	wire    [6:0] mux_pipeline_010_source0_channel;                                                           // mux_pipeline_010:out_channel -> cmd_mux_004:sink1_channel
	wire          mux_pipeline_010_source0_startofpacket;                                                     // mux_pipeline_010:out_startofpacket -> cmd_mux_004:sink1_startofpacket
	wire          mux_pipeline_010_source0_endofpacket;                                                       // mux_pipeline_010:out_endofpacket -> cmd_mux_004:sink1_endofpacket
	wire          cmd_demux_002_src1_valid;                                                                   // cmd_demux_002:src1_valid -> mux_pipeline_011:in_valid
	wire  [151:0] cmd_demux_002_src1_data;                                                                    // cmd_demux_002:src1_data -> mux_pipeline_011:in_data
	wire          cmd_demux_002_src1_ready;                                                                   // mux_pipeline_011:in_ready -> cmd_demux_002:src1_ready
	wire    [6:0] cmd_demux_002_src1_channel;                                                                 // cmd_demux_002:src1_channel -> mux_pipeline_011:in_channel
	wire          cmd_demux_002_src1_startofpacket;                                                           // cmd_demux_002:src1_startofpacket -> mux_pipeline_011:in_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                                                             // cmd_demux_002:src1_endofpacket -> mux_pipeline_011:in_endofpacket
	wire          mux_pipeline_011_source0_valid;                                                             // mux_pipeline_011:out_valid -> cmd_mux_004:sink2_valid
	wire  [151:0] mux_pipeline_011_source0_data;                                                              // mux_pipeline_011:out_data -> cmd_mux_004:sink2_data
	wire          mux_pipeline_011_source0_ready;                                                             // cmd_mux_004:sink2_ready -> mux_pipeline_011:out_ready
	wire    [6:0] mux_pipeline_011_source0_channel;                                                           // mux_pipeline_011:out_channel -> cmd_mux_004:sink2_channel
	wire          mux_pipeline_011_source0_startofpacket;                                                     // mux_pipeline_011:out_startofpacket -> cmd_mux_004:sink2_startofpacket
	wire          mux_pipeline_011_source0_endofpacket;                                                       // mux_pipeline_011:out_endofpacket -> cmd_mux_004:sink2_endofpacket
	wire          async_fifo_002_out_valid;                                                                   // async_fifo_002:out_valid -> mux_pipeline_012:in_valid
	wire  [151:0] async_fifo_002_out_data;                                                                    // async_fifo_002:out_data -> mux_pipeline_012:in_data
	wire          async_fifo_002_out_ready;                                                                   // mux_pipeline_012:in_ready -> async_fifo_002:out_ready
	wire    [6:0] async_fifo_002_out_channel;                                                                 // async_fifo_002:out_channel -> mux_pipeline_012:in_channel
	wire          async_fifo_002_out_startofpacket;                                                           // async_fifo_002:out_startofpacket -> mux_pipeline_012:in_startofpacket
	wire          async_fifo_002_out_endofpacket;                                                             // async_fifo_002:out_endofpacket -> mux_pipeline_012:in_endofpacket
	wire          mux_pipeline_012_source0_valid;                                                             // mux_pipeline_012:out_valid -> cmd_mux_005:sink0_valid
	wire  [151:0] mux_pipeline_012_source0_data;                                                              // mux_pipeline_012:out_data -> cmd_mux_005:sink0_data
	wire          mux_pipeline_012_source0_ready;                                                             // cmd_mux_005:sink0_ready -> mux_pipeline_012:out_ready
	wire    [6:0] mux_pipeline_012_source0_channel;                                                           // mux_pipeline_012:out_channel -> cmd_mux_005:sink0_channel
	wire          mux_pipeline_012_source0_startofpacket;                                                     // mux_pipeline_012:out_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          mux_pipeline_012_source0_endofpacket;                                                       // mux_pipeline_012:out_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          async_fifo_005_out_valid;                                                                   // async_fifo_005:out_valid -> mux_pipeline_013:in_valid
	wire  [151:0] async_fifo_005_out_data;                                                                    // async_fifo_005:out_data -> mux_pipeline_013:in_data
	wire          async_fifo_005_out_ready;                                                                   // mux_pipeline_013:in_ready -> async_fifo_005:out_ready
	wire    [6:0] async_fifo_005_out_channel;                                                                 // async_fifo_005:out_channel -> mux_pipeline_013:in_channel
	wire          async_fifo_005_out_startofpacket;                                                           // async_fifo_005:out_startofpacket -> mux_pipeline_013:in_startofpacket
	wire          async_fifo_005_out_endofpacket;                                                             // async_fifo_005:out_endofpacket -> mux_pipeline_013:in_endofpacket
	wire          mux_pipeline_013_source0_valid;                                                             // mux_pipeline_013:out_valid -> cmd_mux_005:sink1_valid
	wire  [151:0] mux_pipeline_013_source0_data;                                                              // mux_pipeline_013:out_data -> cmd_mux_005:sink1_data
	wire          mux_pipeline_013_source0_ready;                                                             // cmd_mux_005:sink1_ready -> mux_pipeline_013:out_ready
	wire    [6:0] mux_pipeline_013_source0_channel;                                                           // mux_pipeline_013:out_channel -> cmd_mux_005:sink1_channel
	wire          mux_pipeline_013_source0_startofpacket;                                                     // mux_pipeline_013:out_startofpacket -> cmd_mux_005:sink1_startofpacket
	wire          mux_pipeline_013_source0_endofpacket;                                                       // mux_pipeline_013:out_endofpacket -> cmd_mux_005:sink1_endofpacket
	wire          cmd_demux_002_src2_valid;                                                                   // cmd_demux_002:src2_valid -> mux_pipeline_014:in_valid
	wire  [151:0] cmd_demux_002_src2_data;                                                                    // cmd_demux_002:src2_data -> mux_pipeline_014:in_data
	wire          cmd_demux_002_src2_ready;                                                                   // mux_pipeline_014:in_ready -> cmd_demux_002:src2_ready
	wire    [6:0] cmd_demux_002_src2_channel;                                                                 // cmd_demux_002:src2_channel -> mux_pipeline_014:in_channel
	wire          cmd_demux_002_src2_startofpacket;                                                           // cmd_demux_002:src2_startofpacket -> mux_pipeline_014:in_startofpacket
	wire          cmd_demux_002_src2_endofpacket;                                                             // cmd_demux_002:src2_endofpacket -> mux_pipeline_014:in_endofpacket
	wire          mux_pipeline_014_source0_valid;                                                             // mux_pipeline_014:out_valid -> cmd_mux_006:sink0_valid
	wire  [151:0] mux_pipeline_014_source0_data;                                                              // mux_pipeline_014:out_data -> cmd_mux_006:sink0_data
	wire          mux_pipeline_014_source0_ready;                                                             // cmd_mux_006:sink0_ready -> mux_pipeline_014:out_ready
	wire    [6:0] mux_pipeline_014_source0_channel;                                                           // mux_pipeline_014:out_channel -> cmd_mux_006:sink0_channel
	wire          mux_pipeline_014_source0_startofpacket;                                                     // mux_pipeline_014:out_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          mux_pipeline_014_source0_endofpacket;                                                       // mux_pipeline_014:out_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                                                       // rsp_demux:src0_valid -> mux_pipeline_015:in_valid
	wire  [151:0] rsp_demux_src0_data;                                                                        // rsp_demux:src0_data -> mux_pipeline_015:in_data
	wire          rsp_demux_src0_ready;                                                                       // mux_pipeline_015:in_ready -> rsp_demux:src0_ready
	wire    [6:0] rsp_demux_src0_channel;                                                                     // rsp_demux:src0_channel -> mux_pipeline_015:in_channel
	wire          rsp_demux_src0_startofpacket;                                                               // rsp_demux:src0_startofpacket -> mux_pipeline_015:in_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                                 // rsp_demux:src0_endofpacket -> mux_pipeline_015:in_endofpacket
	wire          mux_pipeline_015_source0_valid;                                                             // mux_pipeline_015:out_valid -> rsp_mux:sink0_valid
	wire  [151:0] mux_pipeline_015_source0_data;                                                              // mux_pipeline_015:out_data -> rsp_mux:sink0_data
	wire          mux_pipeline_015_source0_ready;                                                             // rsp_mux:sink0_ready -> mux_pipeline_015:out_ready
	wire    [6:0] mux_pipeline_015_source0_channel;                                                           // mux_pipeline_015:out_channel -> rsp_mux:sink0_channel
	wire          mux_pipeline_015_source0_startofpacket;                                                     // mux_pipeline_015:out_startofpacket -> rsp_mux:sink0_startofpacket
	wire          mux_pipeline_015_source0_endofpacket;                                                       // mux_pipeline_015:out_endofpacket -> rsp_mux:sink0_endofpacket
	wire          async_fifo_006_out_valid;                                                                   // async_fifo_006:out_valid -> mux_pipeline_016:in_valid
	wire  [151:0] async_fifo_006_out_data;                                                                    // async_fifo_006:out_data -> mux_pipeline_016:in_data
	wire          async_fifo_006_out_ready;                                                                   // mux_pipeline_016:in_ready -> async_fifo_006:out_ready
	wire    [6:0] async_fifo_006_out_channel;                                                                 // async_fifo_006:out_channel -> mux_pipeline_016:in_channel
	wire          async_fifo_006_out_startofpacket;                                                           // async_fifo_006:out_startofpacket -> mux_pipeline_016:in_startofpacket
	wire          async_fifo_006_out_endofpacket;                                                             // async_fifo_006:out_endofpacket -> mux_pipeline_016:in_endofpacket
	wire          mux_pipeline_016_source0_valid;                                                             // mux_pipeline_016:out_valid -> rsp_mux:sink1_valid
	wire  [151:0] mux_pipeline_016_source0_data;                                                              // mux_pipeline_016:out_data -> rsp_mux:sink1_data
	wire          mux_pipeline_016_source0_ready;                                                             // rsp_mux:sink1_ready -> mux_pipeline_016:out_ready
	wire    [6:0] mux_pipeline_016_source0_channel;                                                           // mux_pipeline_016:out_channel -> rsp_mux:sink1_channel
	wire          mux_pipeline_016_source0_startofpacket;                                                     // mux_pipeline_016:out_startofpacket -> rsp_mux:sink1_startofpacket
	wire          mux_pipeline_016_source0_endofpacket;                                                       // mux_pipeline_016:out_endofpacket -> rsp_mux:sink1_endofpacket
	wire          async_fifo_008_out_valid;                                                                   // async_fifo_008:out_valid -> mux_pipeline_017:in_valid
	wire  [151:0] async_fifo_008_out_data;                                                                    // async_fifo_008:out_data -> mux_pipeline_017:in_data
	wire          async_fifo_008_out_ready;                                                                   // mux_pipeline_017:in_ready -> async_fifo_008:out_ready
	wire    [6:0] async_fifo_008_out_channel;                                                                 // async_fifo_008:out_channel -> mux_pipeline_017:in_channel
	wire          async_fifo_008_out_startofpacket;                                                           // async_fifo_008:out_startofpacket -> mux_pipeline_017:in_startofpacket
	wire          async_fifo_008_out_endofpacket;                                                             // async_fifo_008:out_endofpacket -> mux_pipeline_017:in_endofpacket
	wire          mux_pipeline_017_source0_valid;                                                             // mux_pipeline_017:out_valid -> rsp_mux:sink2_valid
	wire  [151:0] mux_pipeline_017_source0_data;                                                              // mux_pipeline_017:out_data -> rsp_mux:sink2_data
	wire          mux_pipeline_017_source0_ready;                                                             // rsp_mux:sink2_ready -> mux_pipeline_017:out_ready
	wire    [6:0] mux_pipeline_017_source0_channel;                                                           // mux_pipeline_017:out_channel -> rsp_mux:sink2_channel
	wire          mux_pipeline_017_source0_startofpacket;                                                     // mux_pipeline_017:out_startofpacket -> rsp_mux:sink2_startofpacket
	wire          mux_pipeline_017_source0_endofpacket;                                                       // mux_pipeline_017:out_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                                                   // rsp_demux_003:src0_valid -> mux_pipeline_018:in_valid
	wire  [151:0] rsp_demux_003_src0_data;                                                                    // rsp_demux_003:src0_data -> mux_pipeline_018:in_data
	wire          rsp_demux_003_src0_ready;                                                                   // mux_pipeline_018:in_ready -> rsp_demux_003:src0_ready
	wire    [6:0] rsp_demux_003_src0_channel;                                                                 // rsp_demux_003:src0_channel -> mux_pipeline_018:in_channel
	wire          rsp_demux_003_src0_startofpacket;                                                           // rsp_demux_003:src0_startofpacket -> mux_pipeline_018:in_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                             // rsp_demux_003:src0_endofpacket -> mux_pipeline_018:in_endofpacket
	wire          mux_pipeline_018_source0_valid;                                                             // mux_pipeline_018:out_valid -> rsp_mux:sink3_valid
	wire  [151:0] mux_pipeline_018_source0_data;                                                              // mux_pipeline_018:out_data -> rsp_mux:sink3_data
	wire          mux_pipeline_018_source0_ready;                                                             // rsp_mux:sink3_ready -> mux_pipeline_018:out_ready
	wire    [6:0] mux_pipeline_018_source0_channel;                                                           // mux_pipeline_018:out_channel -> rsp_mux:sink3_channel
	wire          mux_pipeline_018_source0_startofpacket;                                                     // mux_pipeline_018:out_startofpacket -> rsp_mux:sink3_startofpacket
	wire          mux_pipeline_018_source0_endofpacket;                                                       // mux_pipeline_018:out_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_004_src0_valid;                                                                   // rsp_demux_004:src0_valid -> mux_pipeline_019:in_valid
	wire  [151:0] rsp_demux_004_src0_data;                                                                    // rsp_demux_004:src0_data -> mux_pipeline_019:in_data
	wire          rsp_demux_004_src0_ready;                                                                   // mux_pipeline_019:in_ready -> rsp_demux_004:src0_ready
	wire    [6:0] rsp_demux_004_src0_channel;                                                                 // rsp_demux_004:src0_channel -> mux_pipeline_019:in_channel
	wire          rsp_demux_004_src0_startofpacket;                                                           // rsp_demux_004:src0_startofpacket -> mux_pipeline_019:in_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                                             // rsp_demux_004:src0_endofpacket -> mux_pipeline_019:in_endofpacket
	wire          mux_pipeline_019_source0_valid;                                                             // mux_pipeline_019:out_valid -> rsp_mux:sink4_valid
	wire  [151:0] mux_pipeline_019_source0_data;                                                              // mux_pipeline_019:out_data -> rsp_mux:sink4_data
	wire          mux_pipeline_019_source0_ready;                                                             // rsp_mux:sink4_ready -> mux_pipeline_019:out_ready
	wire    [6:0] mux_pipeline_019_source0_channel;                                                           // mux_pipeline_019:out_channel -> rsp_mux:sink4_channel
	wire          mux_pipeline_019_source0_startofpacket;                                                     // mux_pipeline_019:out_startofpacket -> rsp_mux:sink4_startofpacket
	wire          mux_pipeline_019_source0_endofpacket;                                                       // mux_pipeline_019:out_endofpacket -> rsp_mux:sink4_endofpacket
	wire          async_fifo_010_out_valid;                                                                   // async_fifo_010:out_valid -> mux_pipeline_020:in_valid
	wire  [151:0] async_fifo_010_out_data;                                                                    // async_fifo_010:out_data -> mux_pipeline_020:in_data
	wire          async_fifo_010_out_ready;                                                                   // mux_pipeline_020:in_ready -> async_fifo_010:out_ready
	wire    [6:0] async_fifo_010_out_channel;                                                                 // async_fifo_010:out_channel -> mux_pipeline_020:in_channel
	wire          async_fifo_010_out_startofpacket;                                                           // async_fifo_010:out_startofpacket -> mux_pipeline_020:in_startofpacket
	wire          async_fifo_010_out_endofpacket;                                                             // async_fifo_010:out_endofpacket -> mux_pipeline_020:in_endofpacket
	wire          mux_pipeline_020_source0_valid;                                                             // mux_pipeline_020:out_valid -> rsp_mux:sink5_valid
	wire  [151:0] mux_pipeline_020_source0_data;                                                              // mux_pipeline_020:out_data -> rsp_mux:sink5_data
	wire          mux_pipeline_020_source0_ready;                                                             // rsp_mux:sink5_ready -> mux_pipeline_020:out_ready
	wire    [6:0] mux_pipeline_020_source0_channel;                                                           // mux_pipeline_020:out_channel -> rsp_mux:sink5_channel
	wire          mux_pipeline_020_source0_startofpacket;                                                     // mux_pipeline_020:out_startofpacket -> rsp_mux:sink5_startofpacket
	wire          mux_pipeline_020_source0_endofpacket;                                                       // mux_pipeline_020:out_endofpacket -> rsp_mux:sink5_endofpacket
	wire          rsp_demux_src1_valid;                                                                       // rsp_demux:src1_valid -> mux_pipeline_021:in_valid
	wire  [151:0] rsp_demux_src1_data;                                                                        // rsp_demux:src1_data -> mux_pipeline_021:in_data
	wire          rsp_demux_src1_ready;                                                                       // mux_pipeline_021:in_ready -> rsp_demux:src1_ready
	wire    [6:0] rsp_demux_src1_channel;                                                                     // rsp_demux:src1_channel -> mux_pipeline_021:in_channel
	wire          rsp_demux_src1_startofpacket;                                                               // rsp_demux:src1_startofpacket -> mux_pipeline_021:in_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                                 // rsp_demux:src1_endofpacket -> mux_pipeline_021:in_endofpacket
	wire          mux_pipeline_021_source0_valid;                                                             // mux_pipeline_021:out_valid -> rsp_mux_001:sink0_valid
	wire  [151:0] mux_pipeline_021_source0_data;                                                              // mux_pipeline_021:out_data -> rsp_mux_001:sink0_data
	wire          mux_pipeline_021_source0_ready;                                                             // rsp_mux_001:sink0_ready -> mux_pipeline_021:out_ready
	wire    [6:0] mux_pipeline_021_source0_channel;                                                           // mux_pipeline_021:out_channel -> rsp_mux_001:sink0_channel
	wire          mux_pipeline_021_source0_startofpacket;                                                     // mux_pipeline_021:out_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          mux_pipeline_021_source0_endofpacket;                                                       // mux_pipeline_021:out_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          async_fifo_007_out_valid;                                                                   // async_fifo_007:out_valid -> mux_pipeline_022:in_valid
	wire  [151:0] async_fifo_007_out_data;                                                                    // async_fifo_007:out_data -> mux_pipeline_022:in_data
	wire          async_fifo_007_out_ready;                                                                   // mux_pipeline_022:in_ready -> async_fifo_007:out_ready
	wire    [6:0] async_fifo_007_out_channel;                                                                 // async_fifo_007:out_channel -> mux_pipeline_022:in_channel
	wire          async_fifo_007_out_startofpacket;                                                           // async_fifo_007:out_startofpacket -> mux_pipeline_022:in_startofpacket
	wire          async_fifo_007_out_endofpacket;                                                             // async_fifo_007:out_endofpacket -> mux_pipeline_022:in_endofpacket
	wire          mux_pipeline_022_source0_valid;                                                             // mux_pipeline_022:out_valid -> rsp_mux_001:sink1_valid
	wire  [151:0] mux_pipeline_022_source0_data;                                                              // mux_pipeline_022:out_data -> rsp_mux_001:sink1_data
	wire          mux_pipeline_022_source0_ready;                                                             // rsp_mux_001:sink1_ready -> mux_pipeline_022:out_ready
	wire    [6:0] mux_pipeline_022_source0_channel;                                                           // mux_pipeline_022:out_channel -> rsp_mux_001:sink1_channel
	wire          mux_pipeline_022_source0_startofpacket;                                                     // mux_pipeline_022:out_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          mux_pipeline_022_source0_endofpacket;                                                       // mux_pipeline_022:out_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          async_fifo_009_out_valid;                                                                   // async_fifo_009:out_valid -> mux_pipeline_023:in_valid
	wire  [151:0] async_fifo_009_out_data;                                                                    // async_fifo_009:out_data -> mux_pipeline_023:in_data
	wire          async_fifo_009_out_ready;                                                                   // mux_pipeline_023:in_ready -> async_fifo_009:out_ready
	wire    [6:0] async_fifo_009_out_channel;                                                                 // async_fifo_009:out_channel -> mux_pipeline_023:in_channel
	wire          async_fifo_009_out_startofpacket;                                                           // async_fifo_009:out_startofpacket -> mux_pipeline_023:in_startofpacket
	wire          async_fifo_009_out_endofpacket;                                                             // async_fifo_009:out_endofpacket -> mux_pipeline_023:in_endofpacket
	wire          mux_pipeline_023_source0_valid;                                                             // mux_pipeline_023:out_valid -> rsp_mux_001:sink2_valid
	wire  [151:0] mux_pipeline_023_source0_data;                                                              // mux_pipeline_023:out_data -> rsp_mux_001:sink2_data
	wire          mux_pipeline_023_source0_ready;                                                             // rsp_mux_001:sink2_ready -> mux_pipeline_023:out_ready
	wire    [6:0] mux_pipeline_023_source0_channel;                                                           // mux_pipeline_023:out_channel -> rsp_mux_001:sink2_channel
	wire          mux_pipeline_023_source0_startofpacket;                                                     // mux_pipeline_023:out_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          mux_pipeline_023_source0_endofpacket;                                                       // mux_pipeline_023:out_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          rsp_demux_003_src1_valid;                                                                   // rsp_demux_003:src1_valid -> mux_pipeline_024:in_valid
	wire  [151:0] rsp_demux_003_src1_data;                                                                    // rsp_demux_003:src1_data -> mux_pipeline_024:in_data
	wire          rsp_demux_003_src1_ready;                                                                   // mux_pipeline_024:in_ready -> rsp_demux_003:src1_ready
	wire    [6:0] rsp_demux_003_src1_channel;                                                                 // rsp_demux_003:src1_channel -> mux_pipeline_024:in_channel
	wire          rsp_demux_003_src1_startofpacket;                                                           // rsp_demux_003:src1_startofpacket -> mux_pipeline_024:in_startofpacket
	wire          rsp_demux_003_src1_endofpacket;                                                             // rsp_demux_003:src1_endofpacket -> mux_pipeline_024:in_endofpacket
	wire          mux_pipeline_024_source0_valid;                                                             // mux_pipeline_024:out_valid -> rsp_mux_001:sink3_valid
	wire  [151:0] mux_pipeline_024_source0_data;                                                              // mux_pipeline_024:out_data -> rsp_mux_001:sink3_data
	wire          mux_pipeline_024_source0_ready;                                                             // rsp_mux_001:sink3_ready -> mux_pipeline_024:out_ready
	wire    [6:0] mux_pipeline_024_source0_channel;                                                           // mux_pipeline_024:out_channel -> rsp_mux_001:sink3_channel
	wire          mux_pipeline_024_source0_startofpacket;                                                     // mux_pipeline_024:out_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire          mux_pipeline_024_source0_endofpacket;                                                       // mux_pipeline_024:out_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire          rsp_demux_004_src1_valid;                                                                   // rsp_demux_004:src1_valid -> mux_pipeline_025:in_valid
	wire  [151:0] rsp_demux_004_src1_data;                                                                    // rsp_demux_004:src1_data -> mux_pipeline_025:in_data
	wire          rsp_demux_004_src1_ready;                                                                   // mux_pipeline_025:in_ready -> rsp_demux_004:src1_ready
	wire    [6:0] rsp_demux_004_src1_channel;                                                                 // rsp_demux_004:src1_channel -> mux_pipeline_025:in_channel
	wire          rsp_demux_004_src1_startofpacket;                                                           // rsp_demux_004:src1_startofpacket -> mux_pipeline_025:in_startofpacket
	wire          rsp_demux_004_src1_endofpacket;                                                             // rsp_demux_004:src1_endofpacket -> mux_pipeline_025:in_endofpacket
	wire          mux_pipeline_025_source0_valid;                                                             // mux_pipeline_025:out_valid -> rsp_mux_001:sink4_valid
	wire  [151:0] mux_pipeline_025_source0_data;                                                              // mux_pipeline_025:out_data -> rsp_mux_001:sink4_data
	wire          mux_pipeline_025_source0_ready;                                                             // rsp_mux_001:sink4_ready -> mux_pipeline_025:out_ready
	wire    [6:0] mux_pipeline_025_source0_channel;                                                           // mux_pipeline_025:out_channel -> rsp_mux_001:sink4_channel
	wire          mux_pipeline_025_source0_startofpacket;                                                     // mux_pipeline_025:out_startofpacket -> rsp_mux_001:sink4_startofpacket
	wire          mux_pipeline_025_source0_endofpacket;                                                       // mux_pipeline_025:out_endofpacket -> rsp_mux_001:sink4_endofpacket
	wire          async_fifo_011_out_valid;                                                                   // async_fifo_011:out_valid -> mux_pipeline_026:in_valid
	wire  [151:0] async_fifo_011_out_data;                                                                    // async_fifo_011:out_data -> mux_pipeline_026:in_data
	wire          async_fifo_011_out_ready;                                                                   // mux_pipeline_026:in_ready -> async_fifo_011:out_ready
	wire    [6:0] async_fifo_011_out_channel;                                                                 // async_fifo_011:out_channel -> mux_pipeline_026:in_channel
	wire          async_fifo_011_out_startofpacket;                                                           // async_fifo_011:out_startofpacket -> mux_pipeline_026:in_startofpacket
	wire          async_fifo_011_out_endofpacket;                                                             // async_fifo_011:out_endofpacket -> mux_pipeline_026:in_endofpacket
	wire          mux_pipeline_026_source0_valid;                                                             // mux_pipeline_026:out_valid -> rsp_mux_001:sink5_valid
	wire  [151:0] mux_pipeline_026_source0_data;                                                              // mux_pipeline_026:out_data -> rsp_mux_001:sink5_data
	wire          mux_pipeline_026_source0_ready;                                                             // rsp_mux_001:sink5_ready -> mux_pipeline_026:out_ready
	wire    [6:0] mux_pipeline_026_source0_channel;                                                           // mux_pipeline_026:out_channel -> rsp_mux_001:sink5_channel
	wire          mux_pipeline_026_source0_startofpacket;                                                     // mux_pipeline_026:out_startofpacket -> rsp_mux_001:sink5_startofpacket
	wire          mux_pipeline_026_source0_endofpacket;                                                       // mux_pipeline_026:out_endofpacket -> rsp_mux_001:sink5_endofpacket
	wire          rsp_demux_003_src2_valid;                                                                   // rsp_demux_003:src2_valid -> mux_pipeline_027:in_valid
	wire  [151:0] rsp_demux_003_src2_data;                                                                    // rsp_demux_003:src2_data -> mux_pipeline_027:in_data
	wire          rsp_demux_003_src2_ready;                                                                   // mux_pipeline_027:in_ready -> rsp_demux_003:src2_ready
	wire    [6:0] rsp_demux_003_src2_channel;                                                                 // rsp_demux_003:src2_channel -> mux_pipeline_027:in_channel
	wire          rsp_demux_003_src2_startofpacket;                                                           // rsp_demux_003:src2_startofpacket -> mux_pipeline_027:in_startofpacket
	wire          rsp_demux_003_src2_endofpacket;                                                             // rsp_demux_003:src2_endofpacket -> mux_pipeline_027:in_endofpacket
	wire          mux_pipeline_027_source0_valid;                                                             // mux_pipeline_027:out_valid -> rsp_mux_002:sink0_valid
	wire  [151:0] mux_pipeline_027_source0_data;                                                              // mux_pipeline_027:out_data -> rsp_mux_002:sink0_data
	wire          mux_pipeline_027_source0_ready;                                                             // rsp_mux_002:sink0_ready -> mux_pipeline_027:out_ready
	wire    [6:0] mux_pipeline_027_source0_channel;                                                           // mux_pipeline_027:out_channel -> rsp_mux_002:sink0_channel
	wire          mux_pipeline_027_source0_startofpacket;                                                     // mux_pipeline_027:out_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          mux_pipeline_027_source0_endofpacket;                                                       // mux_pipeline_027:out_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_004_src2_valid;                                                                   // rsp_demux_004:src2_valid -> mux_pipeline_028:in_valid
	wire  [151:0] rsp_demux_004_src2_data;                                                                    // rsp_demux_004:src2_data -> mux_pipeline_028:in_data
	wire          rsp_demux_004_src2_ready;                                                                   // mux_pipeline_028:in_ready -> rsp_demux_004:src2_ready
	wire    [6:0] rsp_demux_004_src2_channel;                                                                 // rsp_demux_004:src2_channel -> mux_pipeline_028:in_channel
	wire          rsp_demux_004_src2_startofpacket;                                                           // rsp_demux_004:src2_startofpacket -> mux_pipeline_028:in_startofpacket
	wire          rsp_demux_004_src2_endofpacket;                                                             // rsp_demux_004:src2_endofpacket -> mux_pipeline_028:in_endofpacket
	wire          mux_pipeline_028_source0_valid;                                                             // mux_pipeline_028:out_valid -> rsp_mux_002:sink1_valid
	wire  [151:0] mux_pipeline_028_source0_data;                                                              // mux_pipeline_028:out_data -> rsp_mux_002:sink1_data
	wire          mux_pipeline_028_source0_ready;                                                             // rsp_mux_002:sink1_ready -> mux_pipeline_028:out_ready
	wire    [6:0] mux_pipeline_028_source0_channel;                                                           // mux_pipeline_028:out_channel -> rsp_mux_002:sink1_channel
	wire          mux_pipeline_028_source0_startofpacket;                                                     // mux_pipeline_028:out_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          mux_pipeline_028_source0_endofpacket;                                                       // mux_pipeline_028:out_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire          rsp_demux_006_src0_valid;                                                                   // rsp_demux_006:src0_valid -> mux_pipeline_029:in_valid
	wire  [151:0] rsp_demux_006_src0_data;                                                                    // rsp_demux_006:src0_data -> mux_pipeline_029:in_data
	wire          rsp_demux_006_src0_ready;                                                                   // mux_pipeline_029:in_ready -> rsp_demux_006:src0_ready
	wire    [6:0] rsp_demux_006_src0_channel;                                                                 // rsp_demux_006:src0_channel -> mux_pipeline_029:in_channel
	wire          rsp_demux_006_src0_startofpacket;                                                           // rsp_demux_006:src0_startofpacket -> mux_pipeline_029:in_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                                                             // rsp_demux_006:src0_endofpacket -> mux_pipeline_029:in_endofpacket
	wire          mux_pipeline_029_source0_valid;                                                             // mux_pipeline_029:out_valid -> rsp_mux_002:sink2_valid
	wire  [151:0] mux_pipeline_029_source0_data;                                                              // mux_pipeline_029:out_data -> rsp_mux_002:sink2_data
	wire          mux_pipeline_029_source0_ready;                                                             // rsp_mux_002:sink2_ready -> mux_pipeline_029:out_ready
	wire    [6:0] mux_pipeline_029_source0_channel;                                                           // mux_pipeline_029:out_channel -> rsp_mux_002:sink2_channel
	wire          mux_pipeline_029_source0_startofpacket;                                                     // mux_pipeline_029:out_startofpacket -> rsp_mux_002:sink2_startofpacket
	wire          mux_pipeline_029_source0_endofpacket;                                                       // mux_pipeline_029:out_endofpacket -> rsp_mux_002:sink2_endofpacket

	qsys_top_altera_merlin_axi_translator_1950_sjnedva #(
		.USE_S0_AWID                       (1),
		.USE_S0_AWREGION                   (0),
		.USE_M0_AWREGION                   (1),
		.USE_S0_AWLEN                      (1),
		.USE_S0_AWSIZE                     (1),
		.USE_S0_AWBURST                    (1),
		.USE_S0_AWLOCK                     (1),
		.USE_M0_AWLOCK                     (1),
		.USE_S0_AWCACHE                    (1),
		.USE_M0_AWCACHE                    (1),
		.USE_M0_AWPROT                     (1),
		.USE_S0_AWQOS                      (0),
		.USE_M0_AWQOS                      (1),
		.USE_S0_WSTRB                      (1),
		.USE_M0_WLAST                      (1),
		.USE_S0_BID                        (1),
		.USE_S0_BRESP                      (1),
		.USE_M0_BRESP                      (1),
		.USE_S0_ARID                       (1),
		.USE_S0_ARREGION                   (0),
		.USE_M0_ARREGION                   (1),
		.USE_S0_ARLEN                      (1),
		.USE_S0_ARSIZE                     (1),
		.USE_S0_ARBURST                    (1),
		.USE_S0_ARLOCK                     (1),
		.USE_M0_ARLOCK                     (1),
		.USE_M0_ARCACHE                    (1),
		.USE_M0_ARQOS                      (1),
		.USE_M0_ARPROT                     (1),
		.USE_S0_ARCACHE                    (1),
		.USE_S0_ARQOS                      (0),
		.USE_S0_RID                        (1),
		.USE_S0_RRESP                      (1),
		.USE_M0_RRESP                      (1),
		.USE_S0_RLAST                      (1),
		.M0_ID_WIDTH                       (4),
		.DATA_WIDTH                        (32),
		.M0_SAI_WIDTH                      (4),
		.S0_SAI_WIDTH                      (4),
		.USER_DATA_WIDTH                   (4),
		.M0_USER_ADDRCHK_WIDTH             (4),
		.S0_USER_ADDRCHK_WIDTH             (4),
		.S0_ID_WIDTH                       (4),
		.M0_ADDR_WIDTH                     (21),
		.S0_WRITE_ADDR_USER_WIDTH          (1),
		.S0_READ_ADDR_USER_WIDTH           (1),
		.M0_WRITE_ADDR_USER_WIDTH          (1),
		.M0_READ_ADDR_USER_WIDTH           (1),
		.S0_WRITE_DATA_USER_WIDTH          (1),
		.S0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.S0_READ_DATA_USER_WIDTH           (1),
		.M0_WRITE_DATA_USER_WIDTH          (1),
		.M0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.M0_READ_DATA_USER_WIDTH           (1),
		.S0_ADDR_WIDTH                     (21),
		.USE_S0_AWUSER                     (0),
		.USE_S0_ARUSER                     (0),
		.USE_S0_WUSER                      (0),
		.USE_S0_RUSER                      (0),
		.USE_S0_BUSER                      (0),
		.USE_M0_AWUSER                     (1),
		.USE_M0_ARUSER                     (1),
		.USE_M0_WUSER                      (1),
		.USE_M0_RUSER                      (1),
		.USE_M0_BUSER                      (1),
		.M0_AXI_VERSION                    ("AXI4"),
		.M0_BURST_LENGTH_WIDTH             (8),
		.S0_BURST_LENGTH_WIDTH             (8),
		.M0_LOCK_WIDTH                     (1),
		.S0_LOCK_WIDTH                     (1),
		.S0_AXI_VERSION                    ("AXI4"),
		.ACE_LITE_SUPPORT                  (0),
		.USE_M0_AWUSER_ADDRCHK             (0),
		.USE_M0_AWUSER_SAI                 (0),
		.USE_M0_ARUSER_ADDRCHK             (0),
		.USE_M0_ARUSER_SAI                 (0),
		.USE_M0_WUSER_DATACHK              (0),
		.USE_M0_WUSER_POISON               (0),
		.USE_M0_RUSER_DATACHK              (0),
		.USE_M0_RUSER_POISON               (0),
		.USE_M0_WUSER_DATA                 (0),
		.USE_M0_RUSER_DATA                 (0),
		.USE_S0_AWUSER_ADDRCHK             (0),
		.USE_S0_AWUSER_SAI                 (0),
		.USE_S0_ARUSER_ADDRCHK             (0),
		.USE_S0_ARUSER_SAI                 (0),
		.USE_S0_WUSER_DATACHK              (0),
		.USE_S0_WUSER_POISON               (0),
		.USE_S0_RUSER_DATACHK              (0),
		.USE_S0_WUSER_DATA                 (0),
		.USE_S0_RUSER_DATA                 (0),
		.USE_S0_RUSER_POISON               (0),
		.REGENERATE_ADDRCHK                (0),
		.ROLE_BASED_USER                   (0)
	) hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator (
		.aclk              (sys_manager_clk_100_out_clk_clk),                                 //   input,   width = 1,       clk.clk
		.aresetn           (~jtg_mst_reset_reset_bridge_in_reset_reset),                      //   input,   width = 1, clk_reset.reset_n
		.m0_awid           (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awid),     //  output,   width = 4,        m0.awid
		.m0_awaddr         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awaddr),   //  output,  width = 21,          .awaddr
		.m0_awlen          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awlen),    //  output,   width = 8,          .awlen
		.m0_awsize         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awsize),   //  output,   width = 3,          .awsize
		.m0_awburst        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awburst),  //  output,   width = 2,          .awburst
		.m0_awlock         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awlock),   //  output,   width = 1,          .awlock
		.m0_awcache        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awcache),  //  output,   width = 4,          .awcache
		.m0_awprot         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awprot),   //  output,   width = 3,          .awprot
		.m0_awuser         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awuser),   //  output,   width = 1,          .awuser
		.m0_awqos          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awqos),    //  output,   width = 4,          .awqos
		.m0_awregion       (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awregion), //  output,   width = 4,          .awregion
		.m0_awvalid        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awvalid),  //  output,   width = 1,          .awvalid
		.m0_awready        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awready),  //   input,   width = 1,          .awready
		.m0_wdata          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wdata),    //  output,  width = 32,          .wdata
		.m0_wstrb          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wstrb),    //  output,   width = 4,          .wstrb
		.m0_wlast          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wlast),    //  output,   width = 1,          .wlast
		.m0_wvalid         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wvalid),   //  output,   width = 1,          .wvalid
		.m0_wuser          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wuser),    //  output,   width = 1,          .wuser
		.m0_wready         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wready),   //   input,   width = 1,          .wready
		.m0_bid            (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_bid),      //   input,   width = 4,          .bid
		.m0_bresp          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_bresp),    //   input,   width = 2,          .bresp
		.m0_buser          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_buser),    //   input,   width = 1,          .buser
		.m0_bvalid         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_bvalid),   //   input,   width = 1,          .bvalid
		.m0_bready         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_bready),   //  output,   width = 1,          .bready
		.m0_arid           (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arid),     //  output,   width = 4,          .arid
		.m0_araddr         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_araddr),   //  output,  width = 21,          .araddr
		.m0_arlen          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arlen),    //  output,   width = 8,          .arlen
		.m0_arsize         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arsize),   //  output,   width = 3,          .arsize
		.m0_arburst        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arburst),  //  output,   width = 2,          .arburst
		.m0_arlock         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arlock),   //  output,   width = 1,          .arlock
		.m0_arcache        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arcache),  //  output,   width = 4,          .arcache
		.m0_arprot         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arprot),   //  output,   width = 3,          .arprot
		.m0_aruser         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_aruser),   //  output,   width = 1,          .aruser
		.m0_arqos          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arqos),    //  output,   width = 4,          .arqos
		.m0_arregion       (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arregion), //  output,   width = 4,          .arregion
		.m0_arvalid        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arvalid),  //  output,   width = 1,          .arvalid
		.m0_arready        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arready),  //   input,   width = 1,          .arready
		.m0_rid            (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rid),      //   input,   width = 4,          .rid
		.m0_rdata          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rdata),    //   input,  width = 32,          .rdata
		.m0_rresp          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rresp),    //   input,   width = 2,          .rresp
		.m0_rlast          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rlast),    //   input,   width = 1,          .rlast
		.m0_rvalid         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rvalid),   //   input,   width = 1,          .rvalid
		.m0_rready         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rready),   //  output,   width = 1,          .rready
		.m0_ruser          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_ruser),    //   input,   width = 1,          .ruser
		.s0_awid           (hps_sub_sys_agilex_hps_h2f_lw_axi_master_awid),                   //   input,   width = 4,        s0.awid
		.s0_awaddr         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_awaddr),                 //   input,  width = 21,          .awaddr
		.s0_awlen          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_awlen),                  //   input,   width = 8,          .awlen
		.s0_awsize         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_awsize),                 //   input,   width = 3,          .awsize
		.s0_awburst        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_awburst),                //   input,   width = 2,          .awburst
		.s0_awlock         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_awlock),                 //   input,   width = 1,          .awlock
		.s0_awcache        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_awcache),                //   input,   width = 4,          .awcache
		.s0_awprot         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_awprot),                 //   input,   width = 3,          .awprot
		.s0_awvalid        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_awvalid),                //   input,   width = 1,          .awvalid
		.s0_awready        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_awready),                //  output,   width = 1,          .awready
		.s0_wdata          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wdata),                  //   input,  width = 32,          .wdata
		.s0_wstrb          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wstrb),                  //   input,   width = 4,          .wstrb
		.s0_wlast          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wlast),                  //   input,   width = 1,          .wlast
		.s0_wvalid         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wvalid),                 //   input,   width = 1,          .wvalid
		.s0_wready         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wready),                 //  output,   width = 1,          .wready
		.s0_bid            (hps_sub_sys_agilex_hps_h2f_lw_axi_master_bid),                    //  output,   width = 4,          .bid
		.s0_bresp          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_bresp),                  //  output,   width = 2,          .bresp
		.s0_bvalid         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_bvalid),                 //  output,   width = 1,          .bvalid
		.s0_bready         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_bready),                 //   input,   width = 1,          .bready
		.s0_arid           (hps_sub_sys_agilex_hps_h2f_lw_axi_master_arid),                   //   input,   width = 4,          .arid
		.s0_araddr         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_araddr),                 //   input,  width = 21,          .araddr
		.s0_arlen          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_arlen),                  //   input,   width = 8,          .arlen
		.s0_arsize         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_arsize),                 //   input,   width = 3,          .arsize
		.s0_arburst        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_arburst),                //   input,   width = 2,          .arburst
		.s0_arlock         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_arlock),                 //   input,   width = 1,          .arlock
		.s0_arcache        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_arcache),                //   input,   width = 4,          .arcache
		.s0_arprot         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_arprot),                 //   input,   width = 3,          .arprot
		.s0_arvalid        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_arvalid),                //   input,   width = 1,          .arvalid
		.s0_arready        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_arready),                //  output,   width = 1,          .arready
		.s0_rid            (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rid),                    //  output,   width = 4,          .rid
		.s0_rdata          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rdata),                  //  output,  width = 32,          .rdata
		.s0_rresp          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rresp),                  //  output,   width = 2,          .rresp
		.s0_rlast          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rlast),                  //  output,   width = 1,          .rlast
		.s0_rvalid         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rvalid),                 //  output,   width = 1,          .rvalid
		.s0_rready         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rready),                 //   input,   width = 1,          .rready
		.m0_awuser_addrchk (),                                                                // (terminated),                        
		.m0_awuser_sai     (),                                                                // (terminated),                        
		.m0_wuser_datachk  (),                                                                // (terminated),                        
		.m0_wuser_data     (),                                                                // (terminated),                        
		.m0_wuser_poison   (),                                                                // (terminated),                        
		.m0_aruser_addrchk (),                                                                // (terminated),                        
		.m0_aruser_sai     (),                                                                // (terminated),                        
		.m0_ruser_datachk  (4'b0000),                                                         // (terminated),                        
		.m0_ruser_data     (4'b0000),                                                         // (terminated),                        
		.m0_ruser_poison   (1'b0),                                                            // (terminated),                        
		.s0_awuser         (1'b0),                                                            // (terminated),                        
		.s0_awuser_addrchk (4'b0000),                                                         // (terminated),                        
		.s0_awuser_sai     (4'b0000),                                                         // (terminated),                        
		.s0_awqos          (4'b0000),                                                         // (terminated),                        
		.s0_awregion       (4'b0000),                                                         // (terminated),                        
		.s0_wuser          (1'b0),                                                            // (terminated),                        
		.s0_wuser_datachk  (4'b0000),                                                         // (terminated),                        
		.s0_wuser_data     (4'b0000),                                                         // (terminated),                        
		.s0_wuser_poison   (1'b0),                                                            // (terminated),                        
		.s0_buser          (),                                                                // (terminated),                        
		.s0_aruser         (1'b0),                                                            // (terminated),                        
		.s0_aruser_addrchk (4'b0000),                                                         // (terminated),                        
		.s0_aruser_sai     (4'b0000),                                                         // (terminated),                        
		.s0_arqos          (4'b0000),                                                         // (terminated),                        
		.s0_arregion       (4'b0000),                                                         // (terminated),                        
		.s0_ruser          (),                                                                // (terminated),                        
		.s0_ruser_datachk  (),                                                                // (terminated),                        
		.s0_ruser_data     (),                                                                // (terminated),                        
		.s0_ruser_poison   (),                                                                // (terminated),                        
		.s0_wid            (4'b0000),                                                         // (terminated),                        
		.s0_ardomain       (2'b00),                                                           // (terminated),                        
		.s0_arsnoop        (4'b0000),                                                         // (terminated),                        
		.s0_arbar          (2'b00),                                                           // (terminated),                        
		.s0_awdomain       (2'b00),                                                           // (terminated),                        
		.s0_awsnoop        (3'b000),                                                          // (terminated),                        
		.s0_awbar          (2'b00),                                                           // (terminated),                        
		.s0_awunique       (1'b0),                                                            // (terminated),                        
		.m0_wid            (),                                                                // (terminated),                        
		.m0_ardomain       (),                                                                // (terminated),                        
		.m0_arsnoop        (),                                                                // (terminated),                        
		.m0_arbar          (),                                                                // (terminated),                        
		.m0_awdomain       (),                                                                // (terminated),                        
		.m0_awsnoop        (),                                                                // (terminated),                        
		.m0_awbar          (),                                                                // (terminated),                        
		.m0_awunique       ()                                                                 // (terminated),                        
	);

	qsys_top_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) jtg_mst_fpga_m_master_translator (
		.clk                    (sys_manager_clk_100_out_clk_clk),                                          //   input,   width = 1,                       clk.clk
		.reset                  (jtg_mst_reset_reset_bridge_in_reset_reset),                                //   input,   width = 1,                     reset.reset
		.uav_address            (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_address),       //  output,  width = 32, avalon_universal_master_0.address
		.uav_burstcount         (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_burstcount),    //  output,   width = 3,                          .burstcount
		.uav_read               (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_read),          //  output,   width = 1,                          .read
		.uav_write              (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_write),         //  output,   width = 1,                          .write
		.uav_waitrequest        (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_waitrequest),   //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_readdatavalid), //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_byteenable),    //  output,   width = 4,                          .byteenable
		.uav_readdata           (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_readdata),      //   input,  width = 32,                          .readdata
		.uav_writedata          (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_writedata),     //  output,  width = 32,                          .writedata
		.uav_lock               (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_lock),          //  output,   width = 1,                          .lock
		.uav_debugaccess        (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_debugaccess),   //  output,   width = 1,                          .debugaccess
		.av_address             (jtg_mst_fpga_m_master_address),                                            //   input,  width = 32,      avalon_anti_master_0.address
		.av_waitrequest         (jtg_mst_fpga_m_master_waitrequest),                                        //  output,   width = 1,                          .waitrequest
		.av_byteenable          (jtg_mst_fpga_m_master_byteenable),                                         //   input,   width = 4,                          .byteenable
		.av_read                (jtg_mst_fpga_m_master_read),                                               //   input,   width = 1,                          .read
		.av_readdata            (jtg_mst_fpga_m_master_readdata),                                           //  output,  width = 32,                          .readdata
		.av_readdatavalid       (jtg_mst_fpga_m_master_readdatavalid),                                      //  output,   width = 1,                          .readdatavalid
		.av_write               (jtg_mst_fpga_m_master_write),                                              //   input,   width = 1,                          .write
		.av_writedata           (jtg_mst_fpga_m_master_writedata),                                          //   input,  width = 32,                          .writedata
		.av_burstcount          (1'b1),                                                                     // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                     // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                     // (terminated),                                        
		.av_chipselect          (1'b0),                                                                     // (terminated),                                        
		.av_lock                (1'b0),                                                                     // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                     // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                     // (terminated),                                        
		.uav_clken              (),                                                                         // (terminated),                                        
		.av_clken               (1'b1),                                                                     // (terminated),                                        
		.uav_response           (2'b00),                                                                    // (terminated),                                        
		.av_response            (),                                                                         // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                     // (terminated),                                        
		.av_writeresponsevalid  ()                                                                          // (terminated),                                        
	);

	qsys_top_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (2),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) hps_sub_sys_acp_0_csr_translator (
		.clk                    (sys_manager_clk_100_out_clk_clk),              //   input,   width = 1,                      clk.clk
		.reset                  (jtg_mst_reset_reset_bridge_in_reset_reset),    //   input,   width = 1,                    reset.reset
		.uav_address            (hps_sub_sys_acp_0_csr_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (hps_sub_sys_acp_0_csr_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (hps_sub_sys_acp_0_csr_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (hps_sub_sys_acp_0_csr_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (hps_sub_sys_acp_0_csr_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (hps_sub_sys_acp_0_csr_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (hps_sub_sys_acp_0_csr_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (hps_sub_sys_acp_0_csr_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (hps_sub_sys_acp_0_csr_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (hps_sub_sys_acp_0_csr_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (hps_sub_sys_acp_0_csr_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (hps_sub_sys_acp_0_csr_address),                //  output,   width = 1,      avalon_anti_slave_0.address
		.av_write               (hps_sub_sys_acp_0_csr_write),                  //  output,   width = 1,                         .write
		.av_read                (hps_sub_sys_acp_0_csr_read),                   //  output,   width = 1,                         .read
		.av_readdata            (hps_sub_sys_acp_0_csr_readdata),               //   input,  width = 32,                         .readdata
		.av_writedata           (hps_sub_sys_acp_0_csr_writedata),              //  output,  width = 32,                         .writedata
		.av_begintransfer       (),                                             // (terminated),                                       
		.av_beginbursttransfer  (),                                             // (terminated),                                       
		.av_burstcount          (),                                             // (terminated),                                       
		.av_byteenable          (),                                             // (terminated),                                       
		.av_readdatavalid       (1'b0),                                         // (terminated),                                       
		.av_waitrequest         (1'b0),                                         // (terminated),                                       
		.av_writebyteenable     (),                                             // (terminated),                                       
		.av_lock                (),                                             // (terminated),                                       
		.av_chipselect          (),                                             // (terminated),                                       
		.av_clken               (),                                             // (terminated),                                       
		.uav_clken              (1'b0),                                         // (terminated),                                       
		.av_debugaccess         (),                                             // (terminated),                                       
		.av_outputenable        (),                                             // (terminated),                                       
		.uav_response           (),                                             // (terminated),                                       
		.av_response            (2'b00),                                        // (terminated),                                       
		.uav_writeresponsevalid (),                                             // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                          // (terminated),                                       
	);

	qsys_top_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (20),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) phipps_peak_0_h2f_lw_bridge_s0_translator (
		.clk                    (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,   width = 1,                      clk.clk
		.reset                  (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_address),                             //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_burstcount),                          //   input,   width = 3,                         .burstcount
		.uav_read               (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_read),                                //   input,   width = 1,                         .read
		.uav_write              (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_write),                               //   input,   width = 1,                         .write
		.uav_waitrequest        (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_waitrequest),                         //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_readdatavalid),                       //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_byteenable),                          //   input,   width = 4,                         .byteenable
		.uav_readdata           (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_readdata),                            //  output,  width = 32,                         .readdata
		.uav_writedata          (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_writedata),                           //   input,  width = 32,                         .writedata
		.uav_lock               (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_lock),                                //   input,   width = 1,                         .lock
		.uav_debugaccess        (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_debugaccess),                         //   input,   width = 1,                         .debugaccess
		.av_address             (phipps_peak_0_h2f_lw_bridge_s0_address),                                      //  output,  width = 20,      avalon_anti_slave_0.address
		.av_write               (phipps_peak_0_h2f_lw_bridge_s0_write),                                        //  output,   width = 1,                         .write
		.av_read                (phipps_peak_0_h2f_lw_bridge_s0_read),                                         //  output,   width = 1,                         .read
		.av_readdata            (phipps_peak_0_h2f_lw_bridge_s0_readdata),                                     //   input,  width = 32,                         .readdata
		.av_writedata           (phipps_peak_0_h2f_lw_bridge_s0_writedata),                                    //  output,  width = 32,                         .writedata
		.av_burstcount          (phipps_peak_0_h2f_lw_bridge_s0_burstcount),                                   //  output,   width = 1,                         .burstcount
		.av_byteenable          (phipps_peak_0_h2f_lw_bridge_s0_byteenable),                                   //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (phipps_peak_0_h2f_lw_bridge_s0_readdatavalid),                                //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (phipps_peak_0_h2f_lw_bridge_s0_waitrequest),                                  //   input,   width = 1,                         .waitrequest
		.av_debugaccess         (phipps_peak_0_h2f_lw_bridge_s0_debugaccess),                                  //  output,   width = 1,                         .debugaccess
		.av_begintransfer       (),                                                                            // (terminated),                                       
		.av_beginbursttransfer  (),                                                                            // (terminated),                                       
		.av_writebyteenable     (),                                                                            // (terminated),                                       
		.av_lock                (),                                                                            // (terminated),                                       
		.av_chipselect          (),                                                                            // (terminated),                                       
		.av_clken               (),                                                                            // (terminated),                                       
		.uav_clken              (1'b0),                                                                        // (terminated),                                       
		.av_outputenable        (),                                                                            // (terminated),                                       
		.uav_response           (),                                                                            // (terminated),                                       
		.av_response            (2'b00),                                                                       // (terminated),                                       
		.uav_writeresponsevalid (),                                                                            // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                                         // (terminated),                                       
	);

	qsys_top_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (13),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) dfd_subsystem_h2f_lw_bridge_s0_translator (
		.clk                    (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,   width = 1,                      clk.clk
		.reset                  (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_address),                             //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_burstcount),                          //   input,   width = 3,                         .burstcount
		.uav_read               (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_read),                                //   input,   width = 1,                         .read
		.uav_write              (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_write),                               //   input,   width = 1,                         .write
		.uav_waitrequest        (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_waitrequest),                         //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_readdatavalid),                       //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_byteenable),                          //   input,   width = 4,                         .byteenable
		.uav_readdata           (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_readdata),                            //  output,  width = 32,                         .readdata
		.uav_writedata          (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_writedata),                           //   input,  width = 32,                         .writedata
		.uav_lock               (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_lock),                                //   input,   width = 1,                         .lock
		.uav_debugaccess        (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_debugaccess),                         //   input,   width = 1,                         .debugaccess
		.av_address             (dfd_subsystem_h2f_lw_bridge_s0_address),                                      //  output,  width = 13,      avalon_anti_slave_0.address
		.av_write               (dfd_subsystem_h2f_lw_bridge_s0_write),                                        //  output,   width = 1,                         .write
		.av_read                (dfd_subsystem_h2f_lw_bridge_s0_read),                                         //  output,   width = 1,                         .read
		.av_readdata            (dfd_subsystem_h2f_lw_bridge_s0_readdata),                                     //   input,  width = 32,                         .readdata
		.av_writedata           (dfd_subsystem_h2f_lw_bridge_s0_writedata),                                    //  output,  width = 32,                         .writedata
		.av_burstcount          (dfd_subsystem_h2f_lw_bridge_s0_burstcount),                                   //  output,   width = 1,                         .burstcount
		.av_byteenable          (dfd_subsystem_h2f_lw_bridge_s0_byteenable),                                   //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (dfd_subsystem_h2f_lw_bridge_s0_readdatavalid),                                //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (dfd_subsystem_h2f_lw_bridge_s0_waitrequest),                                  //   input,   width = 1,                         .waitrequest
		.av_debugaccess         (dfd_subsystem_h2f_lw_bridge_s0_debugaccess),                                  //  output,   width = 1,                         .debugaccess
		.av_begintransfer       (),                                                                            // (terminated),                                       
		.av_beginbursttransfer  (),                                                                            // (terminated),                                       
		.av_writebyteenable     (),                                                                            // (terminated),                                       
		.av_lock                (),                                                                            // (terminated),                                       
		.av_chipselect          (),                                                                            // (terminated),                                       
		.av_clken               (),                                                                            // (terminated),                                       
		.uav_clken              (1'b0),                                                                        // (terminated),                                       
		.av_outputenable        (),                                                                            // (terminated),                                       
		.uav_response           (),                                                                            // (terminated),                                       
		.av_response            (2'b00),                                                                       // (terminated),                                       
		.uav_writeresponsevalid (),                                                                            // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                                         // (terminated),                                       
	);

	qsys_top_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (9),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) periph_pb_cpu_0_s0_translator (
		.clk                    (sys_manager_clk_100_out_clk_clk),           //   input,   width = 1,                      clk.clk
		.reset                  (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (periph_pb_cpu_0_s0_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (periph_pb_cpu_0_s0_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (periph_pb_cpu_0_s0_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (periph_pb_cpu_0_s0_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (periph_pb_cpu_0_s0_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (periph_pb_cpu_0_s0_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (periph_pb_cpu_0_s0_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (periph_pb_cpu_0_s0_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (periph_pb_cpu_0_s0_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (periph_pb_cpu_0_s0_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (periph_pb_cpu_0_s0_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (periph_pb_cpu_0_s0_address),                //  output,   width = 9,      avalon_anti_slave_0.address
		.av_write               (periph_pb_cpu_0_s0_write),                  //  output,   width = 1,                         .write
		.av_read                (periph_pb_cpu_0_s0_read),                   //  output,   width = 1,                         .read
		.av_readdata            (periph_pb_cpu_0_s0_readdata),               //   input,  width = 32,                         .readdata
		.av_writedata           (periph_pb_cpu_0_s0_writedata),              //  output,  width = 32,                         .writedata
		.av_burstcount          (periph_pb_cpu_0_s0_burstcount),             //  output,   width = 1,                         .burstcount
		.av_byteenable          (periph_pb_cpu_0_s0_byteenable),             //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (periph_pb_cpu_0_s0_readdatavalid),          //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (periph_pb_cpu_0_s0_waitrequest),            //   input,   width = 1,                         .waitrequest
		.av_debugaccess         (periph_pb_cpu_0_s0_debugaccess),            //  output,   width = 1,                         .debugaccess
		.av_begintransfer       (),                                          // (terminated),                                       
		.av_beginbursttransfer  (),                                          // (terminated),                                       
		.av_writebyteenable     (),                                          // (terminated),                                       
		.av_lock                (),                                          // (terminated),                                       
		.av_chipselect          (),                                          // (terminated),                                       
		.av_clken               (),                                          // (terminated),                                       
		.uav_clken              (1'b0),                                      // (terminated),                                       
		.av_outputenable        (),                                          // (terminated),                                       
		.uav_response           (),                                          // (terminated),                                       
		.av_response            (2'b00),                                     // (terminated),                                       
		.uav_writeresponsevalid (),                                          // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                       // (terminated),                                       
	);

	qsys_top_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) sys_manager_sysid_control_slave_translator (
		.clk                    (sys_manager_clk_100_out_clk_clk),                        //   input,   width = 1,                      clk.clk
		.reset                  (jtg_mst_reset_reset_bridge_in_reset_reset),              //   input,   width = 1,                    reset.reset
		.uav_address            (sys_manager_sysid_control_slave_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (sys_manager_sysid_control_slave_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (sys_manager_sysid_control_slave_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (sys_manager_sysid_control_slave_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (sys_manager_sysid_control_slave_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (sys_manager_sysid_control_slave_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (sys_manager_sysid_control_slave_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (sys_manager_sysid_control_slave_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (sys_manager_sysid_control_slave_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (sys_manager_sysid_control_slave_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (sys_manager_sysid_control_slave_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (sys_manager_sysid_control_slave_address),                //  output,   width = 1,      avalon_anti_slave_0.address
		.av_readdata            (sys_manager_sysid_control_slave_readdata),               //   input,  width = 32,                         .readdata
		.av_write               (),                                                       // (terminated),                                       
		.av_read                (),                                                       // (terminated),                                       
		.av_writedata           (),                                                       // (terminated),                                       
		.av_begintransfer       (),                                                       // (terminated),                                       
		.av_beginbursttransfer  (),                                                       // (terminated),                                       
		.av_burstcount          (),                                                       // (terminated),                                       
		.av_byteenable          (),                                                       // (terminated),                                       
		.av_readdatavalid       (1'b0),                                                   // (terminated),                                       
		.av_waitrequest         (1'b0),                                                   // (terminated),                                       
		.av_writebyteenable     (),                                                       // (terminated),                                       
		.av_lock                (),                                                       // (terminated),                                       
		.av_chipselect          (),                                                       // (terminated),                                       
		.av_clken               (),                                                       // (terminated),                                       
		.uav_clken              (1'b0),                                                   // (terminated),                                       
		.av_debugaccess         (),                                                       // (terminated),                                       
		.av_outputenable        (),                                                       // (terminated),                                       
		.uav_response           (),                                                       // (terminated),                                       
		.av_response            (2'b00),                                                  // (terminated),                                       
		.uav_writeresponsevalid (),                                                       // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                    // (terminated),                                       
	);

	qsys_top_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (5),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_translator (
		.clk                    (clk_ss_0_clk_csr_out_clk_clk),                                                  //   input,   width = 1,                      clk.clk
		.reset                  (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset),   //   input,   width = 1,                    reset.reset
		.uav_address            (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_address),                //  output,   width = 5,      avalon_anti_slave_0.address
		.av_write               (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_write),                  //  output,   width = 1,                         .write
		.av_read                (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_read),                   //  output,   width = 1,                         .read
		.av_readdata            (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_readdata),               //   input,  width = 32,                         .readdata
		.av_writedata           (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_writedata),              //  output,  width = 32,                         .writedata
		.av_readdatavalid       (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_readdatavalid),          //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_waitrequest),            //   input,   width = 1,                         .waitrequest
		.av_begintransfer       (),                                                                              // (terminated),                                       
		.av_beginbursttransfer  (),                                                                              // (terminated),                                       
		.av_burstcount          (),                                                                              // (terminated),                                       
		.av_byteenable          (),                                                                              // (terminated),                                       
		.av_writebyteenable     (),                                                                              // (terminated),                                       
		.av_lock                (),                                                                              // (terminated),                                       
		.av_chipselect          (),                                                                              // (terminated),                                       
		.av_clken               (),                                                                              // (terminated),                                       
		.uav_clken              (1'b0),                                                                          // (terminated),                                       
		.av_debugaccess         (),                                                                              // (terminated),                                       
		.av_outputenable        (),                                                                              // (terminated),                                       
		.uav_response           (),                                                                              // (terminated),                                       
		.av_response            (2'b00),                                                                         // (terminated),                                       
		.uav_writeresponsevalid (),                                                                              // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                                           // (terminated),                                       
	);

	qsys_top_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (18),
		.AV_DATA_W                      (128),
		.UAV_DATA_W                     (128),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (16),
		.UAV_BYTEENABLE_W               (16),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (5),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (16),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) jtg_mst_fpga_m2ocm_pb_s0_translator (
		.clk                    (sys_manager_clk_100_out_clk_clk),                 //   input,    width = 1,                      clk.clk
		.reset                  (jtg_mst_reset_reset_bridge_in_reset_reset),       //   input,    width = 1,                    reset.reset
		.uav_address            (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_address),       //   input,   width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_burstcount),    //   input,    width = 5,                         .burstcount
		.uav_read               (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_read),          //   input,    width = 1,                         .read
		.uav_write              (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_write),         //   input,    width = 1,                         .write
		.uav_waitrequest        (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_waitrequest),   //  output,    width = 1,                         .waitrequest
		.uav_readdatavalid      (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_readdatavalid), //  output,    width = 1,                         .readdatavalid
		.uav_byteenable         (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_byteenable),    //   input,   width = 16,                         .byteenable
		.uav_readdata           (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_readdata),      //  output,  width = 128,                         .readdata
		.uav_writedata          (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_writedata),     //   input,  width = 128,                         .writedata
		.uav_lock               (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_lock),          //   input,    width = 1,                         .lock
		.uav_debugaccess        (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_debugaccess),   //   input,    width = 1,                         .debugaccess
		.av_address             (jtg_mst_fpga_m2ocm_pb_s0_address),                //  output,   width = 18,      avalon_anti_slave_0.address
		.av_write               (jtg_mst_fpga_m2ocm_pb_s0_write),                  //  output,    width = 1,                         .write
		.av_read                (jtg_mst_fpga_m2ocm_pb_s0_read),                   //  output,    width = 1,                         .read
		.av_readdata            (jtg_mst_fpga_m2ocm_pb_s0_readdata),               //   input,  width = 128,                         .readdata
		.av_writedata           (jtg_mst_fpga_m2ocm_pb_s0_writedata),              //  output,  width = 128,                         .writedata
		.av_burstcount          (jtg_mst_fpga_m2ocm_pb_s0_burstcount),             //  output,    width = 1,                         .burstcount
		.av_byteenable          (jtg_mst_fpga_m2ocm_pb_s0_byteenable),             //  output,   width = 16,                         .byteenable
		.av_readdatavalid       (jtg_mst_fpga_m2ocm_pb_s0_readdatavalid),          //   input,    width = 1,                         .readdatavalid
		.av_waitrequest         (jtg_mst_fpga_m2ocm_pb_s0_waitrequest),            //   input,    width = 1,                         .waitrequest
		.av_debugaccess         (jtg_mst_fpga_m2ocm_pb_s0_debugaccess),            //  output,    width = 1,                         .debugaccess
		.av_begintransfer       (),                                                // (terminated),                                        
		.av_beginbursttransfer  (),                                                // (terminated),                                        
		.av_writebyteenable     (),                                                // (terminated),                                        
		.av_lock                (),                                                // (terminated),                                        
		.av_chipselect          (),                                                // (terminated),                                        
		.av_clken               (),                                                // (terminated),                                        
		.uav_clken              (1'b0),                                            // (terminated),                                        
		.av_outputenable        (),                                                // (terminated),                                        
		.uav_response           (),                                                // (terminated),                                        
		.av_response            (2'b00),                                           // (terminated),                                        
		.uav_writeresponsevalid (),                                                // (terminated),                                        
		.av_writeresponsevalid  (1'b0)                                             // (terminated),                                        
	);

	qsys_top_altera_merlin_axi_master_ni_1980_4qd7sla #(
		.ID_WIDTH                  (4),
		.ADDR_WIDTH                (21),
		.RDATA_WIDTH               (32),
		.WDATA_WIDTH               (32),
		.ADDR_USER_WIDTH           (1),
		.DATA_USER_WIDTH           (1),
		.AXI_BURST_LENGTH_WIDTH    (8),
		.AXI_LOCK_WIDTH            (1),
		.SAI_WIDTH                 (1),
		.ADDRCHK_WIDTH             (1),
		.USER_DATA_WIDTH           (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.AXI_VERSION               ("AXI4"),
		.ACE_LITE_SUPPORT          (0),
		.ROLE_BASED_USER           (0),
		.WRITE_ISSUING_CAPABILITY  (16),
		.READ_ISSUING_CAPABILITY   (16),
		.PKT_BEGIN_BURST           (101),
		.PKT_CACHE_H               (122),
		.PKT_CACHE_L               (119),
		.PKT_ADDR_SIDEBAND_H       (99),
		.PKT_ADDR_SIDEBAND_L       (99),
		.PKT_PROTECTION_H          (118),
		.PKT_PROTECTION_L          (116),
		.PKT_BURST_SIZE_H          (96),
		.PKT_BURST_SIZE_L          (94),
		.PKT_BURST_TYPE_H          (98),
		.PKT_BURST_TYPE_L          (97),
		.PKT_RESPONSE_STATUS_L     (123),
		.PKT_RESPONSE_STATUS_H     (124),
		.PKT_BURSTWRAP_H           (93),
		.PKT_BURSTWRAP_L           (87),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (108),
		.PKT_SRC_ID_L              (106),
		.PKT_DEST_ID_H             (111),
		.PKT_DEST_ID_L             (109),
		.PKT_THREAD_ID_H           (115),
		.PKT_THREAD_ID_L           (112),
		.PKT_QOS_L                 (102),
		.PKT_QOS_H                 (105),
		.PKT_ORI_BURST_SIZE_L      (125),
		.PKT_ORI_BURST_SIZE_H      (127),
		.PKT_DATA_SIDEBAND_H       (100),
		.PKT_DATA_SIDEBAND_L       (100),
		.PKT_DOMAIN_H              (135),
		.PKT_DOMAIN_L              (134),
		.PKT_SNOOP_H               (133),
		.PKT_SNOOP_L               (130),
		.PKT_BARRIER_H             (129),
		.PKT_BARRIER_L             (128),
		.PKT_WUNIQUE               (136),
		.PKT_EOP_OOO               (143),
		.PKT_SOP_OOO               (144),
		.PKT_POISON_H              (137),
		.PKT_POISON_L              (137),
		.PKT_DATACHK_H             (138),
		.PKT_DATACHK_L             (138),
		.PKT_ADDRCHK_H             (141),
		.PKT_ADDRCHK_L             (140),
		.PKT_SAI_H                 (142),
		.PKT_SAI_L                 (142),
		.PKT_USER_DATA_H           (139),
		.PKT_USER_DATA_L           (139),
		.ST_DATA_W                 (152),
		.ST_CHANNEL_W              (7),
		.ID                        (0),
		.SYNC_RESET                (1)
	) hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent (
		.aclk                   (sys_manager_clk_100_out_clk_clk),                                           //   input,    width = 1,              clk.clk
		.aresetn                (~jtg_mst_reset_reset_bridge_in_reset_reset),                                //   input,    width = 1,        clk_reset.reset_n
		.write_cp_valid         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_valid),             //  output,    width = 1,         write_cp.valid
		.write_cp_data          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_data),              //  output,  width = 152,                 .data
		.write_cp_startofpacket (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_startofpacket),     //  output,    width = 1,                 .startofpacket
		.write_cp_endofpacket   (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_endofpacket),       //  output,    width = 1,                 .endofpacket
		.write_cp_ready         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_ready),             //   input,    width = 1,                 .ready
		.write_rp_valid         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid),         //   input,    width = 1,         write_rp.valid
		.write_rp_data          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data),          //   input,  width = 152,                 .data
		.write_rp_channel       (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel),       //   input,    width = 7,                 .channel
		.write_rp_startofpacket (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket), //   input,    width = 1,                 .startofpacket
		.write_rp_endofpacket   (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),   //   input,    width = 1,                 .endofpacket
		.write_rp_ready         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready),         //  output,    width = 1,                 .ready
		.read_cp_valid          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_valid),              //  output,    width = 1,          read_cp.valid
		.read_cp_data           (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_data),               //  output,  width = 152,                 .data
		.read_cp_startofpacket  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_startofpacket),      //  output,    width = 1,                 .startofpacket
		.read_cp_endofpacket    (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_endofpacket),        //  output,    width = 1,                 .endofpacket
		.read_cp_ready          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_ready),              //   input,    width = 1,                 .ready
		.read_rp_valid          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid),         //   input,    width = 1,          read_rp.valid
		.read_rp_data           (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data),          //   input,  width = 152,                 .data
		.read_rp_channel        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel),       //   input,    width = 7,                 .channel
		.read_rp_startofpacket  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket), //   input,    width = 1,                 .startofpacket
		.read_rp_endofpacket    (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),   //   input,    width = 1,                 .endofpacket
		.read_rp_ready          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready),         //  output,    width = 1,                 .ready
		.awid                   (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awid),               //   input,    width = 4, altera_axi_slave.awid
		.awaddr                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awaddr),             //   input,   width = 21,                 .awaddr
		.awlen                  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awlen),              //   input,    width = 8,                 .awlen
		.awsize                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awsize),             //   input,    width = 3,                 .awsize
		.awburst                (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awburst),            //   input,    width = 2,                 .awburst
		.awlock                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awlock),             //   input,    width = 1,                 .awlock
		.awcache                (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awcache),            //   input,    width = 4,                 .awcache
		.awprot                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awprot),             //   input,    width = 3,                 .awprot
		.awuser                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awuser),             //   input,    width = 1,                 .awuser
		.awqos                  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awqos),              //   input,    width = 4,                 .awqos
		.awregion               (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awregion),           //   input,    width = 4,                 .awregion
		.awvalid                (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awvalid),            //   input,    width = 1,                 .awvalid
		.awready                (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_awready),            //  output,    width = 1,                 .awready
		.wdata                  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wdata),              //   input,   width = 32,                 .wdata
		.wstrb                  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wstrb),              //   input,    width = 4,                 .wstrb
		.wlast                  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wlast),              //   input,    width = 1,                 .wlast
		.wvalid                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wvalid),             //   input,    width = 1,                 .wvalid
		.wuser                  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wuser),              //   input,    width = 1,                 .wuser
		.wready                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_wready),             //  output,    width = 1,                 .wready
		.bid                    (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_bid),                //  output,    width = 4,                 .bid
		.bresp                  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_bresp),              //  output,    width = 2,                 .bresp
		.buser                  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_buser),              //  output,    width = 1,                 .buser
		.bvalid                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_bvalid),             //  output,    width = 1,                 .bvalid
		.bready                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_bready),             //   input,    width = 1,                 .bready
		.arid                   (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arid),               //   input,    width = 4,                 .arid
		.araddr                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_araddr),             //   input,   width = 21,                 .araddr
		.arlen                  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arlen),              //   input,    width = 8,                 .arlen
		.arsize                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arsize),             //   input,    width = 3,                 .arsize
		.arburst                (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arburst),            //   input,    width = 2,                 .arburst
		.arlock                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arlock),             //   input,    width = 1,                 .arlock
		.arcache                (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arcache),            //   input,    width = 4,                 .arcache
		.arprot                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arprot),             //   input,    width = 3,                 .arprot
		.aruser                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_aruser),             //   input,    width = 1,                 .aruser
		.arqos                  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arqos),              //   input,    width = 4,                 .arqos
		.arregion               (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arregion),           //   input,    width = 4,                 .arregion
		.arvalid                (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arvalid),            //   input,    width = 1,                 .arvalid
		.arready                (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_arready),            //  output,    width = 1,                 .arready
		.rid                    (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rid),                //  output,    width = 4,                 .rid
		.rdata                  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rdata),              //  output,   width = 32,                 .rdata
		.rresp                  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rresp),              //  output,    width = 2,                 .rresp
		.rlast                  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rlast),              //  output,    width = 1,                 .rlast
		.rvalid                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rvalid),             //  output,    width = 1,                 .rvalid
		.rready                 (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_rready),             //   input,    width = 1,                 .rready
		.ruser                  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_translator_m0_ruser),              //  output,    width = 1,                 .ruser
		.awuser_addrchk         (1'b0),                                                                      // (terminated),                                
		.awuser_sai             (1'b0),                                                                      // (terminated),                                
		.wuser_datachk          (4'b0000),                                                                   // (terminated),                                
		.wuser_data             (1'b0),                                                                      // (terminated),                                
		.wuser_poison           (1'b0),                                                                      // (terminated),                                
		.aruser_addrchk         (1'b0),                                                                      // (terminated),                                
		.aruser_sai             (1'b0),                                                                      // (terminated),                                
		.ruser_datachk          (),                                                                          // (terminated),                                
		.ruser_data             (),                                                                          // (terminated),                                
		.ruser_poison           (),                                                                          // (terminated),                                
		.wid                    (4'b0000),                                                                   // (terminated),                                
		.arsnoop                (4'b0000),                                                                   // (terminated),                                
		.ardomain               (2'b00),                                                                     // (terminated),                                
		.arbar                  (2'b00),                                                                     // (terminated),                                
		.awsnoop                (3'b000),                                                                    // (terminated),                                
		.awdomain               (2'b00),                                                                     // (terminated),                                
		.awbar                  (2'b00),                                                                     // (terminated),                                
		.awunique               (1'b0)                                                                       // (terminated),                                
	);

	qsys_top_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (136),
		.PKT_DOMAIN_H              (135),
		.PKT_DOMAIN_L              (134),
		.PKT_SNOOP_H               (133),
		.PKT_SNOOP_L               (130),
		.PKT_BARRIER_H             (129),
		.PKT_BARRIER_L             (128),
		.PKT_ORI_BURST_SIZE_H      (127),
		.PKT_ORI_BURST_SIZE_L      (125),
		.PKT_RESPONSE_STATUS_H     (124),
		.PKT_RESPONSE_STATUS_L     (123),
		.PKT_QOS_H                 (105),
		.PKT_QOS_L                 (102),
		.PKT_DATA_SIDEBAND_H       (100),
		.PKT_DATA_SIDEBAND_L       (100),
		.PKT_ADDR_SIDEBAND_H       (99),
		.PKT_ADDR_SIDEBAND_L       (99),
		.PKT_BURST_TYPE_H          (98),
		.PKT_BURST_TYPE_L          (97),
		.PKT_CACHE_H               (122),
		.PKT_CACHE_L               (119),
		.PKT_THREAD_ID_H           (115),
		.PKT_THREAD_ID_L           (112),
		.PKT_BURST_SIZE_H          (96),
		.PKT_BURST_SIZE_L          (94),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (101),
		.PKT_PROTECTION_H          (118),
		.PKT_PROTECTION_L          (116),
		.PKT_BURSTWRAP_H           (93),
		.PKT_BURSTWRAP_L           (87),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (108),
		.PKT_SRC_ID_L              (106),
		.PKT_DEST_ID_H             (111),
		.PKT_DEST_ID_L             (109),
		.PKT_POISON_H              (137),
		.PKT_POISON_L              (137),
		.PKT_DATACHK_H             (138),
		.PKT_DATACHK_L             (138),
		.PKT_ADDRCHK_H             (141),
		.PKT_ADDRCHK_L             (140),
		.PKT_SAI_H                 (142),
		.PKT_SAI_L                 (142),
		.PKT_USER_DATA_H           (139),
		.PKT_USER_DATA_L           (139),
		.ST_DATA_W                 (152),
		.ST_CHANNEL_W              (7),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (1),
		.BURSTWRAP_VALUE           (127),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) jtg_mst_fpga_m_master_agent (
		.clk                   (sys_manager_clk_100_out_clk_clk),                                          //   input,    width = 1,       clk.clk
		.reset                 (jtg_mst_reset_reset_bridge_in_reset_reset),                                //   input,    width = 1, clk_reset.reset
		.av_address            (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_address),       //   input,   width = 32,        av.address
		.av_write              (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_writedata),     //   input,   width = 32,          .writedata
		.av_readdata           (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_readdata),      //  output,   width = 32,          .readdata
		.av_waitrequest        (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_byteenable),    //   input,    width = 4,          .byteenable
		.av_burstcount         (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_burstcount),    //   input,    width = 3,          .burstcount
		.av_debugaccess        (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (jtg_mst_fpga_m_master_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (jtg_mst_fpga_m_master_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (jtg_mst_fpga_m_master_agent_cp_data),                                      //  output,  width = 152,          .data
		.cp_startofpacket      (jtg_mst_fpga_m_master_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (jtg_mst_fpga_m_master_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (jtg_mst_fpga_m_master_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (jtg_mst_fpga_m_master_limiter_rsp_src_valid),                              //   input,    width = 1,        rp.valid
		.rp_data               (jtg_mst_fpga_m_master_limiter_rsp_src_data),                               //   input,  width = 152,          .data
		.rp_channel            (jtg_mst_fpga_m_master_limiter_rsp_src_channel),                            //   input,    width = 7,          .channel
		.rp_startofpacket      (jtg_mst_fpga_m_master_limiter_rsp_src_startofpacket),                      //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (jtg_mst_fpga_m_master_limiter_rsp_src_endofpacket),                        //   input,    width = 1,          .endofpacket
		.rp_ready              (jtg_mst_fpga_m_master_limiter_rsp_src_ready),                              //  output,    width = 1,          .ready
		.av_response           (),                                                                         // (terminated),                         
		.av_writeresponsevalid ()                                                                          // (terminated),                         
	);

	qsys_top_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (127),
		.PKT_ORI_BURST_SIZE_L      (125),
		.PKT_RESPONSE_STATUS_H     (124),
		.PKT_RESPONSE_STATUS_L     (123),
		.PKT_BURST_SIZE_H          (96),
		.PKT_BURST_SIZE_L          (94),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (101),
		.PKT_PROTECTION_H          (118),
		.PKT_PROTECTION_L          (116),
		.PKT_BURSTWRAP_H           (93),
		.PKT_BURSTWRAP_L           (87),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (108),
		.PKT_SRC_ID_L              (106),
		.PKT_DEST_ID_H             (111),
		.PKT_DEST_ID_L             (109),
		.PKT_POISON_H              (137),
		.PKT_POISON_L              (137),
		.PKT_DATACHK_H             (138),
		.PKT_DATACHK_L             (138),
		.PKT_SAI_H                 (142),
		.PKT_SAI_L                 (142),
		.PKT_ADDRCHK_H             (141),
		.PKT_ADDRCHK_L             (140),
		.PKT_USER_DATA_H           (139),
		.PKT_USER_DATA_L           (139),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (7),
		.ST_DATA_W                 (152),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) hps_sub_sys_acp_0_csr_agent (
		.clk                     (sys_manager_clk_100_out_clk_clk),                        //   input,    width = 1,             clk.clk
		.reset                   (jtg_mst_reset_reset_bridge_in_reset_reset),              //   input,    width = 1,       clk_reset.reset
		.m0_address              (hps_sub_sys_acp_0_csr_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (hps_sub_sys_acp_0_csr_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (hps_sub_sys_acp_0_csr_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (hps_sub_sys_acp_0_csr_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (hps_sub_sys_acp_0_csr_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (hps_sub_sys_acp_0_csr_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (hps_sub_sys_acp_0_csr_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (hps_sub_sys_acp_0_csr_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (hps_sub_sys_acp_0_csr_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (hps_sub_sys_acp_0_csr_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (hps_sub_sys_acp_0_csr_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (hps_sub_sys_acp_0_csr_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (hps_sub_sys_acp_0_csr_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (hps_sub_sys_acp_0_csr_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (hps_sub_sys_acp_0_csr_agent_rp_data),                    //  output,  width = 152,                .data
		.rp_startofpacket        (hps_sub_sys_acp_0_csr_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (agent_pipeline_source0_ready),                           //  output,    width = 1,              cp.ready
		.cp_valid                (agent_pipeline_source0_valid),                           //   input,    width = 1,                .valid
		.cp_data                 (agent_pipeline_source0_data),                            //   input,  width = 152,                .data
		.cp_startofpacket        (agent_pipeline_source0_startofpacket),                   //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (agent_pipeline_source0_endofpacket),                     //   input,    width = 1,                .endofpacket
		.cp_channel              (agent_pipeline_source0_channel),                         //   input,    width = 7,                .channel
		.rf_sink_ready           (hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_data),          //   input,  width = 153,                .data
		.rf_source_ready         (hps_sub_sys_acp_0_csr_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (hps_sub_sys_acp_0_csr_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (hps_sub_sys_acp_0_csr_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (hps_sub_sys_acp_0_csr_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (hps_sub_sys_acp_0_csr_agent_rf_source_data),             //  output,  width = 153,                .data
		.rdata_fifo_sink_ready   (hps_sub_sys_acp_0_csr_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (hps_sub_sys_acp_0_csr_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (hps_sub_sys_acp_0_csr_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (hps_sub_sys_acp_0_csr_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (hps_sub_sys_acp_0_csr_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (hps_sub_sys_acp_0_csr_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                  // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                   // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                    // (terminated),                               
	);

	qsys_top_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (153),
		.FIFO_DEPTH          (3),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) hps_sub_sys_acp_0_csr_agent_rsp_fifo (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (hps_sub_sys_acp_0_csr_agent_rf_source_data),                          //   input,  width = 153,        in.data
		.in_valid          (hps_sub_sys_acp_0_csr_agent_rf_source_valid),                         //   input,    width = 1,          .valid
		.in_ready          (hps_sub_sys_acp_0_csr_agent_rf_source_ready),                         //  output,    width = 1,          .ready
		.in_startofpacket  (hps_sub_sys_acp_0_csr_agent_rf_source_startofpacket),                 //   input,    width = 1,          .startofpacket
		.in_endofpacket    (hps_sub_sys_acp_0_csr_agent_rf_source_endofpacket),                   //   input,    width = 1,          .endofpacket
		.out_data          (hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_data),                       //  output,  width = 153,       out.data
		.out_valid         (hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_valid),                      //  output,    width = 1,          .valid
		.out_ready         (hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_ready),                      //   input,    width = 1,          .ready
		.out_startofpacket (hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_startofpacket),              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (hps_sub_sys_acp_0_csr_agent_rsp_fifo_out_endofpacket),                //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                               // (terminated),                         
		.csr_read          (1'b0),                                                                // (terminated),                         
		.csr_write         (1'b0),                                                                // (terminated),                         
		.csr_readdata      (),                                                                    // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated),                         
		.almost_full_data  (),                                                                    // (terminated),                         
		.almost_empty_data (),                                                                    // (terminated),                         
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.in_error          (1'b0),                                                                // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_channel        (1'b0),                                                                // (terminated),                         
		.out_channel       ()                                                                     // (terminated),                         
	);

	qsys_top_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (3),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) hps_sub_sys_acp_0_csr_agent_rdata_fifo (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,   width = 1,       clk.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (hps_sub_sys_acp_0_csr_agent_rdata_fifo_src_data),                     //   input,  width = 34,        in.data
		.in_valid          (hps_sub_sys_acp_0_csr_agent_rdata_fifo_src_valid),                    //   input,   width = 1,          .valid
		.in_ready          (hps_sub_sys_acp_0_csr_agent_rdata_fifo_src_ready),                    //  output,   width = 1,          .ready
		.out_data          (hps_sub_sys_acp_0_csr_agent_rdata_fifo_out_data),                     //  output,  width = 34,       out.data
		.out_valid         (hps_sub_sys_acp_0_csr_agent_rdata_fifo_out_valid),                    //  output,   width = 1,          .valid
		.out_ready         (hps_sub_sys_acp_0_csr_agent_rdata_fifo_out_ready),                    //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                               // (terminated),                        
		.csr_read          (1'b0),                                                                // (terminated),                        
		.csr_write         (1'b0),                                                                // (terminated),                        
		.csr_readdata      (),                                                                    // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated),                        
		.almost_full_data  (),                                                                    // (terminated),                        
		.almost_empty_data (),                                                                    // (terminated),                        
		.in_startofpacket  (1'b0),                                                                // (terminated),                        
		.in_endofpacket    (1'b0),                                                                // (terminated),                        
		.out_startofpacket (),                                                                    // (terminated),                        
		.out_endofpacket   (),                                                                    // (terminated),                        
		.in_empty          (1'b0),                                                                // (terminated),                        
		.out_empty         (),                                                                    // (terminated),                        
		.in_error          (1'b0),                                                                // (terminated),                        
		.out_error         (),                                                                    // (terminated),                        
		.in_channel        (1'b0),                                                                // (terminated),                        
		.out_channel       ()                                                                     // (terminated),                        
	);

	qsys_top_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (127),
		.PKT_ORI_BURST_SIZE_L      (125),
		.PKT_RESPONSE_STATUS_H     (124),
		.PKT_RESPONSE_STATUS_L     (123),
		.PKT_BURST_SIZE_H          (96),
		.PKT_BURST_SIZE_L          (94),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (101),
		.PKT_PROTECTION_H          (118),
		.PKT_PROTECTION_L          (116),
		.PKT_BURSTWRAP_H           (93),
		.PKT_BURSTWRAP_L           (87),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (108),
		.PKT_SRC_ID_L              (106),
		.PKT_DEST_ID_H             (111),
		.PKT_DEST_ID_L             (109),
		.PKT_POISON_H              (137),
		.PKT_POISON_L              (137),
		.PKT_DATACHK_H             (138),
		.PKT_DATACHK_L             (138),
		.PKT_SAI_H                 (142),
		.PKT_SAI_L                 (142),
		.PKT_ADDRCHK_H             (141),
		.PKT_ADDRCHK_L             (140),
		.PKT_USER_DATA_H           (139),
		.PKT_USER_DATA_L           (139),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (7),
		.ST_DATA_W                 (152),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) phipps_peak_0_h2f_lw_bridge_s0_agent (
		.clk                     (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,    width = 1,             clk.clk
		.reset                   (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_address),                             //  output,   width = 32,              m0.address
		.m0_burstcount           (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_burstcount),                          //  output,    width = 3,                .burstcount
		.m0_byteenable           (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_byteenable),                          //  output,    width = 4,                .byteenable
		.m0_debugaccess          (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_debugaccess),                         //  output,    width = 1,                .debugaccess
		.m0_lock                 (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_lock),                                //  output,    width = 1,                .lock
		.m0_readdata             (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_readdata),                            //   input,   width = 32,                .readdata
		.m0_readdatavalid        (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_readdatavalid),                       //   input,    width = 1,                .readdatavalid
		.m0_read                 (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_read),                                //  output,    width = 1,                .read
		.m0_waitrequest          (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_waitrequest),                         //   input,    width = 1,                .waitrequest
		.m0_writedata            (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_writedata),                           //  output,   width = 32,                .writedata
		.m0_write                (phipps_peak_0_h2f_lw_bridge_s0_agent_m0_write),                               //  output,    width = 1,                .write
		.rp_endofpacket          (phipps_peak_0_h2f_lw_bridge_s0_agent_rp_endofpacket),                         //  output,    width = 1,              rp.endofpacket
		.rp_ready                (phipps_peak_0_h2f_lw_bridge_s0_agent_rp_ready),                               //   input,    width = 1,                .ready
		.rp_valid                (phipps_peak_0_h2f_lw_bridge_s0_agent_rp_valid),                               //  output,    width = 1,                .valid
		.rp_data                 (phipps_peak_0_h2f_lw_bridge_s0_agent_rp_data),                                //  output,  width = 152,                .data
		.rp_startofpacket        (phipps_peak_0_h2f_lw_bridge_s0_agent_rp_startofpacket),                       //  output,    width = 1,                .startofpacket
		.cp_ready                (agent_pipeline_002_source0_ready),                                            //  output,    width = 1,              cp.ready
		.cp_valid                (agent_pipeline_002_source0_valid),                                            //   input,    width = 1,                .valid
		.cp_data                 (agent_pipeline_002_source0_data),                                             //   input,  width = 152,                .data
		.cp_startofpacket        (agent_pipeline_002_source0_startofpacket),                                    //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (agent_pipeline_002_source0_endofpacket),                                      //   input,    width = 1,                .endofpacket
		.cp_channel              (agent_pipeline_002_source0_channel),                                          //   input,    width = 7,                .channel
		.rf_sink_ready           (phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready),                     //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid),                     //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket),             //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket),               //   input,    width = 1,                .endofpacket
		.rf_sink_data            (phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_data),                      //   input,  width = 153,                .data
		.rf_source_ready         (phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_ready),                        //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_valid),                        //  output,    width = 1,                .valid
		.rf_source_startofpacket (phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_startofpacket),                //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_endofpacket),                  //  output,    width = 1,                .endofpacket
		.rf_source_data          (phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_data),                         //  output,  width = 153,                .data
		.rdata_fifo_sink_ready   (phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_out_ready),                   //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_out_valid),                   //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_out_data),                    //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready),                   //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid),                   //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_data),                    //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                       // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                        // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                         // (terminated),                               
	);

	qsys_top_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (153),
		.FIFO_DEPTH          (5),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.in_data           (phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_data),             //   input,  width = 153,        in.data
		.in_valid          (phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (phipps_peak_0_h2f_lw_bridge_s0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_data),          //  output,  width = 153,       out.data
		.out_valid         (phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (phipps_peak_0_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                           // (terminated),                         
		.csr_read          (1'b0),                                                            // (terminated),                         
		.csr_write         (1'b0),                                                            // (terminated),                         
		.csr_readdata      (),                                                                // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                            // (terminated),                         
		.almost_full_data  (),                                                                // (terminated),                         
		.almost_empty_data (),                                                                // (terminated),                         
		.in_empty          (1'b0),                                                            // (terminated),                         
		.out_empty         (),                                                                // (terminated),                         
		.in_error          (1'b0),                                                            // (terminated),                         
		.out_error         (),                                                                // (terminated),                         
		.in_channel        (1'b0),                                                            // (terminated),                         
		.out_channel       ()                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                              //   input,   width = 1,       clk.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),    //   input,   width = 1, clk_reset.reset
		.in_data           (phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (phipps_peak_0_h2f_lw_bridge_s0_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                     // (terminated),                        
		.csr_read          (1'b0),                                                      // (terminated),                        
		.csr_write         (1'b0),                                                      // (terminated),                        
		.csr_readdata      (),                                                          // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated),                        
		.almost_full_data  (),                                                          // (terminated),                        
		.almost_empty_data (),                                                          // (terminated),                        
		.in_startofpacket  (1'b0),                                                      // (terminated),                        
		.in_endofpacket    (1'b0),                                                      // (terminated),                        
		.out_startofpacket (),                                                          // (terminated),                        
		.out_endofpacket   (),                                                          // (terminated),                        
		.in_empty          (1'b0),                                                      // (terminated),                        
		.out_empty         (),                                                          // (terminated),                        
		.in_error          (1'b0),                                                      // (terminated),                        
		.out_error         (),                                                          // (terminated),                        
		.in_channel        (1'b0),                                                      // (terminated),                        
		.out_channel       ()                                                           // (terminated),                        
	);

	qsys_top_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (127),
		.PKT_ORI_BURST_SIZE_L      (125),
		.PKT_RESPONSE_STATUS_H     (124),
		.PKT_RESPONSE_STATUS_L     (123),
		.PKT_BURST_SIZE_H          (96),
		.PKT_BURST_SIZE_L          (94),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (101),
		.PKT_PROTECTION_H          (118),
		.PKT_PROTECTION_L          (116),
		.PKT_BURSTWRAP_H           (93),
		.PKT_BURSTWRAP_L           (87),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (108),
		.PKT_SRC_ID_L              (106),
		.PKT_DEST_ID_H             (111),
		.PKT_DEST_ID_L             (109),
		.PKT_POISON_H              (137),
		.PKT_POISON_L              (137),
		.PKT_DATACHK_H             (138),
		.PKT_DATACHK_L             (138),
		.PKT_SAI_H                 (142),
		.PKT_SAI_L                 (142),
		.PKT_ADDRCHK_H             (141),
		.PKT_ADDRCHK_L             (140),
		.PKT_USER_DATA_H           (139),
		.PKT_USER_DATA_L           (139),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (7),
		.ST_DATA_W                 (152),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) dfd_subsystem_h2f_lw_bridge_s0_agent (
		.clk                     (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,    width = 1,             clk.clk
		.reset                   (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_address),                             //  output,   width = 32,              m0.address
		.m0_burstcount           (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_burstcount),                          //  output,    width = 3,                .burstcount
		.m0_byteenable           (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_byteenable),                          //  output,    width = 4,                .byteenable
		.m0_debugaccess          (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_debugaccess),                         //  output,    width = 1,                .debugaccess
		.m0_lock                 (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_lock),                                //  output,    width = 1,                .lock
		.m0_readdata             (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_readdata),                            //   input,   width = 32,                .readdata
		.m0_readdatavalid        (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_readdatavalid),                       //   input,    width = 1,                .readdatavalid
		.m0_read                 (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_read),                                //  output,    width = 1,                .read
		.m0_waitrequest          (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_waitrequest),                         //   input,    width = 1,                .waitrequest
		.m0_writedata            (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_writedata),                           //  output,   width = 32,                .writedata
		.m0_write                (dfd_subsystem_h2f_lw_bridge_s0_agent_m0_write),                               //  output,    width = 1,                .write
		.rp_endofpacket          (dfd_subsystem_h2f_lw_bridge_s0_agent_rp_endofpacket),                         //  output,    width = 1,              rp.endofpacket
		.rp_ready                (dfd_subsystem_h2f_lw_bridge_s0_agent_rp_ready),                               //   input,    width = 1,                .ready
		.rp_valid                (dfd_subsystem_h2f_lw_bridge_s0_agent_rp_valid),                               //  output,    width = 1,                .valid
		.rp_data                 (dfd_subsystem_h2f_lw_bridge_s0_agent_rp_data),                                //  output,  width = 152,                .data
		.rp_startofpacket        (dfd_subsystem_h2f_lw_bridge_s0_agent_rp_startofpacket),                       //  output,    width = 1,                .startofpacket
		.cp_ready                (agent_pipeline_004_source0_ready),                                            //  output,    width = 1,              cp.ready
		.cp_valid                (agent_pipeline_004_source0_valid),                                            //   input,    width = 1,                .valid
		.cp_data                 (agent_pipeline_004_source0_data),                                             //   input,  width = 152,                .data
		.cp_startofpacket        (agent_pipeline_004_source0_startofpacket),                                    //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (agent_pipeline_004_source0_endofpacket),                                      //   input,    width = 1,                .endofpacket
		.cp_channel              (agent_pipeline_004_source0_channel),                                          //   input,    width = 7,                .channel
		.rf_sink_ready           (dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready),                     //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid),                     //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket),             //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket),               //   input,    width = 1,                .endofpacket
		.rf_sink_data            (dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_data),                      //   input,  width = 153,                .data
		.rf_source_ready         (dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_ready),                        //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_valid),                        //  output,    width = 1,                .valid
		.rf_source_startofpacket (dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_startofpacket),                //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_endofpacket),                  //  output,    width = 1,                .endofpacket
		.rf_source_data          (dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_data),                         //  output,  width = 153,                .data
		.rdata_fifo_sink_ready   (dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_out_ready),                   //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_out_valid),                   //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_out_data),                    //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready),                   //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid),                   //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_src_data),                    //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                       // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                        // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                         // (terminated),                               
	);

	qsys_top_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (153),
		.FIFO_DEPTH          (5),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                                    //   input,    width = 1,       clk.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),          //   input,    width = 1, clk_reset.reset
		.in_data           (dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_data),             //   input,  width = 153,        in.data
		.in_valid          (dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (dfd_subsystem_h2f_lw_bridge_s0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_data),          //  output,  width = 153,       out.data
		.out_valid         (dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (dfd_subsystem_h2f_lw_bridge_s0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                           // (terminated),                         
		.csr_read          (1'b0),                                                            // (terminated),                         
		.csr_write         (1'b0),                                                            // (terminated),                         
		.csr_readdata      (),                                                                // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                            // (terminated),                         
		.almost_full_data  (),                                                                // (terminated),                         
		.almost_empty_data (),                                                                // (terminated),                         
		.in_empty          (1'b0),                                                            // (terminated),                         
		.out_empty         (),                                                                // (terminated),                         
		.in_error          (1'b0),                                                            // (terminated),                         
		.out_error         (),                                                                // (terminated),                         
		.in_channel        (1'b0),                                                            // (terminated),                         
		.out_channel       ()                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                              //   input,   width = 1,       clk.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),    //   input,   width = 1, clk_reset.reset
		.in_data           (dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (dfd_subsystem_h2f_lw_bridge_s0_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                     // (terminated),                        
		.csr_read          (1'b0),                                                      // (terminated),                        
		.csr_write         (1'b0),                                                      // (terminated),                        
		.csr_readdata      (),                                                          // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated),                        
		.almost_full_data  (),                                                          // (terminated),                        
		.almost_empty_data (),                                                          // (terminated),                        
		.in_startofpacket  (1'b0),                                                      // (terminated),                        
		.in_endofpacket    (1'b0),                                                      // (terminated),                        
		.out_startofpacket (),                                                          // (terminated),                        
		.out_endofpacket   (),                                                          // (terminated),                        
		.in_empty          (1'b0),                                                      // (terminated),                        
		.out_empty         (),                                                          // (terminated),                        
		.in_error          (1'b0),                                                      // (terminated),                        
		.out_error         (),                                                          // (terminated),                        
		.in_channel        (1'b0),                                                      // (terminated),                        
		.out_channel       ()                                                           // (terminated),                        
	);

	qsys_top_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (127),
		.PKT_ORI_BURST_SIZE_L      (125),
		.PKT_RESPONSE_STATUS_H     (124),
		.PKT_RESPONSE_STATUS_L     (123),
		.PKT_BURST_SIZE_H          (96),
		.PKT_BURST_SIZE_L          (94),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (101),
		.PKT_PROTECTION_H          (118),
		.PKT_PROTECTION_L          (116),
		.PKT_BURSTWRAP_H           (93),
		.PKT_BURSTWRAP_L           (87),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (108),
		.PKT_SRC_ID_L              (106),
		.PKT_DEST_ID_H             (111),
		.PKT_DEST_ID_L             (109),
		.PKT_POISON_H              (137),
		.PKT_POISON_L              (137),
		.PKT_DATACHK_H             (138),
		.PKT_DATACHK_L             (138),
		.PKT_SAI_H                 (142),
		.PKT_SAI_L                 (142),
		.PKT_ADDRCHK_H             (141),
		.PKT_ADDRCHK_L             (140),
		.PKT_USER_DATA_H           (139),
		.PKT_USER_DATA_L           (139),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (7),
		.ST_DATA_W                 (152),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) periph_pb_cpu_0_s0_agent (
		.clk                     (sys_manager_clk_100_out_clk_clk),                     //   input,    width = 1,             clk.clk
		.reset                   (jtg_mst_reset_reset_bridge_in_reset_reset),           //   input,    width = 1,       clk_reset.reset
		.m0_address              (periph_pb_cpu_0_s0_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (periph_pb_cpu_0_s0_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (periph_pb_cpu_0_s0_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (periph_pb_cpu_0_s0_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (periph_pb_cpu_0_s0_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (periph_pb_cpu_0_s0_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (periph_pb_cpu_0_s0_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (periph_pb_cpu_0_s0_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (periph_pb_cpu_0_s0_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (periph_pb_cpu_0_s0_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (periph_pb_cpu_0_s0_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (periph_pb_cpu_0_s0_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (periph_pb_cpu_0_s0_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (periph_pb_cpu_0_s0_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (periph_pb_cpu_0_s0_agent_rp_data),                    //  output,  width = 152,                .data
		.rp_startofpacket        (periph_pb_cpu_0_s0_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (agent_pipeline_006_source0_ready),                    //  output,    width = 1,              cp.ready
		.cp_valid                (agent_pipeline_006_source0_valid),                    //   input,    width = 1,                .valid
		.cp_data                 (agent_pipeline_006_source0_data),                     //   input,  width = 152,                .data
		.cp_startofpacket        (agent_pipeline_006_source0_startofpacket),            //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (agent_pipeline_006_source0_endofpacket),              //   input,    width = 1,                .endofpacket
		.cp_channel              (agent_pipeline_006_source0_channel),                  //   input,    width = 7,                .channel
		.rf_sink_ready           (periph_pb_cpu_0_s0_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (periph_pb_cpu_0_s0_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (periph_pb_cpu_0_s0_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (periph_pb_cpu_0_s0_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (periph_pb_cpu_0_s0_agent_rsp_fifo_out_data),          //   input,  width = 153,                .data
		.rf_source_ready         (periph_pb_cpu_0_s0_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (periph_pb_cpu_0_s0_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (periph_pb_cpu_0_s0_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (periph_pb_cpu_0_s0_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (periph_pb_cpu_0_s0_agent_rf_source_data),             //  output,  width = 153,                .data
		.rdata_fifo_sink_ready   (periph_pb_cpu_0_s0_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (periph_pb_cpu_0_s0_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (periph_pb_cpu_0_s0_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (periph_pb_cpu_0_s0_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (periph_pb_cpu_0_s0_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (periph_pb_cpu_0_s0_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                               // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                 // (terminated),                               
	);

	qsys_top_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (153),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) periph_pb_cpu_0_s0_agent_rsp_fifo (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (periph_pb_cpu_0_s0_agent_rf_source_data),                             //   input,  width = 153,        in.data
		.in_valid          (periph_pb_cpu_0_s0_agent_rf_source_valid),                            //   input,    width = 1,          .valid
		.in_ready          (periph_pb_cpu_0_s0_agent_rf_source_ready),                            //  output,    width = 1,          .ready
		.in_startofpacket  (periph_pb_cpu_0_s0_agent_rf_source_startofpacket),                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (periph_pb_cpu_0_s0_agent_rf_source_endofpacket),                      //   input,    width = 1,          .endofpacket
		.out_data          (periph_pb_cpu_0_s0_agent_rsp_fifo_out_data),                          //  output,  width = 153,       out.data
		.out_valid         (periph_pb_cpu_0_s0_agent_rsp_fifo_out_valid),                         //  output,    width = 1,          .valid
		.out_ready         (periph_pb_cpu_0_s0_agent_rsp_fifo_out_ready),                         //   input,    width = 1,          .ready
		.out_startofpacket (periph_pb_cpu_0_s0_agent_rsp_fifo_out_startofpacket),                 //  output,    width = 1,          .startofpacket
		.out_endofpacket   (periph_pb_cpu_0_s0_agent_rsp_fifo_out_endofpacket),                   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                               // (terminated),                         
		.csr_read          (1'b0),                                                                // (terminated),                         
		.csr_write         (1'b0),                                                                // (terminated),                         
		.csr_readdata      (),                                                                    // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated),                         
		.almost_full_data  (),                                                                    // (terminated),                         
		.almost_empty_data (),                                                                    // (terminated),                         
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.in_error          (1'b0),                                                                // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_channel        (1'b0),                                                                // (terminated),                         
		.out_channel       ()                                                                     // (terminated),                         
	);

	qsys_top_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) periph_pb_cpu_0_s0_agent_rdata_fifo (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,   width = 1,       clk.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (periph_pb_cpu_0_s0_agent_rdata_fifo_src_data),                        //   input,  width = 34,        in.data
		.in_valid          (periph_pb_cpu_0_s0_agent_rdata_fifo_src_valid),                       //   input,   width = 1,          .valid
		.in_ready          (periph_pb_cpu_0_s0_agent_rdata_fifo_src_ready),                       //  output,   width = 1,          .ready
		.out_data          (periph_pb_cpu_0_s0_agent_rdata_fifo_out_data),                        //  output,  width = 34,       out.data
		.out_valid         (periph_pb_cpu_0_s0_agent_rdata_fifo_out_valid),                       //  output,   width = 1,          .valid
		.out_ready         (periph_pb_cpu_0_s0_agent_rdata_fifo_out_ready),                       //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                               // (terminated),                        
		.csr_read          (1'b0),                                                                // (terminated),                        
		.csr_write         (1'b0),                                                                // (terminated),                        
		.csr_readdata      (),                                                                    // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated),                        
		.almost_full_data  (),                                                                    // (terminated),                        
		.almost_empty_data (),                                                                    // (terminated),                        
		.in_startofpacket  (1'b0),                                                                // (terminated),                        
		.in_endofpacket    (1'b0),                                                                // (terminated),                        
		.out_startofpacket (),                                                                    // (terminated),                        
		.out_endofpacket   (),                                                                    // (terminated),                        
		.in_empty          (1'b0),                                                                // (terminated),                        
		.out_empty         (),                                                                    // (terminated),                        
		.in_error          (1'b0),                                                                // (terminated),                        
		.out_error         (),                                                                    // (terminated),                        
		.in_channel        (1'b0),                                                                // (terminated),                        
		.out_channel       ()                                                                     // (terminated),                        
	);

	qsys_top_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (127),
		.PKT_ORI_BURST_SIZE_L      (125),
		.PKT_RESPONSE_STATUS_H     (124),
		.PKT_RESPONSE_STATUS_L     (123),
		.PKT_BURST_SIZE_H          (96),
		.PKT_BURST_SIZE_L          (94),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (101),
		.PKT_PROTECTION_H          (118),
		.PKT_PROTECTION_L          (116),
		.PKT_BURSTWRAP_H           (93),
		.PKT_BURSTWRAP_L           (87),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (108),
		.PKT_SRC_ID_L              (106),
		.PKT_DEST_ID_H             (111),
		.PKT_DEST_ID_L             (109),
		.PKT_POISON_H              (137),
		.PKT_POISON_L              (137),
		.PKT_DATACHK_H             (138),
		.PKT_DATACHK_L             (138),
		.PKT_SAI_H                 (142),
		.PKT_SAI_L                 (142),
		.PKT_ADDRCHK_H             (141),
		.PKT_ADDRCHK_L             (140),
		.PKT_USER_DATA_H           (139),
		.PKT_USER_DATA_L           (139),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (7),
		.ST_DATA_W                 (152),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) sys_manager_sysid_control_slave_agent (
		.clk                     (sys_manager_clk_100_out_clk_clk),                                  //   input,    width = 1,             clk.clk
		.reset                   (jtg_mst_reset_reset_bridge_in_reset_reset),                        //   input,    width = 1,       clk_reset.reset
		.m0_address              (sys_manager_sysid_control_slave_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (sys_manager_sysid_control_slave_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (sys_manager_sysid_control_slave_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (sys_manager_sysid_control_slave_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (sys_manager_sysid_control_slave_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (sys_manager_sysid_control_slave_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (sys_manager_sysid_control_slave_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (sys_manager_sysid_control_slave_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (sys_manager_sysid_control_slave_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (sys_manager_sysid_control_slave_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (sys_manager_sysid_control_slave_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (sys_manager_sysid_control_slave_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (sys_manager_sysid_control_slave_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (sys_manager_sysid_control_slave_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (sys_manager_sysid_control_slave_agent_rp_data),                    //  output,  width = 152,                .data
		.rp_startofpacket        (sys_manager_sysid_control_slave_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (agent_pipeline_008_source0_ready),                                 //  output,    width = 1,              cp.ready
		.cp_valid                (agent_pipeline_008_source0_valid),                                 //   input,    width = 1,                .valid
		.cp_data                 (agent_pipeline_008_source0_data),                                  //   input,  width = 152,                .data
		.cp_startofpacket        (agent_pipeline_008_source0_startofpacket),                         //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (agent_pipeline_008_source0_endofpacket),                           //   input,    width = 1,                .endofpacket
		.cp_channel              (agent_pipeline_008_source0_channel),                               //   input,    width = 7,                .channel
		.rf_sink_ready           (sys_manager_sysid_control_slave_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (sys_manager_sysid_control_slave_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (sys_manager_sysid_control_slave_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (sys_manager_sysid_control_slave_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (sys_manager_sysid_control_slave_agent_rsp_fifo_out_data),          //   input,  width = 153,                .data
		.rf_source_ready         (sys_manager_sysid_control_slave_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (sys_manager_sysid_control_slave_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (sys_manager_sysid_control_slave_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (sys_manager_sysid_control_slave_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (sys_manager_sysid_control_slave_agent_rf_source_data),             //  output,  width = 153,                .data
		.rdata_fifo_sink_ready   (sys_manager_sysid_control_slave_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (sys_manager_sysid_control_slave_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (sys_manager_sysid_control_slave_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (sys_manager_sysid_control_slave_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sys_manager_sysid_control_slave_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (sys_manager_sysid_control_slave_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                            // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                             // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                              // (terminated),                               
	);

	qsys_top_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (153),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) sys_manager_sysid_control_slave_agent_rsp_fifo (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (sys_manager_sysid_control_slave_agent_rf_source_data),                //   input,  width = 153,        in.data
		.in_valid          (sys_manager_sysid_control_slave_agent_rf_source_valid),               //   input,    width = 1,          .valid
		.in_ready          (sys_manager_sysid_control_slave_agent_rf_source_ready),               //  output,    width = 1,          .ready
		.in_startofpacket  (sys_manager_sysid_control_slave_agent_rf_source_startofpacket),       //   input,    width = 1,          .startofpacket
		.in_endofpacket    (sys_manager_sysid_control_slave_agent_rf_source_endofpacket),         //   input,    width = 1,          .endofpacket
		.out_data          (sys_manager_sysid_control_slave_agent_rsp_fifo_out_data),             //  output,  width = 153,       out.data
		.out_valid         (sys_manager_sysid_control_slave_agent_rsp_fifo_out_valid),            //  output,    width = 1,          .valid
		.out_ready         (sys_manager_sysid_control_slave_agent_rsp_fifo_out_ready),            //   input,    width = 1,          .ready
		.out_startofpacket (sys_manager_sysid_control_slave_agent_rsp_fifo_out_startofpacket),    //  output,    width = 1,          .startofpacket
		.out_endofpacket   (sys_manager_sysid_control_slave_agent_rsp_fifo_out_endofpacket),      //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                               // (terminated),                         
		.csr_read          (1'b0),                                                                // (terminated),                         
		.csr_write         (1'b0),                                                                // (terminated),                         
		.csr_readdata      (),                                                                    // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated),                         
		.almost_full_data  (),                                                                    // (terminated),                         
		.almost_empty_data (),                                                                    // (terminated),                         
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.in_error          (1'b0),                                                                // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_channel        (1'b0),                                                                // (terminated),                         
		.out_channel       ()                                                                     // (terminated),                         
	);

	qsys_top_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) sys_manager_sysid_control_slave_agent_rdata_fifo (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,   width = 1,       clk.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (sys_manager_sysid_control_slave_agent_rdata_fifo_src_data),           //   input,  width = 34,        in.data
		.in_valid          (sys_manager_sysid_control_slave_agent_rdata_fifo_src_valid),          //   input,   width = 1,          .valid
		.in_ready          (sys_manager_sysid_control_slave_agent_rdata_fifo_src_ready),          //  output,   width = 1,          .ready
		.out_data          (sys_manager_sysid_control_slave_agent_rdata_fifo_out_data),           //  output,  width = 34,       out.data
		.out_valid         (sys_manager_sysid_control_slave_agent_rdata_fifo_out_valid),          //  output,   width = 1,          .valid
		.out_ready         (sys_manager_sysid_control_slave_agent_rdata_fifo_out_ready),          //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                               // (terminated),                        
		.csr_read          (1'b0),                                                                // (terminated),                        
		.csr_write         (1'b0),                                                                // (terminated),                        
		.csr_readdata      (),                                                                    // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated),                        
		.almost_full_data  (),                                                                    // (terminated),                        
		.almost_empty_data (),                                                                    // (terminated),                        
		.in_startofpacket  (1'b0),                                                                // (terminated),                        
		.in_endofpacket    (1'b0),                                                                // (terminated),                        
		.out_startofpacket (),                                                                    // (terminated),                        
		.out_endofpacket   (),                                                                    // (terminated),                        
		.in_empty          (1'b0),                                                                // (terminated),                        
		.out_empty         (),                                                                    // (terminated),                        
		.in_error          (1'b0),                                                                // (terminated),                        
		.out_error         (),                                                                    // (terminated),                        
		.in_channel        (1'b0),                                                                // (terminated),                        
		.out_channel       ()                                                                     // (terminated),                        
	);

	qsys_top_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (127),
		.PKT_ORI_BURST_SIZE_L      (125),
		.PKT_RESPONSE_STATUS_H     (124),
		.PKT_RESPONSE_STATUS_L     (123),
		.PKT_BURST_SIZE_H          (96),
		.PKT_BURST_SIZE_L          (94),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (101),
		.PKT_PROTECTION_H          (118),
		.PKT_PROTECTION_L          (116),
		.PKT_BURSTWRAP_H           (93),
		.PKT_BURSTWRAP_L           (87),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (108),
		.PKT_SRC_ID_L              (106),
		.PKT_DEST_ID_H             (111),
		.PKT_DEST_ID_L             (109),
		.PKT_POISON_H              (137),
		.PKT_POISON_L              (137),
		.PKT_DATACHK_H             (138),
		.PKT_DATACHK_L             (138),
		.PKT_SAI_H                 (142),
		.PKT_SAI_L                 (142),
		.PKT_ADDRCHK_H             (141),
		.PKT_ADDRCHK_L             (140),
		.PKT_USER_DATA_H           (139),
		.PKT_USER_DATA_L           (139),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (7),
		.ST_DATA_W                 (152),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent (
		.clk                     (clk_ss_0_clk_csr_out_clk_clk),                                                            //   input,    width = 1,             clk.clk
		.reset                   (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset),             //   input,    width = 1,       clk_reset.reset
		.m0_address              (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_data),                    //  output,  width = 152,                .data
		.rp_startofpacket        (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (agent_pipeline_010_source0_ready),                                                        //  output,    width = 1,              cp.ready
		.cp_valid                (agent_pipeline_010_source0_valid),                                                        //   input,    width = 1,                .valid
		.cp_data                 (agent_pipeline_010_source0_data),                                                         //   input,  width = 152,                .data
		.cp_startofpacket        (agent_pipeline_010_source0_startofpacket),                                                //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (agent_pipeline_010_source0_endofpacket),                                                  //   input,    width = 1,                .endofpacket
		.cp_channel              (agent_pipeline_010_source0_channel),                                                      //   input,    width = 7,                .channel
		.rf_sink_ready           (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_data),          //   input,  width = 153,                .data
		.rf_source_ready         (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_data),             //  output,  width = 153,                .data
		.rdata_fifo_sink_ready   (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                                   // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                                    // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                                     // (terminated),                               
	);

	qsys_top_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (153),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                                                            //   input,    width = 1,       clk.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),                                  //   input,    width = 1, clk_reset.reset
		.in_data           (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_data),             //   input,  width = 153,        in.data
		.in_valid          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_data),          //  output,  width = 153,       out.data
		.out_valid         (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                                                   // (terminated),                         
		.csr_read          (1'b0),                                                                                    // (terminated),                         
		.csr_write         (1'b0),                                                                                    // (terminated),                         
		.csr_readdata      (),                                                                                        // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                                                    // (terminated),                         
		.almost_full_data  (),                                                                                        // (terminated),                         
		.almost_empty_data (),                                                                                        // (terminated),                         
		.in_empty          (1'b0),                                                                                    // (terminated),                         
		.out_empty         (),                                                                                        // (terminated),                         
		.in_error          (1'b0),                                                                                    // (terminated),                         
		.out_error         (),                                                                                        // (terminated),                         
		.in_channel        (1'b0),                                                                                    // (terminated),                         
		.out_channel       ()                                                                                         // (terminated),                         
	);

	qsys_top_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                                                      //   input,   width = 1,       clk.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),                            //   input,   width = 1, clk_reset.reset
		.in_data           (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                                             // (terminated),                        
		.csr_read          (1'b0),                                                                              // (terminated),                        
		.csr_write         (1'b0),                                                                              // (terminated),                        
		.csr_readdata      (),                                                                                  // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                                              // (terminated),                        
		.almost_full_data  (),                                                                                  // (terminated),                        
		.almost_empty_data (),                                                                                  // (terminated),                        
		.in_startofpacket  (1'b0),                                                                              // (terminated),                        
		.in_endofpacket    (1'b0),                                                                              // (terminated),                        
		.out_startofpacket (),                                                                                  // (terminated),                        
		.out_endofpacket   (),                                                                                  // (terminated),                        
		.in_empty          (1'b0),                                                                              // (terminated),                        
		.out_empty         (),                                                                                  // (terminated),                        
		.in_error          (1'b0),                                                                              // (terminated),                        
		.out_error         (),                                                                                  // (terminated),                        
		.in_channel        (1'b0),                                                                              // (terminated),                        
		.out_channel       ()                                                                                   // (terminated),                        
	);

	qsys_top_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (235),
		.PKT_ORI_BURST_SIZE_L      (233),
		.PKT_RESPONSE_STATUS_H     (232),
		.PKT_RESPONSE_STATUS_L     (231),
		.PKT_BURST_SIZE_H          (204),
		.PKT_BURST_SIZE_L          (202),
		.PKT_TRANS_LOCK            (180),
		.PKT_BEGIN_BURST           (209),
		.PKT_PROTECTION_H          (226),
		.PKT_PROTECTION_L          (224),
		.PKT_BURSTWRAP_H           (201),
		.PKT_BURSTWRAP_L           (195),
		.PKT_BYTE_CNT_H            (194),
		.PKT_BYTE_CNT_L            (182),
		.PKT_ADDR_H                (175),
		.PKT_ADDR_L                (144),
		.PKT_TRANS_COMPRESSED_READ (176),
		.PKT_TRANS_POSTED          (177),
		.PKT_TRANS_WRITE           (178),
		.PKT_TRANS_READ            (179),
		.PKT_DATA_H                (127),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_SRC_ID_H              (216),
		.PKT_SRC_ID_L              (214),
		.PKT_DEST_ID_H             (219),
		.PKT_DEST_ID_L             (217),
		.PKT_POISON_H              (245),
		.PKT_POISON_L              (245),
		.PKT_DATACHK_H             (246),
		.PKT_DATACHK_L             (246),
		.PKT_SAI_H                 (250),
		.PKT_SAI_L                 (250),
		.PKT_ADDRCHK_H             (249),
		.PKT_ADDRCHK_L             (248),
		.PKT_USER_DATA_H           (247),
		.PKT_USER_DATA_L           (247),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (7),
		.ST_DATA_W                 (260),
		.AVS_BURSTCOUNT_W          (5),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) jtg_mst_fpga_m2ocm_pb_s0_agent (
		.clk                     (sys_manager_clk_100_out_clk_clk),                           //   input,    width = 1,             clk.clk
		.reset                   (jtg_mst_reset_reset_bridge_in_reset_reset),                 //   input,    width = 1,       clk_reset.reset
		.m0_address              (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_burstcount),              //  output,    width = 5,                .burstcount
		.m0_byteenable           (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_byteenable),              //  output,   width = 16,                .byteenable
		.m0_debugaccess          (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_readdata),                //   input,  width = 128,                .readdata
		.m0_readdatavalid        (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_writedata),               //  output,  width = 128,                .writedata
		.m0_write                (jtg_mst_fpga_m2ocm_pb_s0_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (jtg_mst_fpga_m2ocm_pb_s0_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (jtg_mst_fpga_m2ocm_pb_s0_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (jtg_mst_fpga_m2ocm_pb_s0_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (jtg_mst_fpga_m2ocm_pb_s0_agent_rp_data),                    //  output,  width = 260,                .data
		.rp_startofpacket        (jtg_mst_fpga_m2ocm_pb_s0_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (agent_pipeline_012_source0_ready),                          //  output,    width = 1,              cp.ready
		.cp_valid                (agent_pipeline_012_source0_valid),                          //   input,    width = 1,                .valid
		.cp_data                 (agent_pipeline_012_source0_data),                           //   input,  width = 260,                .data
		.cp_startofpacket        (agent_pipeline_012_source0_startofpacket),                  //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (agent_pipeline_012_source0_endofpacket),                    //   input,    width = 1,                .endofpacket
		.cp_channel              (agent_pipeline_012_source0_channel),                        //   input,    width = 7,                .channel
		.rf_sink_ready           (jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_data),          //   input,  width = 261,                .data
		.rf_source_ready         (jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_data),             //  output,  width = 261,                .data
		.rdata_fifo_sink_ready   (jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_out_data),        //   input,  width = 130,                .data
		.rdata_fifo_src_ready    (jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_src_data),        //  output,  width = 130,                .data
		.m0_response             (2'b00),                                                     // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                      // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                       // (terminated),                               
	);

	qsys_top_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (261),
		.FIFO_DEPTH          (5),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_data),                       //   input,  width = 261,        in.data
		.in_valid          (jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_valid),                      //   input,    width = 1,          .valid
		.in_ready          (jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_ready),                      //  output,    width = 1,          .ready
		.in_startofpacket  (jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_startofpacket),              //   input,    width = 1,          .startofpacket
		.in_endofpacket    (jtg_mst_fpga_m2ocm_pb_s0_agent_rf_source_endofpacket),                //   input,    width = 1,          .endofpacket
		.out_data          (jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_data),                    //  output,  width = 261,       out.data
		.out_valid         (jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_valid),                   //  output,    width = 1,          .valid
		.out_ready         (jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_ready),                   //   input,    width = 1,          .ready
		.out_startofpacket (jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_startofpacket),           //  output,    width = 1,          .startofpacket
		.out_endofpacket   (jtg_mst_fpga_m2ocm_pb_s0_agent_rsp_fifo_out_endofpacket),             //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                               // (terminated),                         
		.csr_read          (1'b0),                                                                // (terminated),                         
		.csr_write         (1'b0),                                                                // (terminated),                         
		.csr_readdata      (),                                                                    // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated),                         
		.almost_full_data  (),                                                                    // (terminated),                         
		.almost_empty_data (),                                                                    // (terminated),                         
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.in_error          (1'b0),                                                                // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_channel        (1'b0),                                                                // (terminated),                         
		.out_channel       ()                                                                     // (terminated),                         
	);

	qsys_top_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (130),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_src_data),                  //   input,  width = 130,        in.data
		.in_valid          (jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_src_valid),                 //   input,    width = 1,          .valid
		.in_ready          (jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_src_ready),                 //  output,    width = 1,          .ready
		.out_data          (jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_out_data),                  //  output,  width = 130,       out.data
		.out_valid         (jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_out_valid),                 //  output,    width = 1,          .valid
		.out_ready         (jtg_mst_fpga_m2ocm_pb_s0_agent_rdata_fifo_out_ready),                 //   input,    width = 1,          .ready
		.csr_address       (2'b00),                                                               // (terminated),                         
		.csr_read          (1'b0),                                                                // (terminated),                         
		.csr_write         (1'b0),                                                                // (terminated),                         
		.csr_readdata      (),                                                                    // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated),                         
		.almost_full_data  (),                                                                    // (terminated),                         
		.almost_empty_data (),                                                                    // (terminated),                         
		.in_startofpacket  (1'b0),                                                                // (terminated),                         
		.in_endofpacket    (1'b0),                                                                // (terminated),                         
		.out_startofpacket (),                                                                    // (terminated),                         
		.out_endofpacket   (),                                                                    // (terminated),                         
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.in_error          (1'b0),                                                                // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_channel        (1'b0),                                                                // (terminated),                         
		.out_channel       ()                                                                     // (terminated),                         
	);

	qsys_top_altera_merlin_router_1921_4e37x2a router (
		.sink_ready         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_data),          //   input,  width = 152,          .data
		.sink_startofpacket (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_write_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (sys_manager_clk_100_out_clk_clk),                                       //   input,    width = 1,       clk.clk
		.reset              (jtg_mst_reset_reset_bridge_in_reset_reset),                             //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                                      //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                                      //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                                       //  output,  width = 152,          .data
		.src_channel        (router_src_channel),                                                    //  output,    width = 7,          .channel
		.src_startofpacket  (router_src_startofpacket),                                              //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                                 //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_4e37x2a router_001 (
		.sink_ready         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_data),          //   input,  width = 152,          .data
		.sink_startofpacket (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (hps_sub_sys_agilex_hps_h2f_lw_axi_master_agent_read_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (sys_manager_clk_100_out_clk_clk),                                      //   input,    width = 1,       clk.clk
		.reset              (jtg_mst_reset_reset_bridge_in_reset_reset),                            //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                                 //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                                 //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                                  //  output,  width = 152,          .data
		.src_channel        (router_001_src_channel),                                               //  output,    width = 7,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                            //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_puxbbyq router_002 (
		.sink_ready         (jtg_mst_fpga_m_master_agent_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (jtg_mst_fpga_m_master_agent_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (jtg_mst_fpga_m_master_agent_cp_data),          //   input,  width = 152,          .data
		.sink_startofpacket (jtg_mst_fpga_m_master_agent_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (jtg_mst_fpga_m_master_agent_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (sys_manager_clk_100_out_clk_clk),              //   input,    width = 1,       clk.clk
		.reset              (jtg_mst_reset_reset_bridge_in_reset_reset),    //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                         //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                          //  output,  width = 152,          .data
		.src_channel        (router_002_src_channel),                       //  output,    width = 7,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                    //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_66dumpq router_003 (
		.sink_ready         (agent_pipeline_001_source0_ready),          //  output,    width = 1,      sink.ready
		.sink_valid         (agent_pipeline_001_source0_valid),          //   input,    width = 1,          .valid
		.sink_data          (agent_pipeline_001_source0_data),           //   input,  width = 152,          .data
		.sink_startofpacket (agent_pipeline_001_source0_startofpacket),  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (agent_pipeline_001_source0_endofpacket),    //   input,    width = 1,          .endofpacket
		.clk                (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset              (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_003_src_ready),                      //   input,    width = 1,       src.ready
		.src_valid          (router_003_src_valid),                      //  output,    width = 1,          .valid
		.src_data           (router_003_src_data),                       //  output,  width = 152,          .data
		.src_channel        (router_003_src_channel),                    //  output,    width = 7,          .channel
		.src_startofpacket  (router_003_src_startofpacket),              //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_66dumpq router_004 (
		.sink_ready         (agent_pipeline_003_source0_ready),                                            //  output,    width = 1,      sink.ready
		.sink_valid         (agent_pipeline_003_source0_valid),                                            //   input,    width = 1,          .valid
		.sink_data          (agent_pipeline_003_source0_data),                                             //   input,  width = 152,          .data
		.sink_startofpacket (agent_pipeline_003_source0_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (agent_pipeline_003_source0_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.clk                (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,    width = 1,       clk.clk
		.reset              (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_004_src_ready),                                                        //   input,    width = 1,       src.ready
		.src_valid          (router_004_src_valid),                                                        //  output,    width = 1,          .valid
		.src_data           (router_004_src_data),                                                         //  output,  width = 152,          .data
		.src_channel        (router_004_src_channel),                                                      //  output,    width = 7,          .channel
		.src_startofpacket  (router_004_src_startofpacket),                                                //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                                                   //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_66dumpq router_005 (
		.sink_ready         (agent_pipeline_005_source0_ready),                                            //  output,    width = 1,      sink.ready
		.sink_valid         (agent_pipeline_005_source0_valid),                                            //   input,    width = 1,          .valid
		.sink_data          (agent_pipeline_005_source0_data),                                             //   input,  width = 152,          .data
		.sink_startofpacket (agent_pipeline_005_source0_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (agent_pipeline_005_source0_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.clk                (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,    width = 1,       clk.clk
		.reset              (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_005_src_ready),                                                        //   input,    width = 1,       src.ready
		.src_valid          (router_005_src_valid),                                                        //  output,    width = 1,          .valid
		.src_data           (router_005_src_data),                                                         //  output,  width = 152,          .data
		.src_channel        (router_005_src_channel),                                                      //  output,    width = 7,          .channel
		.src_startofpacket  (router_005_src_startofpacket),                                                //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                                                   //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_vey7nsa router_006 (
		.sink_ready         (agent_pipeline_007_source0_ready),          //  output,    width = 1,      sink.ready
		.sink_valid         (agent_pipeline_007_source0_valid),          //   input,    width = 1,          .valid
		.sink_data          (agent_pipeline_007_source0_data),           //   input,  width = 152,          .data
		.sink_startofpacket (agent_pipeline_007_source0_startofpacket),  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (agent_pipeline_007_source0_endofpacket),    //   input,    width = 1,          .endofpacket
		.clk                (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset              (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_006_src_ready),                      //   input,    width = 1,       src.ready
		.src_valid          (router_006_src_valid),                      //  output,    width = 1,          .valid
		.src_data           (router_006_src_data),                       //  output,  width = 152,          .data
		.src_channel        (router_006_src_channel),                    //  output,    width = 7,          .channel
		.src_startofpacket  (router_006_src_startofpacket),              //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_vey7nsa router_007 (
		.sink_ready         (agent_pipeline_009_source0_ready),          //  output,    width = 1,      sink.ready
		.sink_valid         (agent_pipeline_009_source0_valid),          //   input,    width = 1,          .valid
		.sink_data          (agent_pipeline_009_source0_data),           //   input,  width = 152,          .data
		.sink_startofpacket (agent_pipeline_009_source0_startofpacket),  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (agent_pipeline_009_source0_endofpacket),    //   input,    width = 1,          .endofpacket
		.clk                (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset              (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_007_src_ready),                      //   input,    width = 1,       src.ready
		.src_valid          (router_007_src_valid),                      //  output,    width = 1,          .valid
		.src_data           (router_007_src_data),                       //  output,  width = 152,          .data
		.src_channel        (router_007_src_channel),                    //  output,    width = 7,          .channel
		.src_startofpacket  (router_007_src_startofpacket),              //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_66dumpq router_008 (
		.sink_ready         (agent_pipeline_011_source0_ready),                                            //  output,    width = 1,      sink.ready
		.sink_valid         (agent_pipeline_011_source0_valid),                                            //   input,    width = 1,          .valid
		.sink_data          (agent_pipeline_011_source0_data),                                             //   input,  width = 152,          .data
		.sink_startofpacket (agent_pipeline_011_source0_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (agent_pipeline_011_source0_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.clk                (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,    width = 1,       clk.clk
		.reset              (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_008_src_ready),                                                        //   input,    width = 1,       src.ready
		.src_valid          (router_008_src_valid),                                                        //  output,    width = 1,          .valid
		.src_data           (router_008_src_data),                                                         //  output,  width = 152,          .data
		.src_channel        (router_008_src_channel),                                                      //  output,    width = 7,          .channel
		.src_startofpacket  (router_008_src_startofpacket),                                                //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                                                   //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_router_1921_3ms6lpi router_009 (
		.sink_ready         (agent_pipeline_013_source0_ready),          //  output,    width = 1,      sink.ready
		.sink_valid         (agent_pipeline_013_source0_valid),          //   input,    width = 1,          .valid
		.sink_data          (agent_pipeline_013_source0_data),           //   input,  width = 260,          .data
		.sink_startofpacket (agent_pipeline_013_source0_startofpacket),  //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (agent_pipeline_013_source0_endofpacket),    //   input,    width = 1,          .endofpacket
		.clk                (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset              (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_009_src_ready),                      //   input,    width = 1,       src.ready
		.src_valid          (router_009_src_valid),                      //  output,    width = 1,          .valid
		.src_data           (router_009_src_data),                       //  output,  width = 260,          .data
		.src_channel        (router_009_src_channel),                    //  output,    width = 7,          .channel
		.src_startofpacket  (router_009_src_startofpacket),              //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_traffic_limiter_1921_oarheta #(
		.SYNC_RESET                           (1),
		.PKT_DEST_ID_H                        (111),
		.PKT_DEST_ID_L                        (109),
		.PKT_SRC_ID_H                         (108),
		.PKT_SRC_ID_L                         (106),
		.PKT_BYTE_CNT_H                       (86),
		.PKT_BYTE_CNT_L                       (74),
		.PKT_BYTEEN_H                         (35),
		.PKT_BYTEEN_L                         (32),
		.PKT_TRANS_POSTED                     (69),
		.PKT_TRANS_WRITE                      (70),
		.PKT_TRANS_SEQ_H                      (151),
		.PKT_TRANS_SEQ_L                      (145),
		.MAX_OUTSTANDING_RESPONSES            (16),
		.PIPELINED                            (0),
		.ST_DATA_W                            (152),
		.ST_CHANNEL_W                         (7),
		.VALID_WIDTH                          (1),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (0),
		.SUPPORTS_POSTED_WRITES               (1),
		.SUPPORTS_NONPOSTED_WRITES            (0),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter (
		.clk                    (sys_manager_clk_100_out_clk_clk),                                           //   input,    width = 1,       clk.clk
		.reset                  (jtg_mst_reset_reset_bridge_in_reset_reset),                                 //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                                          //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                                          //   input,    width = 1,          .valid
		.cmd_sink_data          (router_src_data),                                                           //   input,  width = 152,          .data
		.cmd_sink_channel       (router_src_channel),                                                        //   input,    width = 7,          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                                  //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                                    //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready),         //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data),          //  output,  width = 152,          .data
		.cmd_src_channel        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel),       //  output,    width = 7,          .channel
		.cmd_src_startofpacket  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket), //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),   //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_valid),         //  output,    width = 1,          .valid
		.rsp_sink_ready         (limiter_pipeline_001_source0_ready),                                        //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (limiter_pipeline_001_source0_valid),                                        //   input,    width = 1,          .valid
		.rsp_sink_channel       (limiter_pipeline_001_source0_channel),                                      //   input,    width = 7,          .channel
		.rsp_sink_data          (limiter_pipeline_001_source0_data),                                         //   input,  width = 152,          .data
		.rsp_sink_startofpacket (limiter_pipeline_001_source0_startofpacket),                                //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (limiter_pipeline_001_source0_endofpacket),                                  //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready),         //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid),         //  output,    width = 1,          .valid
		.rsp_src_data           (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data),          //  output,  width = 152,          .data
		.rsp_src_channel        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel),       //  output,    width = 7,          .channel
		.rsp_src_startofpacket  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket), //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket)    //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_traffic_limiter_1921_oarheta #(
		.SYNC_RESET                           (1),
		.PKT_DEST_ID_H                        (111),
		.PKT_DEST_ID_L                        (109),
		.PKT_SRC_ID_H                         (108),
		.PKT_SRC_ID_L                         (106),
		.PKT_BYTE_CNT_H                       (86),
		.PKT_BYTE_CNT_L                       (74),
		.PKT_BYTEEN_H                         (35),
		.PKT_BYTEEN_L                         (32),
		.PKT_TRANS_POSTED                     (69),
		.PKT_TRANS_WRITE                      (70),
		.PKT_TRANS_SEQ_H                      (151),
		.PKT_TRANS_SEQ_L                      (145),
		.MAX_OUTSTANDING_RESPONSES            (16),
		.PIPELINED                            (0),
		.ST_DATA_W                            (152),
		.ST_CHANNEL_W                         (7),
		.VALID_WIDTH                          (1),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (0),
		.SUPPORTS_POSTED_WRITES               (1),
		.SUPPORTS_NONPOSTED_WRITES            (0),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter (
		.clk                    (sys_manager_clk_100_out_clk_clk),                                           //   input,    width = 1,       clk.clk
		.reset                  (jtg_mst_reset_reset_bridge_in_reset_reset),                                 //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                                                      //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                                                      //   input,    width = 1,          .valid
		.cmd_sink_data          (router_001_src_data),                                                       //   input,  width = 152,          .data
		.cmd_sink_channel       (router_001_src_channel),                                                    //   input,    width = 7,          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                                              //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                                                //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready),         //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data),          //  output,  width = 152,          .data
		.cmd_src_channel        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel),       //  output,    width = 7,          .channel
		.cmd_src_startofpacket  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket), //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),   //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_valid),         //  output,    width = 1,          .valid
		.rsp_sink_ready         (limiter_pipeline_003_source0_ready),                                        //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (limiter_pipeline_003_source0_valid),                                        //   input,    width = 1,          .valid
		.rsp_sink_channel       (limiter_pipeline_003_source0_channel),                                      //   input,    width = 7,          .channel
		.rsp_sink_data          (limiter_pipeline_003_source0_data),                                         //   input,  width = 152,          .data
		.rsp_sink_startofpacket (limiter_pipeline_003_source0_startofpacket),                                //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (limiter_pipeline_003_source0_endofpacket),                                  //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready),         //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid),         //  output,    width = 1,          .valid
		.rsp_src_data           (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data),          //  output,  width = 152,          .data
		.rsp_src_channel        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel),       //  output,    width = 7,          .channel
		.rsp_src_startofpacket  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket), //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket)    //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_traffic_limiter_1921_pzzjgfa #(
		.SYNC_RESET                           (1),
		.PKT_DEST_ID_H                        (111),
		.PKT_DEST_ID_L                        (109),
		.PKT_SRC_ID_H                         (108),
		.PKT_SRC_ID_L                         (106),
		.PKT_BYTE_CNT_H                       (86),
		.PKT_BYTE_CNT_L                       (74),
		.PKT_BYTEEN_H                         (35),
		.PKT_BYTEEN_L                         (32),
		.PKT_TRANS_POSTED                     (69),
		.PKT_TRANS_WRITE                      (70),
		.PKT_TRANS_SEQ_H                      (151),
		.PKT_TRANS_SEQ_L                      (145),
		.MAX_OUTSTANDING_RESPONSES            (19),
		.PIPELINED                            (0),
		.ST_DATA_W                            (152),
		.ST_CHANNEL_W                         (7),
		.VALID_WIDTH                          (1),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (0),
		.SUPPORTS_POSTED_WRITES               (1),
		.SUPPORTS_NONPOSTED_WRITES            (0),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) jtg_mst_fpga_m_master_limiter (
		.clk                    (sys_manager_clk_100_out_clk_clk),                     //   input,    width = 1,       clk.clk
		.reset                  (jtg_mst_reset_reset_bridge_in_reset_reset),           //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_002_src_ready),                                //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_002_src_valid),                                //   input,    width = 1,          .valid
		.cmd_sink_data          (router_002_src_data),                                 //   input,  width = 152,          .data
		.cmd_sink_channel       (router_002_src_channel),                              //   input,    width = 7,          .channel
		.cmd_sink_startofpacket (router_002_src_startofpacket),                        //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_002_src_endofpacket),                          //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (jtg_mst_fpga_m_master_limiter_cmd_src_ready),         //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (jtg_mst_fpga_m_master_limiter_cmd_src_data),          //  output,  width = 152,          .data
		.cmd_src_channel        (jtg_mst_fpga_m_master_limiter_cmd_src_channel),       //  output,    width = 7,          .channel
		.cmd_src_startofpacket  (jtg_mst_fpga_m_master_limiter_cmd_src_startofpacket), //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (jtg_mst_fpga_m_master_limiter_cmd_src_endofpacket),   //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (jtg_mst_fpga_m_master_limiter_cmd_src_valid),         //  output,    width = 1,          .valid
		.rsp_sink_ready         (limiter_pipeline_005_source0_ready),                  //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (limiter_pipeline_005_source0_valid),                  //   input,    width = 1,          .valid
		.rsp_sink_channel       (limiter_pipeline_005_source0_channel),                //   input,    width = 7,          .channel
		.rsp_sink_data          (limiter_pipeline_005_source0_data),                   //   input,  width = 152,          .data
		.rsp_sink_startofpacket (limiter_pipeline_005_source0_startofpacket),          //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (limiter_pipeline_005_source0_endofpacket),            //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (jtg_mst_fpga_m_master_limiter_rsp_src_ready),         //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (jtg_mst_fpga_m_master_limiter_rsp_src_valid),         //  output,    width = 1,          .valid
		.rsp_src_data           (jtg_mst_fpga_m_master_limiter_rsp_src_data),          //  output,  width = 152,          .data
		.rsp_src_channel        (jtg_mst_fpga_m_master_limiter_rsp_src_channel),       //  output,    width = 7,          .channel
		.rsp_src_startofpacket  (jtg_mst_fpga_m_master_limiter_rsp_src_startofpacket), //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (jtg_mst_fpga_m_master_limiter_rsp_src_endofpacket)    //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_burst_adapter_1932_fr476iy #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (101),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (96),
		.PKT_BURST_SIZE_L          (94),
		.PKT_BURST_TYPE_H          (98),
		.PKT_BURST_TYPE_L          (97),
		.PKT_BURSTWRAP_H           (93),
		.PKT_BURSTWRAP_L           (87),
		.PKT_SAI_H                 (89),
		.PKT_SAI_L                 (89),
		.ROLE_BASED_USER           (0),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.PKT_EOP_OOO               (89),
		.PKT_SOP_OOO               (90),
		.ENABLE_OOO                (0),
		.ST_DATA_W                 (152),
		.ST_CHANNEL_W              (7),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (93),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("new"),
		.SYNC_RESET                (1)
	) hps_sub_sys_acp_0_csr_burst_adapter (
		.clk                   (sys_manager_clk_100_out_clk_clk),                           //   input,    width = 1,       cr0.clk
		.reset                 (jtg_mst_reset_reset_bridge_in_reset_reset),                 //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (cmd_mux_src_valid),                                         //   input,    width = 1,     sink0.valid
		.sink0_data            (cmd_mux_src_data),                                          //   input,  width = 152,          .data
		.sink0_channel         (cmd_mux_src_channel),                                       //   input,    width = 7,          .channel
		.sink0_startofpacket   (cmd_mux_src_startofpacket),                                 //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (cmd_mux_src_endofpacket),                                   //   input,    width = 1,          .endofpacket
		.sink0_ready           (cmd_mux_src_ready),                                         //  output,    width = 1,          .ready
		.source0_valid         (hps_sub_sys_acp_0_csr_burst_adapter_source0_valid),         //  output,    width = 1,   source0.valid
		.source0_data          (hps_sub_sys_acp_0_csr_burst_adapter_source0_data),          //  output,  width = 152,          .data
		.source0_channel       (hps_sub_sys_acp_0_csr_burst_adapter_source0_channel),       //  output,    width = 7,          .channel
		.source0_startofpacket (hps_sub_sys_acp_0_csr_burst_adapter_source0_startofpacket), //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (hps_sub_sys_acp_0_csr_burst_adapter_source0_endofpacket),   //  output,    width = 1,          .endofpacket
		.source0_ready         (hps_sub_sys_acp_0_csr_burst_adapter_source0_ready)          //   input,    width = 1,          .ready
	);

	qsys_top_altera_merlin_burst_adapter_1932_fr476iy #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (101),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (96),
		.PKT_BURST_SIZE_L          (94),
		.PKT_BURST_TYPE_H          (98),
		.PKT_BURST_TYPE_L          (97),
		.PKT_BURSTWRAP_H           (93),
		.PKT_BURSTWRAP_L           (87),
		.PKT_SAI_H                 (89),
		.PKT_SAI_L                 (89),
		.ROLE_BASED_USER           (0),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.PKT_EOP_OOO               (89),
		.PKT_SOP_OOO               (90),
		.ENABLE_OOO                (0),
		.ST_DATA_W                 (152),
		.ST_CHANNEL_W              (7),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (93),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("new"),
		.SYNC_RESET                (1)
	) phipps_peak_0_h2f_lw_bridge_s0_burst_adapter (
		.clk                   (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,    width = 1,       cr0.clk
		.reset                 (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (cmd_mux_001_src_valid),                                                       //   input,    width = 1,     sink0.valid
		.sink0_data            (cmd_mux_001_src_data),                                                        //   input,  width = 152,          .data
		.sink0_channel         (cmd_mux_001_src_channel),                                                     //   input,    width = 7,          .channel
		.sink0_startofpacket   (cmd_mux_001_src_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (cmd_mux_001_src_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.sink0_ready           (cmd_mux_001_src_ready),                                                       //  output,    width = 1,          .ready
		.source0_valid         (phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_valid),                  //  output,    width = 1,   source0.valid
		.source0_data          (phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_data),                   //  output,  width = 152,          .data
		.source0_channel       (phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_channel),                //  output,    width = 7,          .channel
		.source0_startofpacket (phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_startofpacket),          //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_endofpacket),            //  output,    width = 1,          .endofpacket
		.source0_ready         (phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_ready)                   //   input,    width = 1,          .ready
	);

	qsys_top_altera_merlin_burst_adapter_1932_fr476iy #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (101),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (96),
		.PKT_BURST_SIZE_L          (94),
		.PKT_BURST_TYPE_H          (98),
		.PKT_BURST_TYPE_L          (97),
		.PKT_BURSTWRAP_H           (93),
		.PKT_BURSTWRAP_L           (87),
		.PKT_SAI_H                 (89),
		.PKT_SAI_L                 (89),
		.ROLE_BASED_USER           (0),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.PKT_EOP_OOO               (89),
		.PKT_SOP_OOO               (90),
		.ENABLE_OOO                (0),
		.ST_DATA_W                 (152),
		.ST_CHANNEL_W              (7),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (93),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("new"),
		.SYNC_RESET                (1)
	) dfd_subsystem_h2f_lw_bridge_s0_burst_adapter (
		.clk                   (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,    width = 1,       cr0.clk
		.reset                 (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (cmd_mux_002_src_valid),                                                       //   input,    width = 1,     sink0.valid
		.sink0_data            (cmd_mux_002_src_data),                                                        //   input,  width = 152,          .data
		.sink0_channel         (cmd_mux_002_src_channel),                                                     //   input,    width = 7,          .channel
		.sink0_startofpacket   (cmd_mux_002_src_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (cmd_mux_002_src_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.sink0_ready           (cmd_mux_002_src_ready),                                                       //  output,    width = 1,          .ready
		.source0_valid         (dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_valid),                  //  output,    width = 1,   source0.valid
		.source0_data          (dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_data),                   //  output,  width = 152,          .data
		.source0_channel       (dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_channel),                //  output,    width = 7,          .channel
		.source0_startofpacket (dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_startofpacket),          //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_endofpacket),            //  output,    width = 1,          .endofpacket
		.source0_ready         (dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_ready)                   //   input,    width = 1,          .ready
	);

	qsys_top_altera_merlin_burst_adapter_1932_fr476iy #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (101),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (96),
		.PKT_BURST_SIZE_L          (94),
		.PKT_BURST_TYPE_H          (98),
		.PKT_BURST_TYPE_L          (97),
		.PKT_BURSTWRAP_H           (93),
		.PKT_BURSTWRAP_L           (87),
		.PKT_SAI_H                 (89),
		.PKT_SAI_L                 (89),
		.ROLE_BASED_USER           (0),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.PKT_EOP_OOO               (89),
		.PKT_SOP_OOO               (90),
		.ENABLE_OOO                (0),
		.ST_DATA_W                 (152),
		.ST_CHANNEL_W              (7),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (93),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("new"),
		.SYNC_RESET                (1)
	) periph_pb_cpu_0_s0_burst_adapter (
		.clk                   (sys_manager_clk_100_out_clk_clk),                        //   input,    width = 1,       cr0.clk
		.reset                 (jtg_mst_reset_reset_bridge_in_reset_reset),              //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (cmd_mux_003_src_valid),                                  //   input,    width = 1,     sink0.valid
		.sink0_data            (cmd_mux_003_src_data),                                   //   input,  width = 152,          .data
		.sink0_channel         (cmd_mux_003_src_channel),                                //   input,    width = 7,          .channel
		.sink0_startofpacket   (cmd_mux_003_src_startofpacket),                          //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (cmd_mux_003_src_endofpacket),                            //   input,    width = 1,          .endofpacket
		.sink0_ready           (cmd_mux_003_src_ready),                                  //  output,    width = 1,          .ready
		.source0_valid         (periph_pb_cpu_0_s0_burst_adapter_source0_valid),         //  output,    width = 1,   source0.valid
		.source0_data          (periph_pb_cpu_0_s0_burst_adapter_source0_data),          //  output,  width = 152,          .data
		.source0_channel       (periph_pb_cpu_0_s0_burst_adapter_source0_channel),       //  output,    width = 7,          .channel
		.source0_startofpacket (periph_pb_cpu_0_s0_burst_adapter_source0_startofpacket), //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (periph_pb_cpu_0_s0_burst_adapter_source0_endofpacket),   //  output,    width = 1,          .endofpacket
		.source0_ready         (periph_pb_cpu_0_s0_burst_adapter_source0_ready)          //   input,    width = 1,          .ready
	);

	qsys_top_altera_merlin_burst_adapter_1932_fr476iy #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (101),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (96),
		.PKT_BURST_SIZE_L          (94),
		.PKT_BURST_TYPE_H          (98),
		.PKT_BURST_TYPE_L          (97),
		.PKT_BURSTWRAP_H           (93),
		.PKT_BURSTWRAP_L           (87),
		.PKT_SAI_H                 (89),
		.PKT_SAI_L                 (89),
		.ROLE_BASED_USER           (0),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.PKT_EOP_OOO               (89),
		.PKT_SOP_OOO               (90),
		.ENABLE_OOO                (0),
		.ST_DATA_W                 (152),
		.ST_CHANNEL_W              (7),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (93),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("new"),
		.SYNC_RESET                (1)
	) sys_manager_sysid_control_slave_burst_adapter (
		.clk                   (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset                 (jtg_mst_reset_reset_bridge_in_reset_reset),                           //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (cmd_mux_004_src_valid),                                               //   input,    width = 1,     sink0.valid
		.sink0_data            (cmd_mux_004_src_data),                                                //   input,  width = 152,          .data
		.sink0_channel         (cmd_mux_004_src_channel),                                             //   input,    width = 7,          .channel
		.sink0_startofpacket   (cmd_mux_004_src_startofpacket),                                       //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (cmd_mux_004_src_endofpacket),                                         //   input,    width = 1,          .endofpacket
		.sink0_ready           (cmd_mux_004_src_ready),                                               //  output,    width = 1,          .ready
		.source0_valid         (sys_manager_sysid_control_slave_burst_adapter_source0_valid),         //  output,    width = 1,   source0.valid
		.source0_data          (sys_manager_sysid_control_slave_burst_adapter_source0_data),          //  output,  width = 152,          .data
		.source0_channel       (sys_manager_sysid_control_slave_burst_adapter_source0_channel),       //  output,    width = 7,          .channel
		.source0_startofpacket (sys_manager_sysid_control_slave_burst_adapter_source0_startofpacket), //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (sys_manager_sysid_control_slave_burst_adapter_source0_endofpacket),   //  output,    width = 1,          .endofpacket
		.source0_ready         (sys_manager_sysid_control_slave_burst_adapter_source0_ready)          //   input,    width = 1,          .ready
	);

	qsys_top_altera_merlin_burst_adapter_1932_fr476iy #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (101),
		.PKT_BYTE_CNT_H            (86),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (96),
		.PKT_BURST_SIZE_L          (94),
		.PKT_BURST_TYPE_H          (98),
		.PKT_BURST_TYPE_L          (97),
		.PKT_BURSTWRAP_H           (93),
		.PKT_BURSTWRAP_L           (87),
		.PKT_SAI_H                 (89),
		.PKT_SAI_L                 (89),
		.ROLE_BASED_USER           (0),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.PKT_EOP_OOO               (89),
		.PKT_SOP_OOO               (90),
		.ENABLE_OOO                (0),
		.ST_DATA_W                 (152),
		.ST_CHANNEL_W              (7),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (93),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (0),
		.BURSTWRAP_CONST_VALUE     (0),
		.ADAPTER_VERSION           ("new"),
		.SYNC_RESET                (1)
	) tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter (
		.clk                   (clk_ss_0_clk_csr_out_clk_clk),                                                               //   input,    width = 1,       cr0.clk
		.reset                 (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset),                //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (cmd_mux_005_src_valid),                                                                      //   input,    width = 1,     sink0.valid
		.sink0_data            (cmd_mux_005_src_data),                                                                       //   input,  width = 152,          .data
		.sink0_channel         (cmd_mux_005_src_channel),                                                                    //   input,    width = 7,          .channel
		.sink0_startofpacket   (cmd_mux_005_src_startofpacket),                                                              //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (cmd_mux_005_src_endofpacket),                                                                //   input,    width = 1,          .endofpacket
		.sink0_ready           (cmd_mux_005_src_ready),                                                                      //  output,    width = 1,          .ready
		.source0_valid         (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_valid),         //  output,    width = 1,   source0.valid
		.source0_data          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_data),          //  output,  width = 152,          .data
		.source0_channel       (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_channel),       //  output,    width = 7,          .channel
		.source0_startofpacket (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_startofpacket), //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_endofpacket),   //  output,    width = 1,          .endofpacket
		.source0_ready         (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_ready)          //   input,    width = 1,          .ready
	);

	qsys_top_altera_merlin_burst_adapter_1932_fjqfusi #(
		.PKT_ADDR_H                (175),
		.PKT_ADDR_L                (144),
		.PKT_BEGIN_BURST           (209),
		.PKT_BYTE_CNT_H            (194),
		.PKT_BYTE_CNT_L            (182),
		.PKT_BYTEEN_H              (143),
		.PKT_BYTEEN_L              (128),
		.PKT_BURST_SIZE_H          (204),
		.PKT_BURST_SIZE_L          (202),
		.PKT_BURST_TYPE_H          (206),
		.PKT_BURST_TYPE_L          (205),
		.PKT_BURSTWRAP_H           (201),
		.PKT_BURSTWRAP_L           (195),
		.PKT_SAI_H                 (89),
		.PKT_SAI_L                 (89),
		.ROLE_BASED_USER           (0),
		.PKT_TRANS_COMPRESSED_READ (176),
		.PKT_TRANS_WRITE           (178),
		.PKT_TRANS_READ            (179),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (1),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.PKT_EOP_OOO               (89),
		.PKT_SOP_OOO               (90),
		.ENABLE_OOO                (0),
		.ST_DATA_W                 (260),
		.ST_CHANNEL_W              (7),
		.OUT_BYTE_CNT_H            (186),
		.OUT_BURSTWRAP_H           (201),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (127),
		.BURSTWRAP_CONST_VALUE     (127),
		.ADAPTER_VERSION           ("new"),
		.SYNC_RESET                (1)
	) jtg_mst_fpga_m2ocm_pb_s0_burst_adapter (
		.clk                   (sys_manager_clk_100_out_clk_clk),                              //   input,    width = 1,       cr0.clk
		.reset                 (jtg_mst_reset_reset_bridge_in_reset_reset),                    //   input,    width = 1, cr0_reset.reset
		.sink0_valid           (jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_valid),         //   input,    width = 1,     sink0.valid
		.sink0_data            (jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_data),          //   input,  width = 260,          .data
		.sink0_channel         (jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_channel),       //   input,    width = 7,          .channel
		.sink0_startofpacket   (jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_startofpacket), //   input,    width = 1,          .startofpacket
		.sink0_endofpacket     (jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_endofpacket),   //   input,    width = 1,          .endofpacket
		.sink0_ready           (jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_ready),         //  output,    width = 1,          .ready
		.source0_valid         (jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_valid),         //  output,    width = 1,   source0.valid
		.source0_data          (jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_data),          //  output,  width = 260,          .data
		.source0_channel       (jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_channel),       //  output,    width = 7,          .channel
		.source0_startofpacket (jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_startofpacket), //  output,    width = 1,          .startofpacket
		.source0_endofpacket   (jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_endofpacket),   //  output,    width = 1,          .endofpacket
		.source0_ready         (jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_ready)          //   input,    width = 1,          .ready
	);

	qsys_top_altera_merlin_demultiplexer_1921_qntsrkq cmd_demux (
		.clk                (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset              (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (limiter_pipeline_source0_ready),            //  output,    width = 1,      sink.ready
		.sink_channel       (limiter_pipeline_source0_channel),          //   input,    width = 7,          .channel
		.sink_data          (limiter_pipeline_source0_data),             //   input,  width = 152,          .data
		.sink_startofpacket (limiter_pipeline_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (limiter_pipeline_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink_valid         (limiter_pipeline_source0_valid),            //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_src0_data),                       //  output,  width = 152,          .data
		.src0_channel       (cmd_demux_src0_channel),                    //  output,    width = 7,          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (cmd_demux_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (cmd_demux_src1_data),                       //  output,  width = 152,          .data
		.src1_channel       (cmd_demux_src1_channel),                    //  output,    width = 7,          .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                //  output,    width = 1,          .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                      //   input,    width = 1,      src2.ready
		.src2_valid         (cmd_demux_src2_valid),                      //  output,    width = 1,          .valid
		.src2_data          (cmd_demux_src2_data),                       //  output,  width = 152,          .data
		.src2_channel       (cmd_demux_src2_channel),                    //  output,    width = 7,          .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),              //  output,    width = 1,          .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                //  output,    width = 1,          .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                      //   input,    width = 1,      src3.ready
		.src3_valid         (cmd_demux_src3_valid),                      //  output,    width = 1,          .valid
		.src3_data          (cmd_demux_src3_data),                       //  output,  width = 152,          .data
		.src3_channel       (cmd_demux_src3_channel),                    //  output,    width = 7,          .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),              //  output,    width = 1,          .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket),                //  output,    width = 1,          .endofpacket
		.src4_ready         (cmd_demux_src4_ready),                      //   input,    width = 1,      src4.ready
		.src4_valid         (cmd_demux_src4_valid),                      //  output,    width = 1,          .valid
		.src4_data          (cmd_demux_src4_data),                       //  output,  width = 152,          .data
		.src4_channel       (cmd_demux_src4_channel),                    //  output,    width = 7,          .channel
		.src4_startofpacket (cmd_demux_src4_startofpacket),              //  output,    width = 1,          .startofpacket
		.src4_endofpacket   (cmd_demux_src4_endofpacket),                //  output,    width = 1,          .endofpacket
		.src5_ready         (cmd_demux_src5_ready),                      //   input,    width = 1,      src5.ready
		.src5_valid         (cmd_demux_src5_valid),                      //  output,    width = 1,          .valid
		.src5_data          (cmd_demux_src5_data),                       //  output,  width = 152,          .data
		.src5_channel       (cmd_demux_src5_channel),                    //  output,    width = 7,          .channel
		.src5_startofpacket (cmd_demux_src5_startofpacket),              //  output,    width = 1,          .startofpacket
		.src5_endofpacket   (cmd_demux_src5_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_qntsrkq cmd_demux_001 (
		.clk                (sys_manager_clk_100_out_clk_clk),            //   input,    width = 1,       clk.clk
		.reset              (jtg_mst_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.sink_ready         (limiter_pipeline_002_source0_ready),         //  output,    width = 1,      sink.ready
		.sink_channel       (limiter_pipeline_002_source0_channel),       //   input,    width = 7,          .channel
		.sink_data          (limiter_pipeline_002_source0_data),          //   input,  width = 152,          .data
		.sink_startofpacket (limiter_pipeline_002_source0_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (limiter_pipeline_002_source0_endofpacket),   //   input,    width = 1,          .endofpacket
		.sink_valid         (limiter_pipeline_002_source0_valid),         //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                   //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                   //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_001_src0_data),                    //  output,  width = 152,          .data
		.src0_channel       (cmd_demux_001_src0_channel),                 //  output,    width = 7,          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),           //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),             //  output,    width = 1,          .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                   //   input,    width = 1,      src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                   //  output,    width = 1,          .valid
		.src1_data          (cmd_demux_001_src1_data),                    //  output,  width = 152,          .data
		.src1_channel       (cmd_demux_001_src1_channel),                 //  output,    width = 7,          .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),           //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket),             //  output,    width = 1,          .endofpacket
		.src2_ready         (cmd_demux_001_src2_ready),                   //   input,    width = 1,      src2.ready
		.src2_valid         (cmd_demux_001_src2_valid),                   //  output,    width = 1,          .valid
		.src2_data          (cmd_demux_001_src2_data),                    //  output,  width = 152,          .data
		.src2_channel       (cmd_demux_001_src2_channel),                 //  output,    width = 7,          .channel
		.src2_startofpacket (cmd_demux_001_src2_startofpacket),           //  output,    width = 1,          .startofpacket
		.src2_endofpacket   (cmd_demux_001_src2_endofpacket),             //  output,    width = 1,          .endofpacket
		.src3_ready         (cmd_demux_001_src3_ready),                   //   input,    width = 1,      src3.ready
		.src3_valid         (cmd_demux_001_src3_valid),                   //  output,    width = 1,          .valid
		.src3_data          (cmd_demux_001_src3_data),                    //  output,  width = 152,          .data
		.src3_channel       (cmd_demux_001_src3_channel),                 //  output,    width = 7,          .channel
		.src3_startofpacket (cmd_demux_001_src3_startofpacket),           //  output,    width = 1,          .startofpacket
		.src3_endofpacket   (cmd_demux_001_src3_endofpacket),             //  output,    width = 1,          .endofpacket
		.src4_ready         (cmd_demux_001_src4_ready),                   //   input,    width = 1,      src4.ready
		.src4_valid         (cmd_demux_001_src4_valid),                   //  output,    width = 1,          .valid
		.src4_data          (cmd_demux_001_src4_data),                    //  output,  width = 152,          .data
		.src4_channel       (cmd_demux_001_src4_channel),                 //  output,    width = 7,          .channel
		.src4_startofpacket (cmd_demux_001_src4_startofpacket),           //  output,    width = 1,          .startofpacket
		.src4_endofpacket   (cmd_demux_001_src4_endofpacket),             //  output,    width = 1,          .endofpacket
		.src5_ready         (cmd_demux_001_src5_ready),                   //   input,    width = 1,      src5.ready
		.src5_valid         (cmd_demux_001_src5_valid),                   //  output,    width = 1,          .valid
		.src5_data          (cmd_demux_001_src5_data),                    //  output,  width = 152,          .data
		.src5_channel       (cmd_demux_001_src5_channel),                 //  output,    width = 7,          .channel
		.src5_startofpacket (cmd_demux_001_src5_startofpacket),           //  output,    width = 1,          .startofpacket
		.src5_endofpacket   (cmd_demux_001_src5_endofpacket)              //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_jkl7sgi cmd_demux_002 (
		.clk                (sys_manager_clk_100_out_clk_clk),            //   input,    width = 1,       clk.clk
		.reset              (jtg_mst_reset_reset_bridge_in_reset_reset),  //   input,    width = 1, clk_reset.reset
		.sink_ready         (limiter_pipeline_004_source0_ready),         //  output,    width = 1,      sink.ready
		.sink_channel       (limiter_pipeline_004_source0_channel),       //   input,    width = 7,          .channel
		.sink_data          (limiter_pipeline_004_source0_data),          //   input,  width = 152,          .data
		.sink_startofpacket (limiter_pipeline_004_source0_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (limiter_pipeline_004_source0_endofpacket),   //   input,    width = 1,          .endofpacket
		.sink_valid         (limiter_pipeline_004_source0_valid),         //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_002_src0_ready),                   //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                   //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_002_src0_data),                    //  output,  width = 152,          .data
		.src0_channel       (cmd_demux_002_src0_channel),                 //  output,    width = 7,          .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),           //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),             //  output,    width = 1,          .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                   //   input,    width = 1,      src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                   //  output,    width = 1,          .valid
		.src1_data          (cmd_demux_002_src1_data),                    //  output,  width = 152,          .data
		.src1_channel       (cmd_demux_002_src1_channel),                 //  output,    width = 7,          .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),           //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket),             //  output,    width = 1,          .endofpacket
		.src2_ready         (cmd_demux_002_src2_ready),                   //   input,    width = 1,      src2.ready
		.src2_valid         (cmd_demux_002_src2_valid),                   //  output,    width = 1,          .valid
		.src2_data          (cmd_demux_002_src2_data),                    //  output,  width = 152,          .data
		.src2_channel       (cmd_demux_002_src2_channel),                 //  output,    width = 7,          .channel
		.src2_startofpacket (cmd_demux_002_src2_startofpacket),           //  output,    width = 1,          .startofpacket
		.src2_endofpacket   (cmd_demux_002_src2_endofpacket)              //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1922_y7ooimq cmd_mux (
		.clk                 (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset               (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                          //  output,  width = 152,          .data
		.src_channel         (cmd_mux_src_channel),                       //  output,    width = 7,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (mux_pipeline_source0_ready),                //  output,    width = 1,     sink0.ready
		.sink0_valid         (mux_pipeline_source0_valid),                //   input,    width = 1,          .valid
		.sink0_channel       (mux_pipeline_source0_channel),              //   input,    width = 7,          .channel
		.sink0_data          (mux_pipeline_source0_data),                 //   input,  width = 152,          .data
		.sink0_startofpacket (mux_pipeline_source0_startofpacket),        //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (mux_pipeline_source0_endofpacket),          //   input,    width = 1,          .endofpacket
		.sink1_ready         (mux_pipeline_001_source0_ready),            //  output,    width = 1,     sink1.ready
		.sink1_valid         (mux_pipeline_001_source0_valid),            //   input,    width = 1,          .valid
		.sink1_channel       (mux_pipeline_001_source0_channel),          //   input,    width = 7,          .channel
		.sink1_data          (mux_pipeline_001_source0_data),             //   input,  width = 152,          .data
		.sink1_startofpacket (mux_pipeline_001_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (mux_pipeline_001_source0_endofpacket)       //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1922_y7ooimq cmd_mux_001 (
		.clk                 (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,    width = 1,       clk.clk
		.reset               (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                                       //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                                       //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                                                        //  output,  width = 152,          .data
		.src_channel         (cmd_mux_001_src_channel),                                                     //  output,    width = 7,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                                               //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                                                 //  output,    width = 1,          .endofpacket
		.sink0_ready         (mux_pipeline_002_source0_ready),                                              //  output,    width = 1,     sink0.ready
		.sink0_valid         (mux_pipeline_002_source0_valid),                                              //   input,    width = 1,          .valid
		.sink0_channel       (mux_pipeline_002_source0_channel),                                            //   input,    width = 7,          .channel
		.sink0_data          (mux_pipeline_002_source0_data),                                               //   input,  width = 152,          .data
		.sink0_startofpacket (mux_pipeline_002_source0_startofpacket),                                      //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (mux_pipeline_002_source0_endofpacket),                                        //   input,    width = 1,          .endofpacket
		.sink1_ready         (mux_pipeline_003_source0_ready),                                              //  output,    width = 1,     sink1.ready
		.sink1_valid         (mux_pipeline_003_source0_valid),                                              //   input,    width = 1,          .valid
		.sink1_channel       (mux_pipeline_003_source0_channel),                                            //   input,    width = 7,          .channel
		.sink1_data          (mux_pipeline_003_source0_data),                                               //   input,  width = 152,          .data
		.sink1_startofpacket (mux_pipeline_003_source0_startofpacket),                                      //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (mux_pipeline_003_source0_endofpacket)                                         //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1922_y7ooimq cmd_mux_002 (
		.clk                 (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,    width = 1,       clk.clk
		.reset               (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                                                       //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_002_src_valid),                                                       //  output,    width = 1,          .valid
		.src_data            (cmd_mux_002_src_data),                                                        //  output,  width = 152,          .data
		.src_channel         (cmd_mux_002_src_channel),                                                     //  output,    width = 7,          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                                               //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                                                 //  output,    width = 1,          .endofpacket
		.sink0_ready         (mux_pipeline_004_source0_ready),                                              //  output,    width = 1,     sink0.ready
		.sink0_valid         (mux_pipeline_004_source0_valid),                                              //   input,    width = 1,          .valid
		.sink0_channel       (mux_pipeline_004_source0_channel),                                            //   input,    width = 7,          .channel
		.sink0_data          (mux_pipeline_004_source0_data),                                               //   input,  width = 152,          .data
		.sink0_startofpacket (mux_pipeline_004_source0_startofpacket),                                      //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (mux_pipeline_004_source0_endofpacket),                                        //   input,    width = 1,          .endofpacket
		.sink1_ready         (mux_pipeline_005_source0_ready),                                              //  output,    width = 1,     sink1.ready
		.sink1_valid         (mux_pipeline_005_source0_valid),                                              //   input,    width = 1,          .valid
		.sink1_channel       (mux_pipeline_005_source0_channel),                                            //   input,    width = 7,          .channel
		.sink1_data          (mux_pipeline_005_source0_data),                                               //   input,  width = 152,          .data
		.sink1_startofpacket (mux_pipeline_005_source0_startofpacket),                                      //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (mux_pipeline_005_source0_endofpacket)                                         //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1922_ayg7quy cmd_mux_003 (
		.clk                 (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset               (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                     //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_003_src_valid),                     //  output,    width = 1,          .valid
		.src_data            (cmd_mux_003_src_data),                      //  output,  width = 152,          .data
		.src_channel         (cmd_mux_003_src_channel),                   //  output,    width = 7,          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),             //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),               //  output,    width = 1,          .endofpacket
		.sink0_ready         (mux_pipeline_006_source0_ready),            //  output,    width = 1,     sink0.ready
		.sink0_valid         (mux_pipeline_006_source0_valid),            //   input,    width = 1,          .valid
		.sink0_channel       (mux_pipeline_006_source0_channel),          //   input,    width = 7,          .channel
		.sink0_data          (mux_pipeline_006_source0_data),             //   input,  width = 152,          .data
		.sink0_startofpacket (mux_pipeline_006_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (mux_pipeline_006_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink1_ready         (mux_pipeline_007_source0_ready),            //  output,    width = 1,     sink1.ready
		.sink1_valid         (mux_pipeline_007_source0_valid),            //   input,    width = 1,          .valid
		.sink1_channel       (mux_pipeline_007_source0_channel),          //   input,    width = 7,          .channel
		.sink1_data          (mux_pipeline_007_source0_data),             //   input,  width = 152,          .data
		.sink1_startofpacket (mux_pipeline_007_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (mux_pipeline_007_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink2_ready         (mux_pipeline_008_source0_ready),            //  output,    width = 1,     sink2.ready
		.sink2_valid         (mux_pipeline_008_source0_valid),            //   input,    width = 1,          .valid
		.sink2_channel       (mux_pipeline_008_source0_channel),          //   input,    width = 7,          .channel
		.sink2_data          (mux_pipeline_008_source0_data),             //   input,  width = 152,          .data
		.sink2_startofpacket (mux_pipeline_008_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (mux_pipeline_008_source0_endofpacket)       //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1922_ayg7quy cmd_mux_004 (
		.clk                 (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset               (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                     //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_004_src_valid),                     //  output,    width = 1,          .valid
		.src_data            (cmd_mux_004_src_data),                      //  output,  width = 152,          .data
		.src_channel         (cmd_mux_004_src_channel),                   //  output,    width = 7,          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),             //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),               //  output,    width = 1,          .endofpacket
		.sink0_ready         (mux_pipeline_009_source0_ready),            //  output,    width = 1,     sink0.ready
		.sink0_valid         (mux_pipeline_009_source0_valid),            //   input,    width = 1,          .valid
		.sink0_channel       (mux_pipeline_009_source0_channel),          //   input,    width = 7,          .channel
		.sink0_data          (mux_pipeline_009_source0_data),             //   input,  width = 152,          .data
		.sink0_startofpacket (mux_pipeline_009_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (mux_pipeline_009_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink1_ready         (mux_pipeline_010_source0_ready),            //  output,    width = 1,     sink1.ready
		.sink1_valid         (mux_pipeline_010_source0_valid),            //   input,    width = 1,          .valid
		.sink1_channel       (mux_pipeline_010_source0_channel),          //   input,    width = 7,          .channel
		.sink1_data          (mux_pipeline_010_source0_data),             //   input,  width = 152,          .data
		.sink1_startofpacket (mux_pipeline_010_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (mux_pipeline_010_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink2_ready         (mux_pipeline_011_source0_ready),            //  output,    width = 1,     sink2.ready
		.sink2_valid         (mux_pipeline_011_source0_valid),            //   input,    width = 1,          .valid
		.sink2_channel       (mux_pipeline_011_source0_channel),          //   input,    width = 7,          .channel
		.sink2_data          (mux_pipeline_011_source0_data),             //   input,  width = 152,          .data
		.sink2_startofpacket (mux_pipeline_011_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (mux_pipeline_011_source0_endofpacket)       //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1922_y7ooimq cmd_mux_005 (
		.clk                 (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,    width = 1,       clk.clk
		.reset               (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                                                       //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_005_src_valid),                                                       //  output,    width = 1,          .valid
		.src_data            (cmd_mux_005_src_data),                                                        //  output,  width = 152,          .data
		.src_channel         (cmd_mux_005_src_channel),                                                     //  output,    width = 7,          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),                                               //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                                                 //  output,    width = 1,          .endofpacket
		.sink0_ready         (mux_pipeline_012_source0_ready),                                              //  output,    width = 1,     sink0.ready
		.sink0_valid         (mux_pipeline_012_source0_valid),                                              //   input,    width = 1,          .valid
		.sink0_channel       (mux_pipeline_012_source0_channel),                                            //   input,    width = 7,          .channel
		.sink0_data          (mux_pipeline_012_source0_data),                                               //   input,  width = 152,          .data
		.sink0_startofpacket (mux_pipeline_012_source0_startofpacket),                                      //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (mux_pipeline_012_source0_endofpacket),                                        //   input,    width = 1,          .endofpacket
		.sink1_ready         (mux_pipeline_013_source0_ready),                                              //  output,    width = 1,     sink1.ready
		.sink1_valid         (mux_pipeline_013_source0_valid),                                              //   input,    width = 1,          .valid
		.sink1_channel       (mux_pipeline_013_source0_channel),                                            //   input,    width = 7,          .channel
		.sink1_data          (mux_pipeline_013_source0_data),                                               //   input,  width = 152,          .data
		.sink1_startofpacket (mux_pipeline_013_source0_startofpacket),                                      //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (mux_pipeline_013_source0_endofpacket)                                         //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1922_c3a5u6q cmd_mux_006 (
		.clk                 (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset               (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                     //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_006_src_valid),                     //  output,    width = 1,          .valid
		.src_data            (cmd_mux_006_src_data),                      //  output,  width = 152,          .data
		.src_channel         (cmd_mux_006_src_channel),                   //  output,    width = 7,          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),             //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),               //  output,    width = 1,          .endofpacket
		.sink0_ready         (mux_pipeline_014_source0_ready),            //  output,    width = 1,     sink0.ready
		.sink0_valid         (mux_pipeline_014_source0_valid),            //   input,    width = 1,          .valid
		.sink0_channel       (mux_pipeline_014_source0_channel),          //   input,    width = 7,          .channel
		.sink0_data          (mux_pipeline_014_source0_data),             //   input,  width = 152,          .data
		.sink0_startofpacket (mux_pipeline_014_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (mux_pipeline_014_source0_endofpacket)       //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_iz6m4ii rsp_demux (
		.clk                (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset              (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_003_src_ready),                      //  output,    width = 1,      sink.ready
		.sink_channel       (router_003_src_channel),                    //   input,    width = 7,          .channel
		.sink_data          (router_003_src_data),                       //   input,  width = 152,          .data
		.sink_startofpacket (router_003_src_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink_valid         (router_003_src_valid),                      //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                      //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                      //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                       //  output,  width = 152,          .data
		.src0_channel       (rsp_demux_src0_channel),                    //  output,    width = 7,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),              //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                      //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                      //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_src1_data),                       //  output,  width = 152,          .data
		.src1_channel       (rsp_demux_src1_channel),                    //  output,    width = 7,          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),              //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)                 //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_iz6m4ii rsp_demux_001 (
		.clk                (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,    width = 1,       clk.clk
		.reset              (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_004_src_ready),                                                        //  output,    width = 1,      sink.ready
		.sink_channel       (router_004_src_channel),                                                      //   input,    width = 7,          .channel
		.sink_data          (router_004_src_data),                                                         //   input,  width = 152,          .data
		.sink_startofpacket (router_004_src_startofpacket),                                                //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                                                  //   input,    width = 1,          .endofpacket
		.sink_valid         (router_004_src_valid),                                                        //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                                                    //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                                                    //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                                                     //  output,  width = 152,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                                                  //  output,    width = 7,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                                            //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                                              //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                                                    //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                                                    //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_001_src1_data),                                                     //  output,  width = 152,          .data
		.src1_channel       (rsp_demux_001_src1_channel),                                                  //  output,    width = 7,          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),                                            //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)                                               //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_iz6m4ii rsp_demux_002 (
		.clk                (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,    width = 1,       clk.clk
		.reset              (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_005_src_ready),                                                        //  output,    width = 1,      sink.ready
		.sink_channel       (router_005_src_channel),                                                      //   input,    width = 7,          .channel
		.sink_data          (router_005_src_data),                                                         //   input,  width = 152,          .data
		.sink_startofpacket (router_005_src_startofpacket),                                                //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                                                  //   input,    width = 1,          .endofpacket
		.sink_valid         (router_005_src_valid),                                                        //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                                                    //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                                                    //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_002_src0_data),                                                     //  output,  width = 152,          .data
		.src0_channel       (rsp_demux_002_src0_channel),                                                  //  output,    width = 7,          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                                            //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),                                              //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                                                    //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                                                    //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_002_src1_data),                                                     //  output,  width = 152,          .data
		.src1_channel       (rsp_demux_002_src1_channel),                                                  //  output,    width = 7,          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),                                            //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket)                                               //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_jkl7sgi rsp_demux_003 (
		.clk                (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset              (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_006_src_ready),                      //  output,    width = 1,      sink.ready
		.sink_channel       (router_006_src_channel),                    //   input,    width = 7,          .channel
		.sink_data          (router_006_src_data),                       //   input,  width = 152,          .data
		.sink_startofpacket (router_006_src_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink_valid         (router_006_src_valid),                      //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                  //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                  //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_003_src0_data),                   //  output,  width = 152,          .data
		.src0_channel       (rsp_demux_003_src0_channel),                //  output,    width = 7,          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),          //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket),            //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_003_src1_ready),                  //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_003_src1_valid),                  //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_003_src1_data),                   //  output,  width = 152,          .data
		.src1_channel       (rsp_demux_003_src1_channel),                //  output,    width = 7,          .channel
		.src1_startofpacket (rsp_demux_003_src1_startofpacket),          //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_003_src1_endofpacket),            //  output,    width = 1,          .endofpacket
		.src2_ready         (rsp_demux_003_src2_ready),                  //   input,    width = 1,      src2.ready
		.src2_valid         (rsp_demux_003_src2_valid),                  //  output,    width = 1,          .valid
		.src2_data          (rsp_demux_003_src2_data),                   //  output,  width = 152,          .data
		.src2_channel       (rsp_demux_003_src2_channel),                //  output,    width = 7,          .channel
		.src2_startofpacket (rsp_demux_003_src2_startofpacket),          //  output,    width = 1,          .startofpacket
		.src2_endofpacket   (rsp_demux_003_src2_endofpacket)             //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_jkl7sgi rsp_demux_004 (
		.clk                (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset              (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_007_src_ready),                      //  output,    width = 1,      sink.ready
		.sink_channel       (router_007_src_channel),                    //   input,    width = 7,          .channel
		.sink_data          (router_007_src_data),                       //   input,  width = 152,          .data
		.sink_startofpacket (router_007_src_startofpacket),              //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                //   input,    width = 1,          .endofpacket
		.sink_valid         (router_007_src_valid),                      //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                  //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                  //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_004_src0_data),                   //  output,  width = 152,          .data
		.src0_channel       (rsp_demux_004_src0_channel),                //  output,    width = 7,          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),          //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket),            //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_004_src1_ready),                  //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_004_src1_valid),                  //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_004_src1_data),                   //  output,  width = 152,          .data
		.src1_channel       (rsp_demux_004_src1_channel),                //  output,    width = 7,          .channel
		.src1_startofpacket (rsp_demux_004_src1_startofpacket),          //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_004_src1_endofpacket),            //  output,    width = 1,          .endofpacket
		.src2_ready         (rsp_demux_004_src2_ready),                  //   input,    width = 1,      src2.ready
		.src2_valid         (rsp_demux_004_src2_valid),                  //  output,    width = 1,          .valid
		.src2_data          (rsp_demux_004_src2_data),                   //  output,  width = 152,          .data
		.src2_channel       (rsp_demux_004_src2_channel),                //  output,    width = 7,          .channel
		.src2_startofpacket (rsp_demux_004_src2_startofpacket),          //  output,    width = 1,          .startofpacket
		.src2_endofpacket   (rsp_demux_004_src2_endofpacket)             //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_iz6m4ii rsp_demux_005 (
		.clk                (clk_ss_0_clk_csr_out_clk_clk),                                                //   input,    width = 1,       clk.clk
		.reset              (phipps_peak_0_h2f_lw_bridge_s0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_008_src_ready),                                                        //  output,    width = 1,      sink.ready
		.sink_channel       (router_008_src_channel),                                                      //   input,    width = 7,          .channel
		.sink_data          (router_008_src_data),                                                         //   input,  width = 152,          .data
		.sink_startofpacket (router_008_src_startofpacket),                                                //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                                                  //   input,    width = 1,          .endofpacket
		.sink_valid         (router_008_src_valid),                                                        //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                                                    //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                                                    //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_005_src0_data),                                                     //  output,  width = 152,          .data
		.src0_channel       (rsp_demux_005_src0_channel),                                                  //  output,    width = 7,          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),                                            //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket),                                              //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_005_src1_ready),                                                    //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_005_src1_valid),                                                    //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_005_src1_data),                                                     //  output,  width = 152,          .data
		.src1_channel       (rsp_demux_005_src1_channel),                                                  //  output,    width = 7,          .channel
		.src1_startofpacket (rsp_demux_005_src1_startofpacket),                                            //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_005_src1_endofpacket)                                               //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_demultiplexer_1921_f6766by rsp_demux_006 (
		.clk                (sys_manager_clk_100_out_clk_clk),                              //   input,    width = 1,       clk.clk
		.reset              (jtg_mst_reset_reset_bridge_in_reset_reset),                    //   input,    width = 1, clk_reset.reset
		.sink_ready         (jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_ready),         //  output,    width = 1,      sink.ready
		.sink_channel       (jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_channel),       //   input,    width = 7,          .channel
		.sink_data          (jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_data),          //   input,  width = 152,          .data
		.sink_startofpacket (jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_endofpacket),   //   input,    width = 1,          .endofpacket
		.sink_valid         (jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_valid),         //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                                     //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                                     //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_006_src0_data),                                      //  output,  width = 152,          .data
		.src0_channel       (rsp_demux_006_src0_channel),                                   //  output,    width = 7,          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),                             //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket)                                //  output,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1922_pnyefly rsp_mux (
		.clk                 (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset               (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                         //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                         //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                          //  output,  width = 152,          .data
		.src_channel         (rsp_mux_src_channel),                       //  output,    width = 7,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.sink0_ready         (mux_pipeline_015_source0_ready),            //  output,    width = 1,     sink0.ready
		.sink0_valid         (mux_pipeline_015_source0_valid),            //   input,    width = 1,          .valid
		.sink0_channel       (mux_pipeline_015_source0_channel),          //   input,    width = 7,          .channel
		.sink0_data          (mux_pipeline_015_source0_data),             //   input,  width = 152,          .data
		.sink0_startofpacket (mux_pipeline_015_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (mux_pipeline_015_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink1_ready         (mux_pipeline_016_source0_ready),            //  output,    width = 1,     sink1.ready
		.sink1_valid         (mux_pipeline_016_source0_valid),            //   input,    width = 1,          .valid
		.sink1_channel       (mux_pipeline_016_source0_channel),          //   input,    width = 7,          .channel
		.sink1_data          (mux_pipeline_016_source0_data),             //   input,  width = 152,          .data
		.sink1_startofpacket (mux_pipeline_016_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (mux_pipeline_016_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink2_ready         (mux_pipeline_017_source0_ready),            //  output,    width = 1,     sink2.ready
		.sink2_valid         (mux_pipeline_017_source0_valid),            //   input,    width = 1,          .valid
		.sink2_channel       (mux_pipeline_017_source0_channel),          //   input,    width = 7,          .channel
		.sink2_data          (mux_pipeline_017_source0_data),             //   input,  width = 152,          .data
		.sink2_startofpacket (mux_pipeline_017_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (mux_pipeline_017_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink3_ready         (mux_pipeline_018_source0_ready),            //  output,    width = 1,     sink3.ready
		.sink3_valid         (mux_pipeline_018_source0_valid),            //   input,    width = 1,          .valid
		.sink3_channel       (mux_pipeline_018_source0_channel),          //   input,    width = 7,          .channel
		.sink3_data          (mux_pipeline_018_source0_data),             //   input,  width = 152,          .data
		.sink3_startofpacket (mux_pipeline_018_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (mux_pipeline_018_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink4_ready         (mux_pipeline_019_source0_ready),            //  output,    width = 1,     sink4.ready
		.sink4_valid         (mux_pipeline_019_source0_valid),            //   input,    width = 1,          .valid
		.sink4_channel       (mux_pipeline_019_source0_channel),          //   input,    width = 7,          .channel
		.sink4_data          (mux_pipeline_019_source0_data),             //   input,  width = 152,          .data
		.sink4_startofpacket (mux_pipeline_019_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink4_endofpacket   (mux_pipeline_019_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink5_ready         (mux_pipeline_020_source0_ready),            //  output,    width = 1,     sink5.ready
		.sink5_valid         (mux_pipeline_020_source0_valid),            //   input,    width = 1,          .valid
		.sink5_channel       (mux_pipeline_020_source0_channel),          //   input,    width = 7,          .channel
		.sink5_data          (mux_pipeline_020_source0_data),             //   input,  width = 152,          .data
		.sink5_startofpacket (mux_pipeline_020_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink5_endofpacket   (mux_pipeline_020_source0_endofpacket)       //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1922_pnyefly rsp_mux_001 (
		.clk                 (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset               (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                     //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_001_src_valid),                     //  output,    width = 1,          .valid
		.src_data            (rsp_mux_001_src_data),                      //  output,  width = 152,          .data
		.src_channel         (rsp_mux_001_src_channel),                   //  output,    width = 7,          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),             //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),               //  output,    width = 1,          .endofpacket
		.sink0_ready         (mux_pipeline_021_source0_ready),            //  output,    width = 1,     sink0.ready
		.sink0_valid         (mux_pipeline_021_source0_valid),            //   input,    width = 1,          .valid
		.sink0_channel       (mux_pipeline_021_source0_channel),          //   input,    width = 7,          .channel
		.sink0_data          (mux_pipeline_021_source0_data),             //   input,  width = 152,          .data
		.sink0_startofpacket (mux_pipeline_021_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (mux_pipeline_021_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink1_ready         (mux_pipeline_022_source0_ready),            //  output,    width = 1,     sink1.ready
		.sink1_valid         (mux_pipeline_022_source0_valid),            //   input,    width = 1,          .valid
		.sink1_channel       (mux_pipeline_022_source0_channel),          //   input,    width = 7,          .channel
		.sink1_data          (mux_pipeline_022_source0_data),             //   input,  width = 152,          .data
		.sink1_startofpacket (mux_pipeline_022_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (mux_pipeline_022_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink2_ready         (mux_pipeline_023_source0_ready),            //  output,    width = 1,     sink2.ready
		.sink2_valid         (mux_pipeline_023_source0_valid),            //   input,    width = 1,          .valid
		.sink2_channel       (mux_pipeline_023_source0_channel),          //   input,    width = 7,          .channel
		.sink2_data          (mux_pipeline_023_source0_data),             //   input,  width = 152,          .data
		.sink2_startofpacket (mux_pipeline_023_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (mux_pipeline_023_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink3_ready         (mux_pipeline_024_source0_ready),            //  output,    width = 1,     sink3.ready
		.sink3_valid         (mux_pipeline_024_source0_valid),            //   input,    width = 1,          .valid
		.sink3_channel       (mux_pipeline_024_source0_channel),          //   input,    width = 7,          .channel
		.sink3_data          (mux_pipeline_024_source0_data),             //   input,  width = 152,          .data
		.sink3_startofpacket (mux_pipeline_024_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (mux_pipeline_024_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink4_ready         (mux_pipeline_025_source0_ready),            //  output,    width = 1,     sink4.ready
		.sink4_valid         (mux_pipeline_025_source0_valid),            //   input,    width = 1,          .valid
		.sink4_channel       (mux_pipeline_025_source0_channel),          //   input,    width = 7,          .channel
		.sink4_data          (mux_pipeline_025_source0_data),             //   input,  width = 152,          .data
		.sink4_startofpacket (mux_pipeline_025_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink4_endofpacket   (mux_pipeline_025_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink5_ready         (mux_pipeline_026_source0_ready),            //  output,    width = 1,     sink5.ready
		.sink5_valid         (mux_pipeline_026_source0_valid),            //   input,    width = 1,          .valid
		.sink5_channel       (mux_pipeline_026_source0_channel),          //   input,    width = 7,          .channel
		.sink5_data          (mux_pipeline_026_source0_data),             //   input,  width = 152,          .data
		.sink5_startofpacket (mux_pipeline_026_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink5_endofpacket   (mux_pipeline_026_source0_endofpacket)       //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_multiplexer_1922_57y66oq rsp_mux_002 (
		.clk                 (sys_manager_clk_100_out_clk_clk),           //   input,    width = 1,       clk.clk
		.reset               (jtg_mst_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                     //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_002_src_valid),                     //  output,    width = 1,          .valid
		.src_data            (rsp_mux_002_src_data),                      //  output,  width = 152,          .data
		.src_channel         (rsp_mux_002_src_channel),                   //  output,    width = 7,          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),             //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),               //  output,    width = 1,          .endofpacket
		.sink0_ready         (mux_pipeline_027_source0_ready),            //  output,    width = 1,     sink0.ready
		.sink0_valid         (mux_pipeline_027_source0_valid),            //   input,    width = 1,          .valid
		.sink0_channel       (mux_pipeline_027_source0_channel),          //   input,    width = 7,          .channel
		.sink0_data          (mux_pipeline_027_source0_data),             //   input,  width = 152,          .data
		.sink0_startofpacket (mux_pipeline_027_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (mux_pipeline_027_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink1_ready         (mux_pipeline_028_source0_ready),            //  output,    width = 1,     sink1.ready
		.sink1_valid         (mux_pipeline_028_source0_valid),            //   input,    width = 1,          .valid
		.sink1_channel       (mux_pipeline_028_source0_channel),          //   input,    width = 7,          .channel
		.sink1_data          (mux_pipeline_028_source0_data),             //   input,  width = 152,          .data
		.sink1_startofpacket (mux_pipeline_028_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (mux_pipeline_028_source0_endofpacket),      //   input,    width = 1,          .endofpacket
		.sink2_ready         (mux_pipeline_029_source0_ready),            //  output,    width = 1,     sink2.ready
		.sink2_valid         (mux_pipeline_029_source0_valid),            //   input,    width = 1,          .valid
		.sink2_channel       (mux_pipeline_029_source0_channel),          //   input,    width = 7,          .channel
		.sink2_data          (mux_pipeline_029_source0_data),             //   input,  width = 152,          .data
		.sink2_startofpacket (mux_pipeline_029_source0_startofpacket),    //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (mux_pipeline_029_source0_endofpacket)       //   input,    width = 1,          .endofpacket
	);

	qsys_top_altera_merlin_width_adapter_1940_jouup7a #(
		.IN_PKT_ADDR_H                 (175),
		.IN_PKT_ADDR_L                 (144),
		.IN_PKT_DATA_H                 (127),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (143),
		.IN_PKT_BYTEEN_L               (128),
		.IN_PKT_BYTE_CNT_H             (194),
		.IN_PKT_BYTE_CNT_L             (182),
		.IN_PKT_TRANS_COMPRESSED_READ  (176),
		.IN_PKT_TRANS_WRITE            (178),
		.IN_PKT_BURSTWRAP_H            (201),
		.IN_PKT_BURSTWRAP_L            (195),
		.IN_PKT_BURST_SIZE_H           (204),
		.IN_PKT_BURST_SIZE_L           (202),
		.IN_PKT_RESPONSE_STATUS_H      (232),
		.IN_PKT_RESPONSE_STATUS_L      (231),
		.IN_PKT_TRANS_EXCLUSIVE        (181),
		.IN_PKT_BURST_TYPE_H           (206),
		.IN_PKT_BURST_TYPE_L           (205),
		.IN_PKT_ORI_BURST_SIZE_L       (233),
		.IN_PKT_ORI_BURST_SIZE_H       (235),
		.IN_PKT_POISON_H               (76),
		.IN_PKT_POISON_L               (76),
		.IN_PKT_DATACHK_H              (80),
		.IN_PKT_DATACHK_L              (77),
		.IN_PKT_ADDRCHK_H              (84),
		.IN_PKT_ADDRCHK_L              (81),
		.IN_PKT_SAI_H                  (88),
		.IN_PKT_SAI_L                  (85),
		.IN_PKT_USER_DATA_H            (89),
		.IN_PKT_USER_DATA_L            (89),
		.IN_ST_DATA_W                  (260),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (86),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (96),
		.OUT_PKT_BURST_SIZE_L          (94),
		.OUT_PKT_RESPONSE_STATUS_H     (124),
		.OUT_PKT_RESPONSE_STATUS_L     (123),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (98),
		.OUT_PKT_BURST_TYPE_L          (97),
		.OUT_PKT_ORI_BURST_SIZE_L      (125),
		.OUT_PKT_ORI_BURST_SIZE_H      (127),
		.OUT_PKT_POISON_H              (74),
		.OUT_PKT_POISON_L              (74),
		.OUT_PKT_DATACHK_H             (78),
		.OUT_PKT_DATACHK_L             (75),
		.OUT_PKT_ADDRCHK_H             (82),
		.OUT_PKT_ADDRCHK_L             (79),
		.OUT_PKT_SAI_H                 (86),
		.OUT_PKT_SAI_L                 (83),
		.OUT_PKT_EOP_OOO               (143),
		.OUT_PKT_SOP_OOO               (144),
		.OUT_PKT_USER_DATA_H           (89),
		.OUT_PKT_USER_DATA_L           (89),
		.ENABLE_OOO                    (0),
		.OUT_ST_DATA_W                 (152),
		.ST_CHANNEL_W                  (7),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.ROLE_BASED_USER               (0),
		.BITSPERBYTE                   (0),
		.SYNC_RESET                    (1)
	) jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter (
		.clk                  (sys_manager_clk_100_out_clk_clk),                              //   input,    width = 1,       clk.clk
		.reset                (jtg_mst_reset_reset_bridge_in_reset_reset),                    //   input,    width = 1, clk_reset.reset
		.in_valid             (router_009_src_valid),                                         //   input,    width = 1,      sink.valid
		.in_channel           (router_009_src_channel),                                       //   input,    width = 7,          .channel
		.in_startofpacket     (router_009_src_startofpacket),                                 //   input,    width = 1,          .startofpacket
		.in_endofpacket       (router_009_src_endofpacket),                                   //   input,    width = 1,          .endofpacket
		.in_ready             (router_009_src_ready),                                         //  output,    width = 1,          .ready
		.in_data              (router_009_src_data),                                          //   input,  width = 260,          .data
		.out_endofpacket      (jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_endofpacket),   //  output,    width = 1,       src.endofpacket
		.out_data             (jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_data),          //  output,  width = 152,          .data
		.out_channel          (jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_channel),       //  output,    width = 7,          .channel
		.out_valid            (jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_valid),         //  output,    width = 1,          .valid
		.out_ready            (jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_ready),         //   input,    width = 1,          .ready
		.out_startofpacket    (jtg_mst_fpga_m2ocm_pb_s0_rsp_width_adapter_src_startofpacket), //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                        // (terminated),                         
	);

	qsys_top_altera_merlin_width_adapter_1940_fxrhkyi #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (86),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (93),
		.IN_PKT_BURSTWRAP_L            (87),
		.IN_PKT_BURST_SIZE_H           (96),
		.IN_PKT_BURST_SIZE_L           (94),
		.IN_PKT_RESPONSE_STATUS_H      (124),
		.IN_PKT_RESPONSE_STATUS_L      (123),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (98),
		.IN_PKT_BURST_TYPE_L           (97),
		.IN_PKT_ORI_BURST_SIZE_L       (125),
		.IN_PKT_ORI_BURST_SIZE_H       (127),
		.IN_PKT_POISON_H               (76),
		.IN_PKT_POISON_L               (76),
		.IN_PKT_DATACHK_H              (80),
		.IN_PKT_DATACHK_L              (77),
		.IN_PKT_ADDRCHK_H              (84),
		.IN_PKT_ADDRCHK_L              (81),
		.IN_PKT_SAI_H                  (88),
		.IN_PKT_SAI_L                  (85),
		.IN_PKT_USER_DATA_H            (89),
		.IN_PKT_USER_DATA_L            (89),
		.IN_ST_DATA_W                  (152),
		.OUT_PKT_ADDR_H                (175),
		.OUT_PKT_ADDR_L                (144),
		.OUT_PKT_DATA_H                (127),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (143),
		.OUT_PKT_BYTEEN_L              (128),
		.OUT_PKT_BYTE_CNT_H            (194),
		.OUT_PKT_BYTE_CNT_L            (182),
		.OUT_PKT_TRANS_COMPRESSED_READ (176),
		.OUT_PKT_BURST_SIZE_H          (204),
		.OUT_PKT_BURST_SIZE_L          (202),
		.OUT_PKT_RESPONSE_STATUS_H     (232),
		.OUT_PKT_RESPONSE_STATUS_L     (231),
		.OUT_PKT_TRANS_EXCLUSIVE       (181),
		.OUT_PKT_BURST_TYPE_H          (206),
		.OUT_PKT_BURST_TYPE_L          (205),
		.OUT_PKT_ORI_BURST_SIZE_L      (233),
		.OUT_PKT_ORI_BURST_SIZE_H      (235),
		.OUT_PKT_POISON_H              (74),
		.OUT_PKT_POISON_L              (74),
		.OUT_PKT_DATACHK_H             (78),
		.OUT_PKT_DATACHK_L             (75),
		.OUT_PKT_ADDRCHK_H             (82),
		.OUT_PKT_ADDRCHK_L             (79),
		.OUT_PKT_SAI_H                 (86),
		.OUT_PKT_SAI_L                 (83),
		.OUT_PKT_EOP_OOO               (251),
		.OUT_PKT_SOP_OOO               (252),
		.OUT_PKT_USER_DATA_H           (89),
		.OUT_PKT_USER_DATA_L           (89),
		.ENABLE_OOO                    (0),
		.OUT_ST_DATA_W                 (260),
		.ST_CHANNEL_W                  (7),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (0),
		.PACKING                       (0),
		.ENABLE_ADDRESS_ALIGNMENT      (1),
		.ROLE_BASED_USER               (0),
		.BITSPERBYTE                   (0),
		.SYNC_RESET                    (1)
	) jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter (
		.clk                  (sys_manager_clk_100_out_clk_clk),                              //   input,    width = 1,       clk.clk
		.reset                (jtg_mst_reset_reset_bridge_in_reset_reset),                    //   input,    width = 1, clk_reset.reset
		.in_valid             (cmd_mux_006_src_valid),                                        //   input,    width = 1,      sink.valid
		.in_channel           (cmd_mux_006_src_channel),                                      //   input,    width = 7,          .channel
		.in_startofpacket     (cmd_mux_006_src_startofpacket),                                //   input,    width = 1,          .startofpacket
		.in_endofpacket       (cmd_mux_006_src_endofpacket),                                  //   input,    width = 1,          .endofpacket
		.in_ready             (cmd_mux_006_src_ready),                                        //  output,    width = 1,          .ready
		.in_data              (cmd_mux_006_src_data),                                         //   input,  width = 152,          .data
		.out_endofpacket      (jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_endofpacket),   //  output,    width = 1,       src.endofpacket
		.out_data             (jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_data),          //  output,  width = 260,          .data
		.out_channel          (jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_channel),       //  output,    width = 7,          .channel
		.out_valid            (jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_valid),         //  output,    width = 1,          .valid
		.out_ready            (jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_ready),         //   input,    width = 1,          .ready
		.out_startofpacket    (jtg_mst_fpga_m2ocm_pb_s0_cmd_width_adapter_src_startofpacket), //  output,    width = 1,          .startofpacket
		.in_command_size_data (3'b000)                                                        // (terminated),                         
	);

	qsys_top_st_dc_fifo_1951_znub4mq #(
		.SYMBOLS_PER_BEAT          (1),
		.BITS_PER_SYMBOL           (152),
		.FIFO_DEPTH                (8),
		.ADDR_WIDTH                (3),
		.CHANNEL_WIDTH             (7),
		.ERROR_WIDTH               (0),
		.USE_PACKETS               (1),
		.USE_IN_FILL_LEVEL         (0),
		.USE_OUT_FILL_LEVEL        (0),
		.WR_SYNC_DEPTH             (3),
		.RD_SYNC_DEPTH             (3),
		.BACKPRESSURE_DURING_RESET (0),
		.USE_SPACE_AVAIL_IF        (0),
		.PIPELINE_POINTERS         (1),
		.SYNC_RESET                (1),
		.retiming_reg_en           (0)
	) async_fifo (
		.in_clk             (sys_manager_clk_100_out_clk_clk),                                      //   input,    width = 1,        in_clk.clk
		.in_reset_n         (~hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  in_clk_reset.reset_n
		.out_clk            (clk_ss_0_clk_csr_out_clk_clk),                                         //   input,    width = 1,       out_clk.clk
		.out_reset_n        (~phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),              //   input,    width = 1, out_clk_reset.reset_n
		.in_data            (cmd_demux_src1_data),                                                  //   input,  width = 152,            in.data
		.in_valid           (cmd_demux_src1_valid),                                                 //   input,    width = 1,              .valid
		.in_ready           (cmd_demux_src1_ready),                                                 //  output,    width = 1,              .ready
		.in_startofpacket   (cmd_demux_src1_startofpacket),                                         //   input,    width = 1,              .startofpacket
		.in_endofpacket     (cmd_demux_src1_endofpacket),                                           //   input,    width = 1,              .endofpacket
		.in_channel         (cmd_demux_src1_channel),                                               //   input,    width = 7,              .channel
		.out_data           (async_fifo_out_data),                                                  //  output,  width = 152,           out.data
		.out_valid          (async_fifo_out_valid),                                                 //  output,    width = 1,              .valid
		.out_ready          (async_fifo_out_ready),                                                 //   input,    width = 1,              .ready
		.out_startofpacket  (async_fifo_out_startofpacket),                                         //  output,    width = 1,              .startofpacket
		.out_endofpacket    (async_fifo_out_endofpacket),                                           //  output,    width = 1,              .endofpacket
		.out_channel        (async_fifo_out_channel),                                               //  output,    width = 7,              .channel
		.in_csr_address     (1'b0),                                                                 // (terminated),                             
		.in_csr_read        (1'b0),                                                                 // (terminated),                             
		.in_csr_write       (1'b0),                                                                 // (terminated),                             
		.in_csr_readdata    (),                                                                     // (terminated),                             
		.in_csr_writedata   (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.out_csr_address    (1'b0),                                                                 // (terminated),                             
		.out_csr_read       (1'b0),                                                                 // (terminated),                             
		.out_csr_write      (1'b0),                                                                 // (terminated),                             
		.out_csr_readdata   (),                                                                     // (terminated),                             
		.out_csr_writedata  (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.in_empty           (1'b0),                                                                 // (terminated),                             
		.out_empty          (),                                                                     // (terminated),                             
		.in_error           (1'b0),                                                                 // (terminated),                             
		.out_error          (),                                                                     // (terminated),                             
		.space_avail_data   (),                                                                     // (terminated),                             
		.almost_full_valid  (),                                                                     // (terminated),                             
		.almost_full_data   (),                                                                     // (terminated),                             
		.almost_empty_valid (),                                                                     // (terminated),                             
		.almost_empty_data  ()                                                                      // (terminated),                             
	);

	qsys_top_st_dc_fifo_1951_znub4mq #(
		.SYMBOLS_PER_BEAT          (1),
		.BITS_PER_SYMBOL           (152),
		.FIFO_DEPTH                (8),
		.ADDR_WIDTH                (3),
		.CHANNEL_WIDTH             (7),
		.ERROR_WIDTH               (0),
		.USE_PACKETS               (1),
		.USE_IN_FILL_LEVEL         (0),
		.USE_OUT_FILL_LEVEL        (0),
		.WR_SYNC_DEPTH             (3),
		.RD_SYNC_DEPTH             (3),
		.BACKPRESSURE_DURING_RESET (0),
		.USE_SPACE_AVAIL_IF        (0),
		.PIPELINE_POINTERS         (1),
		.SYNC_RESET                (1),
		.retiming_reg_en           (0)
	) async_fifo_001 (
		.in_clk             (sys_manager_clk_100_out_clk_clk),                                      //   input,    width = 1,        in_clk.clk
		.in_reset_n         (~hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  in_clk_reset.reset_n
		.out_clk            (clk_ss_0_clk_csr_out_clk_clk),                                         //   input,    width = 1,       out_clk.clk
		.out_reset_n        (~phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),              //   input,    width = 1, out_clk_reset.reset_n
		.in_data            (cmd_demux_src2_data),                                                  //   input,  width = 152,            in.data
		.in_valid           (cmd_demux_src2_valid),                                                 //   input,    width = 1,              .valid
		.in_ready           (cmd_demux_src2_ready),                                                 //  output,    width = 1,              .ready
		.in_startofpacket   (cmd_demux_src2_startofpacket),                                         //   input,    width = 1,              .startofpacket
		.in_endofpacket     (cmd_demux_src2_endofpacket),                                           //   input,    width = 1,              .endofpacket
		.in_channel         (cmd_demux_src2_channel),                                               //   input,    width = 7,              .channel
		.out_data           (async_fifo_001_out_data),                                              //  output,  width = 152,           out.data
		.out_valid          (async_fifo_001_out_valid),                                             //  output,    width = 1,              .valid
		.out_ready          (async_fifo_001_out_ready),                                             //   input,    width = 1,              .ready
		.out_startofpacket  (async_fifo_001_out_startofpacket),                                     //  output,    width = 1,              .startofpacket
		.out_endofpacket    (async_fifo_001_out_endofpacket),                                       //  output,    width = 1,              .endofpacket
		.out_channel        (async_fifo_001_out_channel),                                           //  output,    width = 7,              .channel
		.in_csr_address     (1'b0),                                                                 // (terminated),                             
		.in_csr_read        (1'b0),                                                                 // (terminated),                             
		.in_csr_write       (1'b0),                                                                 // (terminated),                             
		.in_csr_readdata    (),                                                                     // (terminated),                             
		.in_csr_writedata   (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.out_csr_address    (1'b0),                                                                 // (terminated),                             
		.out_csr_read       (1'b0),                                                                 // (terminated),                             
		.out_csr_write      (1'b0),                                                                 // (terminated),                             
		.out_csr_readdata   (),                                                                     // (terminated),                             
		.out_csr_writedata  (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.in_empty           (1'b0),                                                                 // (terminated),                             
		.out_empty          (),                                                                     // (terminated),                             
		.in_error           (1'b0),                                                                 // (terminated),                             
		.out_error          (),                                                                     // (terminated),                             
		.space_avail_data   (),                                                                     // (terminated),                             
		.almost_full_valid  (),                                                                     // (terminated),                             
		.almost_full_data   (),                                                                     // (terminated),                             
		.almost_empty_valid (),                                                                     // (terminated),                             
		.almost_empty_data  ()                                                                      // (terminated),                             
	);

	qsys_top_st_dc_fifo_1951_znub4mq #(
		.SYMBOLS_PER_BEAT          (1),
		.BITS_PER_SYMBOL           (152),
		.FIFO_DEPTH                (8),
		.ADDR_WIDTH                (3),
		.CHANNEL_WIDTH             (7),
		.ERROR_WIDTH               (0),
		.USE_PACKETS               (1),
		.USE_IN_FILL_LEVEL         (0),
		.USE_OUT_FILL_LEVEL        (0),
		.WR_SYNC_DEPTH             (3),
		.RD_SYNC_DEPTH             (3),
		.BACKPRESSURE_DURING_RESET (0),
		.USE_SPACE_AVAIL_IF        (0),
		.PIPELINE_POINTERS         (1),
		.SYNC_RESET                (1),
		.retiming_reg_en           (0)
	) async_fifo_002 (
		.in_clk             (sys_manager_clk_100_out_clk_clk),                                      //   input,    width = 1,        in_clk.clk
		.in_reset_n         (~hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  in_clk_reset.reset_n
		.out_clk            (clk_ss_0_clk_csr_out_clk_clk),                                         //   input,    width = 1,       out_clk.clk
		.out_reset_n        (~phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),              //   input,    width = 1, out_clk_reset.reset_n
		.in_data            (cmd_demux_src5_data),                                                  //   input,  width = 152,            in.data
		.in_valid           (cmd_demux_src5_valid),                                                 //   input,    width = 1,              .valid
		.in_ready           (cmd_demux_src5_ready),                                                 //  output,    width = 1,              .ready
		.in_startofpacket   (cmd_demux_src5_startofpacket),                                         //   input,    width = 1,              .startofpacket
		.in_endofpacket     (cmd_demux_src5_endofpacket),                                           //   input,    width = 1,              .endofpacket
		.in_channel         (cmd_demux_src5_channel),                                               //   input,    width = 7,              .channel
		.out_data           (async_fifo_002_out_data),                                              //  output,  width = 152,           out.data
		.out_valid          (async_fifo_002_out_valid),                                             //  output,    width = 1,              .valid
		.out_ready          (async_fifo_002_out_ready),                                             //   input,    width = 1,              .ready
		.out_startofpacket  (async_fifo_002_out_startofpacket),                                     //  output,    width = 1,              .startofpacket
		.out_endofpacket    (async_fifo_002_out_endofpacket),                                       //  output,    width = 1,              .endofpacket
		.out_channel        (async_fifo_002_out_channel),                                           //  output,    width = 7,              .channel
		.in_csr_address     (1'b0),                                                                 // (terminated),                             
		.in_csr_read        (1'b0),                                                                 // (terminated),                             
		.in_csr_write       (1'b0),                                                                 // (terminated),                             
		.in_csr_readdata    (),                                                                     // (terminated),                             
		.in_csr_writedata   (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.out_csr_address    (1'b0),                                                                 // (terminated),                             
		.out_csr_read       (1'b0),                                                                 // (terminated),                             
		.out_csr_write      (1'b0),                                                                 // (terminated),                             
		.out_csr_readdata   (),                                                                     // (terminated),                             
		.out_csr_writedata  (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.in_empty           (1'b0),                                                                 // (terminated),                             
		.out_empty          (),                                                                     // (terminated),                             
		.in_error           (1'b0),                                                                 // (terminated),                             
		.out_error          (),                                                                     // (terminated),                             
		.space_avail_data   (),                                                                     // (terminated),                             
		.almost_full_valid  (),                                                                     // (terminated),                             
		.almost_full_data   (),                                                                     // (terminated),                             
		.almost_empty_valid (),                                                                     // (terminated),                             
		.almost_empty_data  ()                                                                      // (terminated),                             
	);

	qsys_top_st_dc_fifo_1951_znub4mq #(
		.SYMBOLS_PER_BEAT          (1),
		.BITS_PER_SYMBOL           (152),
		.FIFO_DEPTH                (8),
		.ADDR_WIDTH                (3),
		.CHANNEL_WIDTH             (7),
		.ERROR_WIDTH               (0),
		.USE_PACKETS               (1),
		.USE_IN_FILL_LEVEL         (0),
		.USE_OUT_FILL_LEVEL        (0),
		.WR_SYNC_DEPTH             (3),
		.RD_SYNC_DEPTH             (3),
		.BACKPRESSURE_DURING_RESET (0),
		.USE_SPACE_AVAIL_IF        (0),
		.PIPELINE_POINTERS         (1),
		.SYNC_RESET                (1),
		.retiming_reg_en           (0)
	) async_fifo_003 (
		.in_clk             (sys_manager_clk_100_out_clk_clk),                                      //   input,    width = 1,        in_clk.clk
		.in_reset_n         (~hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  in_clk_reset.reset_n
		.out_clk            (clk_ss_0_clk_csr_out_clk_clk),                                         //   input,    width = 1,       out_clk.clk
		.out_reset_n        (~phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),              //   input,    width = 1, out_clk_reset.reset_n
		.in_data            (cmd_demux_001_src1_data),                                              //   input,  width = 152,            in.data
		.in_valid           (cmd_demux_001_src1_valid),                                             //   input,    width = 1,              .valid
		.in_ready           (cmd_demux_001_src1_ready),                                             //  output,    width = 1,              .ready
		.in_startofpacket   (cmd_demux_001_src1_startofpacket),                                     //   input,    width = 1,              .startofpacket
		.in_endofpacket     (cmd_demux_001_src1_endofpacket),                                       //   input,    width = 1,              .endofpacket
		.in_channel         (cmd_demux_001_src1_channel),                                           //   input,    width = 7,              .channel
		.out_data           (async_fifo_003_out_data),                                              //  output,  width = 152,           out.data
		.out_valid          (async_fifo_003_out_valid),                                             //  output,    width = 1,              .valid
		.out_ready          (async_fifo_003_out_ready),                                             //   input,    width = 1,              .ready
		.out_startofpacket  (async_fifo_003_out_startofpacket),                                     //  output,    width = 1,              .startofpacket
		.out_endofpacket    (async_fifo_003_out_endofpacket),                                       //  output,    width = 1,              .endofpacket
		.out_channel        (async_fifo_003_out_channel),                                           //  output,    width = 7,              .channel
		.in_csr_address     (1'b0),                                                                 // (terminated),                             
		.in_csr_read        (1'b0),                                                                 // (terminated),                             
		.in_csr_write       (1'b0),                                                                 // (terminated),                             
		.in_csr_readdata    (),                                                                     // (terminated),                             
		.in_csr_writedata   (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.out_csr_address    (1'b0),                                                                 // (terminated),                             
		.out_csr_read       (1'b0),                                                                 // (terminated),                             
		.out_csr_write      (1'b0),                                                                 // (terminated),                             
		.out_csr_readdata   (),                                                                     // (terminated),                             
		.out_csr_writedata  (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.in_empty           (1'b0),                                                                 // (terminated),                             
		.out_empty          (),                                                                     // (terminated),                             
		.in_error           (1'b0),                                                                 // (terminated),                             
		.out_error          (),                                                                     // (terminated),                             
		.space_avail_data   (),                                                                     // (terminated),                             
		.almost_full_valid  (),                                                                     // (terminated),                             
		.almost_full_data   (),                                                                     // (terminated),                             
		.almost_empty_valid (),                                                                     // (terminated),                             
		.almost_empty_data  ()                                                                      // (terminated),                             
	);

	qsys_top_st_dc_fifo_1951_znub4mq #(
		.SYMBOLS_PER_BEAT          (1),
		.BITS_PER_SYMBOL           (152),
		.FIFO_DEPTH                (8),
		.ADDR_WIDTH                (3),
		.CHANNEL_WIDTH             (7),
		.ERROR_WIDTH               (0),
		.USE_PACKETS               (1),
		.USE_IN_FILL_LEVEL         (0),
		.USE_OUT_FILL_LEVEL        (0),
		.WR_SYNC_DEPTH             (3),
		.RD_SYNC_DEPTH             (3),
		.BACKPRESSURE_DURING_RESET (0),
		.USE_SPACE_AVAIL_IF        (0),
		.PIPELINE_POINTERS         (1),
		.SYNC_RESET                (1),
		.retiming_reg_en           (0)
	) async_fifo_004 (
		.in_clk             (sys_manager_clk_100_out_clk_clk),                                      //   input,    width = 1,        in_clk.clk
		.in_reset_n         (~hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  in_clk_reset.reset_n
		.out_clk            (clk_ss_0_clk_csr_out_clk_clk),                                         //   input,    width = 1,       out_clk.clk
		.out_reset_n        (~phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),              //   input,    width = 1, out_clk_reset.reset_n
		.in_data            (cmd_demux_001_src2_data),                                              //   input,  width = 152,            in.data
		.in_valid           (cmd_demux_001_src2_valid),                                             //   input,    width = 1,              .valid
		.in_ready           (cmd_demux_001_src2_ready),                                             //  output,    width = 1,              .ready
		.in_startofpacket   (cmd_demux_001_src2_startofpacket),                                     //   input,    width = 1,              .startofpacket
		.in_endofpacket     (cmd_demux_001_src2_endofpacket),                                       //   input,    width = 1,              .endofpacket
		.in_channel         (cmd_demux_001_src2_channel),                                           //   input,    width = 7,              .channel
		.out_data           (async_fifo_004_out_data),                                              //  output,  width = 152,           out.data
		.out_valid          (async_fifo_004_out_valid),                                             //  output,    width = 1,              .valid
		.out_ready          (async_fifo_004_out_ready),                                             //   input,    width = 1,              .ready
		.out_startofpacket  (async_fifo_004_out_startofpacket),                                     //  output,    width = 1,              .startofpacket
		.out_endofpacket    (async_fifo_004_out_endofpacket),                                       //  output,    width = 1,              .endofpacket
		.out_channel        (async_fifo_004_out_channel),                                           //  output,    width = 7,              .channel
		.in_csr_address     (1'b0),                                                                 // (terminated),                             
		.in_csr_read        (1'b0),                                                                 // (terminated),                             
		.in_csr_write       (1'b0),                                                                 // (terminated),                             
		.in_csr_readdata    (),                                                                     // (terminated),                             
		.in_csr_writedata   (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.out_csr_address    (1'b0),                                                                 // (terminated),                             
		.out_csr_read       (1'b0),                                                                 // (terminated),                             
		.out_csr_write      (1'b0),                                                                 // (terminated),                             
		.out_csr_readdata   (),                                                                     // (terminated),                             
		.out_csr_writedata  (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.in_empty           (1'b0),                                                                 // (terminated),                             
		.out_empty          (),                                                                     // (terminated),                             
		.in_error           (1'b0),                                                                 // (terminated),                             
		.out_error          (),                                                                     // (terminated),                             
		.space_avail_data   (),                                                                     // (terminated),                             
		.almost_full_valid  (),                                                                     // (terminated),                             
		.almost_full_data   (),                                                                     // (terminated),                             
		.almost_empty_valid (),                                                                     // (terminated),                             
		.almost_empty_data  ()                                                                      // (terminated),                             
	);

	qsys_top_st_dc_fifo_1951_znub4mq #(
		.SYMBOLS_PER_BEAT          (1),
		.BITS_PER_SYMBOL           (152),
		.FIFO_DEPTH                (8),
		.ADDR_WIDTH                (3),
		.CHANNEL_WIDTH             (7),
		.ERROR_WIDTH               (0),
		.USE_PACKETS               (1),
		.USE_IN_FILL_LEVEL         (0),
		.USE_OUT_FILL_LEVEL        (0),
		.WR_SYNC_DEPTH             (3),
		.RD_SYNC_DEPTH             (3),
		.BACKPRESSURE_DURING_RESET (0),
		.USE_SPACE_AVAIL_IF        (0),
		.PIPELINE_POINTERS         (1),
		.SYNC_RESET                (1),
		.retiming_reg_en           (0)
	) async_fifo_005 (
		.in_clk             (sys_manager_clk_100_out_clk_clk),                                      //   input,    width = 1,        in_clk.clk
		.in_reset_n         (~hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  in_clk_reset.reset_n
		.out_clk            (clk_ss_0_clk_csr_out_clk_clk),                                         //   input,    width = 1,       out_clk.clk
		.out_reset_n        (~phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),              //   input,    width = 1, out_clk_reset.reset_n
		.in_data            (cmd_demux_001_src5_data),                                              //   input,  width = 152,            in.data
		.in_valid           (cmd_demux_001_src5_valid),                                             //   input,    width = 1,              .valid
		.in_ready           (cmd_demux_001_src5_ready),                                             //  output,    width = 1,              .ready
		.in_startofpacket   (cmd_demux_001_src5_startofpacket),                                     //   input,    width = 1,              .startofpacket
		.in_endofpacket     (cmd_demux_001_src5_endofpacket),                                       //   input,    width = 1,              .endofpacket
		.in_channel         (cmd_demux_001_src5_channel),                                           //   input,    width = 7,              .channel
		.out_data           (async_fifo_005_out_data),                                              //  output,  width = 152,           out.data
		.out_valid          (async_fifo_005_out_valid),                                             //  output,    width = 1,              .valid
		.out_ready          (async_fifo_005_out_ready),                                             //   input,    width = 1,              .ready
		.out_startofpacket  (async_fifo_005_out_startofpacket),                                     //  output,    width = 1,              .startofpacket
		.out_endofpacket    (async_fifo_005_out_endofpacket),                                       //  output,    width = 1,              .endofpacket
		.out_channel        (async_fifo_005_out_channel),                                           //  output,    width = 7,              .channel
		.in_csr_address     (1'b0),                                                                 // (terminated),                             
		.in_csr_read        (1'b0),                                                                 // (terminated),                             
		.in_csr_write       (1'b0),                                                                 // (terminated),                             
		.in_csr_readdata    (),                                                                     // (terminated),                             
		.in_csr_writedata   (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.out_csr_address    (1'b0),                                                                 // (terminated),                             
		.out_csr_read       (1'b0),                                                                 // (terminated),                             
		.out_csr_write      (1'b0),                                                                 // (terminated),                             
		.out_csr_readdata   (),                                                                     // (terminated),                             
		.out_csr_writedata  (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.in_empty           (1'b0),                                                                 // (terminated),                             
		.out_empty          (),                                                                     // (terminated),                             
		.in_error           (1'b0),                                                                 // (terminated),                             
		.out_error          (),                                                                     // (terminated),                             
		.space_avail_data   (),                                                                     // (terminated),                             
		.almost_full_valid  (),                                                                     // (terminated),                             
		.almost_full_data   (),                                                                     // (terminated),                             
		.almost_empty_valid (),                                                                     // (terminated),                             
		.almost_empty_data  ()                                                                      // (terminated),                             
	);

	qsys_top_st_dc_fifo_1951_znub4mq #(
		.SYMBOLS_PER_BEAT          (1),
		.BITS_PER_SYMBOL           (152),
		.FIFO_DEPTH                (8),
		.ADDR_WIDTH                (3),
		.CHANNEL_WIDTH             (7),
		.ERROR_WIDTH               (0),
		.USE_PACKETS               (1),
		.USE_IN_FILL_LEVEL         (0),
		.USE_OUT_FILL_LEVEL        (0),
		.WR_SYNC_DEPTH             (3),
		.RD_SYNC_DEPTH             (3),
		.BACKPRESSURE_DURING_RESET (0),
		.USE_SPACE_AVAIL_IF        (0),
		.PIPELINE_POINTERS         (1),
		.SYNC_RESET                (1),
		.retiming_reg_en           (0)
	) async_fifo_006 (
		.in_clk             (clk_ss_0_clk_csr_out_clk_clk),                                         //   input,    width = 1,        in_clk.clk
		.in_reset_n         (~phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),              //   input,    width = 1,  in_clk_reset.reset_n
		.out_clk            (sys_manager_clk_100_out_clk_clk),                                      //   input,    width = 1,       out_clk.clk
		.out_reset_n        (~hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, out_clk_reset.reset_n
		.in_data            (rsp_demux_001_src0_data),                                              //   input,  width = 152,            in.data
		.in_valid           (rsp_demux_001_src0_valid),                                             //   input,    width = 1,              .valid
		.in_ready           (rsp_demux_001_src0_ready),                                             //  output,    width = 1,              .ready
		.in_startofpacket   (rsp_demux_001_src0_startofpacket),                                     //   input,    width = 1,              .startofpacket
		.in_endofpacket     (rsp_demux_001_src0_endofpacket),                                       //   input,    width = 1,              .endofpacket
		.in_channel         (rsp_demux_001_src0_channel),                                           //   input,    width = 7,              .channel
		.out_data           (async_fifo_006_out_data),                                              //  output,  width = 152,           out.data
		.out_valid          (async_fifo_006_out_valid),                                             //  output,    width = 1,              .valid
		.out_ready          (async_fifo_006_out_ready),                                             //   input,    width = 1,              .ready
		.out_startofpacket  (async_fifo_006_out_startofpacket),                                     //  output,    width = 1,              .startofpacket
		.out_endofpacket    (async_fifo_006_out_endofpacket),                                       //  output,    width = 1,              .endofpacket
		.out_channel        (async_fifo_006_out_channel),                                           //  output,    width = 7,              .channel
		.in_csr_address     (1'b0),                                                                 // (terminated),                             
		.in_csr_read        (1'b0),                                                                 // (terminated),                             
		.in_csr_write       (1'b0),                                                                 // (terminated),                             
		.in_csr_readdata    (),                                                                     // (terminated),                             
		.in_csr_writedata   (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.out_csr_address    (1'b0),                                                                 // (terminated),                             
		.out_csr_read       (1'b0),                                                                 // (terminated),                             
		.out_csr_write      (1'b0),                                                                 // (terminated),                             
		.out_csr_readdata   (),                                                                     // (terminated),                             
		.out_csr_writedata  (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.in_empty           (1'b0),                                                                 // (terminated),                             
		.out_empty          (),                                                                     // (terminated),                             
		.in_error           (1'b0),                                                                 // (terminated),                             
		.out_error          (),                                                                     // (terminated),                             
		.space_avail_data   (),                                                                     // (terminated),                             
		.almost_full_valid  (),                                                                     // (terminated),                             
		.almost_full_data   (),                                                                     // (terminated),                             
		.almost_empty_valid (),                                                                     // (terminated),                             
		.almost_empty_data  ()                                                                      // (terminated),                             
	);

	qsys_top_st_dc_fifo_1951_znub4mq #(
		.SYMBOLS_PER_BEAT          (1),
		.BITS_PER_SYMBOL           (152),
		.FIFO_DEPTH                (8),
		.ADDR_WIDTH                (3),
		.CHANNEL_WIDTH             (7),
		.ERROR_WIDTH               (0),
		.USE_PACKETS               (1),
		.USE_IN_FILL_LEVEL         (0),
		.USE_OUT_FILL_LEVEL        (0),
		.WR_SYNC_DEPTH             (3),
		.RD_SYNC_DEPTH             (3),
		.BACKPRESSURE_DURING_RESET (0),
		.USE_SPACE_AVAIL_IF        (0),
		.PIPELINE_POINTERS         (1),
		.SYNC_RESET                (1),
		.retiming_reg_en           (0)
	) async_fifo_007 (
		.in_clk             (clk_ss_0_clk_csr_out_clk_clk),                                         //   input,    width = 1,        in_clk.clk
		.in_reset_n         (~phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),              //   input,    width = 1,  in_clk_reset.reset_n
		.out_clk            (sys_manager_clk_100_out_clk_clk),                                      //   input,    width = 1,       out_clk.clk
		.out_reset_n        (~hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, out_clk_reset.reset_n
		.in_data            (rsp_demux_001_src1_data),                                              //   input,  width = 152,            in.data
		.in_valid           (rsp_demux_001_src1_valid),                                             //   input,    width = 1,              .valid
		.in_ready           (rsp_demux_001_src1_ready),                                             //  output,    width = 1,              .ready
		.in_startofpacket   (rsp_demux_001_src1_startofpacket),                                     //   input,    width = 1,              .startofpacket
		.in_endofpacket     (rsp_demux_001_src1_endofpacket),                                       //   input,    width = 1,              .endofpacket
		.in_channel         (rsp_demux_001_src1_channel),                                           //   input,    width = 7,              .channel
		.out_data           (async_fifo_007_out_data),                                              //  output,  width = 152,           out.data
		.out_valid          (async_fifo_007_out_valid),                                             //  output,    width = 1,              .valid
		.out_ready          (async_fifo_007_out_ready),                                             //   input,    width = 1,              .ready
		.out_startofpacket  (async_fifo_007_out_startofpacket),                                     //  output,    width = 1,              .startofpacket
		.out_endofpacket    (async_fifo_007_out_endofpacket),                                       //  output,    width = 1,              .endofpacket
		.out_channel        (async_fifo_007_out_channel),                                           //  output,    width = 7,              .channel
		.in_csr_address     (1'b0),                                                                 // (terminated),                             
		.in_csr_read        (1'b0),                                                                 // (terminated),                             
		.in_csr_write       (1'b0),                                                                 // (terminated),                             
		.in_csr_readdata    (),                                                                     // (terminated),                             
		.in_csr_writedata   (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.out_csr_address    (1'b0),                                                                 // (terminated),                             
		.out_csr_read       (1'b0),                                                                 // (terminated),                             
		.out_csr_write      (1'b0),                                                                 // (terminated),                             
		.out_csr_readdata   (),                                                                     // (terminated),                             
		.out_csr_writedata  (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.in_empty           (1'b0),                                                                 // (terminated),                             
		.out_empty          (),                                                                     // (terminated),                             
		.in_error           (1'b0),                                                                 // (terminated),                             
		.out_error          (),                                                                     // (terminated),                             
		.space_avail_data   (),                                                                     // (terminated),                             
		.almost_full_valid  (),                                                                     // (terminated),                             
		.almost_full_data   (),                                                                     // (terminated),                             
		.almost_empty_valid (),                                                                     // (terminated),                             
		.almost_empty_data  ()                                                                      // (terminated),                             
	);

	qsys_top_st_dc_fifo_1951_znub4mq #(
		.SYMBOLS_PER_BEAT          (1),
		.BITS_PER_SYMBOL           (152),
		.FIFO_DEPTH                (8),
		.ADDR_WIDTH                (3),
		.CHANNEL_WIDTH             (7),
		.ERROR_WIDTH               (0),
		.USE_PACKETS               (1),
		.USE_IN_FILL_LEVEL         (0),
		.USE_OUT_FILL_LEVEL        (0),
		.WR_SYNC_DEPTH             (3),
		.RD_SYNC_DEPTH             (3),
		.BACKPRESSURE_DURING_RESET (0),
		.USE_SPACE_AVAIL_IF        (0),
		.PIPELINE_POINTERS         (1),
		.SYNC_RESET                (1),
		.retiming_reg_en           (0)
	) async_fifo_008 (
		.in_clk             (clk_ss_0_clk_csr_out_clk_clk),                                         //   input,    width = 1,        in_clk.clk
		.in_reset_n         (~phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),              //   input,    width = 1,  in_clk_reset.reset_n
		.out_clk            (sys_manager_clk_100_out_clk_clk),                                      //   input,    width = 1,       out_clk.clk
		.out_reset_n        (~hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, out_clk_reset.reset_n
		.in_data            (rsp_demux_002_src0_data),                                              //   input,  width = 152,            in.data
		.in_valid           (rsp_demux_002_src0_valid),                                             //   input,    width = 1,              .valid
		.in_ready           (rsp_demux_002_src0_ready),                                             //  output,    width = 1,              .ready
		.in_startofpacket   (rsp_demux_002_src0_startofpacket),                                     //   input,    width = 1,              .startofpacket
		.in_endofpacket     (rsp_demux_002_src0_endofpacket),                                       //   input,    width = 1,              .endofpacket
		.in_channel         (rsp_demux_002_src0_channel),                                           //   input,    width = 7,              .channel
		.out_data           (async_fifo_008_out_data),                                              //  output,  width = 152,           out.data
		.out_valid          (async_fifo_008_out_valid),                                             //  output,    width = 1,              .valid
		.out_ready          (async_fifo_008_out_ready),                                             //   input,    width = 1,              .ready
		.out_startofpacket  (async_fifo_008_out_startofpacket),                                     //  output,    width = 1,              .startofpacket
		.out_endofpacket    (async_fifo_008_out_endofpacket),                                       //  output,    width = 1,              .endofpacket
		.out_channel        (async_fifo_008_out_channel),                                           //  output,    width = 7,              .channel
		.in_csr_address     (1'b0),                                                                 // (terminated),                             
		.in_csr_read        (1'b0),                                                                 // (terminated),                             
		.in_csr_write       (1'b0),                                                                 // (terminated),                             
		.in_csr_readdata    (),                                                                     // (terminated),                             
		.in_csr_writedata   (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.out_csr_address    (1'b0),                                                                 // (terminated),                             
		.out_csr_read       (1'b0),                                                                 // (terminated),                             
		.out_csr_write      (1'b0),                                                                 // (terminated),                             
		.out_csr_readdata   (),                                                                     // (terminated),                             
		.out_csr_writedata  (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.in_empty           (1'b0),                                                                 // (terminated),                             
		.out_empty          (),                                                                     // (terminated),                             
		.in_error           (1'b0),                                                                 // (terminated),                             
		.out_error          (),                                                                     // (terminated),                             
		.space_avail_data   (),                                                                     // (terminated),                             
		.almost_full_valid  (),                                                                     // (terminated),                             
		.almost_full_data   (),                                                                     // (terminated),                             
		.almost_empty_valid (),                                                                     // (terminated),                             
		.almost_empty_data  ()                                                                      // (terminated),                             
	);

	qsys_top_st_dc_fifo_1951_znub4mq #(
		.SYMBOLS_PER_BEAT          (1),
		.BITS_PER_SYMBOL           (152),
		.FIFO_DEPTH                (8),
		.ADDR_WIDTH                (3),
		.CHANNEL_WIDTH             (7),
		.ERROR_WIDTH               (0),
		.USE_PACKETS               (1),
		.USE_IN_FILL_LEVEL         (0),
		.USE_OUT_FILL_LEVEL        (0),
		.WR_SYNC_DEPTH             (3),
		.RD_SYNC_DEPTH             (3),
		.BACKPRESSURE_DURING_RESET (0),
		.USE_SPACE_AVAIL_IF        (0),
		.PIPELINE_POINTERS         (1),
		.SYNC_RESET                (1),
		.retiming_reg_en           (0)
	) async_fifo_009 (
		.in_clk             (clk_ss_0_clk_csr_out_clk_clk),                                         //   input,    width = 1,        in_clk.clk
		.in_reset_n         (~phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),              //   input,    width = 1,  in_clk_reset.reset_n
		.out_clk            (sys_manager_clk_100_out_clk_clk),                                      //   input,    width = 1,       out_clk.clk
		.out_reset_n        (~hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, out_clk_reset.reset_n
		.in_data            (rsp_demux_002_src1_data),                                              //   input,  width = 152,            in.data
		.in_valid           (rsp_demux_002_src1_valid),                                             //   input,    width = 1,              .valid
		.in_ready           (rsp_demux_002_src1_ready),                                             //  output,    width = 1,              .ready
		.in_startofpacket   (rsp_demux_002_src1_startofpacket),                                     //   input,    width = 1,              .startofpacket
		.in_endofpacket     (rsp_demux_002_src1_endofpacket),                                       //   input,    width = 1,              .endofpacket
		.in_channel         (rsp_demux_002_src1_channel),                                           //   input,    width = 7,              .channel
		.out_data           (async_fifo_009_out_data),                                              //  output,  width = 152,           out.data
		.out_valid          (async_fifo_009_out_valid),                                             //  output,    width = 1,              .valid
		.out_ready          (async_fifo_009_out_ready),                                             //   input,    width = 1,              .ready
		.out_startofpacket  (async_fifo_009_out_startofpacket),                                     //  output,    width = 1,              .startofpacket
		.out_endofpacket    (async_fifo_009_out_endofpacket),                                       //  output,    width = 1,              .endofpacket
		.out_channel        (async_fifo_009_out_channel),                                           //  output,    width = 7,              .channel
		.in_csr_address     (1'b0),                                                                 // (terminated),                             
		.in_csr_read        (1'b0),                                                                 // (terminated),                             
		.in_csr_write       (1'b0),                                                                 // (terminated),                             
		.in_csr_readdata    (),                                                                     // (terminated),                             
		.in_csr_writedata   (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.out_csr_address    (1'b0),                                                                 // (terminated),                             
		.out_csr_read       (1'b0),                                                                 // (terminated),                             
		.out_csr_write      (1'b0),                                                                 // (terminated),                             
		.out_csr_readdata   (),                                                                     // (terminated),                             
		.out_csr_writedata  (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.in_empty           (1'b0),                                                                 // (terminated),                             
		.out_empty          (),                                                                     // (terminated),                             
		.in_error           (1'b0),                                                                 // (terminated),                             
		.out_error          (),                                                                     // (terminated),                             
		.space_avail_data   (),                                                                     // (terminated),                             
		.almost_full_valid  (),                                                                     // (terminated),                             
		.almost_full_data   (),                                                                     // (terminated),                             
		.almost_empty_valid (),                                                                     // (terminated),                             
		.almost_empty_data  ()                                                                      // (terminated),                             
	);

	qsys_top_st_dc_fifo_1951_znub4mq #(
		.SYMBOLS_PER_BEAT          (1),
		.BITS_PER_SYMBOL           (152),
		.FIFO_DEPTH                (8),
		.ADDR_WIDTH                (3),
		.CHANNEL_WIDTH             (7),
		.ERROR_WIDTH               (0),
		.USE_PACKETS               (1),
		.USE_IN_FILL_LEVEL         (0),
		.USE_OUT_FILL_LEVEL        (0),
		.WR_SYNC_DEPTH             (3),
		.RD_SYNC_DEPTH             (3),
		.BACKPRESSURE_DURING_RESET (0),
		.USE_SPACE_AVAIL_IF        (0),
		.PIPELINE_POINTERS         (1),
		.SYNC_RESET                (1),
		.retiming_reg_en           (0)
	) async_fifo_010 (
		.in_clk             (clk_ss_0_clk_csr_out_clk_clk),                                         //   input,    width = 1,        in_clk.clk
		.in_reset_n         (~phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),              //   input,    width = 1,  in_clk_reset.reset_n
		.out_clk            (sys_manager_clk_100_out_clk_clk),                                      //   input,    width = 1,       out_clk.clk
		.out_reset_n        (~hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, out_clk_reset.reset_n
		.in_data            (rsp_demux_005_src0_data),                                              //   input,  width = 152,            in.data
		.in_valid           (rsp_demux_005_src0_valid),                                             //   input,    width = 1,              .valid
		.in_ready           (rsp_demux_005_src0_ready),                                             //  output,    width = 1,              .ready
		.in_startofpacket   (rsp_demux_005_src0_startofpacket),                                     //   input,    width = 1,              .startofpacket
		.in_endofpacket     (rsp_demux_005_src0_endofpacket),                                       //   input,    width = 1,              .endofpacket
		.in_channel         (rsp_demux_005_src0_channel),                                           //   input,    width = 7,              .channel
		.out_data           (async_fifo_010_out_data),                                              //  output,  width = 152,           out.data
		.out_valid          (async_fifo_010_out_valid),                                             //  output,    width = 1,              .valid
		.out_ready          (async_fifo_010_out_ready),                                             //   input,    width = 1,              .ready
		.out_startofpacket  (async_fifo_010_out_startofpacket),                                     //  output,    width = 1,              .startofpacket
		.out_endofpacket    (async_fifo_010_out_endofpacket),                                       //  output,    width = 1,              .endofpacket
		.out_channel        (async_fifo_010_out_channel),                                           //  output,    width = 7,              .channel
		.in_csr_address     (1'b0),                                                                 // (terminated),                             
		.in_csr_read        (1'b0),                                                                 // (terminated),                             
		.in_csr_write       (1'b0),                                                                 // (terminated),                             
		.in_csr_readdata    (),                                                                     // (terminated),                             
		.in_csr_writedata   (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.out_csr_address    (1'b0),                                                                 // (terminated),                             
		.out_csr_read       (1'b0),                                                                 // (terminated),                             
		.out_csr_write      (1'b0),                                                                 // (terminated),                             
		.out_csr_readdata   (),                                                                     // (terminated),                             
		.out_csr_writedata  (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.in_empty           (1'b0),                                                                 // (terminated),                             
		.out_empty          (),                                                                     // (terminated),                             
		.in_error           (1'b0),                                                                 // (terminated),                             
		.out_error          (),                                                                     // (terminated),                             
		.space_avail_data   (),                                                                     // (terminated),                             
		.almost_full_valid  (),                                                                     // (terminated),                             
		.almost_full_data   (),                                                                     // (terminated),                             
		.almost_empty_valid (),                                                                     // (terminated),                             
		.almost_empty_data  ()                                                                      // (terminated),                             
	);

	qsys_top_st_dc_fifo_1951_znub4mq #(
		.SYMBOLS_PER_BEAT          (1),
		.BITS_PER_SYMBOL           (152),
		.FIFO_DEPTH                (8),
		.ADDR_WIDTH                (3),
		.CHANNEL_WIDTH             (7),
		.ERROR_WIDTH               (0),
		.USE_PACKETS               (1),
		.USE_IN_FILL_LEVEL         (0),
		.USE_OUT_FILL_LEVEL        (0),
		.WR_SYNC_DEPTH             (3),
		.RD_SYNC_DEPTH             (3),
		.BACKPRESSURE_DURING_RESET (0),
		.USE_SPACE_AVAIL_IF        (0),
		.PIPELINE_POINTERS         (1),
		.SYNC_RESET                (1),
		.retiming_reg_en           (0)
	) async_fifo_011 (
		.in_clk             (clk_ss_0_clk_csr_out_clk_clk),                                         //   input,    width = 1,        in_clk.clk
		.in_reset_n         (~phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),              //   input,    width = 1,  in_clk_reset.reset_n
		.out_clk            (sys_manager_clk_100_out_clk_clk),                                      //   input,    width = 1,       out_clk.clk
		.out_reset_n        (~hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, out_clk_reset.reset_n
		.in_data            (rsp_demux_005_src1_data),                                              //   input,  width = 152,            in.data
		.in_valid           (rsp_demux_005_src1_valid),                                             //   input,    width = 1,              .valid
		.in_ready           (rsp_demux_005_src1_ready),                                             //  output,    width = 1,              .ready
		.in_startofpacket   (rsp_demux_005_src1_startofpacket),                                     //   input,    width = 1,              .startofpacket
		.in_endofpacket     (rsp_demux_005_src1_endofpacket),                                       //   input,    width = 1,              .endofpacket
		.in_channel         (rsp_demux_005_src1_channel),                                           //   input,    width = 7,              .channel
		.out_data           (async_fifo_011_out_data),                                              //  output,  width = 152,           out.data
		.out_valid          (async_fifo_011_out_valid),                                             //  output,    width = 1,              .valid
		.out_ready          (async_fifo_011_out_ready),                                             //   input,    width = 1,              .ready
		.out_startofpacket  (async_fifo_011_out_startofpacket),                                     //  output,    width = 1,              .startofpacket
		.out_endofpacket    (async_fifo_011_out_endofpacket),                                       //  output,    width = 1,              .endofpacket
		.out_channel        (async_fifo_011_out_channel),                                           //  output,    width = 7,              .channel
		.in_csr_address     (1'b0),                                                                 // (terminated),                             
		.in_csr_read        (1'b0),                                                                 // (terminated),                             
		.in_csr_write       (1'b0),                                                                 // (terminated),                             
		.in_csr_readdata    (),                                                                     // (terminated),                             
		.in_csr_writedata   (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.out_csr_address    (1'b0),                                                                 // (terminated),                             
		.out_csr_read       (1'b0),                                                                 // (terminated),                             
		.out_csr_write      (1'b0),                                                                 // (terminated),                             
		.out_csr_readdata   (),                                                                     // (terminated),                             
		.out_csr_writedata  (32'b00000000000000000000000000000000),                                 // (terminated),                             
		.in_empty           (1'b0),                                                                 // (terminated),                             
		.out_empty          (),                                                                     // (terminated),                             
		.in_error           (1'b0),                                                                 // (terminated),                             
		.out_error          (),                                                                     // (terminated),                             
		.space_avail_data   (),                                                                     // (terminated),                             
		.almost_full_valid  (),                                                                     // (terminated),                             
		.almost_full_data   (),                                                                     // (terminated),                             
		.almost_empty_valid (),                                                                     // (terminated),                             
		.almost_empty_data  ()                                                                      // (terminated),                             
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) limiter_pipeline (
		.clk               (sys_manager_clk_100_out_clk_clk),                                           //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, cr0_reset.reset
		.in_ready          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready),         //  output,    width = 1,     sink0.ready
		.in_valid          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_valid),         //   input,    width = 1,          .valid
		.in_startofpacket  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket), //   input,    width = 1,          .startofpacket
		.in_endofpacket    (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),   //   input,    width = 1,          .endofpacket
		.in_data           (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data),          //   input,  width = 152,          .data
		.in_channel        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel),       //   input,    width = 7,          .channel
		.out_ready         (limiter_pipeline_source0_ready),                                            //   input,    width = 1,   source0.ready
		.out_valid         (limiter_pipeline_source0_valid),                                            //  output,    width = 1,          .valid
		.out_startofpacket (limiter_pipeline_source0_startofpacket),                                    //  output,    width = 1,          .startofpacket
		.out_endofpacket   (limiter_pipeline_source0_endofpacket),                                      //  output,    width = 1,          .endofpacket
		.out_data          (limiter_pipeline_source0_data),                                             //  output,  width = 152,          .data
		.out_channel       (limiter_pipeline_source0_channel),                                          //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                      // (terminated),                         
		.out_empty         (),                                                                          // (terminated),                         
		.out_error         (),                                                                          // (terminated),                         
		.in_error          (1'b0)                                                                       // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) limiter_pipeline_001 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (rsp_mux_src_ready),                                                   //  output,    width = 1,     sink0.ready
		.in_valid          (rsp_mux_src_valid),                                                   //   input,    width = 1,          .valid
		.in_startofpacket  (rsp_mux_src_startofpacket),                                           //   input,    width = 1,          .startofpacket
		.in_endofpacket    (rsp_mux_src_endofpacket),                                             //   input,    width = 1,          .endofpacket
		.in_data           (rsp_mux_src_data),                                                    //   input,  width = 152,          .data
		.in_channel        (rsp_mux_src_channel),                                                 //   input,    width = 7,          .channel
		.out_ready         (limiter_pipeline_001_source0_ready),                                  //   input,    width = 1,   source0.ready
		.out_valid         (limiter_pipeline_001_source0_valid),                                  //  output,    width = 1,          .valid
		.out_startofpacket (limiter_pipeline_001_source0_startofpacket),                          //  output,    width = 1,          .startofpacket
		.out_endofpacket   (limiter_pipeline_001_source0_endofpacket),                            //  output,    width = 1,          .endofpacket
		.out_data          (limiter_pipeline_001_source0_data),                                   //  output,  width = 152,          .data
		.out_channel       (limiter_pipeline_001_source0_channel),                                //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) limiter_pipeline_002 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                           //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, cr0_reset.reset
		.in_ready          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready),         //  output,    width = 1,     sink0.ready
		.in_valid          (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_valid),         //   input,    width = 1,          .valid
		.in_startofpacket  (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket), //   input,    width = 1,          .startofpacket
		.in_endofpacket    (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),   //   input,    width = 1,          .endofpacket
		.in_data           (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data),          //   input,  width = 152,          .data
		.in_channel        (hps_sub_sys_agilex_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel),       //   input,    width = 7,          .channel
		.out_ready         (limiter_pipeline_002_source0_ready),                                        //   input,    width = 1,   source0.ready
		.out_valid         (limiter_pipeline_002_source0_valid),                                        //  output,    width = 1,          .valid
		.out_startofpacket (limiter_pipeline_002_source0_startofpacket),                                //  output,    width = 1,          .startofpacket
		.out_endofpacket   (limiter_pipeline_002_source0_endofpacket),                                  //  output,    width = 1,          .endofpacket
		.out_data          (limiter_pipeline_002_source0_data),                                         //  output,  width = 152,          .data
		.out_channel       (limiter_pipeline_002_source0_channel),                                      //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                      // (terminated),                         
		.out_empty         (),                                                                          // (terminated),                         
		.out_error         (),                                                                          // (terminated),                         
		.in_error          (1'b0)                                                                       // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) limiter_pipeline_003 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (rsp_mux_001_src_ready),                                               //  output,    width = 1,     sink0.ready
		.in_valid          (rsp_mux_001_src_valid),                                               //   input,    width = 1,          .valid
		.in_startofpacket  (rsp_mux_001_src_startofpacket),                                       //   input,    width = 1,          .startofpacket
		.in_endofpacket    (rsp_mux_001_src_endofpacket),                                         //   input,    width = 1,          .endofpacket
		.in_data           (rsp_mux_001_src_data),                                                //   input,  width = 152,          .data
		.in_channel        (rsp_mux_001_src_channel),                                             //   input,    width = 7,          .channel
		.out_ready         (limiter_pipeline_003_source0_ready),                                  //   input,    width = 1,   source0.ready
		.out_valid         (limiter_pipeline_003_source0_valid),                                  //  output,    width = 1,          .valid
		.out_startofpacket (limiter_pipeline_003_source0_startofpacket),                          //  output,    width = 1,          .startofpacket
		.out_endofpacket   (limiter_pipeline_003_source0_endofpacket),                            //  output,    width = 1,          .endofpacket
		.out_data          (limiter_pipeline_003_source0_data),                                   //  output,  width = 152,          .data
		.out_channel       (limiter_pipeline_003_source0_channel),                                //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) limiter_pipeline_004 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (jtg_mst_fpga_m_master_limiter_cmd_src_ready),                         //  output,    width = 1,     sink0.ready
		.in_valid          (jtg_mst_fpga_m_master_limiter_cmd_src_valid),                         //   input,    width = 1,          .valid
		.in_startofpacket  (jtg_mst_fpga_m_master_limiter_cmd_src_startofpacket),                 //   input,    width = 1,          .startofpacket
		.in_endofpacket    (jtg_mst_fpga_m_master_limiter_cmd_src_endofpacket),                   //   input,    width = 1,          .endofpacket
		.in_data           (jtg_mst_fpga_m_master_limiter_cmd_src_data),                          //   input,  width = 152,          .data
		.in_channel        (jtg_mst_fpga_m_master_limiter_cmd_src_channel),                       //   input,    width = 7,          .channel
		.out_ready         (limiter_pipeline_004_source0_ready),                                  //   input,    width = 1,   source0.ready
		.out_valid         (limiter_pipeline_004_source0_valid),                                  //  output,    width = 1,          .valid
		.out_startofpacket (limiter_pipeline_004_source0_startofpacket),                          //  output,    width = 1,          .startofpacket
		.out_endofpacket   (limiter_pipeline_004_source0_endofpacket),                            //  output,    width = 1,          .endofpacket
		.out_data          (limiter_pipeline_004_source0_data),                                   //  output,  width = 152,          .data
		.out_channel       (limiter_pipeline_004_source0_channel),                                //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) limiter_pipeline_005 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (rsp_mux_002_src_ready),                                               //  output,    width = 1,     sink0.ready
		.in_valid          (rsp_mux_002_src_valid),                                               //   input,    width = 1,          .valid
		.in_startofpacket  (rsp_mux_002_src_startofpacket),                                       //   input,    width = 1,          .startofpacket
		.in_endofpacket    (rsp_mux_002_src_endofpacket),                                         //   input,    width = 1,          .endofpacket
		.in_data           (rsp_mux_002_src_data),                                                //   input,  width = 152,          .data
		.in_channel        (rsp_mux_002_src_channel),                                             //   input,    width = 7,          .channel
		.out_ready         (limiter_pipeline_005_source0_ready),                                  //   input,    width = 1,   source0.ready
		.out_valid         (limiter_pipeline_005_source0_valid),                                  //  output,    width = 1,          .valid
		.out_startofpacket (limiter_pipeline_005_source0_startofpacket),                          //  output,    width = 1,          .startofpacket
		.out_endofpacket   (limiter_pipeline_005_source0_endofpacket),                            //  output,    width = 1,          .endofpacket
		.out_data          (limiter_pipeline_005_source0_data),                                   //  output,  width = 152,          .data
		.out_channel       (limiter_pipeline_005_source0_channel),                                //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) agent_pipeline (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (hps_sub_sys_acp_0_csr_burst_adapter_source0_ready),                   //  output,    width = 1,     sink0.ready
		.in_valid          (hps_sub_sys_acp_0_csr_burst_adapter_source0_valid),                   //   input,    width = 1,          .valid
		.in_startofpacket  (hps_sub_sys_acp_0_csr_burst_adapter_source0_startofpacket),           //   input,    width = 1,          .startofpacket
		.in_endofpacket    (hps_sub_sys_acp_0_csr_burst_adapter_source0_endofpacket),             //   input,    width = 1,          .endofpacket
		.in_data           (hps_sub_sys_acp_0_csr_burst_adapter_source0_data),                    //   input,  width = 152,          .data
		.in_channel        (hps_sub_sys_acp_0_csr_burst_adapter_source0_channel),                 //   input,    width = 7,          .channel
		.out_ready         (agent_pipeline_source0_ready),                                        //   input,    width = 1,   source0.ready
		.out_valid         (agent_pipeline_source0_valid),                                        //  output,    width = 1,          .valid
		.out_startofpacket (agent_pipeline_source0_startofpacket),                                //  output,    width = 1,          .startofpacket
		.out_endofpacket   (agent_pipeline_source0_endofpacket),                                  //  output,    width = 1,          .endofpacket
		.out_data          (agent_pipeline_source0_data),                                         //  output,  width = 152,          .data
		.out_channel       (agent_pipeline_source0_channel),                                      //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) agent_pipeline_001 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (hps_sub_sys_acp_0_csr_agent_rp_ready),                                //  output,    width = 1,     sink0.ready
		.in_valid          (hps_sub_sys_acp_0_csr_agent_rp_valid),                                //   input,    width = 1,          .valid
		.in_startofpacket  (hps_sub_sys_acp_0_csr_agent_rp_startofpacket),                        //   input,    width = 1,          .startofpacket
		.in_endofpacket    (hps_sub_sys_acp_0_csr_agent_rp_endofpacket),                          //   input,    width = 1,          .endofpacket
		.in_data           (hps_sub_sys_acp_0_csr_agent_rp_data),                                 //   input,  width = 152,          .data
		.out_ready         (agent_pipeline_001_source0_ready),                                    //   input,    width = 1,   source0.ready
		.out_valid         (agent_pipeline_001_source0_valid),                                    //  output,    width = 1,          .valid
		.out_startofpacket (agent_pipeline_001_source0_startofpacket),                            //  output,    width = 1,          .startofpacket
		.out_endofpacket   (agent_pipeline_001_source0_endofpacket),                              //  output,    width = 1,          .endofpacket
		.out_data          (agent_pipeline_001_source0_data),                                     //  output,  width = 152,          .data
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0),                                                                // (terminated),                         
		.out_channel       (),                                                                    // (terminated),                         
		.in_channel        (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) agent_pipeline_002 (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                                       //   input,    width = 1,       cr0.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, cr0_reset.reset
		.in_ready          (phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_ready),         //  output,    width = 1,     sink0.ready
		.in_valid          (phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_valid),         //   input,    width = 1,          .valid
		.in_startofpacket  (phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_startofpacket), //   input,    width = 1,          .startofpacket
		.in_endofpacket    (phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_endofpacket),   //   input,    width = 1,          .endofpacket
		.in_data           (phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_data),          //   input,  width = 152,          .data
		.in_channel        (phipps_peak_0_h2f_lw_bridge_s0_burst_adapter_source0_channel),       //   input,    width = 7,          .channel
		.out_ready         (agent_pipeline_002_source0_ready),                                   //   input,    width = 1,   source0.ready
		.out_valid         (agent_pipeline_002_source0_valid),                                   //  output,    width = 1,          .valid
		.out_startofpacket (agent_pipeline_002_source0_startofpacket),                           //  output,    width = 1,          .startofpacket
		.out_endofpacket   (agent_pipeline_002_source0_endofpacket),                             //  output,    width = 1,          .endofpacket
		.out_data          (agent_pipeline_002_source0_data),                                    //  output,  width = 152,          .data
		.out_channel       (agent_pipeline_002_source0_channel),                                 //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                               // (terminated),                         
		.out_empty         (),                                                                   // (terminated),                         
		.out_error         (),                                                                   // (terminated),                         
		.in_error          (1'b0)                                                                // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) agent_pipeline_003 (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                           //   input,    width = 1,       cr0.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (phipps_peak_0_h2f_lw_bridge_s0_agent_rp_ready),          //  output,    width = 1,     sink0.ready
		.in_valid          (phipps_peak_0_h2f_lw_bridge_s0_agent_rp_valid),          //   input,    width = 1,          .valid
		.in_startofpacket  (phipps_peak_0_h2f_lw_bridge_s0_agent_rp_startofpacket),  //   input,    width = 1,          .startofpacket
		.in_endofpacket    (phipps_peak_0_h2f_lw_bridge_s0_agent_rp_endofpacket),    //   input,    width = 1,          .endofpacket
		.in_data           (phipps_peak_0_h2f_lw_bridge_s0_agent_rp_data),           //   input,  width = 152,          .data
		.out_ready         (agent_pipeline_003_source0_ready),                       //   input,    width = 1,   source0.ready
		.out_valid         (agent_pipeline_003_source0_valid),                       //  output,    width = 1,          .valid
		.out_startofpacket (agent_pipeline_003_source0_startofpacket),               //  output,    width = 1,          .startofpacket
		.out_endofpacket   (agent_pipeline_003_source0_endofpacket),                 //  output,    width = 1,          .endofpacket
		.out_data          (agent_pipeline_003_source0_data),                        //  output,  width = 152,          .data
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_error          (1'b0),                                                   // (terminated),                         
		.out_channel       (),                                                       // (terminated),                         
		.in_channel        (1'b0)                                                    // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) agent_pipeline_004 (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                                       //   input,    width = 1,       cr0.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),             //   input,    width = 1, cr0_reset.reset
		.in_ready          (dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_ready),         //  output,    width = 1,     sink0.ready
		.in_valid          (dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_valid),         //   input,    width = 1,          .valid
		.in_startofpacket  (dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_startofpacket), //   input,    width = 1,          .startofpacket
		.in_endofpacket    (dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_endofpacket),   //   input,    width = 1,          .endofpacket
		.in_data           (dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_data),          //   input,  width = 152,          .data
		.in_channel        (dfd_subsystem_h2f_lw_bridge_s0_burst_adapter_source0_channel),       //   input,    width = 7,          .channel
		.out_ready         (agent_pipeline_004_source0_ready),                                   //   input,    width = 1,   source0.ready
		.out_valid         (agent_pipeline_004_source0_valid),                                   //  output,    width = 1,          .valid
		.out_startofpacket (agent_pipeline_004_source0_startofpacket),                           //  output,    width = 1,          .startofpacket
		.out_endofpacket   (agent_pipeline_004_source0_endofpacket),                             //  output,    width = 1,          .endofpacket
		.out_data          (agent_pipeline_004_source0_data),                                    //  output,  width = 152,          .data
		.out_channel       (agent_pipeline_004_source0_channel),                                 //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                               // (terminated),                         
		.out_empty         (),                                                                   // (terminated),                         
		.out_error         (),                                                                   // (terminated),                         
		.in_error          (1'b0)                                                                // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) agent_pipeline_005 (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                           //   input,    width = 1,       cr0.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (dfd_subsystem_h2f_lw_bridge_s0_agent_rp_ready),          //  output,    width = 1,     sink0.ready
		.in_valid          (dfd_subsystem_h2f_lw_bridge_s0_agent_rp_valid),          //   input,    width = 1,          .valid
		.in_startofpacket  (dfd_subsystem_h2f_lw_bridge_s0_agent_rp_startofpacket),  //   input,    width = 1,          .startofpacket
		.in_endofpacket    (dfd_subsystem_h2f_lw_bridge_s0_agent_rp_endofpacket),    //   input,    width = 1,          .endofpacket
		.in_data           (dfd_subsystem_h2f_lw_bridge_s0_agent_rp_data),           //   input,  width = 152,          .data
		.out_ready         (agent_pipeline_005_source0_ready),                       //   input,    width = 1,   source0.ready
		.out_valid         (agent_pipeline_005_source0_valid),                       //  output,    width = 1,          .valid
		.out_startofpacket (agent_pipeline_005_source0_startofpacket),               //  output,    width = 1,          .startofpacket
		.out_endofpacket   (agent_pipeline_005_source0_endofpacket),                 //  output,    width = 1,          .endofpacket
		.out_data          (agent_pipeline_005_source0_data),                        //  output,  width = 152,          .data
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_error          (1'b0),                                                   // (terminated),                         
		.out_channel       (),                                                       // (terminated),                         
		.in_channel        (1'b0)                                                    // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) agent_pipeline_006 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (periph_pb_cpu_0_s0_burst_adapter_source0_ready),                      //  output,    width = 1,     sink0.ready
		.in_valid          (periph_pb_cpu_0_s0_burst_adapter_source0_valid),                      //   input,    width = 1,          .valid
		.in_startofpacket  (periph_pb_cpu_0_s0_burst_adapter_source0_startofpacket),              //   input,    width = 1,          .startofpacket
		.in_endofpacket    (periph_pb_cpu_0_s0_burst_adapter_source0_endofpacket),                //   input,    width = 1,          .endofpacket
		.in_data           (periph_pb_cpu_0_s0_burst_adapter_source0_data),                       //   input,  width = 152,          .data
		.in_channel        (periph_pb_cpu_0_s0_burst_adapter_source0_channel),                    //   input,    width = 7,          .channel
		.out_ready         (agent_pipeline_006_source0_ready),                                    //   input,    width = 1,   source0.ready
		.out_valid         (agent_pipeline_006_source0_valid),                                    //  output,    width = 1,          .valid
		.out_startofpacket (agent_pipeline_006_source0_startofpacket),                            //  output,    width = 1,          .startofpacket
		.out_endofpacket   (agent_pipeline_006_source0_endofpacket),                              //  output,    width = 1,          .endofpacket
		.out_data          (agent_pipeline_006_source0_data),                                     //  output,  width = 152,          .data
		.out_channel       (agent_pipeline_006_source0_channel),                                  //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) agent_pipeline_007 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (periph_pb_cpu_0_s0_agent_rp_ready),                                   //  output,    width = 1,     sink0.ready
		.in_valid          (periph_pb_cpu_0_s0_agent_rp_valid),                                   //   input,    width = 1,          .valid
		.in_startofpacket  (periph_pb_cpu_0_s0_agent_rp_startofpacket),                           //   input,    width = 1,          .startofpacket
		.in_endofpacket    (periph_pb_cpu_0_s0_agent_rp_endofpacket),                             //   input,    width = 1,          .endofpacket
		.in_data           (periph_pb_cpu_0_s0_agent_rp_data),                                    //   input,  width = 152,          .data
		.out_ready         (agent_pipeline_007_source0_ready),                                    //   input,    width = 1,   source0.ready
		.out_valid         (agent_pipeline_007_source0_valid),                                    //  output,    width = 1,          .valid
		.out_startofpacket (agent_pipeline_007_source0_startofpacket),                            //  output,    width = 1,          .startofpacket
		.out_endofpacket   (agent_pipeline_007_source0_endofpacket),                              //  output,    width = 1,          .endofpacket
		.out_data          (agent_pipeline_007_source0_data),                                     //  output,  width = 152,          .data
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0),                                                                // (terminated),                         
		.out_channel       (),                                                                    // (terminated),                         
		.in_channel        (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) agent_pipeline_008 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (sys_manager_sysid_control_slave_burst_adapter_source0_ready),         //  output,    width = 1,     sink0.ready
		.in_valid          (sys_manager_sysid_control_slave_burst_adapter_source0_valid),         //   input,    width = 1,          .valid
		.in_startofpacket  (sys_manager_sysid_control_slave_burst_adapter_source0_startofpacket), //   input,    width = 1,          .startofpacket
		.in_endofpacket    (sys_manager_sysid_control_slave_burst_adapter_source0_endofpacket),   //   input,    width = 1,          .endofpacket
		.in_data           (sys_manager_sysid_control_slave_burst_adapter_source0_data),          //   input,  width = 152,          .data
		.in_channel        (sys_manager_sysid_control_slave_burst_adapter_source0_channel),       //   input,    width = 7,          .channel
		.out_ready         (agent_pipeline_008_source0_ready),                                    //   input,    width = 1,   source0.ready
		.out_valid         (agent_pipeline_008_source0_valid),                                    //  output,    width = 1,          .valid
		.out_startofpacket (agent_pipeline_008_source0_startofpacket),                            //  output,    width = 1,          .startofpacket
		.out_endofpacket   (agent_pipeline_008_source0_endofpacket),                              //  output,    width = 1,          .endofpacket
		.out_data          (agent_pipeline_008_source0_data),                                     //  output,  width = 152,          .data
		.out_channel       (agent_pipeline_008_source0_channel),                                  //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) agent_pipeline_009 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (sys_manager_sysid_control_slave_agent_rp_ready),                      //  output,    width = 1,     sink0.ready
		.in_valid          (sys_manager_sysid_control_slave_agent_rp_valid),                      //   input,    width = 1,          .valid
		.in_startofpacket  (sys_manager_sysid_control_slave_agent_rp_startofpacket),              //   input,    width = 1,          .startofpacket
		.in_endofpacket    (sys_manager_sysid_control_slave_agent_rp_endofpacket),                //   input,    width = 1,          .endofpacket
		.in_data           (sys_manager_sysid_control_slave_agent_rp_data),                       //   input,  width = 152,          .data
		.out_ready         (agent_pipeline_009_source0_ready),                                    //   input,    width = 1,   source0.ready
		.out_valid         (agent_pipeline_009_source0_valid),                                    //  output,    width = 1,          .valid
		.out_startofpacket (agent_pipeline_009_source0_startofpacket),                            //  output,    width = 1,          .startofpacket
		.out_endofpacket   (agent_pipeline_009_source0_endofpacket),                              //  output,    width = 1,          .endofpacket
		.out_data          (agent_pipeline_009_source0_data),                                     //  output,  width = 152,          .data
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0),                                                                // (terminated),                         
		.out_channel       (),                                                                    // (terminated),                         
		.in_channel        (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) agent_pipeline_010 (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                                                               //   input,    width = 1,       cr0.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),                                     //   input,    width = 1, cr0_reset.reset
		.in_ready          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_ready),         //  output,    width = 1,     sink0.ready
		.in_valid          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_valid),         //   input,    width = 1,          .valid
		.in_startofpacket  (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_startofpacket), //   input,    width = 1,          .startofpacket
		.in_endofpacket    (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_endofpacket),   //   input,    width = 1,          .endofpacket
		.in_data           (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_data),          //   input,  width = 152,          .data
		.in_channel        (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_burst_adapter_source0_channel),       //   input,    width = 7,          .channel
		.out_ready         (agent_pipeline_010_source0_ready),                                                           //   input,    width = 1,   source0.ready
		.out_valid         (agent_pipeline_010_source0_valid),                                                           //  output,    width = 1,          .valid
		.out_startofpacket (agent_pipeline_010_source0_startofpacket),                                                   //  output,    width = 1,          .startofpacket
		.out_endofpacket   (agent_pipeline_010_source0_endofpacket),                                                     //  output,    width = 1,          .endofpacket
		.out_data          (agent_pipeline_010_source0_data),                                                            //  output,  width = 152,          .data
		.out_channel       (agent_pipeline_010_source0_channel),                                                         //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                                       // (terminated),                         
		.out_empty         (),                                                                                           // (terminated),                         
		.out_error         (),                                                                                           // (terminated),                         
		.in_error          (1'b0)                                                                                        // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) agent_pipeline_011 (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                                                  //   input,    width = 1,       cr0.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset),                        //   input,    width = 1, cr0_reset.reset
		.in_ready          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_ready),         //  output,    width = 1,     sink0.ready
		.in_valid          (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_valid),         //   input,    width = 1,          .valid
		.in_startofpacket  (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.in_endofpacket    (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.in_data           (tod_subsys_0_tod_timestamp_96b_0_tod_timestamp_96b_csr_agent_rp_data),          //   input,  width = 152,          .data
		.out_ready         (agent_pipeline_011_source0_ready),                                              //   input,    width = 1,   source0.ready
		.out_valid         (agent_pipeline_011_source0_valid),                                              //  output,    width = 1,          .valid
		.out_startofpacket (agent_pipeline_011_source0_startofpacket),                                      //  output,    width = 1,          .startofpacket
		.out_endofpacket   (agent_pipeline_011_source0_endofpacket),                                        //  output,    width = 1,          .endofpacket
		.out_data          (agent_pipeline_011_source0_data),                                               //  output,  width = 152,          .data
		.in_empty          (1'b0),                                                                          // (terminated),                         
		.out_empty         (),                                                                              // (terminated),                         
		.out_error         (),                                                                              // (terminated),                         
		.in_error          (1'b0),                                                                          // (terminated),                         
		.out_channel       (),                                                                              // (terminated),                         
		.in_channel        (1'b0)                                                                           // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (260),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) agent_pipeline_012 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_ready),                //  output,    width = 1,     sink0.ready
		.in_valid          (jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_valid),                //   input,    width = 1,          .valid
		.in_startofpacket  (jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_startofpacket),        //   input,    width = 1,          .startofpacket
		.in_endofpacket    (jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_endofpacket),          //   input,    width = 1,          .endofpacket
		.in_data           (jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_data),                 //   input,  width = 260,          .data
		.in_channel        (jtg_mst_fpga_m2ocm_pb_s0_burst_adapter_source0_channel),              //   input,    width = 7,          .channel
		.out_ready         (agent_pipeline_012_source0_ready),                                    //   input,    width = 1,   source0.ready
		.out_valid         (agent_pipeline_012_source0_valid),                                    //  output,    width = 1,          .valid
		.out_startofpacket (agent_pipeline_012_source0_startofpacket),                            //  output,    width = 1,          .startofpacket
		.out_endofpacket   (agent_pipeline_012_source0_endofpacket),                              //  output,    width = 1,          .endofpacket
		.out_data          (agent_pipeline_012_source0_data),                                     //  output,  width = 260,          .data
		.out_channel       (agent_pipeline_012_source0_channel),                                  //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (260),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) agent_pipeline_013 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (jtg_mst_fpga_m2ocm_pb_s0_agent_rp_ready),                             //  output,    width = 1,     sink0.ready
		.in_valid          (jtg_mst_fpga_m2ocm_pb_s0_agent_rp_valid),                             //   input,    width = 1,          .valid
		.in_startofpacket  (jtg_mst_fpga_m2ocm_pb_s0_agent_rp_startofpacket),                     //   input,    width = 1,          .startofpacket
		.in_endofpacket    (jtg_mst_fpga_m2ocm_pb_s0_agent_rp_endofpacket),                       //   input,    width = 1,          .endofpacket
		.in_data           (jtg_mst_fpga_m2ocm_pb_s0_agent_rp_data),                              //   input,  width = 260,          .data
		.out_ready         (agent_pipeline_013_source0_ready),                                    //   input,    width = 1,   source0.ready
		.out_valid         (agent_pipeline_013_source0_valid),                                    //  output,    width = 1,          .valid
		.out_startofpacket (agent_pipeline_013_source0_startofpacket),                            //  output,    width = 1,          .startofpacket
		.out_endofpacket   (agent_pipeline_013_source0_endofpacket),                              //  output,    width = 1,          .endofpacket
		.out_data          (agent_pipeline_013_source0_data),                                     //  output,  width = 260,          .data
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0),                                                                // (terminated),                         
		.out_channel       (),                                                                    // (terminated),                         
		.in_channel        (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (cmd_demux_src0_ready),                                                //  output,    width = 1,     sink0.ready
		.in_valid          (cmd_demux_src0_valid),                                                //   input,    width = 1,          .valid
		.in_startofpacket  (cmd_demux_src0_startofpacket),                                        //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cmd_demux_src0_endofpacket),                                          //   input,    width = 1,          .endofpacket
		.in_data           (cmd_demux_src0_data),                                                 //   input,  width = 152,          .data
		.in_channel        (cmd_demux_src0_channel),                                              //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_source0_ready),                                          //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_source0_valid),                                          //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_source0_startofpacket),                                  //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_source0_endofpacket),                                    //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_source0_data),                                           //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_source0_channel),                                        //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_001 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (cmd_demux_001_src0_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (cmd_demux_001_src0_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (cmd_demux_001_src0_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cmd_demux_001_src0_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (cmd_demux_001_src0_data),                                             //   input,  width = 152,          .data
		.in_channel        (cmd_demux_001_src0_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_001_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_001_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_001_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_001_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_001_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_001_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_002 (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                           //   input,    width = 1,       cr0.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (async_fifo_out_ready),                                   //  output,    width = 1,     sink0.ready
		.in_valid          (async_fifo_out_valid),                                   //   input,    width = 1,          .valid
		.in_startofpacket  (async_fifo_out_startofpacket),                           //   input,    width = 1,          .startofpacket
		.in_endofpacket    (async_fifo_out_endofpacket),                             //   input,    width = 1,          .endofpacket
		.in_data           (async_fifo_out_data),                                    //   input,  width = 152,          .data
		.in_channel        (async_fifo_out_channel),                                 //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_002_source0_ready),                         //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_002_source0_valid),                         //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_002_source0_startofpacket),                 //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_002_source0_endofpacket),                   //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_002_source0_data),                          //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_002_source0_channel),                       //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_error          (1'b0)                                                    // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_003 (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                           //   input,    width = 1,       cr0.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (async_fifo_003_out_ready),                               //  output,    width = 1,     sink0.ready
		.in_valid          (async_fifo_003_out_valid),                               //   input,    width = 1,          .valid
		.in_startofpacket  (async_fifo_003_out_startofpacket),                       //   input,    width = 1,          .startofpacket
		.in_endofpacket    (async_fifo_003_out_endofpacket),                         //   input,    width = 1,          .endofpacket
		.in_data           (async_fifo_003_out_data),                                //   input,  width = 152,          .data
		.in_channel        (async_fifo_003_out_channel),                             //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_003_source0_ready),                         //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_003_source0_valid),                         //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_003_source0_startofpacket),                 //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_003_source0_endofpacket),                   //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_003_source0_data),                          //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_003_source0_channel),                       //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_error          (1'b0)                                                    // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_004 (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                           //   input,    width = 1,       cr0.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (async_fifo_001_out_ready),                               //  output,    width = 1,     sink0.ready
		.in_valid          (async_fifo_001_out_valid),                               //   input,    width = 1,          .valid
		.in_startofpacket  (async_fifo_001_out_startofpacket),                       //   input,    width = 1,          .startofpacket
		.in_endofpacket    (async_fifo_001_out_endofpacket),                         //   input,    width = 1,          .endofpacket
		.in_data           (async_fifo_001_out_data),                                //   input,  width = 152,          .data
		.in_channel        (async_fifo_001_out_channel),                             //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_004_source0_ready),                         //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_004_source0_valid),                         //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_004_source0_startofpacket),                 //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_004_source0_endofpacket),                   //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_004_source0_data),                          //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_004_source0_channel),                       //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_error          (1'b0)                                                    // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_005 (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                           //   input,    width = 1,       cr0.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (async_fifo_004_out_ready),                               //  output,    width = 1,     sink0.ready
		.in_valid          (async_fifo_004_out_valid),                               //   input,    width = 1,          .valid
		.in_startofpacket  (async_fifo_004_out_startofpacket),                       //   input,    width = 1,          .startofpacket
		.in_endofpacket    (async_fifo_004_out_endofpacket),                         //   input,    width = 1,          .endofpacket
		.in_data           (async_fifo_004_out_data),                                //   input,  width = 152,          .data
		.in_channel        (async_fifo_004_out_channel),                             //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_005_source0_ready),                         //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_005_source0_valid),                         //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_005_source0_startofpacket),                 //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_005_source0_endofpacket),                   //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_005_source0_data),                          //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_005_source0_channel),                       //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_error          (1'b0)                                                    // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_006 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (cmd_demux_src3_ready),                                                //  output,    width = 1,     sink0.ready
		.in_valid          (cmd_demux_src3_valid),                                                //   input,    width = 1,          .valid
		.in_startofpacket  (cmd_demux_src3_startofpacket),                                        //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cmd_demux_src3_endofpacket),                                          //   input,    width = 1,          .endofpacket
		.in_data           (cmd_demux_src3_data),                                                 //   input,  width = 152,          .data
		.in_channel        (cmd_demux_src3_channel),                                              //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_006_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_006_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_006_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_006_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_006_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_006_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_007 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (cmd_demux_001_src3_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (cmd_demux_001_src3_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (cmd_demux_001_src3_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cmd_demux_001_src3_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (cmd_demux_001_src3_data),                                             //   input,  width = 152,          .data
		.in_channel        (cmd_demux_001_src3_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_007_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_007_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_007_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_007_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_007_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_007_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_008 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (cmd_demux_002_src0_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (cmd_demux_002_src0_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (cmd_demux_002_src0_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cmd_demux_002_src0_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (cmd_demux_002_src0_data),                                             //   input,  width = 152,          .data
		.in_channel        (cmd_demux_002_src0_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_008_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_008_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_008_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_008_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_008_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_008_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_009 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (cmd_demux_src4_ready),                                                //  output,    width = 1,     sink0.ready
		.in_valid          (cmd_demux_src4_valid),                                                //   input,    width = 1,          .valid
		.in_startofpacket  (cmd_demux_src4_startofpacket),                                        //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cmd_demux_src4_endofpacket),                                          //   input,    width = 1,          .endofpacket
		.in_data           (cmd_demux_src4_data),                                                 //   input,  width = 152,          .data
		.in_channel        (cmd_demux_src4_channel),                                              //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_009_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_009_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_009_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_009_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_009_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_009_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_010 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (cmd_demux_001_src4_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (cmd_demux_001_src4_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (cmd_demux_001_src4_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cmd_demux_001_src4_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (cmd_demux_001_src4_data),                                             //   input,  width = 152,          .data
		.in_channel        (cmd_demux_001_src4_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_010_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_010_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_010_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_010_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_010_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_010_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_011 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (cmd_demux_002_src1_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (cmd_demux_002_src1_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (cmd_demux_002_src1_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cmd_demux_002_src1_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (cmd_demux_002_src1_data),                                             //   input,  width = 152,          .data
		.in_channel        (cmd_demux_002_src1_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_011_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_011_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_011_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_011_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_011_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_011_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_012 (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                           //   input,    width = 1,       cr0.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (async_fifo_002_out_ready),                               //  output,    width = 1,     sink0.ready
		.in_valid          (async_fifo_002_out_valid),                               //   input,    width = 1,          .valid
		.in_startofpacket  (async_fifo_002_out_startofpacket),                       //   input,    width = 1,          .startofpacket
		.in_endofpacket    (async_fifo_002_out_endofpacket),                         //   input,    width = 1,          .endofpacket
		.in_data           (async_fifo_002_out_data),                                //   input,  width = 152,          .data
		.in_channel        (async_fifo_002_out_channel),                             //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_012_source0_ready),                         //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_012_source0_valid),                         //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_012_source0_startofpacket),                 //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_012_source0_endofpacket),                   //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_012_source0_data),                          //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_012_source0_channel),                       //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_error          (1'b0)                                                    // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_013 (
		.clk               (clk_ss_0_clk_csr_out_clk_clk),                           //   input,    width = 1,       cr0.clk
		.reset             (phipps_peak_0_csr_in_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (async_fifo_005_out_ready),                               //  output,    width = 1,     sink0.ready
		.in_valid          (async_fifo_005_out_valid),                               //   input,    width = 1,          .valid
		.in_startofpacket  (async_fifo_005_out_startofpacket),                       //   input,    width = 1,          .startofpacket
		.in_endofpacket    (async_fifo_005_out_endofpacket),                         //   input,    width = 1,          .endofpacket
		.in_data           (async_fifo_005_out_data),                                //   input,  width = 152,          .data
		.in_channel        (async_fifo_005_out_channel),                             //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_013_source0_ready),                         //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_013_source0_valid),                         //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_013_source0_startofpacket),                 //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_013_source0_endofpacket),                   //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_013_source0_data),                          //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_013_source0_channel),                       //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                   // (terminated),                         
		.out_empty         (),                                                       // (terminated),                         
		.out_error         (),                                                       // (terminated),                         
		.in_error          (1'b0)                                                    // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_014 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (cmd_demux_002_src2_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (cmd_demux_002_src2_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (cmd_demux_002_src2_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cmd_demux_002_src2_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (cmd_demux_002_src2_data),                                             //   input,  width = 152,          .data
		.in_channel        (cmd_demux_002_src2_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_014_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_014_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_014_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_014_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_014_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_014_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_015 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (rsp_demux_src0_ready),                                                //  output,    width = 1,     sink0.ready
		.in_valid          (rsp_demux_src0_valid),                                                //   input,    width = 1,          .valid
		.in_startofpacket  (rsp_demux_src0_startofpacket),                                        //   input,    width = 1,          .startofpacket
		.in_endofpacket    (rsp_demux_src0_endofpacket),                                          //   input,    width = 1,          .endofpacket
		.in_data           (rsp_demux_src0_data),                                                 //   input,  width = 152,          .data
		.in_channel        (rsp_demux_src0_channel),                                              //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_015_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_015_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_015_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_015_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_015_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_015_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_016 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (async_fifo_006_out_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (async_fifo_006_out_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (async_fifo_006_out_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (async_fifo_006_out_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (async_fifo_006_out_data),                                             //   input,  width = 152,          .data
		.in_channel        (async_fifo_006_out_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_016_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_016_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_016_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_016_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_016_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_016_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_017 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (async_fifo_008_out_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (async_fifo_008_out_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (async_fifo_008_out_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (async_fifo_008_out_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (async_fifo_008_out_data),                                             //   input,  width = 152,          .data
		.in_channel        (async_fifo_008_out_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_017_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_017_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_017_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_017_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_017_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_017_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_018 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (rsp_demux_003_src0_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (rsp_demux_003_src0_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (rsp_demux_003_src0_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (rsp_demux_003_src0_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (rsp_demux_003_src0_data),                                             //   input,  width = 152,          .data
		.in_channel        (rsp_demux_003_src0_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_018_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_018_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_018_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_018_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_018_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_018_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_019 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (rsp_demux_004_src0_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (rsp_demux_004_src0_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (rsp_demux_004_src0_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (rsp_demux_004_src0_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (rsp_demux_004_src0_data),                                             //   input,  width = 152,          .data
		.in_channel        (rsp_demux_004_src0_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_019_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_019_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_019_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_019_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_019_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_019_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_020 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (async_fifo_010_out_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (async_fifo_010_out_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (async_fifo_010_out_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (async_fifo_010_out_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (async_fifo_010_out_data),                                             //   input,  width = 152,          .data
		.in_channel        (async_fifo_010_out_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_020_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_020_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_020_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_020_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_020_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_020_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_021 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (rsp_demux_src1_ready),                                                //  output,    width = 1,     sink0.ready
		.in_valid          (rsp_demux_src1_valid),                                                //   input,    width = 1,          .valid
		.in_startofpacket  (rsp_demux_src1_startofpacket),                                        //   input,    width = 1,          .startofpacket
		.in_endofpacket    (rsp_demux_src1_endofpacket),                                          //   input,    width = 1,          .endofpacket
		.in_data           (rsp_demux_src1_data),                                                 //   input,  width = 152,          .data
		.in_channel        (rsp_demux_src1_channel),                                              //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_021_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_021_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_021_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_021_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_021_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_021_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_022 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (async_fifo_007_out_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (async_fifo_007_out_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (async_fifo_007_out_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (async_fifo_007_out_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (async_fifo_007_out_data),                                             //   input,  width = 152,          .data
		.in_channel        (async_fifo_007_out_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_022_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_022_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_022_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_022_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_022_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_022_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_023 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (async_fifo_009_out_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (async_fifo_009_out_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (async_fifo_009_out_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (async_fifo_009_out_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (async_fifo_009_out_data),                                             //   input,  width = 152,          .data
		.in_channel        (async_fifo_009_out_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_023_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_023_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_023_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_023_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_023_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_023_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_024 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (rsp_demux_003_src1_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (rsp_demux_003_src1_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (rsp_demux_003_src1_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (rsp_demux_003_src1_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (rsp_demux_003_src1_data),                                             //   input,  width = 152,          .data
		.in_channel        (rsp_demux_003_src1_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_024_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_024_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_024_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_024_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_024_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_024_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_025 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (rsp_demux_004_src1_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (rsp_demux_004_src1_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (rsp_demux_004_src1_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (rsp_demux_004_src1_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (rsp_demux_004_src1_data),                                             //   input,  width = 152,          .data
		.in_channel        (rsp_demux_004_src1_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_025_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_025_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_025_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_025_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_025_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_025_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_026 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (async_fifo_011_out_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (async_fifo_011_out_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (async_fifo_011_out_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (async_fifo_011_out_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (async_fifo_011_out_data),                                             //   input,  width = 152,          .data
		.in_channel        (async_fifo_011_out_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_026_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_026_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_026_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_026_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_026_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_026_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_027 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (rsp_demux_003_src2_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (rsp_demux_003_src2_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (rsp_demux_003_src2_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (rsp_demux_003_src2_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (rsp_demux_003_src2_data),                                             //   input,  width = 152,          .data
		.in_channel        (rsp_demux_003_src2_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_027_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_027_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_027_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_027_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_027_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_027_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_028 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (rsp_demux_004_src2_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (rsp_demux_004_src2_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (rsp_demux_004_src2_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (rsp_demux_004_src2_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (rsp_demux_004_src2_data),                                             //   input,  width = 152,          .data
		.in_channel        (rsp_demux_004_src2_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_028_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_028_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_028_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_028_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_028_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_028_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

	qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (152),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (7),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1),
		.SYNC_RESET       (1)
	) mux_pipeline_029 (
		.clk               (sys_manager_clk_100_out_clk_clk),                                     //   input,    width = 1,       cr0.clk
		.reset             (hps_sub_sys_agilex_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset), //   input,    width = 1, cr0_reset.reset
		.in_ready          (rsp_demux_006_src0_ready),                                            //  output,    width = 1,     sink0.ready
		.in_valid          (rsp_demux_006_src0_valid),                                            //   input,    width = 1,          .valid
		.in_startofpacket  (rsp_demux_006_src0_startofpacket),                                    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (rsp_demux_006_src0_endofpacket),                                      //   input,    width = 1,          .endofpacket
		.in_data           (rsp_demux_006_src0_data),                                             //   input,  width = 152,          .data
		.in_channel        (rsp_demux_006_src0_channel),                                          //   input,    width = 7,          .channel
		.out_ready         (mux_pipeline_029_source0_ready),                                      //   input,    width = 1,   source0.ready
		.out_valid         (mux_pipeline_029_source0_valid),                                      //  output,    width = 1,          .valid
		.out_startofpacket (mux_pipeline_029_source0_startofpacket),                              //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mux_pipeline_029_source0_endofpacket),                                //  output,    width = 1,          .endofpacket
		.out_data          (mux_pipeline_029_source0_data),                                       //  output,  width = 152,          .data
		.out_channel       (mux_pipeline_029_source0_channel),                                    //  output,    width = 7,          .channel
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_error          (1'b0)                                                                 // (terminated),                         
	);

endmodule
