// Seed: 3702553731
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    input wor id_4,
    output wire id_5,
    output tri0 id_6
);
  wire id_8;
  tranif1 (1 - 1'd0, id_4 ? 1 == 1 : id_3);
  wire id_9;
  wire id_10;
  assign id_9 = id_9;
  wire id_11;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input tri0 id_2,
    output wire id_3,
    input supply1 id_4,
    input wand id_5,
    output uwire id_6,
    output supply0 id_7,
    input tri id_8,
    output wor id_9,
    input supply1 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_8,
      id_5,
      id_2,
      id_7,
      id_3
  );
  assign modCall_1.id_4 = 0;
  id_13();
  wire id_14, id_15;
endmodule
