Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Nov 27 03:47:21 2021
| Host         : Aaron-Linux running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file image_rx_tx_with_filter_timing_summary_routed.rpt -pb image_rx_tx_with_filter_timing_summary_routed.pb -rpx image_rx_tx_with_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : image_rx_tx_with_filter
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.889        0.000                      0                 3168        0.041        0.000                      0                 3168        3.500        0.000                       0                   511  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.889        0.000                      0                 3168        0.041        0.000                      0                 3168        3.500        0.000                       0                   511  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.932ns (13.830%)  route 5.807ns (86.170%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 13.610 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.640     5.738    top_level_filter_fsm_instance/i_clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/Q
                         net (fo=145, routed)         1.714     7.907    top_level_filter_fsm_instance/LAP_FILTER/sel_bram1_a__0[0]
    SLICE_X58Y79         LUT5 (Prop_lut5_I3_O)        0.148     8.055 r  top_level_filter_fsm_instance/LAP_FILTER/single_port_bram_reg_6_0_i_1__0/O
                         net (fo=24, routed)          2.780    10.836    top_level_filter_fsm_instance/LAP_FILTER/output_a_reg[17]_3
    SLICE_X105Y129       LUT3 (Prop_lut3_I2_O)        0.328    11.164 r  top_level_filter_fsm_instance/LAP_FILTER/single_port_bram_reg_6_6_i_1__0/O
                         net (fo=2, routed)           1.313    12.477    top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_6_6_1[1]
    RAMB36_X4Y28         RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.822    13.610    top_level_filter_fsm_instance/BRAM2/i_clk_IBUF_BUFG
    RAMB36_X4Y28         RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_6/CLKARDCLK
                         clock pessimism              0.323    13.933    
                         clock uncertainty           -0.035    13.898    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    13.366    top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_6
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -12.477    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_6_5/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.608ns (9.726%)  route 5.644ns (90.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 13.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.640     5.738    top_level_filter_fsm_instance/i_clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/Q
                         net (fo=145, routed)         2.148     8.342    top_level_filter_fsm_instance/sel_bram1_a__0[1]
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     8.494 r  top_level_filter_fsm_instance/single_port_bram_reg_0_3_i_4__0/O
                         net (fo=24, routed)          3.496    11.989    top_level_filter_fsm_instance/BRAM2/ADDRARDADDR[12]
    RAMB36_X2Y27         RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_6_5/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.693    13.481    top_level_filter_fsm_instance/BRAM2/i_clk_IBUF_BUFG
    RAMB36_X2Y27         RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_6_5/CLKARDCLK
                         clock pessimism              0.323    13.804    
                         clock uncertainty           -0.035    13.769    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774    12.995    top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_6_5
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 0.608ns (9.850%)  route 5.565ns (90.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.640     5.738    top_level_filter_fsm_instance/i_clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/Q
                         net (fo=145, routed)         2.061     8.255    top_level_filter_fsm_instance/sel_bram1_a__0[1]
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.152     8.407 r  top_level_filter_fsm_instance/single_port_bram_reg_0_3_i_11__0/O
                         net (fo=24, routed)          3.504    11.911    top_level_filter_fsm_instance/BRAM2/ADDRARDADDR[5]
    RAMB36_X2Y28         RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.696    13.484    top_level_filter_fsm_instance/BRAM2/i_clk_IBUF_BUFG
    RAMB36_X2Y28         RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5/CLKARDCLK
                         clock pessimism              0.323    13.807    
                         clock uncertainty           -0.035    13.772    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.768    13.004    top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                         -11.911    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.609ns (9.875%)  route 5.558ns (90.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.640     5.738    top_level_filter_fsm_instance/i_clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/Q
                         net (fo=145, routed)         1.879     8.073    top_level_filter_fsm_instance/sel_bram1_a__0[1]
    SLICE_X62Y77         LUT3 (Prop_lut3_I1_O)        0.153     8.226 r  top_level_filter_fsm_instance/single_port_bram_reg_0_3_i_16__0/O
                         net (fo=24, routed)          3.679    11.905    top_level_filter_fsm_instance/BRAM2/ADDRARDADDR[0]
    RAMB36_X2Y28         RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.696    13.484    top_level_filter_fsm_instance/BRAM2/i_clk_IBUF_BUFG
    RAMB36_X2Y28         RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5/CLKARDCLK
                         clock pessimism              0.323    13.807    
                         clock uncertainty           -0.035    13.772    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.773    12.999    top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 0.606ns (9.819%)  route 5.566ns (90.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.640     5.738    top_level_filter_fsm_instance/i_clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/Q
                         net (fo=145, routed)         1.951     8.144    top_level_filter_fsm_instance/sel_bram1_a__0[1]
    SLICE_X64Y79         LUT3 (Prop_lut3_I1_O)        0.150     8.294 r  top_level_filter_fsm_instance/single_port_bram_reg_0_3_i_14__0/O
                         net (fo=24, routed)          3.615    11.909    top_level_filter_fsm_instance/BRAM2/ADDRARDADDR[2]
    RAMB36_X2Y28         RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.696    13.484    top_level_filter_fsm_instance/BRAM2/i_clk_IBUF_BUFG
    RAMB36_X2Y28         RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5/CLKARDCLK
                         clock pessimism              0.323    13.807    
                         clock uncertainty           -0.035    13.772    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.768    13.004    top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_2_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 0.580ns (9.174%)  route 5.742ns (90.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 13.452 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.640     5.738    top_level_filter_fsm_instance/i_clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/Q
                         net (fo=145, routed)         1.887     8.081    top_level_filter_fsm_instance/sel_bram1_a__0[1]
    SLICE_X41Y36         LUT3 (Prop_lut3_I1_O)        0.124     8.205 r  top_level_filter_fsm_instance/single_port_bram_reg_0_0_i_9/O
                         net (fo=24, routed)          3.856    12.060    top_level_filter_fsm_instance/BRAM1/bram1_a_mux[8]
    RAMB36_X4Y1          RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_2_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.664    13.452    top_level_filter_fsm_instance/BRAM1/i_clk_IBUF_BUFG
    RAMB36_X4Y1          RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_2_0/CLKARDCLK
                         clock pessimism              0.309    13.762    
                         clock uncertainty           -0.035    13.726    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    13.160    top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_2_0
  -------------------------------------------------------------------
                         required time                         13.160    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_4_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 0.605ns (9.976%)  route 5.459ns (90.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.640     5.738    top_level_filter_fsm_instance/i_clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/Q
                         net (fo=145, routed)         1.812     8.005    top_level_filter_fsm_instance/sel_bram1_a__0[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I1_O)        0.149     8.154 r  top_level_filter_fsm_instance/single_port_bram_reg_0_3_i_8/O
                         net (fo=24, routed)          3.648    11.802    top_level_filter_fsm_instance/BRAM1/ADDRARDADDR[8]
    RAMB36_X5Y3          RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_4_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.659    13.447    top_level_filter_fsm_instance/BRAM1/i_clk_IBUF_BUFG
    RAMB36_X5Y3          RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_4_3/CLKARDCLK
                         clock pessimism              0.309    13.757    
                         clock uncertainty           -0.035    13.721    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    12.947    top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_4_3
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 0.606ns (9.230%)  route 5.959ns (90.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 13.610 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.640     5.738    top_level_filter_fsm_instance/i_clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/Q
                         net (fo=145, routed)         1.012     7.206    top_level_filter_fsm_instance/sel_bram1_a__0[1]
    SLICE_X53Y47         LUT3 (Prop_lut3_I1_O)        0.150     7.356 r  top_level_filter_fsm_instance/single_port_bram_reg_0_6_i_17__0/O
                         net (fo=8, routed)           4.947    12.303    top_level_filter_fsm_instance/BRAM2/bram2_d_mux[6]
    RAMB36_X4Y28         RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.822    13.610    top_level_filter_fsm_instance/BRAM2/i_clk_IBUF_BUFG
    RAMB36_X4Y28         RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_6/CLKARDCLK
                         clock pessimism              0.323    13.933    
                         clock uncertainty           -0.035    13.898    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.443    13.455    top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_6
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                         -12.303    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_4_3/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 0.610ns (10.071%)  route 5.447ns (89.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.640     5.738    top_level_filter_fsm_instance/i_clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/Q
                         net (fo=145, routed)         1.714     7.908    top_level_filter_fsm_instance/sel_bram1_a__0[1]
    SLICE_X39Y35         LUT3 (Prop_lut3_I1_O)        0.154     8.062 r  top_level_filter_fsm_instance/single_port_bram_reg_0_3_i_14/O
                         net (fo=24, routed)          3.733    11.795    top_level_filter_fsm_instance/BRAM1/ADDRARDADDR[2]
    RAMB36_X5Y3          RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_4_3/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.659    13.447    top_level_filter_fsm_instance/BRAM1/i_clk_IBUF_BUFG
    RAMB36_X5Y3          RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_4_3/CLKARDCLK
                         clock pessimism              0.309    13.757    
                         clock uncertainty           -0.035    13.721    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.769    12.952    top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_4_3
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 0.608ns (9.966%)  route 5.492ns (90.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.738ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.640     5.738    top_level_filter_fsm_instance/i_clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.456     6.194 r  top_level_filter_fsm_instance/sel_bram1_a_reg[1]/Q
                         net (fo=145, routed)         2.053     8.247    top_level_filter_fsm_instance/sel_bram1_a__0[1]
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.152     8.399 r  top_level_filter_fsm_instance/single_port_bram_reg_0_3_i_10__0/O
                         net (fo=24, routed)          3.439    11.838    top_level_filter_fsm_instance/BRAM2/ADDRARDADDR[6]
    RAMB36_X2Y28         RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.696    13.484    top_level_filter_fsm_instance/BRAM2/i_clk_IBUF_BUFG
    RAMB36_X2Y28         RAMB36E1                                     r  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5/CLKARDCLK
                         clock pessimism              0.323    13.807    
                         clock uncertainty           -0.035    13.772    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.774    12.998    top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_7_5
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  1.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 top_level_filter_fsm_instance/LAP_FILTER/accu_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_filter_fsm_instance/LAP_FILTER/output_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.506%)  route 0.225ns (61.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.562     1.672    top_level_filter_fsm_instance/LAP_FILTER/i_clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  top_level_filter_fsm_instance/LAP_FILTER/accu_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  top_level_filter_fsm_instance/LAP_FILTER/accu_reg[6]/Q
                         net (fo=3, routed)           0.225     2.038    top_level_filter_fsm_instance/LAP_FILTER/RESIZE[6]
    SLICE_X53Y47         FDRE                                         r  top_level_filter_fsm_instance/LAP_FILTER/output_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.826     2.193    top_level_filter_fsm_instance/LAP_FILTER/i_clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  top_level_filter_fsm_instance/LAP_FILTER/output_d_reg[6]/C
                         clock pessimism             -0.261     1.931    
    SLICE_X53Y47         FDRE (Hold_fdre_C_D)         0.066     1.997    top_level_filter_fsm_instance/LAP_FILTER/output_d_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 top_level_filter_fsm_instance/LAP_FILTER/accu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_filter_fsm_instance/LAP_FILTER/output_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.562     1.672    top_level_filter_fsm_instance/LAP_FILTER/i_clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  top_level_filter_fsm_instance/LAP_FILTER/accu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  top_level_filter_fsm_instance/LAP_FILTER/accu_reg[0]/Q
                         net (fo=2, routed)           0.232     2.045    top_level_filter_fsm_instance/LAP_FILTER/RESIZE[0]
    SLICE_X53Y47         FDRE                                         r  top_level_filter_fsm_instance/LAP_FILTER/output_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.826     2.193    top_level_filter_fsm_instance/LAP_FILTER/i_clk_IBUF_BUFG
    SLICE_X53Y47         FDRE                                         r  top_level_filter_fsm_instance/LAP_FILTER/output_d_reg[0]/C
                         clock pessimism             -0.261     1.931    
    SLICE_X53Y47         FDRE (Hold_fdre_C_D)         0.070     2.001    top_level_filter_fsm_instance/LAP_FILTER/output_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bram_input_data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.143%)  route 0.260ns (64.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.558     1.668    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  uart_rx_instance/s_data_out_byte_rx_reg[5]/Q
                         net (fo=3, routed)           0.260     2.069    data_out_byte_from_rx_reg[5]
    SLICE_X49Y41         FDRE                                         r  bram_input_data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.828     2.195    i_clk_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  bram_input_data_in_reg[5]/C
                         clock pessimism             -0.261     1.933    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.070     2.003    bram_input_data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_data_in_rx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.062%)  route 0.235ns (58.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.577     1.687    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  uart_rx_instance/s_data_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164     1.851 r  uart_rx_instance/s_data_in_reg_reg/Q
                         net (fo=1, routed)           0.235     2.086    uart_rx_instance/s_data_in_reg
    SLICE_X53Y49         FDRE                                         r  uart_rx_instance/s_data_in_rx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.826     2.193    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  uart_rx_instance/s_data_in_rx_reg/C
                         clock pessimism             -0.256     1.936    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.070     2.006    uart_rx_instance/s_data_in_rx_reg
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 top_level_filter_fsm_instance/LAP_FILTER/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_filter_fsm_instance/FSM_onehot_f_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.125%)  route 0.245ns (56.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.557     1.667    top_level_filter_fsm_instance/LAP_FILTER/i_clk_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  top_level_filter_fsm_instance/LAP_FILTER/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  top_level_filter_fsm_instance/LAP_FILTER/done_reg/Q
                         net (fo=4, routed)           0.245     2.053    top_level_filter_fsm_instance/LAP_FILTER/lap_done
    SLICE_X51Y54         LUT6 (Prop_lut6_I4_O)        0.045     2.098 r  top_level_filter_fsm_instance/LAP_FILTER/FSM_onehot_f_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.098    top_level_filter_fsm_instance/LAP_FILTER_n_100
    SLICE_X51Y54         FDRE                                         r  top_level_filter_fsm_instance/FSM_onehot_f_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.820     2.187    top_level_filter_fsm_instance/i_clk_IBUF_BUFG
    SLICE_X51Y54         FDRE                                         r  top_level_filter_fsm_instance/FSM_onehot_f_state_reg[4]/C
                         clock pessimism             -0.261     1.925    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.092     2.017    top_level_filter_fsm_instance/FSM_onehot_f_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bram_output_data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.991%)  route 0.268ns (62.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.559     1.669    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  uart_rx_instance/s_data_out_byte_rx_reg[4]/Q
                         net (fo=3, routed)           0.268     2.101    data_out_byte_from_rx_reg[4]
    SLICE_X47Y50         FDRE                                         r  bram_output_data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.825     2.192    i_clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  bram_output_data_in_reg[4]/C
                         clock pessimism             -0.256     1.935    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.070     2.005    bram_output_data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bram_output_data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.957%)  route 0.268ns (62.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.559     1.669    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  uart_rx_instance/s_data_out_byte_rx_reg[7]/Q
                         net (fo=3, routed)           0.268     2.101    data_out_byte_from_rx_reg[7]
    SLICE_X47Y50         FDRE                                         r  bram_output_data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.825     2.192    i_clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  bram_output_data_in_reg[7]/C
                         clock pessimism             -0.256     1.935    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.066     2.001    bram_output_data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 top_level_filter_fsm_instance/BRAM1/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out_from_bram_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.887%)  route 0.318ns (63.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.562     1.672    top_level_filter_fsm_instance/BRAM1/i_clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  top_level_filter_fsm_instance/BRAM1/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  top_level_filter_fsm_instance/BRAM1/data_out_reg[2]/Q
                         net (fo=3, routed)           0.318     2.131    top_level_filter_fsm_instance/BRAM1/Q[2]
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.045     2.176 r  top_level_filter_fsm_instance/BRAM1/data_out_from_bram_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.176    p_1_in[2]
    SLICE_X50Y58         FDRE                                         r  data_out_from_bram_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.819     2.186    i_clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  data_out_from_bram_reg_reg[2]/C
                         clock pessimism             -0.256     1.929    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.120     2.049    data_out_from_bram_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_data_out_byte_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bram_input_data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.810%)  route 0.321ns (66.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.559     1.669    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  uart_rx_instance/s_data_out_byte_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  uart_rx_instance/s_data_out_byte_rx_reg[4]/Q
                         net (fo=3, routed)           0.321     2.154    data_out_byte_from_rx_reg[4]
    SLICE_X42Y48         FDRE                                         r  bram_input_data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.830     2.197    i_clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  bram_input_data_in_reg[4]/C
                         clock pessimism             -0.261     1.935    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.090     2.025    bram_input_data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 top_level_filter_fsm_instance/FSM_onehot_f_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_filter_fsm_instance/lap_ena_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.756%)  route 0.307ns (62.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.552     1.662    top_level_filter_fsm_instance/i_clk_IBUF_BUFG
    SLICE_X51Y54         FDRE                                         r  top_level_filter_fsm_instance/FSM_onehot_f_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.141     1.803 f  top_level_filter_fsm_instance/FSM_onehot_f_state_reg[4]/Q
                         net (fo=6, routed)           0.307     2.110    top_level_filter_fsm_instance/FSM_onehot_f_state_reg_n_0_[4]
    SLICE_X48Y51         LUT4 (Prop_lut4_I1_O)        0.045     2.155 r  top_level_filter_fsm_instance/lap_ena_i_1/O
                         net (fo=1, routed)           0.000     2.155    top_level_filter_fsm_instance/lap_ena_i_1_n_0
    SLICE_X48Y51         FDRE                                         r  top_level_filter_fsm_instance/lap_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.825     2.192    top_level_filter_fsm_instance/i_clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  top_level_filter_fsm_instance/lap_ena_reg/C
                         clock pessimism             -0.261     1.930    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.091     2.021    top_level_filter_fsm_instance/lap_ena_reg
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y4   top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y7   top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y10  top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X5Y3   top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_4_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y5   top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_5_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y4   top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_6_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y10  top_level_filter_fsm_instance/BRAM1/single_port_bram_reg_7_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y25  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y15  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y18  top_level_filter_fsm_instance/BRAM2/single_port_bram_reg_3_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y40  bram_input_data_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y76  bram_output_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X62Y81  bram_output_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X62Y81  bram_output_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X62Y81  bram_output_addr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X58Y79  bram_output_addr_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X58Y79  bram_output_addr_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y76  bram_output_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X47Y50  bram_output_data_in_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X47Y50  bram_output_data_in_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y37  bram_input_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y36  bram_input_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y39  bram_input_addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y38  bram_input_addr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y37  bram_input_addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y40  bram_input_addr_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y37  bram_input_addr_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X44Y40  bram_input_addr_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X44Y40  bram_input_addr_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y37  bram_input_addr_reg[1]/C



