{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631334925061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631334925062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 10 22:35:24 2021 " "Processing started: Fri Sep 10 22:35:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631334925062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334925062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334925062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631334926116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631334926116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file andgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Found entity 1: AndGate" {  } { { "AndGate.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/AndGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file orgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OrGate " "Found entity 1: OrGate" {  } { { "OrGate.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/OrGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XorGate " "Found entity 1: XorGate" {  } { { "XorGate.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/XorGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/division.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion " "Found entity 1: multiplicacion" {  } { { "multiplicacion.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/multiplicacion.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorcompletounbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadorcompletounbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorCompletoUnBit " "Found entity 1: sumadorCompletoUnBit" {  } { { "sumadorCompletoUnBit.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/sumadorCompletoUnBit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorcompletocuatrobits.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadorcompletocuatrobits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumadorCompletoCuatroBits " "Found entity 1: sumadorCompletoCuatroBits" {  } { { "sumadorCompletoCuatroBits.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/sumadorCompletoCuatroBits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo " "Found entity 1: modulo" {  } { { "modulo.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadorcompletopartea.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadorcompletopartea.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorCompletoParteA " "Found entity 1: restadorCompletoParteA" {  } { { "restadorCompletoParteA.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/restadorCompletoParteA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadorcompletoparteb.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadorcompletoparteb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorCompletoParteB " "Found entity 1: restadorCompletoParteB" {  } { { "restadorCompletoParteB.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/restadorCompletoParteB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadorcompletocuatrobits.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadorcompletocuatrobits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restadorCompletoCuatroBits " "Found entity 1: restadorCompletoCuatroBits" {  } { { "restadorCompletoCuatroBits.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/restadorCompletoCuatroBits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxresults.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxresults.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxResults " "Found entity 1: muxResults" {  } { { "muxResults.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/muxResults.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight " "Found entity 1: shiftRight" {  } { { "shiftRight.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/shiftRight.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "shiftLeft.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/shiftLeft.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testALU " "Found entity 1: testALU" {  } { { "testALU.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/testALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagscontrols.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagscontrols.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagsControls " "Found entity 1: flagsControls" {  } { { "flagsControls.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/flagsControls.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twodisplaysnumbers.sv 1 1 " "Found 1 design units, including 1 entities, in source file twodisplaysnumbers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twoDisplaysNumbers " "Found entity 1: twoDisplaysNumbers" {  } { { "twoDisplaysNumbers.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/twoDisplaysNumbers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file signdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signDisplay " "Found entity 1: signDisplay" {  } { { "signDisplay.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/signDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluwithdisplays.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluwithdisplays.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluWithDisplays " "Found entity 1: aluWithDisplays" {  } { { "aluWithDisplays.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/aluWithDisplays.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631334941901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334941901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aluWithDisplays " "Elaborating entity \"aluWithDisplays\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631334942032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "aluWithDisplays.sv" "alu" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/aluWithDisplays.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadorCompletoCuatroBits ALU:alu\|sumadorCompletoCuatroBits:x0 " "Elaborating entity \"sumadorCompletoCuatroBits\" for hierarchy \"ALU:alu\|sumadorCompletoCuatroBits:x0\"" {  } { { "ALU.sv" "x0" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadorCompletoUnBit ALU:alu\|sumadorCompletoCuatroBits:x0\|sumadorCompletoUnBit:S0 " "Elaborating entity \"sumadorCompletoUnBit\" for hierarchy \"ALU:alu\|sumadorCompletoCuatroBits:x0\|sumadorCompletoUnBit:S0\"" {  } { { "sumadorCompletoCuatroBits.sv" "S0" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/sumadorCompletoCuatroBits.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restadorCompletoCuatroBits ALU:alu\|restadorCompletoCuatroBits:x1 " "Elaborating entity \"restadorCompletoCuatroBits\" for hierarchy \"ALU:alu\|restadorCompletoCuatroBits:x1\"" {  } { { "ALU.sv" "x1" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restadorCompletoParteA ALU:alu\|restadorCompletoCuatroBits:x1\|restadorCompletoParteA:resA " "Elaborating entity \"restadorCompletoParteA\" for hierarchy \"ALU:alu\|restadorCompletoCuatroBits:x1\|restadorCompletoParteA:resA\"" {  } { { "restadorCompletoCuatroBits.sv" "resA" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/restadorCompletoCuatroBits.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restadorCompletoParteB ALU:alu\|restadorCompletoCuatroBits:x1\|restadorCompletoParteB:resB " "Elaborating entity \"restadorCompletoParteB\" for hierarchy \"ALU:alu\|restadorCompletoCuatroBits:x1\|restadorCompletoParteB:resB\"" {  } { { "restadorCompletoCuatroBits.sv" "resB" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/restadorCompletoCuatroBits.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 restadorCompletoParteB.sv(7) " "Verilog HDL assignment warning at restadorCompletoParteB.sv(7): truncated value with size 32 to match size of target (4)" {  } { { "restadorCompletoParteB.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/restadorCompletoParteB.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631334942071 "|ALU|restadorCompletoCuatroBits:x2|restadorCompletoParteB:resB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 restadorCompletoParteB.sv(8) " "Verilog HDL assignment warning at restadorCompletoParteB.sv(8): truncated value with size 32 to match size of target (1)" {  } { { "restadorCompletoParteB.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/restadorCompletoParteB.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631334942072 "|ALU|restadorCompletoCuatroBits:x2|restadorCompletoParteB:resB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate ALU:alu\|AndGate:x5 " "Elaborating entity \"AndGate\" for hierarchy \"ALU:alu\|AndGate:x5\"" {  } { { "ALU.sv" "x5" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrGate ALU:alu\|OrGate:x6 " "Elaborating entity \"OrGate\" for hierarchy \"ALU:alu\|OrGate:x6\"" {  } { { "ALU.sv" "x6" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorGate ALU:alu\|XorGate:x7 " "Elaborating entity \"XorGate\" for hierarchy \"ALU:alu\|XorGate:x7\"" {  } { { "ALU.sv" "x7" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft ALU:alu\|shiftLeft:x8 " "Elaborating entity \"shiftLeft\" for hierarchy \"ALU:alu\|shiftLeft:x8\"" {  } { { "ALU.sv" "x8" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight ALU:alu\|shiftRight:x9 " "Elaborating entity \"shiftRight\" for hierarchy \"ALU:alu\|shiftRight:x9\"" {  } { { "ALU.sv" "x9" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagsControls ALU:alu\|flagsControls:flags " "Elaborating entity \"flagsControls\" for hierarchy \"ALU:alu\|flagsControls:flags\"" {  } { { "ALU.sv" "flags" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 flagsControls.sv(10) " "Verilog HDL assignment warning at flagsControls.sv(10): truncated value with size 4 to match size of target (1)" {  } { { "flagsControls.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/flagsControls.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631334942084 "|ALU|flagsControls:flags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 flagsControls.sv(11) " "Verilog HDL assignment warning at flagsControls.sv(11): truncated value with size 4 to match size of target (1)" {  } { { "flagsControls.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/flagsControls.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631334942085 "|ALU|flagsControls:flags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 flagsControls.sv(16) " "Verilog HDL assignment warning at flagsControls.sv(16): truncated value with size 4 to match size of target (1)" {  } { { "flagsControls.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/flagsControls.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631334942085 "|ALU|flagsControls:flags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 flagsControls.sv(24) " "Verilog HDL assignment warning at flagsControls.sv(24): truncated value with size 4 to match size of target (1)" {  } { { "flagsControls.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/flagsControls.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631334942085 "|ALU|flagsControls:flags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 flagsControls.sv(25) " "Verilog HDL assignment warning at flagsControls.sv(25): truncated value with size 4 to match size of target (1)" {  } { { "flagsControls.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/flagsControls.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631334942085 "|ALU|flagsControls:flags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 flagsControls.sv(26) " "Verilog HDL assignment warning at flagsControls.sv(26): truncated value with size 4 to match size of target (1)" {  } { { "flagsControls.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/flagsControls.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631334942085 "|ALU|flagsControls:flags"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxResults ALU:alu\|muxResults:muxR " "Elaborating entity \"muxResults\" for hierarchy \"ALU:alu\|muxResults:muxR\"" {  } { { "ALU.sv" "muxR" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoDisplaysNumbers twoDisplaysNumbers:numberDisplays " "Elaborating entity \"twoDisplaysNumbers\" for hierarchy \"twoDisplaysNumbers:numberDisplays\"" {  } { { "aluWithDisplays.sv" "numberDisplays" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/aluWithDisplays.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signDisplay signDisplay:flagDisplay " "Elaborating entity \"signDisplay\" for hierarchy \"signDisplay:flagDisplay\"" {  } { { "aluWithDisplays.sv" "flagDisplay" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/aluWithDisplays.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334942093 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "signDisplay.sv(3) " "Verilog HDL Case Statement information at signDisplay.sv(3): all case item expressions in this case statement are onehot" {  } { { "signDisplay.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/signDisplay.sv" 3 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1631334942096 "|aluWithDisplays|signDisplay:flagDisplay"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1631334943096 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "displayOfNumbers\[7\] VCC " "Pin \"displayOfNumbers\[7\]\" is stuck at VCC" {  } { { "aluWithDisplays.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/aluWithDisplays.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631334943165 "|aluWithDisplays|displayOfNumbers[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displayOfNumbers\[11\] GND " "Pin \"displayOfNumbers\[11\]\" is stuck at GND" {  } { { "aluWithDisplays.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/aluWithDisplays.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631334943165 "|aluWithDisplays|displayOfNumbers[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displayOfNumbers\[12\] GND " "Pin \"displayOfNumbers\[12\]\" is stuck at GND" {  } { { "aluWithDisplays.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/aluWithDisplays.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631334943165 "|aluWithDisplays|displayOfNumbers[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displayOfFlags\[1\] VCC " "Pin \"displayOfFlags\[1\]\" is stuck at VCC" {  } { { "aluWithDisplays.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/aluWithDisplays.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631334943165 "|aluWithDisplays|displayOfFlags[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displayOfFlags\[2\] VCC " "Pin \"displayOfFlags\[2\]\" is stuck at VCC" {  } { { "aluWithDisplays.sv" "" { Text "C:/Users/User/Downloads/Problema1-ALU/Problema1/aluWithDisplays.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631334943165 "|aluWithDisplays|displayOfFlags[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1631334943165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631334943329 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631334943916 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631334943916 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631334944053 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631334944053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631334944053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631334944053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631334944099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 10 22:35:44 2021 " "Processing ended: Fri Sep 10 22:35:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631334944099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631334944099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631334944099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631334944099 ""}
