Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\dhaua\Desktop\USB1362_VGA\DE2_115_SOPC.qsys --block-symbol-file --output-directory=C:\Users\dhaua\Desktop\USB1362_VGA\DE2_115_SOPC --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading USB1362_VGA/DE2_115_SOPC.qsys
Progress: Reading input file
Progress: Adding ISP1362_IF_0 [ISP1362_IF 1.0]
Progress: Parameterizing module ISP1362_IF_0
Progress: Adding c0 [altera_clock_bridge 17.0]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 17.0]
Progress: Parameterizing module c2
Progress: Adding c3 [altera_clock_bridge 17.0]
Progress: Parameterizing module c3
Progress: Adding clk_50 [clock_source 17.0]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 17.0]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 17.0]
Progress: Parameterizing module key
Progress: Adding lcd [altera_avalon_lcd_16207 17.0]
Progress: Parameterizing module lcd
Progress: Adding lcd_64_to_8_bits_dfa [data_format_adapter 17.0]
Progress: Parameterizing module lcd_64_to_8_bits_dfa
Progress: Adding lcd_pixel_converter [altera_avalon_pixel_converter 17.0]
Progress: Parameterizing module lcd_pixel_converter
Progress: Adding lcd_pixel_fifo [altera_avalon_fifo 17.0]
Progress: Parameterizing module lcd_pixel_fifo
Progress: Adding lcd_sgdma [altera_avalon_sgdma 17.0]
Progress: Parameterizing module lcd_sgdma
Progress: Adding lcd_ta_fifo_to_dfa [timing_adapter 17.0]
Progress: Parameterizing module lcd_ta_fifo_to_dfa
Progress: Adding lcd_ta_sgdma_to_fifo [timing_adapter 17.0]
Progress: Parameterizing module lcd_ta_sgdma_to_fifo
Progress: Adding ledg [altera_avalon_pio 17.0]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 17.0]
Progress: Parameterizing module ledr
Progress: Adding pll [altpll 17.0]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module sdram
Progress: Adding seg7 [SEG7_IF 1.0]
Progress: Parameterizing module seg7
Progress: Adding sw [altera_avalon_pio 17.0]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 17.0]
Progress: Parameterizing module timer
Progress: Adding timer_stamp [altera_avalon_timer 17.0]
Progress: Parameterizing module timer_stamp
Progress: Adding vga [altera_up_avalon_video_vga_controller 17.0]
Progress: Parameterizing module vga
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 17.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE2_115_SOPC.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_SOPC.lcd_pixel_converter: Pixel Converter (BGR0 --> BGR) will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_SOPC.lcd_sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_SOPC.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE2_115_SOPC.vga: Video Output Stream: Format: 1024 x 768 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: DE2_115_SOPC.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: DE2_115_SOPC.lcd_pixel_converter.out/video_rgb_resampler_0.avalon_rgb_sink: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: DE2_115_SOPC.lcd_sgdma.out/lcd_ta_sgdma_to_fifo.in: The source data signal is 32 bits, but the sink is 64 bits. Avalon-ST Adapter will be inserted.
Info: DE2_115_SOPC.lcd_sgdma.out/lcd_ta_sgdma_to_fifo.in: The source empty signal is 2 bits, but the sink is 3 bits. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\dhaua\Desktop\USB1362_VGA\DE2_115_SOPC.qsys --synthesis=VERILOG --output-directory=C:\Users\dhaua\Desktop\USB1362_VGA\DE2_115_SOPC\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading USB1362_VGA/DE2_115_SOPC.qsys
Progress: Reading input file
Progress: Adding ISP1362_IF_0 [ISP1362_IF 1.0]
Progress: Parameterizing module ISP1362_IF_0
Progress: Adding c0 [altera_clock_bridge 17.0]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 17.0]
Progress: Parameterizing module c2
Progress: Adding c3 [altera_clock_bridge 17.0]
Progress: Parameterizing module c3
Progress: Adding clk_50 [clock_source 17.0]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 17.0]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 17.0]
Progress: Parameterizing module key
Progress: Adding lcd [altera_avalon_lcd_16207 17.0]
Progress: Parameterizing module lcd
Progress: Adding lcd_64_to_8_bits_dfa [data_format_adapter 17.0]
Progress: Parameterizing module lcd_64_to_8_bits_dfa
Progress: Adding lcd_pixel_converter [altera_avalon_pixel_converter 17.0]
Progress: Parameterizing module lcd_pixel_converter
Progress: Adding lcd_pixel_fifo [altera_avalon_fifo 17.0]
Progress: Parameterizing module lcd_pixel_fifo
Progress: Adding lcd_sgdma [altera_avalon_sgdma 17.0]
Progress: Parameterizing module lcd_sgdma
Progress: Adding lcd_ta_fifo_to_dfa [timing_adapter 17.0]
Progress: Parameterizing module lcd_ta_fifo_to_dfa
Progress: Adding lcd_ta_sgdma_to_fifo [timing_adapter 17.0]
Progress: Parameterizing module lcd_ta_sgdma_to_fifo
Progress: Adding ledg [altera_avalon_pio 17.0]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 17.0]
Progress: Parameterizing module ledr
Progress: Adding pll [altpll 17.0]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module sdram
Progress: Adding seg7 [SEG7_IF 1.0]
Progress: Parameterizing module seg7
Progress: Adding sw [altera_avalon_pio 17.0]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 17.0]
Progress: Parameterizing module timer
Progress: Adding timer_stamp [altera_avalon_timer 17.0]
Progress: Parameterizing module timer_stamp
Progress: Adding vga [altera_up_avalon_video_vga_controller 17.0]
Progress: Parameterizing module vga
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 17.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE2_115_SOPC.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_SOPC.lcd_pixel_converter: Pixel Converter (BGR0 --> BGR) will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_SOPC.lcd_sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_SOPC.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE2_115_SOPC.vga: Video Output Stream: Format: 1024 x 768 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: DE2_115_SOPC.video_rgb_resampler_0: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: DE2_115_SOPC.lcd_pixel_converter.out/video_rgb_resampler_0.avalon_rgb_sink: The source has a empty signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: DE2_115_SOPC.lcd_sgdma.out/lcd_ta_sgdma_to_fifo.in: The source data signal is 32 bits, but the sink is 64 bits. Avalon-ST Adapter will be inserted.
Info: DE2_115_SOPC.lcd_sgdma.out/lcd_ta_sgdma_to_fifo.in: The source empty signal is 2 bits, but the sink is 3 bits. Avalon-ST Adapter will be inserted.
Info: DE2_115_SOPC: Generating DE2_115_SOPC "DE2_115_SOPC" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Warning: avalon_st_adapter.data_format_adapter_0: The symbols per beat on input interface(3) and the output interface(3) match,  but the input interface is using the empty signal, while the output interface is not using the empty signal.  Empty signal data may be lost between the input and the output interface (across this adapter).
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: ISP1362_IF_0: "DE2_115_SOPC" instantiated ISP1362_IF "ISP1362_IF_0"
Info: clock_crossing_io: "DE2_115_SOPC" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_io"
Info: cpu: "DE2_115_SOPC" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0008_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0008_jtag_uart_gen//DE2_115_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'
Info: jtag_uart: "DE2_115_SOPC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DE2_115_SOPC_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_key --dir=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0009_key_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0009_key_gen//DE2_115_SOPC_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'DE2_115_SOPC_key'
Info: key: "DE2_115_SOPC" instantiated altera_avalon_pio "key"
Info: lcd: Starting RTL generation for module 'DE2_115_SOPC_lcd'
Info: lcd:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=DE2_115_SOPC_lcd --dir=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0010_lcd_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0010_lcd_gen//DE2_115_SOPC_lcd_component_configuration.pl  --do_build_sim=0  ]
Info: lcd: Done RTL generation for module 'DE2_115_SOPC_lcd'
Info: lcd: "DE2_115_SOPC" instantiated altera_avalon_lcd_16207 "lcd"
Info: lcd_64_to_8_bits_dfa: "DE2_115_SOPC" instantiated data_format_adapter "lcd_64_to_8_bits_dfa"
Info: lcd_pixel_converter: "DE2_115_SOPC" instantiated altera_avalon_pixel_converter "lcd_pixel_converter"
Info: lcd_pixel_fifo: Starting RTL generation for module 'DE2_115_SOPC_lcd_pixel_fifo'
Info: lcd_pixel_fifo:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=DE2_115_SOPC_lcd_pixel_fifo --dir=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0013_lcd_pixel_fifo_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0013_lcd_pixel_fifo_gen//DE2_115_SOPC_lcd_pixel_fifo_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_pixel_fifo: Done RTL generation for module 'DE2_115_SOPC_lcd_pixel_fifo'
Info: lcd_pixel_fifo: "DE2_115_SOPC" instantiated altera_avalon_fifo "lcd_pixel_fifo"
Info: lcd_sgdma: Starting RTL generation for module 'DE2_115_SOPC_lcd_sgdma'
Info: lcd_sgdma:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=DE2_115_SOPC_lcd_sgdma --dir=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0014_lcd_sgdma_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0014_lcd_sgdma_gen//DE2_115_SOPC_lcd_sgdma_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_sgdma: Done RTL generation for module 'DE2_115_SOPC_lcd_sgdma'
Info: lcd_sgdma: "DE2_115_SOPC" instantiated altera_avalon_sgdma "lcd_sgdma"
Info: lcd_ta_fifo_to_dfa: "DE2_115_SOPC" instantiated timing_adapter "lcd_ta_fifo_to_dfa"
Info: lcd_ta_sgdma_to_fifo: "DE2_115_SOPC" instantiated timing_adapter "lcd_ta_sgdma_to_fifo"
Info: ledg: Starting RTL generation for module 'DE2_115_SOPC_ledg'
Info: ledg:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_ledg --dir=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0017_ledg_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0017_ledg_gen//DE2_115_SOPC_ledg_component_configuration.pl  --do_build_sim=0  ]
Info: ledg: Done RTL generation for module 'DE2_115_SOPC_ledg'
Info: ledg: "DE2_115_SOPC" instantiated altera_avalon_pio "ledg"
Info: ledr: Starting RTL generation for module 'DE2_115_SOPC_ledr'
Info: ledr:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_ledr --dir=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0018_ledr_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0018_ledr_gen//DE2_115_SOPC_ledr_component_configuration.pl  --do_build_sim=0  ]
Info: ledr: Done RTL generation for module 'DE2_115_SOPC_ledr'
Info: ledr: "DE2_115_SOPC" instantiated altera_avalon_pio "ledr"
Info: pll: "DE2_115_SOPC" instantiated altpll "pll"
Info: sdram: Starting RTL generation for module 'DE2_115_SOPC_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE2_115_SOPC_sdram --dir=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0021_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0021_sdram_gen//DE2_115_SOPC_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'DE2_115_SOPC_sdram'
Info: sdram: "DE2_115_SOPC" instantiated altera_avalon_new_sdram_controller "sdram"
Info: seg7: "DE2_115_SOPC" instantiated SEG7_IF "seg7"
Info: sw: Starting RTL generation for module 'DE2_115_SOPC_sw'
Info: sw:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_sw --dir=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0023_sw_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0023_sw_gen//DE2_115_SOPC_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'DE2_115_SOPC_sw'
Info: sw: "DE2_115_SOPC" instantiated altera_avalon_pio "sw"
Info: sysid: "DE2_115_SOPC" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer: Starting RTL generation for module 'DE2_115_SOPC_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_SOPC_timer --dir=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0025_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0025_timer_gen//DE2_115_SOPC_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE2_115_SOPC_timer'
Info: timer: "DE2_115_SOPC" instantiated altera_avalon_timer "timer"
Info: timer_stamp: Starting RTL generation for module 'DE2_115_SOPC_timer_stamp'
Info: timer_stamp:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_SOPC_timer_stamp --dir=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0026_timer_stamp_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0026_timer_stamp_gen//DE2_115_SOPC_timer_stamp_component_configuration.pl  --do_build_sim=0  ]
Info: timer_stamp: Done RTL generation for module 'DE2_115_SOPC_timer_stamp'
Info: timer_stamp: "DE2_115_SOPC" instantiated altera_avalon_timer "timer_stamp"
Info: vga: Starting Generation of VGA Controller
Info: vga: "DE2_115_SOPC" instantiated altera_up_avalon_video_vga_controller "vga"
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Info: video_rgb_resampler_0: "DE2_115_SOPC" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE2_115_SOPC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DE2_115_SOPC" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "DE2_115_SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE2_115_SOPC" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: avalon_st_adapter: "DE2_115_SOPC" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "DE2_115_SOPC" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: rst_controller: "DE2_115_SOPC" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SOPC_cpu_cpu --dir=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0032_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/dhaua/AppData/Local/Temp/alt9465_2726844050341662920.dir/0032_cpu_gen//DE2_115_SOPC_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.04.18 23:51:10 (*) Starting Nios II generation
Info: cpu: # 2023.04.18 23:51:10 (*)   Checking for plaintext license.
Info: cpu: # 2023.04.18 23:51:11 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2023.04.18 23:51:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.04.18 23:51:11 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.04.18 23:51:11 (*)   Plaintext license not found.
Info: cpu: # 2023.04.18 23:51:11 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2023.04.18 23:51:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2023.04.18 23:51:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.04.18 23:51:12 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.04.18 23:51:12 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2023.04.18 23:51:12 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.04.18 23:51:12 (*)   Creating all objects for CPU
Info: cpu: # 2023.04.18 23:51:12 (*)     Testbench
Info: cpu: # 2023.04.18 23:51:12 (*)     Instruction decoding
Info: cpu: # 2023.04.18 23:51:12 (*)       Instruction fields
Info: cpu: # 2023.04.18 23:51:12 (*)       Instruction decodes
Info: cpu: # 2023.04.18 23:51:13 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2023.04.18 23:51:13 (*)       Instruction controls
Info: cpu: # 2023.04.18 23:51:13 (*)     Pipeline frontend
Info: cpu: # 2023.04.18 23:51:13 (*)     Pipeline backend
Info: cpu: # 2023.04.18 23:51:16 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.04.18 23:51:18 (*)   Creating encrypted RTL
Info: cpu: # 2023.04.18 23:51:19 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/dhaua/Desktop/USB1362_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/dhaua/Desktop/USB1362_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file C:/Users/dhaua/Desktop/USB1362_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_demux_009: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_009"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/dhaua/Desktop/USB1362_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/dhaua/Desktop/USB1362_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file C:/Users/dhaua/Desktop/USB1362_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/dhaua/Desktop/USB1362_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/dhaua/Desktop/USB1362_VGA/DE2_115_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/dhaua/Desktop/USB1362_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/dhaua/Desktop/USB1362_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: data_format_adapter_0: "avalon_st_adapter_001" instantiated data_format_adapter "data_format_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: DE2_115_SOPC: Done "DE2_115_SOPC" with 68 modules, 102 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
