#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000029a4adc1090 .scope module, "alu_test" "alu_test" 2 3;
 .timescale -9 -12;
v0000029a4ae1c3a0_0 .net "c", 31 0, L_0000029a4ae27630;  1 drivers
v0000029a4ae1c440_0 .var "gr1", 31 0;
v0000029a4ae1ce40_0 .var "gr2", 31 0;
v0000029a4ae1c760_0 .var "i_datain", 31 0;
o0000029a4b1a04e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000029a4ae1c800_0 .net "neg", 0 0, o0000029a4b1a04e8;  0 drivers
v0000029a4ae1c580_0 .net "negative", 0 0, v0000029a4ae1d020_0;  1 drivers
v0000029a4ae1cda0_0 .net "overflow", 0 0, v0000029a4ae1d2a0_0;  1 drivers
v0000029a4ae1d0c0_0 .net "zero", 0 0, v0000029a4ae1cd00_0;  1 drivers
S_0000029a4adc1220 .scope module, "testalu" "alu" 2 12, 3 1 0, S_0000029a4adc1090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_datain";
    .port_info 1 /INPUT 32 "gr1";
    .port_info 2 /INPUT 32 "gr2";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 1 "neg";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 32 "c";
P_0000029a4ae1b210 .param/l "MSB" 0 3 26, +C4<000000000000000000000000000011111>;
P_0000029a4ae1b248 .param/l "Width" 0 3 25, +C4<00000000000000000000000000100000>;
P_0000029a4ae1b280 .param/l "gr0" 0 3 24, C4<00000000000000000000000000000000>;
L_0000029a4ae27630 .functor BUFZ 32, v0000029a4ae1cee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029a4ae1c9e0_0 .net/s "c", 31 0, L_0000029a4ae27630;  alias, 1 drivers
v0000029a4ae1cbc0_0 .var "func", 5 0;
v0000029a4ae1d200_0 .net/s "gr1", 31 0, v0000029a4ae1c440_0;  1 drivers
v0000029a4ae1c8a0_0 .net/s "gr2", 31 0, v0000029a4ae1ce40_0;  1 drivers
v0000029a4ae1c6c0_0 .net/s "i_datain", 31 0, v0000029a4ae1c760_0;  1 drivers
v0000029a4ae1cf80_0 .var "imm", 31 0;
v0000029a4ae1d020_0 .var "neg", 0 0;
v0000029a4ae1cc60_0 .var "opcode", 5 0;
v0000029a4ae1d2a0_0 .var "overflow", 0 0;
v0000029a4ae1ca80_0 .var "reg_A", 31 0;
v0000029a4ae1c940_0 .var "reg_B", 31 0;
v0000029a4ae1cee0_0 .var "reg_C", 31 0;
v0000029a4ae1d160_0 .var "sa", 4 0;
v0000029a4ae1cb20_0 .var "unsigned_regA", 31 0;
v0000029a4ae1c4e0_0 .var "unsigned_regB", 31 0;
v0000029a4ae1cd00_0 .var "zero", 0 0;
E_0000029a4ae20ee0 .event anyedge, v0000029a4ae1c8a0_0, v0000029a4ae1d200_0, v0000029a4ae1cf80_0;
    .scope S_0000029a4adc1220;
T_0 ;
    %wait E_0000029a4ae20ee0;
    %load/vec4 v0000029a4ae1c6c0_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0000029a4ae1d160_0, 0, 5;
    %load/vec4 v0000029a4ae1c6c0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0000029a4ae1cc60_0, 0, 6;
    %load/vec4 v0000029a4ae1c6c0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0000029a4ae1cbc0_0, 0, 6;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1c6c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000029a4ae1c6c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029a4ae1cf80_0, 0, 32;
    %load/vec4 v0000029a4ae1cc60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %load/vec4 v0000029a4ae1cbc0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %jmp T_0.13;
T_0.3 ;
    %load/vec4 v0000029a4ae1cf80_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %add;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000029a4ae1c940_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0000029a4ae1ca80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %pad/s 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %jmp T_0.13;
T_0.4 ;
    %load/vec4 v0000029a4ae1cf80_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1cb20_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1cf80_0;
    %store/vec4 v0000029a4ae1c4e0_0, 0, 32;
    %load/vec4 v0000029a4ae1cb20_0;
    %load/vec4 v0000029a4ae1c4e0_0;
    %add;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %jmp T_0.13;
T_0.5 ;
    %load/vec4 v0000029a4ae1cf80_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %or;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.20, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.13;
T_0.6 ;
    %load/vec4 v0000029a4ae1cf80_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %xor;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.22, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.13;
T_0.7 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1cf80_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %sub;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029a4ae1c940_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.24, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.25, 8;
T_0.24 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.25, 8;
 ; End of false expr.
    %blend;
T_0.25;
    %pad/s 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.26, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.27, 8;
T_0.26 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.27, 8;
 ; End of false expr.
    %blend;
T_0.27;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1cf80_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %sub;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029a4ae1c940_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.28, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.29, 8;
T_0.28 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.29, 8;
 ; End of false expr.
    %blend;
T_0.29;
    %pad/s 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.30, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.31, 8;
T_0.30 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.31, 8;
 ; End of false expr.
    %blend;
T_0.31;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1cf80_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.32, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.33, 8;
T_0.32 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.33, 8;
 ; End of false expr.
    %blend;
T_0.33;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %store/vec4 v0000029a4ae1cb20_0, 0, 32;
    %load/vec4 v0000029a4ae1cf80_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1c940_0;
    %store/vec4 v0000029a4ae1c4e0_0, 0, 32;
    %load/vec4 v0000029a4ae1cb20_0;
    %load/vec4 v0000029a4ae1c4e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.34, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.35, 8;
T_0.34 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.35, 8;
 ; End of false expr.
    %blend;
T_0.35;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1cf80_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %add;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.36, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.37, 8;
T_0.36 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.37, 8;
 ; End of false expr.
    %blend;
T_0.37;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1cf80_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %add;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.38, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.39, 8;
T_0.38 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.39, 8;
 ; End of false expr.
    %blend;
T_0.39;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0000029a4ae1cbc0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.54, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.55, 6;
    %jmp T_0.56;
T_0.40 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %add;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000029a4ae1c940_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0000029a4ae1ca80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.57, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.58, 8;
T_0.57 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.58, 8;
 ; End of false expr.
    %blend;
T_0.58;
    %pad/s 1;
    %assign/vec4 v0000029a4ae1d2a0_0, 0;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.59, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.60, 8;
T_0.59 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.60, 8;
 ; End of false expr.
    %blend;
T_0.60;
    %pad/s 1;
    %assign/vec4 v0000029a4ae1cd00_0, 0;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0000029a4ae1d020_0, 0;
    %jmp T_0.56;
T_0.41 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1cb20_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c4e0_0, 0, 32;
    %load/vec4 v0000029a4ae1cb20_0;
    %load/vec4 v0000029a4ae1c4e0_0;
    %add;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.61, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.62, 8;
T_0.61 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.62, 8;
 ; End of false expr.
    %blend;
T_0.62;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %jmp T_0.56;
T_0.42 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %sub;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029a4ae1c940_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.63, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.64, 8;
T_0.63 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.64, 8;
 ; End of false expr.
    %blend;
T_0.64;
    %pad/s 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.65, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.66, 8;
T_0.65 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.66, 8;
 ; End of false expr.
    %blend;
T_0.66;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %jmp T_0.56;
T_0.43 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1cb20_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c4e0_0, 0, 32;
    %load/vec4 v0000029a4ae1cb20_0;
    %load/vec4 v0000029a4ae1c4e0_0;
    %add;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.67, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.68, 8;
T_0.67 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.68, 8;
 ; End of false expr.
    %blend;
T_0.68;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %jmp T_0.56;
T_0.44 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %and;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.69, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.70, 8;
T_0.69 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.70, 8;
 ; End of false expr.
    %blend;
T_0.70;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %jmp T_0.56;
T_0.45 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %or;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.71, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.72, 8;
T_0.71 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.72, 8;
 ; End of false expr.
    %blend;
T_0.72;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.56;
T_0.46 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %xor;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.73, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.74, 8;
T_0.73 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.74, 8;
 ; End of false expr.
    %blend;
T_0.74;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.56;
T_0.47 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %or;
    %inv;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.75, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.76, 8;
T_0.75 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.76, 8;
 ; End of false expr.
    %blend;
T_0.76;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.56;
T_0.48 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %load/vec4 v0000029a4ae1c940_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.77, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.78, 8;
T_0.77 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.78, 8;
 ; End of false expr.
    %blend;
T_0.78;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.56;
T_0.49 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %store/vec4 v0000029a4ae1cb20_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1c940_0;
    %store/vec4 v0000029a4ae1c4e0_0, 0, 32;
    %load/vec4 v0000029a4ae1cb20_0;
    %load/vec4 v0000029a4ae1c4e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.79, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.80, 8;
T_0.79 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.80, 8;
 ; End of false expr.
    %blend;
T_0.80;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.56;
T_0.50 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000029a4ae1d160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %ix/getv 4, v0000029a4ae1c940_0;
    %shiftl 4;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.81, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.82, 8;
T_0.81 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.82, 8;
 ; End of false expr.
    %blend;
T_0.82;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.56;
T_0.51 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %ix/getv 4, v0000029a4ae1c940_0;
    %shiftl 4;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.83, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.84, 8;
T_0.83 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.84, 8;
 ; End of false expr.
    %blend;
T_0.84;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.56;
T_0.52 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000029a4ae1d160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %ix/getv 4, v0000029a4ae1c940_0;
    %shiftr 4;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.85, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.86, 8;
T_0.85 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.86, 8;
 ; End of false expr.
    %blend;
T_0.86;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.56;
T_0.53 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %ix/getv 4, v0000029a4ae1c940_0;
    %shiftr 4;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.87, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.88, 8;
T_0.87 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.88, 8;
 ; End of false expr.
    %blend;
T_0.88;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.56;
T_0.54 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000029a4ae1d160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %ix/getv 4, v0000029a4ae1c940_0;
    %shiftr 4;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.89, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.90, 8;
T_0.89 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.90, 8;
 ; End of false expr.
    %blend;
T_0.90;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.56;
T_0.55 ;
    %load/vec4 v0000029a4ae1d200_0;
    %store/vec4 v0000029a4ae1ca80_0, 0, 32;
    %load/vec4 v0000029a4ae1c8a0_0;
    %store/vec4 v0000029a4ae1c940_0, 0, 32;
    %load/vec4 v0000029a4ae1ca80_0;
    %ix/getv 4, v0000029a4ae1c940_0;
    %shiftr 4;
    %store/vec4 v0000029a4ae1cee0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a4ae1d2a0_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000029a4ae1d020_0, 0, 1;
    %load/vec4 v0000029a4ae1cee0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.91, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.92, 8;
T_0.91 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.92, 8;
 ; End of false expr.
    %blend;
T_0.92;
    %pad/s 1;
    %store/vec4 v0000029a4ae1cd00_0, 0, 1;
    %jmp T_0.56;
T_0.56 ;
    %pop/vec4 1;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000029a4adc1090;
T_1 ;
    %vpi_call 2 17 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %vpi_call 2 18 "$monitor", "   %h:%h: %h :%h:%h:%h:%h:%h:%h:%h:%h:%h", v0000029a4ae1c760_0, v0000029a4ae1cc60_0, v0000029a4ae1cbc0_0, v0000029a4ae1c440_0, v0000029a4ae1ce40_0, v0000029a4ae1c3a0_0, v0000029a4ae1ca80_0, v0000029a4ae1c940_0, v0000029a4ae1cee0_0, v0000029a4ae1d0c0_0, v0000029a4ae1c800_0, v0000029a4ae1cda0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6424608, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 49153, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 12297, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 40 "$display", "add" {0 0 0};
    %vpi_call 2 41 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6424608, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147491841, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147614721, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424608, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 1073807361, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 1073872897, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424608, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 65757, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967075, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424608, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 16477, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967075, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 543326240, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147500033, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147500033, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 62 "$display", "addi" {0 0 0};
    %vpi_call 2 63 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 543293474, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483745, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483745, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 543293472, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147484161, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 543293472, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 16417, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424609, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 16385, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 80 "$display", "addu" {0 0 0};
    %vpi_call 2 81 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6424609, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147500033, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147487745, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424609, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 1073745921, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 1073872897, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424609, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 131293, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967075, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424609, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 131165, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967075, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424609, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 610435104, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147614721, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 106 "$display", "addiu" {0 0 0};
    %vpi_call 2 107 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 610435104, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 8193, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 610402304, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424610, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 4026531933, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 120 "$display", "sub" {0 0 0};
    %vpi_call 2 121 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6424610, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147614721, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 1879048285, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424610, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 8388609, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4026531933, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424610, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 1048576, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424611, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 1879048285, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 138 "$display", "subu" {0 0 0};
    %vpi_call 2 139 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6424611, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147516417, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 1879048285, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424611, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 262145, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4026531933, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424611, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 67585, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4189, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424611, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 134217728, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424600, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 12582913, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4026540125, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 160 "$display", "mult" {0 0 0};
    %vpi_call 2 161 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6424600, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 16387, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4194397, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424600, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2097153, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 131072, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424600, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147745793, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4026540125, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424601, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 131073, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4034920541, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 178 "$display", "multu" {0 0 0};
    %vpi_call 2 179 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6424601, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 262145, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4194304, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424601, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2148007937, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2097184, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424602, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2097345, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 524338, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 192 "$display", "div" {0 0 0};
    %vpi_call 2 193 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6424602, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147549184, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 262194, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424602, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147876864, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 131122, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424602, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2350907392, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 262144, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424602, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424602, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 9629699, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424603, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 262337, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 218 "$display", "divu" {0 0 0};
    %vpi_call 2 219 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6424603, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147745792, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424603, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2350923776, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424603, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424603, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424603, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 1073741824, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424612, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 244 "$display", "and" {0 0 0};
    %vpi_call 2 245 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6424612, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2157445120, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 9437234, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424612, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2350911488, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424612, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483776, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 811761696, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147484673, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 262 "$display", "andi" {0 0 0};
    %vpi_call 2 263 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 811761696, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147516448, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 811761696, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4194307, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424615, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 276 "$display", "nor" {0 0 0};
    %vpi_call 2 277 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6424615, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2151677952, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424615, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2350907904, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424615, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6426149, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 4229971968, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 524338, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 294 "$display", "or" {0 0 0};
    %vpi_call 2 295 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6426149, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 1073741824, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6426149, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 878870560, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147491841, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 308 "$display", "ori" {0 0 0};
    %vpi_call 2 309 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 878870560, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483688, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 878837760, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 524288, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424614, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 322 "$display", "xor" {0 0 0};
    %vpi_call 2 323 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6424614, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147745792, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424614, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2350907392, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 1074, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424614, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 945979424, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 340 "$display", "xori" {0 0 0};
    %vpi_call 2 341 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 945979424, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147745824, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 945979424, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 524289, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 274890784, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147549185, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 354 "$display", "beq/bne" {0 0 0};
    %vpi_call 2 355 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 274890784, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147745824, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 274890784, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 65537, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424618, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 368 "$display", "slt" {0 0 0};
    %vpi_call 2 369 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6424618, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147500032, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424618, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 1277165568, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 262194, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424618, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 677543968, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 386 "$display", "slti" {0 0 0};
    %vpi_call 2 387 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 677543968, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147745824, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 677543968, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 131073, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424619, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 400 "$display", "sltu" {0 0 0};
    %vpi_call 2 401 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6424619, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147500032, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424619, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2350911488, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6424619, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 744620064, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 1056, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 418 "$display", "stliu" {0 0 0};
    %vpi_call 2 419 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 744620048, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 288, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 744652832, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 744652832, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 262145, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2892136480, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 436 "$display", "sw" {0 0 0};
    %vpi_call 2 437 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2892136480, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483680, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147484161, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2892136480, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 16385, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2355265568, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147487745, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 450 "$display", "lw" {0 0 0};
    %vpi_call 2 451 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2355265568, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147516448, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2147491841, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2355265568, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 262145, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 65539, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6426112, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 4230217728, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 524338, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 464 "$display", "sll" {0 0 0};
    %vpi_call 2 465 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6426112, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 262148, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6426116, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 262176, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 65586, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 474 "$display", "sllv" {0 0 0};
    %vpi_call 2 475 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6426116, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 131078, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 8208, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6426114, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 4229955584, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 484 "$display", "srl" {0 0 0};
    %vpi_call 2 485 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6426114, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 1073741824, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6426118, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 8224, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 494 "$display", "srlv" {0 0 0};
    %vpi_call 2 495 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6426118, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483654, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 262152, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6426115, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 4229971968, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 504 "$display", "sra" {0 0 0};
    %vpi_call 2 505 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6426115, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 1073741826, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6426119, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 2147483680, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 18, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %vpi_call 2 514 "$display", "srav" {0 0 0};
    %vpi_call 2 515 "$display", "instruction:op:func:  gr1   :gr2:  c    : reg_A  : reg_B  : reg_C:zero:neg:overflow" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 6426119, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 5126, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 4234284551, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 3160542727, 0, 32;
    %assign/vec4 v0000029a4ae1c760_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000029a4ae1c440_0, 0;
    %pushi/vec4 4292870141, 0, 32;
    %assign/vec4 v0000029a4ae1ce40_0, 0;
    %delay 10000, 0;
    %vpi_call 2 529 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_ALU.v";
    "ALU.v";
