INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.sim/sim_1/synth/func/Microprocessor_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Subtractor
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Microprocessor
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Adder_Subtractor_c_addsub_v12_0_10
INFO: [VRFC 10-311] analyzing module RAMblk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module RAMblk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module RAMblk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module RAMblk_mem_gen_top
INFO: [VRFC 10-311] analyzing module RAMblk_mem_gen_v8_3_5
INFO: [VRFC 10-311] analyzing module RAMblk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-311] analyzing module Adder_Subtractor_c_addsub_v12_0_10_fabric_legacy
INFO: [VRFC 10-311] analyzing module Adder_Subtractor_c_addsub_v12_0_10_legacy
INFO: [VRFC 10-311] analyzing module Adder_Subtractor_c_addsub_v12_0_10_lut6_legacy
INFO: [VRFC 10-311] analyzing module Adder_Subtractor_c_addsub_v12_0_10_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pedro/Projects/Vivado/5_Instructions_Micro/5_Instructions_Micro.srcs/sim_1/new/Microprocessor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprocessor_tb
