Search.setIndex({"alltitles": {"Assigned Interrupts": [[3, "assigned-interrupts"]], "DDRCTRL": [[0, null]], "DDRCTRL_INIT_DONE": [[0, "ddrctrl-init-done"]], "DDRCTRL_INIT_ERROR": [[0, "ddrctrl-init-error"]], "DDRPHY": [[1, null]], "DDRPHY_DLY_SEL": [[1, "ddrphy-dly-sel"]], "DDRPHY_HALF_SYS8X_TAPS": [[1, "ddrphy-half-sys8x-taps"]], "DDRPHY_RDLY_DQ_BITSLIP": [[1, "ddrphy-rdly-dq-bitslip"]], "DDRPHY_RDLY_DQ_BITSLIP_RST": [[1, "ddrphy-rdly-dq-bitslip-rst"]], "DDRPHY_RDLY_DQ_INC": [[1, "ddrphy-rdly-dq-inc"]], "DDRPHY_RDLY_DQ_RST": [[1, "ddrphy-rdly-dq-rst"]], "DDRPHY_RDPHASE": [[1, "ddrphy-rdphase"]], "DDRPHY_RST": [[1, "ddrphy-rst"]], "DDRPHY_WDLY_DQ_BITSLIP": [[1, "ddrphy-wdly-dq-bitslip"]], "DDRPHY_WDLY_DQ_BITSLIP_RST": [[1, "ddrphy-wdly-dq-bitslip-rst"]], "DDRPHY_WLEVEL_EN": [[1, "ddrphy-wlevel-en"]], "DDRPHY_WLEVEL_STROBE": [[1, "ddrphy-wlevel-strobe"]], "DDRPHY_WRPHASE": [[1, "ddrphy-wrphase"]], "Documentation for LiteX SoC Project": [[2, null]], "Indices and tables": [[2, "indices-and-tables"]], "Interrupt Controller": [[3, null]], "Modules": [[2, "modules"]], "Register Groups": [[2, "register-groups"]], "Register Listing for DDRCTRL": [[0, "register-listing-for-ddrctrl"]], "Register Listing for DDRPHY": [[1, "register-listing-for-ddrphy"]], "Register Listing for SDRAM": [[4, "register-listing-for-sdram"]], "SDRAM": [[4, null]], "SDRAM_DFII_CONTROL": [[4, "sdram-dfii-control"]], "SDRAM_DFII_PI0_ADDRESS": [[4, "sdram-dfii-pi0-address"]], "SDRAM_DFII_PI0_BADDRESS": [[4, "sdram-dfii-pi0-baddress"]], "SDRAM_DFII_PI0_COMMAND": [[4, "sdram-dfii-pi0-command"]], "SDRAM_DFII_PI0_COMMAND_ISSUE": [[4, "sdram-dfii-pi0-command-issue"]], "SDRAM_DFII_PI0_RDDATA": [[4, "sdram-dfii-pi0-rddata"]], "SDRAM_DFII_PI0_WRDATA": [[4, "sdram-dfii-pi0-wrdata"]], "SDRAM_DFII_PI1_ADDRESS": [[4, "sdram-dfii-pi1-address"]], "SDRAM_DFII_PI1_BADDRESS": [[4, "sdram-dfii-pi1-baddress"]], "SDRAM_DFII_PI1_COMMAND": [[4, "sdram-dfii-pi1-command"]], "SDRAM_DFII_PI1_COMMAND_ISSUE": [[4, "sdram-dfii-pi1-command-issue"]], "SDRAM_DFII_PI1_RDDATA": [[4, "sdram-dfii-pi1-rddata"]], "SDRAM_DFII_PI1_WRDATA": [[4, "sdram-dfii-pi1-wrdata"]], "SDRAM_DFII_PI2_ADDRESS": [[4, "sdram-dfii-pi2-address"]], "SDRAM_DFII_PI2_BADDRESS": [[4, "sdram-dfii-pi2-baddress"]], "SDRAM_DFII_PI2_COMMAND": [[4, "sdram-dfii-pi2-command"]], "SDRAM_DFII_PI2_COMMAND_ISSUE": [[4, "sdram-dfii-pi2-command-issue"]], "SDRAM_DFII_PI2_RDDATA": [[4, "sdram-dfii-pi2-rddata"]], "SDRAM_DFII_PI2_WRDATA": [[4, "sdram-dfii-pi2-wrdata"]], "SDRAM_DFII_PI3_ADDRESS": [[4, "sdram-dfii-pi3-address"]], "SDRAM_DFII_PI3_BADDRESS": [[4, "sdram-dfii-pi3-baddress"]], "SDRAM_DFII_PI3_COMMAND": [[4, "sdram-dfii-pi3-command"]], "SDRAM_DFII_PI3_COMMAND_ISSUE": [[4, "sdram-dfii-pi3-command-issue"]], "SDRAM_DFII_PI3_RDDATA": [[4, "sdram-dfii-pi3-rddata"]], "SDRAM_DFII_PI3_WRDATA": [[4, "sdram-dfii-pi3-wrdata"]]}, "docnames": ["ddrctrl", "ddrphy", "index", "interrupts", "sdram"], "envversion": {"sphinx": 64, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2}, "filenames": ["ddrctrl.rst", "ddrphy.rst", "index.rst", "interrupts.rst", "sdram.rst"], "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"0": 4, "0b0": 4, "0b1": 4, "0x0": [0, 1, 4], "0x00000000": 0, "0x00000004": 0, "0x00000800": 1, "0x00000804": 1, "0x00000808": 1, "0x0000080c": 1, "0x00000810": 1, "0x00000814": 1, "0x00000818": 1, "0x0000081c": 1, "0x00000820": 1, "0x00000824": 1, "0x00000828": 1, "0x0000082c": 1, "0x00000830": 1, "0x00001000": 4, "0x00001004": 4, "0x00001008": 4, "0x0000100c": 4, "0x00001010": 4, "0x00001014": 4, "0x00001018": 4, "0x0000101c": 4, "0x00001020": 4, "0x00001024": 4, "0x00001028": 4, "0x0000102c": 4, "0x00001030": 4, "0x00001034": 4, "0x00001038": 4, "0x0000103c": 4, "0x00001040": 4, "0x00001044": 4, "0x00001048": 4, "0x0000104c": 4, "0x00001050": 4, "0x00001054": 4, "0x00001058": 4, "0x0000105c": 4, "0x00001060": 4, "0x10": [1, 4], "0x14": [1, 4], "0x18": [1, 4], "0x1c": [1, 4], "0x20": [1, 4], "0x24": [1, 4], "0x28": [1, 4], "0x2c": [1, 4], "0x30": [1, 4], "0x34": 4, "0x38": 4, "0x3c": 4, "0x4": [0, 1, 4], "0x40": 4, "0x44": 4, "0x48": 4, "0x4c": 4, "0x50": 4, "0x54": 4, "0x58": 4, "0x5c": 4, "0x60": 4, "0x8": [1, 4], "0xc": [1, 4], "1": 4, "2": 4, "3": 4, "4": 4, "5": 4, "6": 4, "7": 4, "The": 3, "address": [0, 1, 4], "all": 4, "an": 3, "ar": 3, "bank": 4, "base": 3, "bottom": 4, "bu": 4, "c": 4, "ca": 4, "call": 3, "central": 3, "chip": 4, "cke": 4, "clock": 4, "column": 4, "common": 4, "control": [2, 4], "cpu": [3, 4], "cs_bottom": 4, "cs_top": 4, "data": 4, "ddrctrl": 2, "ddrphy": 2, "default": 4, "descript": 4, "devic": 3, "dfi": 4, "die": 4, "enabl": 4, "event": 3, "eventmanag": 3, "field": 4, "follow": 3, "gener": 3, "ha": 3, "half": 4, "hardwar": 4, "index": 2, "individu": 3, "interrupt": 2, "look": 3, "modul": 3, "name": 4, "number": 3, "occur": 3, "odt": 4, "onli": 4, "page": 2, "phase": 4, "ra": 4, "rden": 4, "read": 4, "relev": 3, "reset": 4, "reset_n": 4, "row": 4, "sdram": 2, "search": 2, "sel": 4, "select": 4, "should": 3, "signal": 4, "singl": 4, "softwar": 4, "specif": 3, "strobe": 4, "system": 3, "tabl": 3, "termin": 4, "thi": 3, "top": 4, "up": 3, "valu": 4, "we": 4, "when": 3, "which": 3, "wire": 3, "wren": 4, "write": 4, "you": 3}, "titles": ["DDRCTRL", "DDRPHY", "Documentation for LiteX SoC Project", "Interrupt Controller", "SDRAM"], "titleterms": {"assign": 3, "control": 3, "ddrctrl": 0, "ddrctrl_init_don": 0, "ddrctrl_init_error": 0, "ddrphy": 1, "ddrphy_dly_sel": 1, "ddrphy_half_sys8x_tap": 1, "ddrphy_rdly_dq_bitslip": 1, "ddrphy_rdly_dq_bitslip_rst": 1, "ddrphy_rdly_dq_inc": 1, "ddrphy_rdly_dq_rst": 1, "ddrphy_rdphas": 1, "ddrphy_rst": 1, "ddrphy_wdly_dq_bitslip": 1, "ddrphy_wdly_dq_bitslip_rst": 1, "ddrphy_wlevel_en": 1, "ddrphy_wlevel_strob": 1, "ddrphy_wrphas": 1, "document": 2, "group": 2, "indic": 2, "interrupt": 3, "list": [0, 1, 4], "litex": 2, "modul": 2, "project": 2, "regist": [0, 1, 2, 4], "sdram": 4, "sdram_dfii_control": 4, "sdram_dfii_pi0_address": 4, "sdram_dfii_pi0_baddress": 4, "sdram_dfii_pi0_command": 4, "sdram_dfii_pi0_command_issu": 4, "sdram_dfii_pi0_rddata": 4, "sdram_dfii_pi0_wrdata": 4, "sdram_dfii_pi1_address": 4, "sdram_dfii_pi1_baddress": 4, "sdram_dfii_pi1_command": 4, "sdram_dfii_pi1_command_issu": 4, "sdram_dfii_pi1_rddata": 4, "sdram_dfii_pi1_wrdata": 4, "sdram_dfii_pi2_address": 4, "sdram_dfii_pi2_baddress": 4, "sdram_dfii_pi2_command": 4, "sdram_dfii_pi2_command_issu": 4, "sdram_dfii_pi2_rddata": 4, "sdram_dfii_pi2_wrdata": 4, "sdram_dfii_pi3_address": 4, "sdram_dfii_pi3_baddress": 4, "sdram_dfii_pi3_command": 4, "sdram_dfii_pi3_command_issu": 4, "sdram_dfii_pi3_rddata": 4, "sdram_dfii_pi3_wrdata": 4, "soc": 2, "tabl": 2}})