{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 15:50:09 2011 " "Info: Processing started: Sat Sep 10 15:50:09 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IrDA -c IrDA " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IrDA -c IrDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[12\] " "Warning: Node \"irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[12\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[13\] " "Warning: Node \"irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[13\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[5\] " "Warning: Node \"irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[5\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[4\] " "Warning: Node \"irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[4\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[9\] " "Warning: Node \"irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[9\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[1\] " "Warning: Node \"irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[1\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[0\] " "Warning: Node \"irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[0\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[8\] " "Warning: Node \"irda_top:inst\|irda_send_loop:irda_send_loop_inst\|data_code\[8\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "IrDA.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/IrDX/IrDA.bdf" { { 88 -16 152 104 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[9\] register irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[0\] 82.12 MHz 12.178 ns Internal " "Info: Clock \"clk\" has Internal fmax of 82.12 MHz between source register \"irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[9\]\" and destination register \"irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[0\]\" (period= 12.178 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.469 ns + Longest register register " "Info: + Longest register to register delay is 11.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[9\] 1 REG LC_X6_Y2_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y2_N3; Fanout = 4; REG Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[9] } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.715 ns) + CELL(0.740 ns) 3.455 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|Equal0~240 2 COMB LC_X6_Y1_N7 1 " "Info: 2: + IC(2.715 ns) + CELL(0.740 ns) = 3.455 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|Equal0~240'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[9] irda_top:inst|irda_send_loop:irda_send_loop_inst|Equal0~240 } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.914 ns) 6.184 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|Equal0~244 3 COMB LC_X5_Y2_N3 5 " "Info: 3: + IC(1.815 ns) + CELL(0.914 ns) = 6.184 ns; Loc. = LC_X5_Y2_N3; Fanout = 5; COMB Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|Equal0~244'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|Equal0~240 irda_top:inst|irda_send_loop:irda_send_loop_inst|Equal0~244 } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.200 ns) 8.000 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|start~47 4 COMB LC_X7_Y2_N7 25 " "Info: 4: + IC(1.616 ns) + CELL(0.200 ns) = 8.000 ns; Loc. = LC_X7_Y2_N7; Fanout = 25; COMB Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|start~47'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|Equal0~244 irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(1.760 ns) 11.469 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[0\] 5 REG LC_X5_Y2_N4 3 " "Info: 5: + IC(1.709 ns) + CELL(1.760 ns) = 11.469 ns; Loc. = LC_X5_Y2_N4; Fanout = 3; REG Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.469 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.614 ns ( 31.51 % ) " "Info: Total cell delay = 3.614 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.855 ns ( 68.49 % ) " "Info: Total interconnect delay = 7.855 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.469 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[9] irda_top:inst|irda_send_loop:irda_send_loop_inst|Equal0~240 irda_top:inst|irda_send_loop:irda_send_loop_inst|Equal0~244 irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.469 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[9] {} irda_top:inst|irda_send_loop:irda_send_loop_inst|Equal0~240 {} irda_top:inst|irda_send_loop:irda_send_loop_inst|Equal0~244 {} irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 {} irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] {} } { 0.000ns 2.715ns 1.815ns 1.616ns 1.709ns } { 0.000ns 0.740ns 0.914ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.529 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 137 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 137; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDA.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/IrDX/IrDA.bdf" { { 88 -16 152 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.479 ns) + CELL(0.918 ns) 6.529 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[0\] 2 REG LC_X5_Y2_N4 3 " "Info: 2: + IC(4.479 ns) + CELL(0.918 ns) = 6.529 ns; Loc. = LC_X5_Y2_N4; Fanout = 3; REG Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.40 % ) " "Info: Total cell delay = 2.050 ns ( 31.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.479 ns ( 68.60 % ) " "Info: Total interconnect delay = 4.479 ns ( 68.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { clk {} clk~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] {} } { 0.000ns 0.000ns 4.479ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.529 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 137 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 137; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDA.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/IrDX/IrDA.bdf" { { 88 -16 152 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.479 ns) + CELL(0.918 ns) 6.529 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[9\] 2 REG LC_X6_Y2_N3 4 " "Info: 2: + IC(4.479 ns) + CELL(0.918 ns) = 6.529 ns; Loc. = LC_X6_Y2_N3; Fanout = 4; REG Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[9] } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.40 % ) " "Info: Total cell delay = 2.050 ns ( 31.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.479 ns ( 68.60 % ) " "Info: Total interconnect delay = 4.479 ns ( 68.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { clk {} clk~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[9] {} } { 0.000ns 0.000ns 4.479ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { clk {} clk~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] {} } { 0.000ns 0.000ns 4.479ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { clk {} clk~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[9] {} } { 0.000ns 0.000ns 4.479ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 88 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.469 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[9] irda_top:inst|irda_send_loop:irda_send_loop_inst|Equal0~240 irda_top:inst|irda_send_loop:irda_send_loop_inst|Equal0~244 irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.469 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[9] {} irda_top:inst|irda_send_loop:irda_send_loop_inst|Equal0~240 {} irda_top:inst|irda_send_loop:irda_send_loop_inst|Equal0~244 {} irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 {} irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] {} } { 0.000ns 2.715ns 1.815ns 1.616ns 1.709ns } { 0.000ns 0.740ns 0.914ns 0.200ns 1.760ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { clk {} clk~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] {} } { 0.000ns 0.000ns 4.479ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { clk {} clk~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[9] {} } { 0.000ns 0.000ns 4.479ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[0\] SW\[0\] clk 1.447 ns register " "Info: tsu for register \"irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[0\]\" (data pin = \"SW\[0\]\", clock pin = \"clk\") is 1.447 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.643 ns + Longest pin register " "Info: + Longest pin to register delay is 7.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SW\[0\] 1 PIN PIN_73 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_73; Fanout = 5; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "IrDA.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/IrDX/IrDA.bdf" { { 192 -24 144 208 "SW\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.914 ns) 4.174 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|start~47 2 COMB LC_X7_Y2_N7 25 " "Info: 2: + IC(2.128 ns) + CELL(0.914 ns) = 4.174 ns; Loc. = LC_X7_Y2_N7; Fanout = 25; COMB Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|start~47'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.042 ns" { SW[0] irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(1.760 ns) 7.643 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[0\] 3 REG LC_X5_Y2_N4 3 " "Info: 3: + IC(1.709 ns) + CELL(1.760 ns) = 7.643 ns; Loc. = LC_X5_Y2_N4; Fanout = 3; REG Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.469 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.806 ns ( 49.80 % ) " "Info: Total cell delay = 3.806 ns ( 49.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.837 ns ( 50.20 % ) " "Info: Total interconnect delay = 3.837 ns ( 50.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.643 ns" { SW[0] irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.643 ns" { SW[0] {} SW[0]~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 {} irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] {} } { 0.000ns 0.000ns 2.128ns 1.709ns } { 0.000ns 1.132ns 0.914ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 88 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.529 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 137 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 137; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDA.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/IrDX/IrDA.bdf" { { 88 -16 152 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.479 ns) + CELL(0.918 ns) 6.529 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[0\] 2 REG LC_X5_Y2_N4 3 " "Info: 2: + IC(4.479 ns) + CELL(0.918 ns) = 6.529 ns; Loc. = LC_X5_Y2_N4; Fanout = 3; REG Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|clk_cnt_108\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.40 % ) " "Info: Total cell delay = 2.050 ns ( 31.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.479 ns ( 68.60 % ) " "Info: Total interconnect delay = 4.479 ns ( 68.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { clk {} clk~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] {} } { 0.000ns 0.000ns 4.479ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.643 ns" { SW[0] irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.643 ns" { SW[0] {} SW[0]~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 {} irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] {} } { 0.000ns 0.000ns 2.128ns 1.709ns } { 0.000ns 1.132ns 0.914ns 1.760ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { clk {} clk~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|clk_cnt_108[0] {} } { 0.000ns 0.000ns 4.479ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk IrDA_Tx irda_top:inst\|irda_send_loop:irda_send_loop_inst\|irda_send 11.859 ns register " "Info: tco from clock \"clk\" to destination pin \"IrDA_Tx\" through register \"irda_top:inst\|irda_send_loop:irda_send_loop_inst\|irda_send\" is 11.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.529 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 137 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 137; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDA.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/IrDX/IrDA.bdf" { { 88 -16 152 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.479 ns) + CELL(0.918 ns) 6.529 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|irda_send 2 REG LC_X4_Y3_N7 3 " "Info: 2: + IC(4.479 ns) + CELL(0.918 ns) = 6.529 ns; Loc. = LC_X4_Y3_N7; Fanout = 3; REG Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|irda_send'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|irda_send } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.40 % ) " "Info: Total cell delay = 2.050 ns ( 31.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.479 ns ( 68.60 % ) " "Info: Total interconnect delay = 4.479 ns ( 68.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|irda_send } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { clk {} clk~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|irda_send {} } { 0.000ns 0.000ns 4.479ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.954 ns + Longest register pin " "Info: + Longest register to pin delay is 4.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|irda_send 1 REG LC_X4_Y3_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N7; Fanout = 3; REG Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|irda_send'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { irda_top:inst|irda_send_loop:irda_send_loop_inst|irda_send } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.632 ns) + CELL(2.322 ns) 4.954 ns IrDA_Tx 2 PIN PIN_16 0 " "Info: 2: + IC(2.632 ns) + CELL(2.322 ns) = 4.954 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'IrDA_Tx'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|irda_send IrDA_Tx } "NODE_NAME" } } { "IrDA.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/IrDX/IrDA.bdf" { { 144 456 632 160 "IrDA_Tx" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 46.87 % ) " "Info: Total cell delay = 2.322 ns ( 46.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.632 ns ( 53.13 % ) " "Info: Total interconnect delay = 2.632 ns ( 53.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|irda_send IrDA_Tx } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.954 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|irda_send {} IrDA_Tx {} } { 0.000ns 2.632ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|irda_send } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { clk {} clk~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|irda_send {} } { 0.000ns 0.000ns 4.479ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|irda_send IrDA_Tx } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.954 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|irda_send {} IrDA_Tx {} } { 0.000ns 2.632ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "irda_top:inst\|irda_send_loop:irda_send_loop_inst\|cs.IDLE SW\[1\] clk 2.057 ns register " "Info: th for register \"irda_top:inst\|irda_send_loop:irda_send_loop_inst\|cs.IDLE\" (data pin = \"SW\[1\]\", clock pin = \"clk\") is 2.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.529 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 137 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 137; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDA.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/IrDX/IrDA.bdf" { { 88 -16 152 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.479 ns) + CELL(0.918 ns) 6.529 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|cs.IDLE 2 REG LC_X7_Y2_N8 16 " "Info: 2: + IC(4.479 ns) + CELL(0.918 ns) = 6.529 ns; Loc. = LC_X7_Y2_N8; Fanout = 16; REG Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|cs.IDLE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|cs.IDLE } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.40 % ) " "Info: Total cell delay = 2.050 ns ( 31.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.479 ns ( 68.60 % ) " "Info: Total interconnect delay = 4.479 ns ( 68.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|cs.IDLE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { clk {} clk~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|cs.IDLE {} } { 0.000ns 0.000ns 4.479ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.693 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SW\[1\] 1 PIN PIN_74 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_74; Fanout = 5; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "IrDA.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/IrDX/IrDA.bdf" { { 192 -24 144 208 "SW\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.154 ns) + CELL(0.511 ns) 3.797 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|start~47 2 COMB LC_X7_Y2_N7 25 " "Info: 2: + IC(2.154 ns) + CELL(0.511 ns) = 3.797 ns; Loc. = LC_X7_Y2_N7; Fanout = 25; COMB Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|start~47'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { SW[1] irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 4.693 ns irda_top:inst\|irda_send_loop:irda_send_loop_inst\|cs.IDLE 3 REG LC_X7_Y2_N8 16 " "Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 4.693 ns; Loc. = LC_X7_Y2_N8; Fanout = 16; REG Node = 'irda_top:inst\|irda_send_loop:irda_send_loop_inst\|cs.IDLE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 irda_top:inst|irda_send_loop:irda_send_loop_inst|cs.IDLE } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX/irda_send_loop.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.234 ns ( 47.60 % ) " "Info: Total cell delay = 2.234 ns ( 47.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.459 ns ( 52.40 % ) " "Info: Total interconnect delay = 2.459 ns ( 52.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.693 ns" { SW[1] irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 irda_top:inst|irda_send_loop:irda_send_loop_inst|cs.IDLE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.693 ns" { SW[1] {} SW[1]~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 {} irda_top:inst|irda_send_loop:irda_send_loop_inst|cs.IDLE {} } { 0.000ns 0.000ns 2.154ns 0.305ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { clk irda_top:inst|irda_send_loop:irda_send_loop_inst|cs.IDLE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { clk {} clk~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|cs.IDLE {} } { 0.000ns 0.000ns 4.479ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.693 ns" { SW[1] irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 irda_top:inst|irda_send_loop:irda_send_loop_inst|cs.IDLE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.693 ns" { SW[1] {} SW[1]~combout {} irda_top:inst|irda_send_loop:irda_send_loop_inst|start~47 {} irda_top:inst|irda_send_loop:irda_send_loop_inst|cs.IDLE {} } { 0.000ns 0.000ns 2.154ns 0.305ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 10 15:50:11 2011 " "Info: Processing ended: Sat Sep 10 15:50:11 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
