// Seed: 319942059
`endcelldefine
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3,
    output logic id_4,
    output logic id_5
);
  always @(posedge id_0) id_3 <= 1'd0;
  logic id_6;
  assign id_5 = id_0;
  logic id_7;
  logic id_8;
  logic id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  assign id_11 = id_18 - id_16 ? id_10 : id_10;
endmodule
