////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////
//
// Copyright 2016,2018 International Business Machines
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions AND
// limitations under the License.
//
////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////

`timescale 1ns/1ps

//`include "project.vh"

module action_wrapper #(
    // Parameters of Axi Slave Bus Interface AXI_CTRL_REG
    parameter C_S_AXI_CTRL_REG_DATA_WIDTH    = 32,
    parameter C_S_AXI_CTRL_REG_ADDR_WIDTH    = 32,

    // Parameters of Axi Master Bus Interface AXI_HOST_MEM ; to Host memory
    parameter C_M_AXI_HOST_MEM_ID_WIDTH      = 1,
    parameter C_M_AXI_HOST_MEM_ADDR_WIDTH    = 64,
    parameter C_M_AXI_HOST_MEM_DATA_WIDTH    = 512,
    parameter C_M_AXI_HOST_MEM_AWUSER_WIDTH  = 8,
    parameter C_M_AXI_HOST_MEM_ARUSER_WIDTH  = 8,
    parameter C_M_AXI_HOST_MEM_WUSER_WIDTH   = 1,
    parameter C_M_AXI_HOST_MEM_RUSER_WIDTH   = 1,
    parameter C_M_AXI_HOST_MEM_BUSER_WIDTH   = 1,
    parameter INT_BITS                       = 3,
    parameter CONTEXT_BITS                   = 8,

    parameter INPUT_PACKET_STAT_WIDTH        = 48,
    parameter INPUT_BATCH_WIDTH              = 512,
    parameter INPUT_BATCH_PER_PACKET         = 1,
    parameter NUM_OF_PU                      = 8,
    parameter CONFIG_CNT_WIDTH               = 3, // CONFIG_CNT_WIDTH = log2NUM_OF_PU;
    parameter OUTPUT_STAT_WIDTH              = 80,
    //parameter PATTERN_WIDTH                  = 448, 
    parameter PATTERN_ID_WIDTH               = 32,
    parameter MAX_OR_NUM                     = 8,
    parameter MAX_TOKEN_NUM                  = 8,//16,
    parameter MAX_STATE_NUM                  = 8,//16,
    parameter MAX_TOKEN_LEN                  = 8,//16,
    parameter MAX_CHAR_NUM                   = 8,//32,
    parameter TOKEN_LEN_WIDTH                = 4, // TOKEN_LEN_WIDTH = log2MAX_TOKEN_LEN + 1
    parameter NUM_STRING_MATCH_PIPELINE      = 8,
    parameter NUM_PIPELINE_IN_A_GROUP        = 1,
    parameter NUM_OF_PIPELINE_GROUP          = 8
)
(
    input  ap_clk                    ,
    input  ap_rst_n                  ,
    output interrupt                 ,
    output [INT_BITS-2 : 0] interrupt_src             ,
    output [CONTEXT_BITS-1 : 0] interrupt_ctx             ,
    input  interrupt_ack             ,

    //
    // AXI Control Register Interface
    input  [C_S_AXI_CTRL_REG_ADDR_WIDTH-1 : 0 ] s_axi_ctrl_reg_araddr     ,
    output s_axi_ctrl_reg_arready    ,
    input  s_axi_ctrl_reg_arvalid    ,
    input  [C_S_AXI_CTRL_REG_ADDR_WIDTH-1 : 0 ] s_axi_ctrl_reg_awaddr     ,
    output s_axi_ctrl_reg_awready    ,
    input  s_axi_ctrl_reg_awvalid    ,
    input  s_axi_ctrl_reg_bready     ,
    output [1 : 0 ] s_axi_ctrl_reg_bresp      ,
    output s_axi_ctrl_reg_bvalid     ,
    output [C_S_AXI_CTRL_REG_DATA_WIDTH-1 : 0 ] s_axi_ctrl_reg_rdata      ,
    input  s_axi_ctrl_reg_rready     ,
    output [1 : 0 ] s_axi_ctrl_reg_rresp      ,
    output s_axi_ctrl_reg_rvalid     ,
    input  [C_S_AXI_CTRL_REG_DATA_WIDTH-1 : 0 ] s_axi_ctrl_reg_wdata      ,
    output s_axi_ctrl_reg_wready     ,
    input  [(C_S_AXI_CTRL_REG_DATA_WIDTH/8)-1 : 0 ] s_axi_ctrl_reg_wstrb      ,
    input  s_axi_ctrl_reg_wvalid     ,
    //
    // AXI Host Memory Interface
    output [C_M_AXI_HOST_MEM_ADDR_WIDTH-1 : 0 ] m_axi_host_mem_araddr     ,
    output [1 : 0 ] m_axi_host_mem_arburst    ,
    output [3 : 0 ] m_axi_host_mem_arcache    ,
    output [C_M_AXI_HOST_MEM_ID_WIDTH-1 : 0 ] m_axi_host_mem_arid       ,
    output [7 : 0 ] m_axi_host_mem_arlen      ,
    output [1 : 0 ] m_axi_host_mem_arlock     ,
    output [2 : 0 ] m_axi_host_mem_arprot     ,
    output [3 : 0 ] m_axi_host_mem_arqos      ,
    input  m_axi_host_mem_arready    ,
    output [3 : 0 ] m_axi_host_mem_arregion   ,
    output [2 : 0 ] m_axi_host_mem_arsize     ,
    output [C_M_AXI_HOST_MEM_ARUSER_WIDTH-1 : 0 ] m_axi_host_mem_aruser     ,
    output m_axi_host_mem_arvalid    ,
    output [C_M_AXI_HOST_MEM_ADDR_WIDTH-1 : 0 ] m_axi_host_mem_awaddr     ,
    output [1 : 0 ] m_axi_host_mem_awburst    ,
    output [3 : 0 ] m_axi_host_mem_awcache    ,
    output [C_M_AXI_HOST_MEM_ID_WIDTH-1 : 0 ] m_axi_host_mem_awid       ,
    output [7 : 0 ] m_axi_host_mem_awlen      ,
    output [1 : 0 ] m_axi_host_mem_awlock     ,
    output [2 : 0 ] m_axi_host_mem_awprot     ,
    output [3 : 0 ] m_axi_host_mem_awqos      ,
    input  m_axi_host_mem_awready    ,
    output [3 : 0 ] m_axi_host_mem_awregion   ,
    output [2 : 0 ] m_axi_host_mem_awsize     ,
    output [C_M_AXI_HOST_MEM_AWUSER_WIDTH-1 : 0 ] m_axi_host_mem_awuser     ,
    output m_axi_host_mem_awvalid    ,
    input  [C_M_AXI_HOST_MEM_ID_WIDTH-1 : 0 ] m_axi_host_mem_bid        ,
    output m_axi_host_mem_bready     ,
    input  [1 : 0 ] m_axi_host_mem_bresp      ,
    input  [C_M_AXI_HOST_MEM_BUSER_WIDTH-1 : 0 ] m_axi_host_mem_buser      ,
    input  m_axi_host_mem_bvalid     ,
    input  [C_M_AXI_HOST_MEM_DATA_WIDTH-1 : 0 ] m_axi_host_mem_rdata      ,
    input  [C_M_AXI_HOST_MEM_ID_WIDTH-1 : 0 ] m_axi_host_mem_rid        ,
    input  m_axi_host_mem_rlast      ,
    output m_axi_host_mem_rready     ,
    input  [1 : 0 ] m_axi_host_mem_rresp      ,
    input  [C_M_AXI_HOST_MEM_RUSER_WIDTH-1 : 0 ] m_axi_host_mem_ruser      ,
    input  m_axi_host_mem_rvalid     ,
    output [C_M_AXI_HOST_MEM_DATA_WIDTH-1 : 0 ] m_axi_host_mem_wdata      ,
    output m_axi_host_mem_wlast      ,
    input  m_axi_host_mem_wready     ,
    output [(C_M_AXI_HOST_MEM_DATA_WIDTH/8)-1 : 0 ] m_axi_host_mem_wstrb      ,
    output [C_M_AXI_HOST_MEM_WUSER_WIDTH-1 : 0 ] m_axi_host_mem_wuser      ,
    output m_axi_host_mem_wvalid
    );
    wire               dla_core_clk;
    wire               dla_csb_clk;
    wire               dla_reset_rstn;
    wire               direct_reset_;
    wire               global_clk_ovr_on;
    wire               test_mode;
    wire               tmc2slcg_disable_clock_gating;
    wire [31:0]        nvdla_pwrbus_ram_a_pd;
    wire [31:0]        nvdla_pwrbus_ram_c_pd;
    wire [31:0]        nvdla_pwrbus_ram_ma_pd;
    wire [31:0]        nvdla_pwrbus_ram_mb_pd;
    wire [31:0]        nvdla_pwrbus_ram_o_pd;
    wire [31:0]        nvdla_pwrbus_ram_p_pd;

    //**********************************************
    // DBB AXI INTERFACE
    //**********************************************
    /**************** Write Address Channel Signals ****************/
    wire [#NVDLA_DBB_ADDR_WIDTH-1:0]                      dbb_s_axi_awaddr;
    wire [3-1:0]                       dbb_s_axi_awprot;
    wire                               dbb_s_axi_awvalid;
    wire                               dbb_s_axi_awready;
    wire [3-1:0]                       dbb_s_axi_awsize;
    wire [2-1:0]                       dbb_s_axi_awburst;
    wire [4-1:0]                       dbb_s_axi_awcache;
    wire [8-1:0]                       dbb_s_axi_awlen;
    wire [1-1:0]                       dbb_s_axi_awlock;
    wire [4-1:0]                       dbb_s_axi_awqos;
    wire [4-1:0]                       dbb_s_axi_awregion;
    wire [8-1:0]                       dbb_s_axi_awid;
    /**************** Write Data Channel Signals ****************/
    wire [#NVDLA_DBB_DATA_WIDTH-1:0]   dbb_s_axi_wdata;
    wire [#NVDLA_DBB_DATA_WIDTH/8-1:0] dbb_s_axi_wstrb;
    wire                               dbb_s_axi_wvalid;
    wire                               dbb_s_axi_wready;
    wire                               dbb_s_axi_wlast;
    /**************** Write Response Channel Signals ****************/
    wire [2-1:0]                       dbb_s_axi_bresp;
    wire                               dbb_s_axi_bvalid;
    wire                               dbb_s_axi_bready;
    wire [8-1:0]                       dbb_s_axi_bid;
    /**************** Read Address Channel Signals ****************/
    wire [#NVDLA_DBB_ADDR_WIDTH-1:0]                      dbb_s_axi_araddr;
    wire [3-1:0]                       dbb_s_axi_arprot;
    wire                               dbb_s_axi_arvalid;
    wire                               dbb_s_axi_arready;
    wire [3-1:0]                       dbb_s_axi_arsize;
    wire [2-1:0]                       dbb_s_axi_arburst;
    wire [4-1:0]                       dbb_s_axi_arcache;
    wire [1-1:0]                       dbb_s_axi_arlock;
    wire [8-1:0]                       dbb_s_axi_arlen;
    wire [4-1:0]                       dbb_s_axi_arqos;
    wire [4-1:0]                       dbb_s_axi_arregion;
    wire [8-1:0]                       dbb_s_axi_arid;
    /**************** Read Data Channel Signals ****************/
    wire [#NVDLA_DBB_DATA_WIDTH-1:0]   dbb_s_axi_rdata;
    wire [2-1:0]                       dbb_s_axi_rresp;
    wire                               dbb_s_axi_rvalid;
    wire                               dbb_s_axi_rready;
    wire                               dbb_s_axi_rlast;
    wire [8-1:0]                       dbb_s_axi_rid;

    #ifdef SRAM
    //**********************************************
    // SRAM AXI INTERFACE
    //**********************************************
    /********* Write Address Channel Signals of SRAM***********/
    wire                               cvsram_s_axi_awvalid;
    wire                               cvsram_s_axi_awready;
    wire [8-1:0]                       cvsram_s_axi_awid;
    wire [8-1:0]                       cvsram_s_axi_awlen;
    wire [#NVDLA_SRAM_ADDR_WIDTH-1:0]  cvsram_s_axi_awaddr;
    wire [3-1:0]                       cvsram_s_axi_awsize;
    wire [2-1:0]                       cvsram_s_axi_awburst;
    wire                               cvsram_s_axi_awlock;
    wire [4-1:0]                       cvsram_s_axi_awcache;
    wire [3-1:0]                       cvsram_s_axi_awprot;
    /*********** Write Data Channel Signals of SRAM************/
    wire                               cvsram_s_axi_wvalid;
    wire                               cvsram_s_axi_wready;
    wire [#NVDLA_SRAM_DATA_WIDTH-1:0]  cvsram_s_axi_wdata;
    wire [#NVDLA_SRAM_DATA_WIDTH/8-1:0]cvsram_s_axi_wstrb;
    wire                               cvsram_s_axi_wlast;
    /********* Write Response Channel Signals of SRAM**********/
    wire                               cvsram_s_axi_bvalid;
    wire                               cvsram_s_axi_bready;
    wire [8-1:0]                       cvsram_s_axi_bid;
    wire [2-1:0]                       cvsram_s_axi_bresp;
    /********** Read Address Channel Signals of SRAM***********/
    wire                               cvsram_s_axi_arvalid;
    wire                               cvsram_s_axi_arready;
    wire [8-1:0]                       cvsram_s_axi_arid;
    wire [8-1:0]                       cvsram_s_axi_arlen;
    wire [#NVDLA_SRAM_ADDR_WIDTH-1:0]  cvsram_s_axi_araddr;
    wire [3-1:0]                       cvsram_s_axi_arsize;
    wire [2-1:0]                       cvsram_s_axi_arburst;
    wire                               cvsram_s_axi_arlock;
    wire [4-1:0]                       cvsram_s_axi_arcache;
    wire [3-1:0]                       cvsram_s_axi_arprot;
    /********** Read Address Channel Signals of SRAM***********/
    wire                               cvsram_s_axi_rvalid;
    wire                               cvsram_s_axi_rready;
    wire [8-1:0]                       cvsram_s_axi_rid;
    wire                               cvsram_s_axi_rlast;
    wire [#NVDLA_SRAM_DATA_WIDTH-1:0]  cvsram_s_axi_rdata;
    wire [2-1:0]                       cvsram_s_axi_rresp;
    #endif

    #ifdef NVDLA_DBB_DATA_WIDTH < 512
    // Workaround the AXI databus issue in SNAP2.0
    wire [C_M_AXI_HOST_MEM_DATA_WIDTH-1 : 0 ] m_axi_host_mem_wdata_wire;
    reg [C_M_AXI_HOST_MEM_DATA_WIDTH-1 : 0 ] m_axi_host_mem_wdata_reg;

    wire [C_M_AXI_HOST_MEM_DATA_WIDTH-1 : 0 ] m_axi_host_mem_wdata_mask;
    #endif

    #ifdef NVDLA_DBB_DATA_WIDTH == 512
    wire rid_fifo_ren;
    wire rid_fifo_wen;
    wire wid_fifo_ren;
    wire wid_fifo_wen;

    wire rid_fifo_full;
    wire rid_fifo_empty;
    wire rid_wr_rst_busy;
    wire rid_rd_rst_busy;
    wire wid_fifo_full;
    wire wid_fifo_empty;
    wire wid_wr_rst_busy;
    wire wid_rd_rst_busy;
    #endif 

    #ifdef NVDLA_DBB_DATA_WIDTH == 64
    assign m_axi_host_mem_wdata_mask = 
            m_axi_host_mem_wstrb == 64'h00000000_000000FF ? 512'h00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_FFFFFFFF_FFFFFFFF :
            m_axi_host_mem_wstrb == 64'h00000000_0000FF00 ? 512'h00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_FFFFFFFF_FFFFFFFF_00000000_00000000 :
            m_axi_host_mem_wstrb == 64'h00000000_00FF0000 ? 512'h00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_FFFFFFFF_FFFFFFFF_00000000_00000000_00000000_00000000 :
            m_axi_host_mem_wstrb == 64'h00000000_FF000000 ? 512'h00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_FFFFFFFF_FFFFFFFF_00000000_00000000_00000000_00000000_00000000_00000000 :
            m_axi_host_mem_wstrb == 64'h000000FF_00000000 ? 512'h00000000_00000000_00000000_00000000_00000000_00000000_FFFFFFFF_FFFFFFFF_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000 :
            m_axi_host_mem_wstrb == 64'h0000FF00_00000000 ? 512'h00000000_00000000_00000000_00000000_FFFFFFFF_FFFFFFFF_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000 :
            m_axi_host_mem_wstrb == 64'h00FF0000_00000000 ? 512'h00000000_00000000_FFFFFFFF_FFFFFFFF_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000 :
            m_axi_host_mem_wstrb == 64'hFF000000_00000000 ? 512'hFFFFFFFF_FFFFFFFF_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000 :
                                                            512'h00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000;
    #endif

    #ifdef NVDLA_DBB_DATA_WIDTH == 256
    assign m_axi_host_mem_wdata_mask = 
            m_axi_host_mem_wstrb == 64'h00000000_FFFFFFFF ? 512'h00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_FFFFFFFF_FFFFFFFF_FFFFFFFF_FFFFFFFF_FFFFFFFF_FFFFFFFF_FFFFFFFF_FFFFFFFF :
            m_axi_host_mem_wstrb == 64'hFFFFFFFF_00000000 ? 512'hFFFFFFFF_FFFFFFFF_FFFFFFFF_FFFFFFFF_FFFFFFFF_FFFFFFFF_FFFFFFFF_FFFFFFFF_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000 :
                                                            512'h00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000;
    #endif

    #ifdef NVDLA_DBB_DATA_WIDTH < 512
    assign m_axi_host_mem_wdata = 
        m_axi_host_mem_wvalid ?
            (m_axi_host_mem_wdata_reg & ~m_axi_host_mem_wdata_mask) | (m_axi_host_mem_wdata_wire & m_axi_host_mem_wdata_mask)
        : m_axi_host_mem_wdata_reg; 

    always @(posedge ap_clk or negedge ap_rst_n) begin
        if (!ap_rst_n) begin
            m_axi_host_mem_wdata_reg <= {C_M_AXI_HOST_MEM_DATA_WIDTH{1'b0}};
        end else begin
            m_axi_host_mem_wdata_reg <= m_axi_host_mem_wdata;
        end
    end
    #endif

    reg arid_bit0_dly;
    reg awid_bit0_dly;

    always @(posedge ap_clk or negedge ap_rst_n) begin
        if (!ap_rst_n) begin
            arid_bit0_dly <= 1'b0;
        end else begin
            arid_bit0_dly <= dbb_s_axi_arid[0];
        end
    end

    always @(posedge ap_clk or negedge ap_rst_n) begin
        if (!ap_rst_n) begin
            awid_bit0_dly <= 1'b0;
        end else begin
            awid_bit0_dly <= dbb_s_axi_awid[0];
        end
    end

    assign m_axi_host_mem_arid      = arid_bit0_dly;
    assign m_axi_host_mem_awid      = awid_bit0_dly;
    assign m_axi_host_mem_arlock[1] = 1'b0;
    assign m_axi_host_mem_awlock[1] = 1'b0;

    // Make wuser stick to 0
    assign m_axi_host_mem_wuser          = 0;
    assign dla_core_clk                  = ap_clk;
    assign dla_csb_clk                   = ap_clk;
    assign dla_reset_rstn                = ap_rst_n;
    assign test_mode                     = 1'b0;
    assign global_clk_ovr_on             = 1'b0;
    assign tmc2slcg_disable_clock_gating = 1'b1;
    assign direct_reset_                 = 1'b0;
    assign nvdla_pwrbus_ram_c_pd         = 32'b0;
    assign nvdla_pwrbus_ram_p_pd         = 32'b0;
    assign nvdla_pwrbus_ram_o_pd         = 32'b0;
    assign nvdla_pwrbus_ram_a_pd         = 32'b0;
    assign nvdla_pwrbus_ram_ma_pd        = 32'b0;
    assign nvdla_pwrbus_ram_mb_pd        = 32'b0;

    assign m_axi_host_mem_aruser         = 8'b0;
    assign m_axi_host_mem_awuser         = 8'b0;

    //**********************************************
    // DBB AXI INTERFACE
    //**********************************************
    // Always assume incremental burst
    assign dbb_s_axi_arburst        = 2'b01;
    assign dbb_s_axi_awburst        = 2'b01;

    assign dbb_s_axi_arcache        = 4'b0010;
    assign dbb_s_axi_awcache        = 4'b0010;
    assign dbb_s_axi_arlock         = 1'b0;
    assign dbb_s_axi_arprot         = 3'b000;
    assign dbb_s_axi_arqos          = 4'b0000;
    assign dbb_s_axi_awlock         = 1'b0;
    assign dbb_s_axi_awprot         = 3'b000;
    assign dbb_s_axi_awqos          = 4'b0000;
    assign dbb_s_axi_arregion       = 4'b0000;
    assign dbb_s_axi_awregion       = 4'b0000;

    // Burst size always match with data bus width
    assign dbb_s_axi_arsize         = 3'd#NVDLA_PRIMARY_MEMIF_WIDTH_LOG2;
    assign dbb_s_axi_awsize         = 3'd#NVDLA_PRIMARY_MEMIF_WIDTH_LOG2;

    assign dbb_s_axi_arlen[7:4]     = 4'b0;
    assign dbb_s_axi_awlen[7:4]     = 4'b0;

    #ifdef NVDLA_DBB_ADDR_WIDTH < 64
    assign m_axi_host_mem_araddr[63:#NVDLA_DBB_ADDR_WIDTH]  = 32'b0;
    assign m_axi_host_mem_awaddr[63:#NVDLA_DBB_ADDR_WIDTH]  = 32'b0;
    #endif

    #ifdef NVDLA_DBB_DATA_WIDTH == 512
    // Read address channel
    assign m_axi_host_mem_araddr = dbb_s_axi_araddr;
    assign m_axi_host_mem_arburst = dbb_s_axi_arburst;
    assign m_axi_host_mem_arcache = dbb_s_axi_arcache;
    assign m_axi_host_mem_arlen = dbb_s_axi_arlen;
    assign m_axi_host_mem_arlock[0] = dbb_s_axi_arlock;
    assign m_axi_host_mem_arprot = m_axi_host_mem_arprot;
    assign m_axi_host_mem_arqos = dbb_s_axi_arqos;
    assign dbb_s_axi_arready = m_axi_host_mem_arready && (!rid_fifo_full); 
    assign m_axi_host_mem_arregion = dbb_s_axi_arregion;
    assign m_axi_host_mem_arsize = dbb_s_axi_arsize;
    assign m_axi_host_mem_arvalid = dbb_s_axi_arvalid;

    // Read data channel
    assign dbb_s_axi_rdata = m_axi_host_mem_rdata;
    assign dbb_s_axi_rlast = m_axi_host_mem_rlast;
    assign m_axi_host_mem_rready = dbb_s_axi_rready;
    assign dbb_s_axi_rresp = m_axi_host_mem_rresp;
    assign dbb_s_axi_rvalid = m_axi_host_mem_rvalid;
 
    // Write address channel
    assign m_axi_host_mem_awaddr = dbb_s_axi_awaddr;
    assign m_axi_host_mem_awburst = dbb_s_axi_awburst;
    assign m_axi_host_mem_awcache = dbb_s_axi_awcache;
    assign m_axi_host_mem_awlen = dbb_s_axi_awlen;
    assign m_axi_host_mem_awlock[0] = dbb_s_axi_awlock;
    assign m_axi_host_mem_awprot = dbb_s_axi_awprot;
    assign m_axi_host_mem_awqos = dbb_s_axi_awqos;
    assign dbb_s_axi_awready = m_axi_host_mem_awready && (!wid_fifo_full);
    assign m_axi_host_mem_awregion = dbb_s_axi_awregion;
    assign m_axi_host_mem_awsize = dbb_s_axi_awsize;
    assign m_axi_host_mem_awvalid = dbb_s_axi_awvalid;

    // Write data channel
    assign m_axi_host_mem_wdata = dbb_s_axi_wdata;
    assign m_axi_host_mem_wlast = dbb_s_axi_wlast;
    assign dbb_s_axi_wready = m_axi_host_mem_wready;
    assign m_axi_host_mem_wstrb = dbb_s_axi_wstrb;
    assign m_axi_host_mem_wvalid = dbb_s_axi_wvalid;

    // Write Reponse Channel
    assign m_axi_host_mem_bready = dbb_s_axi_bready;
    assign dbb_s_axi_bvalid = m_axi_host_mem_bvalid;
    #endif


    #ifdef SRAM
    //**********************************************
    // SRAM AXI INTERFACE
    //**********************************************
    // Always assume incremental burst
    assign cvsram_s_axi_arburst        = 2'b01;
    assign cvsram_s_axi_awburst        = 2'b01;

    assign cvsram_s_axi_arcache        = 4'b0010;
    assign cvsram_s_axi_awcache        = 4'b0010;
    assign cvsram_s_axi_arlock         = 1'b0;
    assign cvsram_s_axi_arprot         = 3'b000;
    assign cvsram_s_axi_awlock         = 1'b0;
    assign cvsram_s_axi_awprot         = 3'b000;

    // Burst size always match with data bus width
    assign cvsram_s_axi_arsize         = 3'd#NVDLA_SECONDARY_MEMIF_WIDTH_LOG2;
    assign cvsram_s_axi_awsize         = 3'd#NVDLA_SECONDARY_MEMIF_WIDTH_LOG2;

    assign cvsram_s_axi_arlen[7:4]     = 4'b0;
    assign cvsram_s_axi_awlen[7:4]     = 4'b0;
    #endif

    assign interrupt_src = 0;

    NV_nvdla_wrapper nvdla_0 (
        .dla_core_clk                   (dla_core_clk)                  // |< i
        ,.global_clk_ovr_on             (global_clk_ovr_on)             // |< i
        ,.tmc2slcg_disable_clock_gating (tmc2slcg_disable_clock_gating) // |< i
        ,.direct_reset_                 (direct_reset_)                 // |< i
        ,.test_mode                     (test_mode)                     // |< i
        // AXI-lite Interface
        ,.s_axi_aclk                    (dla_csb_clk)                   // |< i
        ,.s_axi_aresetn                 (dla_reset_rstn)                // |< i
        ,.s_axi_awaddr                  (s_axi_ctrl_reg_awaddr)         // |< i
        ,.s_axi_awvalid                 (s_axi_ctrl_reg_awvalid)        // |< i
        ,.s_axi_awready                 (s_axi_ctrl_reg_awready)        // |> o
        ,.s_axi_wdata                   (s_axi_ctrl_reg_wdata)          // |< i
        ,.s_axi_wvalid                  (s_axi_ctrl_reg_wvalid)         // |< i
        ,.s_axi_wready                  (s_axi_ctrl_reg_wready)         // |> o
        ,.s_axi_bresp                   (s_axi_ctrl_reg_bresp)          // |> o
        ,.s_axi_bvalid                  (s_axi_ctrl_reg_bvalid)         // |> o
        ,.s_axi_bready                  (s_axi_ctrl_reg_bready)         // |< i
        ,.s_axi_araddr                  (s_axi_ctrl_reg_araddr)         // |< i
        ,.s_axi_arvalid                 (s_axi_ctrl_reg_arvalid)        // |< i
        ,.s_axi_arready                 (s_axi_ctrl_reg_arready)        // |> o
        ,.s_axi_rdata                   (s_axi_ctrl_reg_rdata)          // |> o
        ,.s_axi_rresp                   (s_axi_ctrl_reg_rresp)          // |> o
        ,.s_axi_rvalid                  (s_axi_ctrl_reg_rvalid)         // |> o
        ,.s_axi_rready                  (s_axi_ctrl_reg_rready)         // |< i
        // ------------------
        ,.nvdla_core2dbb_aw_awvalid     (dbb_s_axi_awvalid)        // |> o
        ,.nvdla_core2dbb_aw_awready     (dbb_s_axi_awready)        // |< i
        ,.nvdla_core2dbb_aw_awid        (dbb_s_axi_awid)           // |> o
        ,.nvdla_core2dbb_aw_awlen       (dbb_s_axi_awlen[3:0])     // |> o
        ,.nvdla_core2dbb_aw_awaddr      (dbb_s_axi_awaddr)         // |> o
        ,.nvdla_core2dbb_w_wvalid       (dbb_s_axi_wvalid)         // |> o
        ,.nvdla_core2dbb_w_wready       (dbb_s_axi_wready)         // |< i
        ,.nvdla_core2dbb_w_wdata        (dbb_s_axi_wdata)          // |> o
        ,.nvdla_core2dbb_w_wstrb        (dbb_s_axi_wstrb)          // |> o
        ,.nvdla_core2dbb_w_wlast        (dbb_s_axi_wlast)          // |> o
        ,.nvdla_core2dbb_b_bvalid       (dbb_s_axi_bvalid)         // |< i
        ,.nvdla_core2dbb_b_bready       (dbb_s_axi_bready)         // |> o
        ,.nvdla_core2dbb_b_bid          (dbb_s_axi_bid)            // |< i
        ,.nvdla_core2dbb_ar_arvalid     (dbb_s_axi_arvalid)        // |> o
        ,.nvdla_core2dbb_ar_arready     (dbb_s_axi_arready)        // |< i
        ,.nvdla_core2dbb_ar_arid        (dbb_s_axi_arid)           // |> o
        ,.nvdla_core2dbb_ar_arlen       (dbb_s_axi_arlen[3:0])     // |> o
        ,.nvdla_core2dbb_ar_araddr      (dbb_s_axi_araddr)         // |> o
        ,.nvdla_core2dbb_r_rvalid       (dbb_s_axi_rvalid)         // |< i
        ,.nvdla_core2dbb_r_rready       (dbb_s_axi_rready)         // |> o
        ,.nvdla_core2dbb_r_rid          (dbb_s_axi_rid)            // |< i
        ,.nvdla_core2dbb_r_rlast        (dbb_s_axi_rlast)          // |< i
        ,.nvdla_core2dbb_r_rdata        (dbb_s_axi_rdata)          // |< i
        #ifdef SRAM
        // --------------------
        ,.nvdla_core2cvsram_aw_awvalid  (cvsram_s_axi_awvalid)     //|> o
        ,.nvdla_core2cvsram_aw_awready  (cvsram_s_axi_awready)     //|< i
        ,.nvdla_core2cvsram_aw_awid     (cvsram_s_axi_awid   )     //|> o
        ,.nvdla_core2cvsram_aw_awlen    (cvsram_s_axi_awlen  )     //|> o
        ,.nvdla_core2cvsram_aw_awaddr   (cvsram_s_axi_awaddr )     //|> o
        ,.nvdla_core2cvsram_w_wvalid    (cvsram_s_axi_wvalid )     //|> o
        ,.nvdla_core2cvsram_w_wready    (cvsram_s_axi_wready )     //|< i
        ,.nvdla_core2cvsram_w_wdata     (cvsram_s_axi_wdata  )     //|> o
        ,.nvdla_core2cvsram_w_wstrb     (cvsram_s_axi_wstrb  )     //|> o
        ,.nvdla_core2cvsram_w_wlast     (cvsram_s_axi_wlast  )     //|> o
        ,.nvdla_core2cvsram_b_bvalid    (cvsram_s_axi_bvalid )     //|< i
        ,.nvdla_core2cvsram_b_bready    (cvsram_s_axi_bready )     //|> o
        ,.nvdla_core2cvsram_b_bid       (cvsram_s_axi_bid    )     //|< i
        ,.nvdla_core2cvsram_ar_arvalid  (cvsram_s_axi_arvalid)     //|> o
        ,.nvdla_core2cvsram_ar_arready  (cvsram_s_axi_arready)     //|< i
        ,.nvdla_core2cvsram_ar_arid     (cvsram_s_axi_arid   )     //|> o
        ,.nvdla_core2cvsram_ar_arlen    (cvsram_s_axi_arlen  )     //|> o
        ,.nvdla_core2cvsram_ar_araddr   (cvsram_s_axi_araddr )     //|> o
        ,.nvdla_core2cvsram_r_rvalid    (cvsram_s_axi_rvalid )     //|< i
        ,.nvdla_core2cvsram_r_rready    (cvsram_s_axi_rready )     //|> o
        ,.nvdla_core2cvsram_r_rid       (cvsram_s_axi_rid    )     //|< i
        ,.nvdla_core2cvsram_r_rlast     (cvsram_s_axi_rlast  )     //|< i
        ,.nvdla_core2cvsram_r_rdata     (cvsram_s_axi_rdata  )     //|< i
        #endif
        // Interrupt
        ,.ctrl_path_intr_o              (interrupt)                     // |> o
        ,.o_snap_context                (interrupt_ctx)                 // |> o
        ,.nvdla_pwrbus_ram_c_pd         (nvdla_pwrbus_ram_c_pd)         // |< i
        ,.nvdla_pwrbus_ram_ma_pd        (nvdla_pwrbus_ram_ma_pd)        // |< i *
        ,.nvdla_pwrbus_ram_mb_pd        (nvdla_pwrbus_ram_mb_pd)        // |< i *
        ,.nvdla_pwrbus_ram_p_pd         (nvdla_pwrbus_ram_p_pd)         // |< i
        ,.nvdla_pwrbus_ram_o_pd         (nvdla_pwrbus_ram_o_pd)         // |< i
        ,.nvdla_pwrbus_ram_a_pd         (nvdla_pwrbus_ram_a_pd)         // |< i

        ,.i_snap_action_type            (32'h00000006)                  // |> i
        ,.i_snap_action_version         (32'h00000000)                  // |> i
        );

    #ifdef NVDLA_DBB_DATA_WIDTH == 512
    assign rid_fifo_wen = dbb_s_axi_arvalid && dbb_s_axi_arready;
    assign rid_fifo_ren = dbb_s_axi_rvalid && dbb_s_axi_rready;
    assign wid_fifo_wen = dbb_s_axi_awvalid && dbb_s_axi_awready;
    assign wid_fifo_ren = dbb_s_axi_bvalid && dbb_s_axi_bready;

    axi_rid_fifo rid_fifo (
        .clk            (dla_core_clk)
        ,.srst          (!dla_reset_rstn) 
        ,.wr_en         (rid_fifo_wen)
        ,.din           (dbb_s_axi_arid)
        ,.rd_en         (rid_fifo_ren)
        ,.dout          (dbb_s_axi_rid)
        ,.full          (rid_fifo_full)
        ,.empty         (rid_fifo_empty)
        ,.wr_rst_busy   (rid_wr_rst_busy)
        ,.rd_rst_busy   (rid_rd_rst_busy)
    );

    axi_wid_fifo wid_fifo (
        .clk            (dla_core_clk)
        ,.srst          (!dla_reset_rstn) 
        ,.wr_en         (wid_fifo_wen)
        ,.din           (dbb_s_axi_awid)
        ,.rd_en         (wid_fifo_ren)
        ,.dout          (dbb_s_axi_bid)
        ,.full          (wid_fifo_full)
        ,.empty         (wid_fifo_empty)
        ,.wr_rst_busy   (wid_wr_rst_busy)
        ,.rd_rst_busy   (wid_rd_rst_busy)
    );
    #endif

    #ifdef NVDLA_DBB_DATA_WIDTH < 512
    dbb_axi_dbus_converter 
    dbus_converter
    (
        //**********************************************
        // DUT MASTER INTERFACE
        //**********************************************
        /**************** Write Address Channel Signals ****************/
        .m_axi_awaddr   ( m_axi_host_mem_awaddr[#NVDLA_DBB_ADDR_WIDTH-1:0]),
        .m_axi_awprot   ( m_axi_host_mem_awprot),
        .m_axi_awvalid  ( m_axi_host_mem_awvalid),
        .m_axi_awready  ( m_axi_host_mem_awready),
        .m_axi_awsize   ( m_axi_host_mem_awsize),
        .m_axi_awburst  ( m_axi_host_mem_awburst),
        .m_axi_awcache  ( m_axi_host_mem_awcache),
        .m_axi_awlen    ( m_axi_host_mem_awlen),
        .m_axi_awlock   ( m_axi_host_mem_awlock[0]),
        .m_axi_awqos    ( m_axi_host_mem_awqos),
        .m_axi_awregion ( m_axi_host_mem_awregion),
        /**************** Write Data Channel Signals ****************/
        .m_axi_wdata    ( m_axi_host_mem_wdata_wire),
        .m_axi_wstrb    ( m_axi_host_mem_wstrb),
        .m_axi_wvalid   ( m_axi_host_mem_wvalid),
        .m_axi_wready   ( m_axi_host_mem_wready),
        .m_axi_wlast    ( m_axi_host_mem_wlast),
        /**************** Write Response Channel Signals ****************/
        .m_axi_bresp    ( m_axi_host_mem_bresp),
        .m_axi_bvalid   ( m_axi_host_mem_bvalid),
        .m_axi_bready   ( m_axi_host_mem_bready),
        /**************** Read Address Channel Signals ****************/
        .m_axi_araddr   ( m_axi_host_mem_araddr[#NVDLA_DBB_ADDR_WIDTH-1:0]),
        .m_axi_arprot   ( m_axi_host_mem_arprot),
        .m_axi_arvalid  ( m_axi_host_mem_arvalid),
        .m_axi_arready  ( m_axi_host_mem_arready),
        .m_axi_arsize   ( m_axi_host_mem_arsize),
        .m_axi_arburst  ( m_axi_host_mem_arburst),
        .m_axi_arcache  ( m_axi_host_mem_arcache),
        .m_axi_arlock   ( m_axi_host_mem_arlock[0]),
        .m_axi_arlen    ( m_axi_host_mem_arlen),
        .m_axi_arqos    ( m_axi_host_mem_arqos),
        .m_axi_arregion ( m_axi_host_mem_arregion),
        /**************** Read Data Channel Signals ****************/
        .m_axi_rdata    ( m_axi_host_mem_rdata),
        .m_axi_rresp    ( m_axi_host_mem_rresp),
        .m_axi_rvalid   ( m_axi_host_mem_rvalid),
        .m_axi_rready   ( m_axi_host_mem_rready),
        .m_axi_rlast    ( m_axi_host_mem_rlast),
        /**************** System Signals ****************/

        //**********************************************
        // DUT SLAVE INTERFACE
        //**********************************************
        /**************** Write Address Channel Signals ****************/
        .s_axi_awaddr   ( dbb_s_axi_awaddr),
        .s_axi_awprot   ( dbb_s_axi_awprot),
        .s_axi_awvalid  ( dbb_s_axi_awvalid),
        .s_axi_awready  ( dbb_s_axi_awready),
        .s_axi_awsize   ( dbb_s_axi_awsize),
        .s_axi_awburst  ( dbb_s_axi_awburst),
        .s_axi_awcache  ( dbb_s_axi_awcache),
        .s_axi_awlen    ( dbb_s_axi_awlen),
        .s_axi_awlock   ( dbb_s_axi_awlock),
        .s_axi_awqos    ( dbb_s_axi_awqos),
        .s_axi_awregion ( dbb_s_axi_awregion),
        .s_axi_awid     ( dbb_s_axi_awid),
        /**************** Write Data Channel Signals ****************/
        .s_axi_wdata    ( dbb_s_axi_wdata),
        .s_axi_wstrb    ( dbb_s_axi_wstrb),
        .s_axi_wvalid   ( dbb_s_axi_wvalid),
        .s_axi_wready   ( dbb_s_axi_wready),
        .s_axi_wlast    ( dbb_s_axi_wlast),
        /**************** Write Response Channel Signals ****************/
        .s_axi_bresp    ( dbb_s_axi_bresp),
        .s_axi_bvalid   ( dbb_s_axi_bvalid),
        .s_axi_bready   ( dbb_s_axi_bready),
        .s_axi_bid      ( dbb_s_axi_bid),
        /**************** Read Address Channel Signals ****************/
        .s_axi_araddr   ( dbb_s_axi_araddr),
        .s_axi_arprot   ( dbb_s_axi_arprot),
        .s_axi_arvalid  ( dbb_s_axi_arvalid),
        .s_axi_arready  ( dbb_s_axi_arready),
        .s_axi_arsize   ( dbb_s_axi_arsize),
        .s_axi_arburst  ( dbb_s_axi_arburst),
        .s_axi_arcache  ( dbb_s_axi_arcache),
        .s_axi_arlock   ( dbb_s_axi_arlock),
        .s_axi_arlen    ( dbb_s_axi_arlen),
        .s_axi_arqos    ( dbb_s_axi_arqos),
        .s_axi_arregion ( dbb_s_axi_arregion),
        .s_axi_arid     ( dbb_s_axi_arid),
        /**************** Read Data Channel Signals ****************/
        .s_axi_rdata    ( dbb_s_axi_rdata),
        .s_axi_rresp    ( dbb_s_axi_rresp),
        .s_axi_rvalid   ( dbb_s_axi_rvalid),
        .s_axi_rready   ( dbb_s_axi_rready),
        .s_axi_rlast    ( dbb_s_axi_rlast),
        .s_axi_rid      ( dbb_s_axi_rid),
        /**************** System Signals ****************/
        .s_axi_aclk     ( dla_core_clk),
        .s_axi_aresetn  ( dla_reset_rstn)
        );
    #endif

    #ifdef SRAM
    axi_bram_ctrl_0 axi_bram_0 (
        .s_axi_aclk     (dla_csb_clk),                     // input wire s_axi_aclk
        .s_axi_aresetn  (dla_reset_rstn),                  // input wire s_axi_aresetn
        .s_axi_awid     (cvsram_s_axi_awid),               // input wire [7 : 0] s_axi_awid
        .s_axi_awaddr   (cvsram_s_axi_awaddr),             // input wire [17 : 0] s_axi_awaddr
        .s_axi_awlen    (cvsram_s_axi_awlen),              // input wire [7 : 0] s_axi_awlen
        .s_axi_awsize   (cvsram_s_axi_awsize),             // input wire [2 : 0] s_axi_awsize
        .s_axi_awburst  (cvsram_s_axi_awburst),            // input wire [1 : 0] s_axi_awburst
        .s_axi_awlock   (cvsram_s_axi_awlock),             // input wire s_axi_awlock
        .s_axi_awcache  (cvsram_s_axi_awcache),            // input wire [3 : 0] s_axi_awcache
        .s_axi_awprot   (cvsram_s_axi_awprot),             // input wire [2 : 0] s_axi_awprot
        .s_axi_awvalid  (cvsram_s_axi_awvalid),            // input wire s_axi_awvalid
        .s_axi_awready  (cvsram_s_axi_awready),            // output wire s_axi_awready
        .s_axi_wdata    (cvsram_s_axi_wdata),              // input wire [255 : 0] s_axi_wdata
        .s_axi_wstrb    (cvsram_s_axi_wstrb),              // input wire [31 : 0] s_axi_wstrb
        .s_axi_wlast    (cvsram_s_axi_wlast),              // input wire s_axi_wlast
        .s_axi_wvalid   (cvsram_s_axi_wvalid),             // input wire s_axi_wvalid
        .s_axi_wready   (cvsram_s_axi_wready),             // output wire s_axi_wready
        .s_axi_bid      (cvsram_s_axi_bid),                // output wire [7 : 0] s_axi_bid
        .s_axi_bresp    (cvsram_s_axi_bresp),              // output wire [1 : 0] s_axi_bresp
        .s_axi_bvalid   (cvsram_s_axi_bvalid),             // output wire s_axi_bvalid
        .s_axi_bready   (cvsram_s_axi_bready),             // input wire s_axi_bready
        .s_axi_arid     (cvsram_s_axi_arid),               // input wire [7 : 0] s_axi_arid
        .s_axi_araddr   (cvsram_s_axi_araddr),             // input wire [17 : 0] s_axi_araddr
        .s_axi_arlen    (cvsram_s_axi_arlen),              // input wire [7 : 0] s_axi_arlen
        .s_axi_arsize   (cvsram_s_axi_arsize),             // input wire [2 : 0] s_axi_arsize
        .s_axi_arburst  (cvsram_s_axi_arburst),            // input wire [1 : 0] s_axi_arburst
        .s_axi_arlock   (cvsram_s_axi_arlock),             // input wire s_axi_arlock
        .s_axi_arcache  (cvsram_s_axi_arcache),            // input wire [3 : 0] s_axi_arcache
        .s_axi_arprot   (cvsram_s_axi_arprot),             // input wire [2 : 0] s_axi_arprot
        .s_axi_arvalid  (cvsram_s_axi_arvalid),            // input wire s_axi_arvalid
        .s_axi_arready  (cvsram_s_axi_arready),            // output wire s_axi_arready
        .s_axi_rid      (cvsram_s_axi_rid),                // output wire [7 : 0] s_axi_rid
        .s_axi_rdata    (cvsram_s_axi_rdata),              // output wire [255 : 0] s_axi_rdata
        .s_axi_rresp    (cvsram_s_axi_rresp),              // output wire [1 : 0] s_axi_rresp
        .s_axi_rlast    (cvsram_s_axi_rlast),              // output wire s_axi_rlast
        .s_axi_rvalid   (cvsram_s_axi_rvalid),             // output wire s_axi_rvalid
        .s_axi_rready   (cvsram_s_axi_rready)              // input wire s_axi_rready
    );
    #endif
endmodule
