{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652334770691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652334770692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 11:22:50 2022 " "Processing started: Thu May 12 11:22:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652334770692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334770692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334770692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652334771102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652334771102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu_arch " "Found design unit 1: ALU-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780859 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_9-SE9 " "Found design unit 1: sign_extender_9-SE9" {  } { { "sign_extender_9.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/sign_extender_9.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780861 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_9 " "Found entity 1: sign_extender_9" {  } { { "sign_extender_9.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/sign_extender_9.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_6-SE6 " "Found design unit 1: sign_extender_6-SE6" {  } { { "sign_extender_6.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/sign_extender_6.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780863 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_6 " "Found entity 1: sign_extender_6" {  } { { "sign_extender_6.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/sign_extender_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_data-Reg_data " "Found design unit 1: register_data-Reg_data" {  } { { "register_data.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/register_data.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780865 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_data " "Found entity 1: register_data" {  } { { "register_data.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/register_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-rf " "Found design unit 1: reg_file-rf" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780867 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-behave " "Found design unit 1: PriorityEncoder-behave" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PriorityEncoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780869 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PriorityEncoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pemodifyenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pemodifyenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityModify-description " "Found design unit 1: PriorityModify-description" {  } { { "PEModifyEnable.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PEModifyEnable.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780871 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityModify " "Found entity 1: PriorityModify" {  } { { "PEModifyEnable.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PEModifyEnable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEEnable-desc " "Found design unit 1: PEEnable-desc" {  } { { "PEEnable.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PEEnable.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780872 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEEnable " "Found entity 1: PEEnable" {  } { { "PEEnable.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PEEnable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_comp " "Found design unit 1: memory-memory_comp" {  } { { "memory.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/memory.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780875 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-IR " "Found design unit 1: instruction_register-IR" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780877 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_register_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst_register_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_register_data-IR_inst " "Found design unit 1: inst_register_data-IR_inst" {  } { { "inst_register_data.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/inst_register_data.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780879 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_register_data " "Found entity 1: inst_register_data" {  } { { "inst_register_data.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/inst_register_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-compute " "Found design unit 1: data_path-compute" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780881 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_extension-DE " "Found design unit 1: data_extension-DE" {  } { { "data_extension.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_extension.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780883 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_extension " "Found entity 1: data_extension" {  } { { "data_extension.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_extension.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file all_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components_init " "Found design unit 1: components_init" {  } { { "all_components.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/all_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-struct " "Found design unit 1: controlpath-struct" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/RISC.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780887 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/RISC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_1-S1 " "Found design unit 1: shifter_1-S1" {  } { { "Shifter.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780889 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_1 " "Found entity 1: shifter_1" {  } { { "Shifter.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-struct " "Found design unit 1: TopLevel-struct" {  } { { "Toplevel.vhdl" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Toplevel.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780892 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "Toplevel.vhdl" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Toplevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334780892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Toplevel " "Elaborating entity \"Toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652334780938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:Datapath " "Elaborating entity \"data_path\" for hierarchy \"data_path:Datapath\"" {  } { { "Toplevel.vhdl" "Datapath" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Toplevel.vhdl" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652334780945 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_out data_path.vhd(112) " "VHDL Signal Declaration warning at data_path.vhd(112): used implicit default value for signal \"PC_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652334780946 "|Toplevel|data_path:Datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_1 data_path.vhd(126) " "VHDL Signal Declaration warning at data_path.vhd(126): used explicit default value for signal \"const_1\" because signal was never assigned a value" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 126 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652334780946 "|Toplevel|data_path:Datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_minus_1 data_path.vhd(127) " "VHDL Signal Declaration warning at data_path.vhd(127): used explicit default value for signal \"const_minus_1\" because signal was never assigned a value" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 127 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652334780946 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[0\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[0\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780955 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[1\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[1\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780955 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[2\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[2\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780955 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[3\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[3\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780955 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[4\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[4\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780955 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[5\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[5\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780955 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[6\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[6\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780955 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[7\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[7\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780955 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[8\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[8\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780955 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[9\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[9\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780955 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[10\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[10\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780955 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[11\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[11\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780955 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[12\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[12\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780955 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[13\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[13\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780956 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[14\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[14\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780956 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_in_sig\[15\] data_path.vhd(207) " "Inferred latch for \"PC_in_sig\[15\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780956 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[0\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[0\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780956 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[1\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[1\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780956 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[2\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[2\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780956 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[3\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[3\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780956 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[4\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[4\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780956 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[5\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[5\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780956 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[6\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[6\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780956 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[7\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[7\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780956 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[8\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[8\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780957 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[9\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[9\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780957 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[10\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[10\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780957 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[11\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[11\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780957 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[12\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[12\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780957 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[13\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[13\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780957 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[14\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[14\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780957 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_in\[15\] data_path.vhd(200) " "Inferred latch for \"mem_addr_in\[15\]\" at data_path.vhd(200)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780957 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[0\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[0\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780957 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[1\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[1\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780957 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[2\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[2\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780957 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[3\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[3\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780957 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[4\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[4\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780957 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[5\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[5\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[6\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[6\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[7\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[7\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[8\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[8\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[9\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[9\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[10\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[10\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[11\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[11\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[12\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[12\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[13\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[13\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[14\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[14\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[15\] data_path.vhd(197) " "Inferred latch for \"mem_data_in\[15\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[0\] data_path.vhd(190) " "Inferred latch for \"data3_write\[0\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[1\] data_path.vhd(190) " "Inferred latch for \"data3_write\[1\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[2\] data_path.vhd(190) " "Inferred latch for \"data3_write\[2\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[3\] data_path.vhd(190) " "Inferred latch for \"data3_write\[3\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[4\] data_path.vhd(190) " "Inferred latch for \"data3_write\[4\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780958 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[5\] data_path.vhd(190) " "Inferred latch for \"data3_write\[5\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[6\] data_path.vhd(190) " "Inferred latch for \"data3_write\[6\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[7\] data_path.vhd(190) " "Inferred latch for \"data3_write\[7\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[8\] data_path.vhd(190) " "Inferred latch for \"data3_write\[8\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[9\] data_path.vhd(190) " "Inferred latch for \"data3_write\[9\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[10\] data_path.vhd(190) " "Inferred latch for \"data3_write\[10\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[11\] data_path.vhd(190) " "Inferred latch for \"data3_write\[11\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[12\] data_path.vhd(190) " "Inferred latch for \"data3_write\[12\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[13\] data_path.vhd(190) " "Inferred latch for \"data3_write\[13\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[14\] data_path.vhd(190) " "Inferred latch for \"data3_write\[14\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[15\] data_path.vhd(190) " "Inferred latch for \"data3_write\[15\]\" at data_path.vhd(190)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr3_write\[0\] data_path.vhd(185) " "Inferred latch for \"adr3_write\[0\]\" at data_path.vhd(185)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr3_write\[1\] data_path.vhd(185) " "Inferred latch for \"adr3_write\[1\]\" at data_path.vhd(185)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr3_write\[2\] data_path.vhd(185) " "Inferred latch for \"adr3_write\[2\]\" at data_path.vhd(185)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr1_read\[0\] data_path.vhd(180) " "Inferred latch for \"adr1_read\[0\]\" at data_path.vhd(180)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780959 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr1_read\[1\] data_path.vhd(180) " "Inferred latch for \"adr1_read\[1\]\" at data_path.vhd(180)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780960 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr1_read\[2\] data_path.vhd(180) " "Inferred latch for \"adr1_read\[2\]\" at data_path.vhd(180)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780960 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[0\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[0\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780960 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[1\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[1\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780960 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[2\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[2\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780960 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[3\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[3\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780960 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[4\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[4\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780960 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[5\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[5\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780960 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[6\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[6\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780960 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[7\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[7\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780960 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[8\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[8\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780960 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[9\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[9\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780960 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[10\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[10\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780961 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[11\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[11\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780961 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[12\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[12\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780961 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[13\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[13\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780961 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[14\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[14\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780961 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[15\] data_path.vhd(170) " "Inferred latch for \"T2_data_in\[15\]\" at data_path.vhd(170)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780961 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[0\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[0\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780961 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[1\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[1\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780961 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[2\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[2\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780961 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[3\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[3\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780962 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[4\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[4\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780962 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[5\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[5\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780962 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[6\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[6\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780962 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[7\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[7\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780962 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[8\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[8\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780962 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[9\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[9\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780962 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[10\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[10\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780962 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[11\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[11\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780962 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[12\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[12\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780962 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[13\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[13\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780962 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[14\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[14\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780962 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[15\] data_path.vhd(165) " "Inferred latch for \"T1_data_in\[15\]\" at data_path.vhd(165)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780962 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag data_path.vhd(161) " "Inferred latch for \"zero_flag\" at data_path.vhd(161)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780963 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_flag data_path.vhd(159) " "Inferred latch for \"carry_flag\" at data_path.vhd(159)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334780963 "|Toplevel|data_path:Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_extension data_path:Datapath\|data_extension:DE " "Elaborating entity \"data_extension\" for hierarchy \"data_path:Datapath\|data_extension:DE\"" {  } { { "data_path.vhd" "DE" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652334780985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender_9 data_path:Datapath\|sign_extender_9:SE9 " "Elaborating entity \"sign_extender_9\" for hierarchy \"data_path:Datapath\|sign_extender_9:SE9\"" {  } { { "data_path.vhd" "SE9" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652334780989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender_6 data_path:Datapath\|sign_extender_6:SE6 " "Elaborating entity \"sign_extender_6\" for hierarchy \"data_path:Datapath\|sign_extender_6:SE6\"" {  } { { "data_path.vhd" "SE6" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652334780992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_1 data_path:Datapath\|shifter_1:S1 " "Elaborating entity \"shifter_1\" for hierarchy \"data_path:Datapath\|shifter_1:S1\"" {  } { { "data_path.vhd" "S1" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652334780994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_register_data data_path:Datapath\|inst_register_data:Inst_register " "Elaborating entity \"inst_register_data\" for hierarchy \"data_path:Datapath\|inst_register_data:Inst_register\"" {  } { { "data_path.vhd" "Inst_register" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652334780997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register data_path:Datapath\|instruction_register:ID " "Elaborating entity \"instruction_register\" for hierarchy \"data_path:Datapath\|instruction_register:ID\"" {  } { { "data_path.vhd" "ID" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652334781000 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CZ instruction_register.vhd(46) " "VHDL Process Statement warning at instruction_register.vhd(46): signal \"CZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781002 "|Toplevel|data_path:Datapath|instruction_register:ID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CZ instruction_register.vhd(47) " "VHDL Process Statement warning at instruction_register.vhd(47): signal \"CZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781002 "|Toplevel|data_path:Datapath|instruction_register:ID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CZ instruction_register.vhd(48) " "VHDL Process Statement warning at instruction_register.vhd(48): signal \"CZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781002 "|Toplevel|data_path:Datapath|instruction_register:ID"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instruction_carry instruction_register.vhd(42) " "VHDL Process Statement warning at instruction_register.vhd(42): inferring latch(es) for signal or variable \"instruction_carry\", which holds its previous value in one or more paths through the process" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652334781002 "|Toplevel|data_path:Datapath|instruction_register:ID"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instruction_zero instruction_register.vhd(42) " "VHDL Process Statement warning at instruction_register.vhd(42): inferring latch(es) for signal or variable \"instruction_zero\", which holds its previous value in one or more paths through the process" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652334781002 "|Toplevel|data_path:Datapath|instruction_register:ID"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instruction_operation instruction_register.vhd(42) " "VHDL Process Statement warning at instruction_register.vhd(42): inferring latch(es) for signal or variable \"instruction_operation\", which holds its previous value in one or more paths through the process" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652334781002 "|Toplevel|data_path:Datapath|instruction_register:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_operation\[0\] instruction_register.vhd(42) " "Inferred latch for \"instruction_operation\[0\]\" at instruction_register.vhd(42)" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781002 "|Toplevel|data_path:Datapath|instruction_register:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_operation\[1\] instruction_register.vhd(42) " "Inferred latch for \"instruction_operation\[1\]\" at instruction_register.vhd(42)" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781002 "|Toplevel|data_path:Datapath|instruction_register:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_zero instruction_register.vhd(42) " "Inferred latch for \"instruction_zero\" at instruction_register.vhd(42)" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781002 "|Toplevel|data_path:Datapath|instruction_register:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_carry instruction_register.vhd(42) " "Inferred latch for \"instruction_carry\" at instruction_register.vhd(42)" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781002 "|Toplevel|data_path:Datapath|instruction_register:ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder data_path:Datapath\|PriorityEncoder:PE " "Elaborating entity \"PriorityEncoder\" for hierarchy \"data_path:Datapath\|PriorityEncoder:PE\"" {  } { { "data_path.vhd" "PE" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652334781003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file data_path:Datapath\|reg_file:RF " "Elaborating entity \"reg_file\" for hierarchy \"data_path:Datapath\|reg_file:RF\"" {  } { { "data_path.vhd" "RF" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652334781004 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_0 reg_file.vhd(92) " "VHDL Process Statement warning at reg_file.vhd(92): signal \"reg_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781007 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_1 reg_file.vhd(94) " "VHDL Process Statement warning at reg_file.vhd(94): signal \"reg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781007 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_2 reg_file.vhd(96) " "VHDL Process Statement warning at reg_file.vhd(96): signal \"reg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781007 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_3 reg_file.vhd(98) " "VHDL Process Statement warning at reg_file.vhd(98): signal \"reg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781007 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_4 reg_file.vhd(100) " "VHDL Process Statement warning at reg_file.vhd(100): signal \"reg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_5 reg_file.vhd(102) " "VHDL Process Statement warning at reg_file.vhd(102): signal \"reg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_6 reg_file.vhd(104) " "VHDL Process Statement warning at reg_file.vhd(104): signal \"reg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_7 reg_file.vhd(106) " "VHDL Process Statement warning at reg_file.vhd(106): signal \"reg_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_0 reg_file.vhd(110) " "VHDL Process Statement warning at reg_file.vhd(110): signal \"reg_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_1 reg_file.vhd(112) " "VHDL Process Statement warning at reg_file.vhd(112): signal \"reg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_2 reg_file.vhd(114) " "VHDL Process Statement warning at reg_file.vhd(114): signal \"reg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_3 reg_file.vhd(116) " "VHDL Process Statement warning at reg_file.vhd(116): signal \"reg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_4 reg_file.vhd(118) " "VHDL Process Statement warning at reg_file.vhd(118): signal \"reg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_5 reg_file.vhd(120) " "VHDL Process Statement warning at reg_file.vhd(120): signal \"reg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_6 reg_file.vhd(122) " "VHDL Process Statement warning at reg_file.vhd(122): signal \"reg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_7 reg_file.vhd(124) " "VHDL Process Statement warning at reg_file.vhd(124): signal \"reg_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out_1_var reg_file.vhd(85) " "VHDL Process Statement warning at reg_file.vhd(85): inferring latch(es) for signal or variable \"data_out_1_var\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out_2_var reg_file.vhd(85) " "VHDL Process Statement warning at reg_file.vhd(85): inferring latch(es) for signal or variable \"data_out_2_var\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[0\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[0\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[1\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[1\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[2\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[2\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[3\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[3\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[4\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[4\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[5\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[5\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[6\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[6\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[7\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[7\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[8\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[8\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[9\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[9\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[10\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[10\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[11\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[11\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[12\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[12\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[13\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[13\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[14\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[14\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[15\] reg_file.vhd(90) " "Inferred latch for \"data_out_2_var\[15\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[0\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[0\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[1\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[1\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781008 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[2\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[2\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[3\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[3\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[4\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[4\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[5\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[5\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[6\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[6\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[7\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[7\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[8\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[8\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[9\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[9\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[10\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[10\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[11\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[11\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[12\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[12\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[13\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[13\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[14\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[14\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[15\] reg_file.vhd(90) " "Inferred latch for \"data_out_1_var\[15\]\" at reg_file.vhd(90)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 "|Toplevel|data_path:Datapath|reg_file:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU data_path:Datapath\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"data_path:Datapath\|ALU:ALU1\"" {  } { { "data_path.vhd" "ALU1" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652334781009 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_sig alu.vhd(36) " "VHDL Process Statement warning at alu.vhd(36): inferring latch(es) for signal or variable \"alu_out_sig\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652334781011 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[0\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[0\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781011 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[1\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[1\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781011 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[2\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[2\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781011 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[3\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[3\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[4\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[4\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[5\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[5\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[6\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[6\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[7\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[7\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[8\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[8\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[9\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[9\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[10\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[10\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[11\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[11\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[12\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[12\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[13\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[13\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[14\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[14\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[15\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[15\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[16\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[16\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 "|Toplevel|data_path:Datapath|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_data data_path:Datapath\|register_data:T1 " "Elaborating entity \"register_data\" for hierarchy \"data_path:Datapath\|register_data:T1\"" {  } { { "data_path.vhd" "T1" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652334781012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory data_path:Datapath\|memory:Mem " "Elaborating entity \"memory\" for hierarchy \"data_path:Datapath\|memory:Mem\"" {  } { { "data_path.vhd" "Mem" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652334781015 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_block memory.vhd(179) " "VHDL Process Statement warning at memory.vhd(179): signal \"memory_block\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/memory.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781034 "|Toplevel|data_path:Datapath|memory:Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address_in memory.vhd(179) " "VHDL Process Statement warning at memory.vhd(179): signal \"address_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/memory.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781034 "|Toplevel|data_path:Datapath|memory:Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:FSM_control " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:FSM_control\"" {  } { { "Toplevel.vhdl" "FSM_control" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Toplevel.vhdl" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652334781035 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE0 RISC.vhd(217) " "VHDL Process Statement warning at RISC.vhd(217): signal \"PE0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/RISC.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781039 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE0 RISC.vhd(227) " "VHDL Process Statement warning at RISC.vhd(227): signal \"PE0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/RISC.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652334781039 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nrf_a2 RISC.vhd(288) " "Verilog HDL or VHDL warning at RISC.vhd(288): object \"nrf_a2\" assigned a value but never read" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/RISC.vhd" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652334781039 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:Datapath\|adr3_write\[1\] " "LATCH primitive \"data_path:Datapath\|adr3_write\[1\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 185 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652334781641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:Datapath\|adr3_write\[2\] " "LATCH primitive \"data_path:Datapath\|adr3_write\[2\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 185 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652334781641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "data_path:Datapath\|adr3_write\[0\] " "LATCH primitive \"data_path:Datapath\|adr3_write\[0\]\" is permanently enabled" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 185 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652334781642 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2287 " "2287 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652334783428 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Toplevel.vhdl" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Toplevel.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652334783458 "|TopLevel|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Toplevel.vhdl" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Toplevel.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652334783458 "|TopLevel|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652334783458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652334783459 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652334783459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652334783459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652334783587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 12 11:23:03 2022 " "Processing ended: Thu May 12 11:23:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652334783587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652334783587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652334783587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334783587 ""}
