Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Dec  3 14:46:55 2021
| Host         : lhcelec01 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file MercuryXU5_EndcapSL_utilization_placed.rpt -pb MercuryXU5_EndcapSL_utilization_placed.pb
| Design       : MercuryXU5_EndcapSL
| Device       : xczu5evsfvc784-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 7732 |     0 |    117120 |  6.60 |
|   LUT as Logic             | 6727 |     0 |    117120 |  5.74 |
|   LUT as Memory            | 1005 |     0 |     57600 |  1.74 |
|     LUT as Distributed RAM |  560 |     0 |           |       |
|     LUT as Shift Register  |  445 |     0 |           |       |
| CLB Registers              | 9160 |     0 |    234240 |  3.91 |
|   Register as Flip Flop    | 9160 |     0 |    234240 |  3.91 |
|   Register as Latch        |    0 |     0 |    234240 |  0.00 |
| CARRY8                     |   24 |     0 |     14640 |  0.16 |
| F7 Muxes                   |    8 |     0 |     58560 |  0.01 |
| F8 Muxes                   |    0 |     0 |     29280 |  0.00 |
| F9 Muxes                   |    0 |     0 |     14640 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 62    |          Yes |           - |          Set |
| 176   |          Yes |           - |        Reset |
| 407   |          Yes |         Set |            - |
| 8515  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1630 |     0 |     14640 | 11.13 |
|   CLBL                                     |  676 |     0 |           |       |
|   CLBM                                     |  954 |     0 |           |       |
| LUT as Logic                               | 6727 |     0 |    117120 |  5.74 |
|   using O5 output only                     |  443 |       |           |       |
|   using O6 output only                     | 4356 |       |           |       |
|   using O5 and O6                          | 1928 |       |           |       |
| LUT as Memory                              | 1005 |     0 |     57600 |  1.74 |
|   LUT as Distributed RAM                   |  560 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   16 |       |           |       |
|     using O5 and O6                        |  544 |       |           |       |
|   LUT as Shift Register                    |  445 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  413 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
| CLB Registers                              | 9160 |     0 |    234240 |  3.91 |
|   Register driven from within the CLB      | 5737 |       |           |       |
|   Register driven from outside the CLB     | 3423 |       |           |       |
|     LUT in front of the register is unused | 2404 |       |           |       |
|     LUT in front of the register is used   | 1019 |       |           |       |
| Unique Control Sets                        |  795 |       |     29280 |  2.72 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  2.5 |     0 |       144 |  1.74 |
|   RAMB36/FIFO*    |    2 |     0 |       144 |  1.39 |
|     RAMB36E2 only |    2 |       |           |       |
|   RAMB18          |    1 |     0 |       288 |  0.35 |
|     RAMB18E2 only |    1 |       |           |       |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1248 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   44 |    44 |       252 | 17.46 |
| HPIOB_M          |    2 |     2 |        72 |  2.78 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    2 |     2 |        72 |  2.78 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |   17 |    17 |        48 | 35.42 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |   13 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_S          |   20 |    20 |        48 | 41.67 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |   17 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    3 |     3 |        12 | 25.00 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   15 |     1 |       352 |  4.26 |
|   BUFGCE             |    6 |     1 |       112 |  5.36 |
|   BUFGCE_DIV         |    1 |     0 |        16 |  6.25 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFG_PS            |    2 |     0 |        96 |  2.08 |
|   BUFGCTRL*          |    3 |     0 |        32 |  9.38 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 8515 |            Register |
| LUT6       | 2893 |                 CLB |
| LUT3       | 1759 |                 CLB |
| LUT4       | 1527 |                 CLB |
| LUT5       | 1393 |                 CLB |
| RAMD32     |  952 |                 CLB |
| LUT2       |  757 |                 CLB |
| FDSE       |  407 |            Register |
| LUT1       |  326 |                 CLB |
| SRLC32E    |  238 |                 CLB |
| SRL16E     |  237 |                 CLB |
| FDCE       |  176 |            Register |
| RAMS32     |  136 |                 CLB |
| FDPE       |   62 |            Register |
| OBUF       |   36 |                 I/O |
| CARRY8     |   24 |                 CLB |
| RAMD64E    |   16 |                 CLB |
| MUXF7      |    8 |                 CLB |
| INBUF      |    8 |                 I/O |
| IBUFCTRL   |    8 |              Others |
| OSERDESE3  |    6 |                 I/O |
| BUFGCE     |    6 |               Clock |
| IDDRE1     |    5 |            Register |
| BUFGCTRL   |    3 |               Clock |
| SRLC16E    |    2 |                 CLB |
| RAMB36E2   |    2 |           Block Ram |
| BUFG_PS    |    2 |               Clock |
| RAMB18E2   |    1 |           Block Ram |
| PS8        |    1 |            Advanced |
| OBUFT      |    1 |                 I/O |
| MMCME4_ADV |    1 |               Clock |
| BUFGCE_DIV |    1 |               Clock |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| xsdbm                      |    1 |
| design_1_zynq_ultra_ps_e_1 |    1 |
| design_1_rst_ps8_99M_1     |    1 |
| design_1_led_1             |    1 |
| design_1_ila_0_0           |    1 |
| design_1_debug_bridge_2_0  |    1 |
| design_1_debug_bridge_1_0  |    1 |
| design_1_debug_bridge_0_0  |    1 |
| design_1_clk_wiz_0_0       |    1 |
| design_1_blk_mem_gen_0_1   |    1 |
| design_1_axi_smc_1         |    1 |
| design_1_axi_bram_ctrl_0_1 |    1 |
| bd_c443_bsip_0             |    1 |
| bd_c443_bs_switch_2        |    1 |
| bd_c443_bs_switch_1_0      |    1 |
| bd_c443_bs_mux_0           |    1 |
| bd_c443_axi_jtag_0         |    1 |
| bd_04e2_axi_jtag_0         |    1 |
| bd_0412_lut_buffer_0       |    1 |
+----------------------------+------+


