0.6
2018.2
Jun 14 2018
20:41:02
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1653945087,verilog,,,,glbl,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sim_1/new/TestSeq.v,1654040667,verilog,,,,TestSeq,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/sim/Conv1_Weights.v,1654040499,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/sim/MemBlk_3.v,,Conv1_Weights,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/sim/Conv2_Weights.v,1654040496,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/sim/Conv1_Weights.v,,Conv2_Weights,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/sim/DenseW0.v,1654040492,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/sim/Conv2_Weights.v,,DenseW0,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/sim/DenseW1.v,1654040489,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/sim/DenseW0.v,,DenseW1,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/sim/DenseW2.v,1654040486,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/sim/DenseW1.v,,DenseW2,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/sim/DenseW3.v,1654040482,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/sim/DenseW2.v,,DenseW3,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/sim/DenseW4.v,1654040477,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/sim/DenseW3.v,,DenseW4,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/sim/MemBlk_1.v,1654002989,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v,,MemBlk_1,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/sim/MemBlk_2.v,1654002989,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/sim/MemBlk_1.v,,MemBlk_2,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/sim/MemBlk_3.v,1654002989,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/sim/MemBlk_2.v,,MemBlk_3,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v,1654025261,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v,,AdderTree,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v,1654040326,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v,,ControlUnit,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v,1654025261,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v,,Conv_Layer_Seq,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v,1654025261,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v,,Convolution,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v,1654040326,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v,,Dense_Seq,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v,1653854776,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v,,EMB_Layer,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v,1652448727,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v,,MaxComp,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v,1653754202,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v,,MaxPoolLayer,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v,1651444353,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v,,MaxPoolUnit,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v,1653945107,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v,,Register,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v,1653945107,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v,,RegisterFile,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v,1654040613,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v,,Top_Sequential_model,,,,,,,,
E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v,1652448727,verilog,,E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sim_1/new/TestSeq.v,,mux_emb,,,,,,,,
