<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3999' type='llvm::SDValue llvm::TargetLowering::scalarizeVectorLoad(llvm::LoadSDNode * LD, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3996'>/// Turn load of vector type into a load of the individual elements.
  /// \param LD load to expand
  /// \returns MERGE_VALUEs of the scalar loads with their chains.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='735' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer10ExpandLoadEN4llvm7SDValueE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='5148' ll='5184' type='llvm::SDValue llvm::TargetLowering::scalarizeVectorLoad(llvm::LoadSDNode * LD, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='5330' u='c' c='_ZNK4llvm14TargetLowering19expandUnalignedLoadEPNS_10LoadSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1448' u='c' c='_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2974' u='c' c='_ZNK4llvm20AMDGPUTargetLowering18performLoadCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1462' u='c' c='_ZNK4llvm18R600TargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6847' u='c' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
