{
	"author": ["Joseph Lis", "Daniel Gajski"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/LisG89",
	"ee": "http://doi.acm.org/10.1145/74382.74486",
	"pages": "606-609",
	"title": "VHDL Synthesis Using Structured Modeling",
	"type": "inproceedings",
	"url": "db/conf/dac/dac89.html#LisG89",
	"year": "1989"
}
