// Licensed under the Apache-2.0 license.
//
// generated by registers_generator with caliptra-ss repo at a621fff9df7015821eda6f7f73265fef74a01375
//
pub const FLASH_CTRL_ADDR: u32 = 0x7000_0000;
pub mod bits {
    //! Types that represent individual registers (bitfields).
    use tock_registers::register_bitfields;
    register_bitfields! {
        u32,
            pub Control [
                /// "0" = Read page , "1" = Write Page, "2" Erase Page
                Op OFFSET(1) NUMBITS(2) [],
                /// Start the operation
                Start OFFSET(0) NUMBITS(1) [],
            ],
            pub CtrlRegwen [
                /// This register ensures the contents of CONTROL cannot be changed by software once a flash operation has begun. \
                /// This bit defaults to 1 and is set to 0 by hardware when flash operation is initiated. When the controller completes the flash operation, \
                /// It unlocks whenever the existing flash operation completes, regardless of success or error.
                En OFFSET(0) NUMBITS(1) [],
            ],
            pub InterruptEnable [
                /// Enable error interrupt
                Error OFFSET(0) NUMBITS(1) [],
                /// Enable event interrupt
                Event OFFSET(1) NUMBITS(1) [],
            ],
            pub InterruptState [
                /// Error-related interrupts
                Error OFFSET(0) NUMBITS(1) [],
                /// Event-related interrupts
                Event OFFSET(1) NUMBITS(1) [],
            ],
            pub OpStatus [
                /// Flash operation error. Set by HW, cleared by SW .
                /// "0" = Read Error , "1" = Write Error, "2" Erase Error
                Err OFFSET(1) NUMBITS(3) [],
                /// Flash operation done. Set by HW, cleared by SW
                Done OFFSET(0) NUMBITS(1) [],
            ],
    }
}
pub mod regs {
    //! Types that represent registers.
    use tock_registers::register_structs;
    register_structs! {
        pub FlashCtrl {
            (0x0 => pub interrupt_state: tock_registers::registers::ReadWrite<u32, crate::flash_ctrl::bits::InterruptState::Register>),
            (0x4 => pub interrupt_enable: tock_registers::registers::ReadWrite<u32, crate::flash_ctrl::bits::InterruptEnable::Register>),
            (0x8 => pub page_size: tock_registers::registers::ReadWrite<u32>),
            (0xc => pub page_num: tock_registers::registers::ReadWrite<u32>),
            (0x10 => pub page_addr: tock_registers::registers::ReadWrite<u32>),
            (0x14 => pub control: tock_registers::registers::ReadWrite<u32, crate::flash_ctrl::bits::Control::Register>),
            (0x18 => pub op_status: tock_registers::registers::ReadWrite<u32, crate::flash_ctrl::bits::OpStatus::Register>),
            (0x1c => pub ctrl_regwen: tock_registers::registers::ReadOnly<u32, crate::flash_ctrl::bits::CtrlRegwen::Register>),
            (0x20 => @END),
        }
    }
}
