Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:32:37 2022
****************************************


  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3366 &   8.9199 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5435   1.0500            2.2255 &  11.1454 r
  mprj/o_q[161] (net)                                    2   0.0155 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5435   1.0500   0.0000   0.0007 &  11.1461 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9736   1.0500            2.2588 &  13.4048 r
  mprj/o_q_dly[161] (net)                                2   0.0302 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9757   1.0500   0.0000   0.0048 &  13.4097 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          18.5744   1.0500           10.8253 &  24.2350 r
  mprj/io_oeb[24] (net)                                  1   0.6418 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.2350 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                   23.9169  18.6080   1.0500  12.6138  13.7664 &  38.0014 r
  data arrival time                                                                                                 38.0014

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -38.0014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -30.1014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.8096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.8096 

  slack (with derating applied) (VIOLATED)                                                              -30.1014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -28.2918 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.2087   1.0500   0.0000   3.4411 &   8.0244 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3542   1.0500            2.0987 &  10.1231 r
  mprj/o_q[53] (net)                                     1   0.0082 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3542   1.0500   0.0000   0.0004 &  10.1235 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.0179   1.0500            2.2585 &  12.3820 r
  mprj/o_q_dly[53] (net)                                 2   0.0318 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1690   1.0202   1.0500   0.0679   0.0752 &  12.4572 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           15.4170   1.0500            9.1265 &  21.5837 r
  mprj/la_data_out[21] (net)                             1   0.5349 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.5837 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                              19.8387  15.4350   1.0500  10.9059  11.7843 &  33.3680 r
  data arrival time                                                                                                 33.3680

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -33.3680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -25.4681

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.5890 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.5890 

  slack (with derating applied) (VIOLATED)                                                              -25.4681 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -23.8791 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.7011   1.0500   0.0000   1.2154 &   5.7987 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2677   1.0500            2.0147 &   7.8133 r
  mprj/o_q[139] (net)                                    1   0.0048 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2677   1.0500   0.0000   0.0001 &   7.8135 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1775   1.0500            2.3421 &  10.1556 r
  mprj/o_q_dly[139] (net)                                2   0.0376 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1453   1.1814   1.0500   0.0577   0.0669 &  10.2225 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          19.3896   1.0500           11.1697 &  21.3922 r
  mprj/io_oeb[2] (net)                                   1   0.6733 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  21.3922 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                    20.2827  19.4471   1.0500   8.6135   9.7700 &  31.1622 r
  data arrival time                                                                                                 31.1622

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -31.1622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -23.2622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.4839 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.4839 

  slack (with derating applied) (VIOLATED)                                                              -23.2622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -21.7783 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4029   1.0500   0.0000   4.4706 &   9.0539 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6533   1.0500            2.2973 &  11.3512 r
  mprj/o_q[134] (net)                                    2   0.0198 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1126   0.6533   1.0500   0.0450   0.0480 &  11.3992 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.8617   1.0500            2.7906 &  14.1898 r
  mprj/o_q_dly[134] (net)                                2   0.0622 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.9573   1.8619   1.0500   0.3743   0.4037 &  14.5935 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          18.1159   1.0500           10.4471 &  25.0406 r
  mprj/io_out[35] (net)                                  1   0.6278 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.0406 r
  io_out[35] (net) 
  io_out[35] (out)                                                   12.5519  18.1721   1.0500   5.1213   6.0975 &  31.1381 r
  data arrival time                                                                                                 31.1381

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -31.1381
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -23.2381

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.4828 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.4828 

  slack (with derating applied) (VIOLATED)                                                              -23.2381 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -21.7554 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3907   1.0500   0.0000   4.2987 &   8.8820 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5726   1.0500            2.2445 &  11.1265 r
  mprj/o_q[160] (net)                                    2   0.0167 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1351   0.5726   1.0500   0.0551   0.0585 &  11.1850 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9532   1.0500            2.2529 &  13.4379 r
  mprj/o_q_dly[160] (net)                                2   0.0297 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0964   0.9532   1.0500   0.0379   0.0410 &  13.4788 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          15.1487   1.0500            8.8988 &  22.3777 r
  mprj/io_oeb[23] (net)                                  1   0.5229 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  22.3777 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                   15.3091  15.1762   1.0500   6.5026   7.2600 &  29.6377 r
  data arrival time                                                                                                 29.6377

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -29.6377
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -21.7377

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.4113 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.4113 

  slack (with derating applied) (VIOLATED)                                                              -21.7377 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -20.3264 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4075   1.0500   0.0000   4.5977 &   9.1809 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4649   1.0500            2.1744 &  11.3554 r
  mprj/o_q[169] (net)                                    2   0.0125 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0648   0.4649   1.0500   0.0259   0.0276 &  11.3830 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8557   1.0500            2.1785 &  13.5615 r
  mprj/o_q_dly[169] (net)                                2   0.0260 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0651   0.8557   1.0500   0.0250   0.0274 &  13.5889 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          16.3561   1.0500            9.4701 &  23.0590 r
  mprj/io_oeb[32] (net)                                  1   0.5672 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.0590 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                   13.9309  16.4006   1.0500   5.5159   6.3762 &  29.4352 r
  data arrival time                                                                                                 29.4352

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -29.4352
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -21.5352

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.4017 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.4017 

  slack (with derating applied) (VIOLATED)                                                              -21.5352 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -20.1335 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4051   1.0500   0.0000   4.5140 &   9.0973 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5435   1.0500            2.2257 &  11.3230 r
  mprj/o_q[133] (net)                                    2   0.0155 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0592   0.5435   1.0500   0.0239   0.0258 &  11.3487 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.5208   1.0500            2.5846 &  13.9333 r
  mprj/o_q_dly[133] (net)                                2   0.0500 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2353   1.5209   1.0500   0.0894   0.1013 &  14.0346 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          16.6751   1.0500            9.6458 &  23.6804 r
  mprj/io_out[34] (net)                                  1   0.5779 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.6804 r
  io_out[34] (net) 
  io_out[34] (out)                                                    9.5185  16.7303   1.0500   3.8859   4.7461 &  28.4265 r
  data arrival time                                                                                                 28.4265

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -28.4265
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -20.5265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.3536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.3536 

  slack (with derating applied) (VIOLATED)                                                              -20.5265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -19.1729 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4036   1.0500   0.0000   4.4822 &   9.0655 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4494   1.0500            2.1643 &  11.2298 r
  mprj/o_q[168] (net)                                    2   0.0119 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4494   1.0500   0.0000   0.0004 &  11.2302 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8704   1.0500            2.1853 &  13.4156 r
  mprj/o_q_dly[168] (net)                                2   0.0266 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8704   1.0500   0.0000   0.0010 &  13.4166 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          15.6689   1.0500            9.1051 &  22.5217 r
  mprj/io_oeb[31] (net)                                  1   0.5437 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  22.5217 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                   11.3731  15.7093   1.0500   4.5517   5.3184 &  27.8401 r
  data arrival time                                                                                                 27.8401

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -27.8401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -19.9401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.3257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.3257 

  slack (with derating applied) (VIOLATED)                                                              -19.9401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -18.6144 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3364 &   8.9197 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5134   1.0500            2.2059 &  11.1256 r
  mprj/o_q[123] (net)                                    2   0.0144 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0370   0.5134   1.0500   0.0148   0.0161 &  11.1417 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.2669   1.0500            2.4304 &  13.5722 r
  mprj/o_q_dly[123] (net)                                2   0.0409 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3867   1.2701   1.0500   0.1543   0.1680 &  13.7402 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.8800   1.0500            8.1580 &  21.8982 r
  mprj/io_out[24] (net)                                  1   0.4820 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.8982 r
  io_out[24] (net) 
  io_out[24] (out)                                                   12.1163  13.9100   1.0500   4.9927   5.6586 &  27.5568 r
  data arrival time                                                                                                 27.5568

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -27.5568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -19.6568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.3122 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.3122 

  slack (with derating applied) (VIOLATED)                                                              -19.6568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -18.3446 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4075   1.0500   0.0000   4.5976 &   9.1809 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6745   1.0500            2.3101 &  11.4910 r
  mprj/o_q[136] (net)                                    2   0.0206 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0918   0.6745   1.0500   0.0368   0.0395 &  11.5305 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.8428   1.0500            2.7823 &  14.3127 r
  mprj/o_q_dly[136] (net)                                2   0.0616 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.7393   1.8430   1.0500   0.3023   0.3267 &  14.6395 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          16.0798   1.0500            9.2423 &  23.8818 r
  mprj/io_out[37] (net)                                  1   0.5553 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.8818 r
  io_out[37] (net) 
  io_out[37] (out)                                                    5.4660  16.1531   1.0500   2.2064   3.0654 &  26.9471 r
  data arrival time                                                                                                 26.9471

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.9471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -19.0471

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2832 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2832 

  slack (with derating applied) (VIOLATED)                                                              -19.0471 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -17.7639 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  12.1575   1.0500   0.0000   0.7619 &   5.3452 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.7055   1.0500            2.2890 &   7.6343 r
  mprj/o_q[9] (net)                                      2   0.0217 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.7055   1.0500   0.0000   0.0009 &   7.6351 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            1.0078   1.0500            2.2938 &   9.9289 r
  mprj/o_q_dly[9] (net)                                  2   0.0317 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1389   1.0078   1.0500   0.0567   0.0608 &   9.9897 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            15.5134   1.0500            9.0741 &  19.0638 r
  mprj/wbs_dat_o[9] (net)                                1   0.5394 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  19.0638 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                 16.1724  15.5465   1.0500   7.0674   7.8807 &  26.9445 r
  data arrival time                                                                                                 26.9445

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.9445
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -19.0445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2831 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2831 

  slack (with derating applied) (VIOLATED)                                                              -19.0445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -17.7614 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3888   1.0500   0.0000   4.2795 &   8.8628 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9205   1.0500            2.4501 &  11.3129 r
  mprj/o_q[59] (net)                                     2   0.0292 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.6124   0.9232   1.0500   0.2470   0.2627 &  11.5756 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4788   1.0500            1.9694 &  13.5449 r
  mprj/o_q_dly[59] (net)                                 2   0.0116 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4788   1.0500   0.0000   0.0004 &  13.5453 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.8494   1.0500            7.0250 &  20.5703 r
  mprj/la_data_out[27] (net)                             1   0.4093 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.5703 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                              12.9465  11.8648   1.0500   5.7462   6.3108 &  26.8811 r
  data arrival time                                                                                                 26.8811

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.8811
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -18.9811

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2801 

  slack (with derating applied) (VIOLATED)                                                              -18.9811 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -17.7010 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.0175   1.0500   0.0000   3.0063 &   7.5896 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5797   1.0500            2.2427 &   9.8323 r
  mprj/o_q[37] (net)                                     2   0.0170 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1593   0.5797   1.0500   0.0649   0.0689 &   9.9012 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8203   1.0500            2.1717 &  12.0729 r
  mprj/o_q_dly[37] (net)                                 2   0.0247 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0888   0.8203   1.0500   0.0360   0.0387 &  12.1116 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           12.7711   1.0500            7.5694 &  19.6810 r
  mprj/la_data_out[5] (net)                              1   0.4410 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &  19.6810 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                               14.5856  12.7905   1.0500   6.4626   7.1058 &  26.7867 r
  data arrival time                                                                                                 26.7867

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.7867
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -18.8867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2756 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2756 

  slack (with derating applied) (VIOLATED)                                                              -18.8867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -17.6112 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4079   1.0500   0.0000   4.6981 &   9.2814 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7044   1.0500            2.3274 &  11.6088 r
  mprj/o_q[96] (net)                                     2   0.0217 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2670   0.7044   1.0500   0.1077   0.1140 &  11.7228 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5823   1.0500            2.0265 &  13.7493 r
  mprj/o_q_dly[96] (net)                                 2   0.0156 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5823   1.0500   0.0000   0.0005 &  13.7498 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           13.0213   1.0500            7.6217 &  21.3715 r
  mprj/irq[0] (net)                                      1   0.4512 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &  21.3715 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                  11.0830  13.0477   1.0500   4.5528   5.1732 &  26.5448 r
  data arrival time                                                                                                 26.5448

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.5448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -18.6448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2640 

  slack (with derating applied) (VIOLATED)                                                              -18.6448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -17.3807 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4076   1.0500   0.0000   4.7112 &   9.2945 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8606   1.0500            2.4181 &  11.7127 r
  mprj/o_q[93] (net)                                     2   0.0272 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0838   0.8606   1.0500   0.0316   0.0346 &  11.7473 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5718   1.0500            2.0282 &  13.7754 r
  mprj/o_q_dly[93] (net)                                 2   0.0152 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1193   0.5718   1.0500   0.0485   0.0514 &  13.8268 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           13.1419   1.0500            7.7420 &  21.5688 r
  mprj/la_data_out[61] (net)                             1   0.4532 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.5688 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               9.9533  13.1624   1.0500   4.0524   4.6174 &  26.1863 r
  data arrival time                                                                                                 26.1863

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.1863
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -18.2863

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2470 

  slack (with derating applied) (VIOLATED)                                                              -18.2863 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -17.0393 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4028   1.0500   0.0000   4.4718 &   9.0551 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4519   1.0500            2.1659 &  11.2210 r
  mprj/o_q[170] (net)                                    2   0.0120 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0533   0.4519   1.0500   0.0211   0.0226 &  11.2436 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1595   1.0500            2.3584 &  13.6020 r
  mprj/o_q_dly[170] (net)                                2   0.0370 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0987   1.1633   1.0500   0.0393   0.0470 &  13.6490 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          15.1867   1.0500            8.8556 &  22.5046 r
  mprj/io_oeb[33] (net)                                  1   0.5271 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  22.5046 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    6.6024  15.2284   1.0500   2.6809   3.3732 &  25.8778 r
  data arrival time                                                                                                 25.8778

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.8778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.9778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2323 

  slack (with derating applied) (VIOLATED)                                                              -17.9778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.7455 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3923   1.0500   0.0000   4.3191 &   8.9024 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9141   1.0500            2.4461 &  11.3485 r
  mprj/o_q[66] (net)                                     2   0.0289 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2432   0.9168   1.0500   0.0923   0.1006 &  11.4491 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4219   1.0500            1.9309 &  13.3799 r
  mprj/o_q_dly[66] (net)                                 1   0.0094 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0447   0.4219   1.0500   0.0182   0.0195 &  13.3995 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.7165   1.0500            6.9397 &  20.3391 r
  mprj/la_data_out[34] (net)                             1   0.4047 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.3391 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                              11.3303  11.7324   1.0500   4.8232   5.3452 &  25.6843 r
  data arrival time                                                                                                 25.6843

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.6843
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.7843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2231 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2231 

  slack (with derating applied) (VIOLATED)                                                              -17.7843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.5613 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3888   1.0500   0.0000   4.2793 &   8.8625 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            1.0091   1.0500            2.5008 &  11.3633 r
  mprj/o_q[65] (net)                                     2   0.0323 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   1.0116   1.0500   0.0000   0.0039 &  11.3672 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3351   1.0500            1.8724 &  13.2397 r
  mprj/o_q_dly[65] (net)                                 1   0.0061 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0067   0.3351   1.0500   0.0027   0.0031 &  13.2428 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.7440   1.0500            6.9440 &  20.1868 r
  mprj/la_data_out[33] (net)                             1   0.4058 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.1868 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                              11.3702  11.7601   1.0500   4.8423   5.3661 &  25.5529 r
  data arrival time                                                                                                 25.5529

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.5529
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.6529

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2168 

  slack (with derating applied) (VIOLATED)                                                              -17.6529 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.4361 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3682   1.0500   0.0000   4.0784 &   8.6617 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8833   1.0500            2.4279 &  11.0896 r
  mprj/o_q[58] (net)                                     2   0.0278 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2196   0.8860   1.0500   0.0898   0.0979 &  11.1875 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3481   1.0500            1.8753 &  13.0628 r
  mprj/o_q_dly[58] (net)                                 1   0.0066 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3481   1.0500   0.0000   0.0003 &  13.0631 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.7643   1.0500            6.9466 &  20.0097 r
  mprj/la_data_out[26] (net)                             1   0.4061 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.0097 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                              11.2890  11.7818   1.0500   4.7916   5.3193 &  25.3290 r
  data arrival time                                                                                                 25.3290

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.3290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.4290

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2061 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2061 

  slack (with derating applied) (VIOLATED)                                                              -17.4290 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.2229 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.2122   1.0500   0.0000   3.4552 &   8.0385 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3530   1.0500            2.0979 &  10.1364 r
  mprj/o_q[42] (net)                                     1   0.0081 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1021   0.3530   1.0500   0.0397   0.0419 &  10.1783 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8185   1.0500            2.1395 &  12.3178 r
  mprj/o_q_dly[42] (net)                                 2   0.0246 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2631   0.8185   1.0500   0.1054   0.1118 &  12.4296 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           12.0306   1.0500            7.1539 &  19.5835 r
  mprj/la_data_out[10] (net)                             1   0.4153 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.5835 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                              12.0307  12.0486   1.0500   5.1837   5.7375 &  25.3210 r
  data arrival time                                                                                                 25.3210

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.3210
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.4210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2058 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2058 

  slack (with derating applied) (VIOLATED)                                                              -17.4210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.2153 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.1041   1.0500   0.0000   1.6676 &   6.2509 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5814   1.0500            2.2281 &   8.4790 r
  mprj/o_q[49] (net)                                     2   0.0170 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1107   0.5814   1.0500   0.0449   0.0478 &   8.5267 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3878   1.0500            1.8886 &  10.4154 r
  mprj/o_q_dly[49] (net)                                 1   0.0081 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3878   1.0500   0.0000   0.0004 &  10.4157 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           12.2319   1.0500            7.2136 &  17.6293 r
  mprj/la_data_out[17] (net)                             1   0.4222 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.6293 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              14.9710  12.2504   1.0500   6.9514   7.5980 &  25.2273 r
  data arrival time                                                                                                 25.2273

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.2273
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.3273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2013 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2013 

  slack (with derating applied) (VIOLATED)                                                              -17.3273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.1260 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3771   1.0500   0.0000   4.1541 &   8.7374 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8146   1.0500            2.3910 &  11.1284 r
  mprj/o_q[64] (net)                                     2   0.0256 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4380   0.8147   1.0500   0.1762   0.1864 &  11.3147 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5079   1.0500            1.9829 &  13.2976 r
  mprj/o_q_dly[64] (net)                                 1   0.0128 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1618   0.5079   1.0500   0.0655   0.0693 &  13.3670 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.3429   1.0500            6.7311 &  20.0980 r
  mprj/la_data_out[32] (net)                             1   0.3912 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.0980 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                              10.7053  11.3591   1.0500   4.5174   5.0213 &  25.1193 r
  data arrival time                                                                                                 25.1193

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.1193
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.2193

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1962 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1962 

  slack (with derating applied) (VIOLATED)                                                              -17.2193 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.0231 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4063   1.0500   0.0000   4.5475 &   9.1308 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5105   1.0500            2.2042 &  11.3350 r
  mprj/o_q[173] (net)                                    2   0.0143 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5105   1.0500   0.0000   0.0006 &  11.3356 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.3697   1.0500            2.4904 &  13.8259 r
  mprj/o_q_dly[173] (net)                                2   0.0446 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0685   1.3747   1.0500   0.0266   0.0350 &  13.8610 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.8208   1.0500            8.5431 &  22.4040 r
  mprj/io_oeb[36] (net)                                  1   0.5118 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  22.4040 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    4.6259  14.8914   1.0500   1.8728   2.6570 &  25.0610 r
  data arrival time                                                                                                 25.0610

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.0610
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.1610

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1934 

  slack (with derating applied) (VIOLATED)                                                              -17.1610 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.9677 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4082   1.0500   0.0000   4.6727 &   9.2560 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            1.1123   1.0500            2.5598 &  11.8158 r
  mprj/o_q[89] (net)                                     2   0.0359 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  1.1733   1.1112   1.0500   0.5113   0.5400 &  12.3558 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.1082   1.0500            2.3752 &  14.7310 r
  mprj/o_q_dly[89] (net)                                 2   0.0354 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.6446   1.1083   1.0500   0.2574   0.2716 &  15.0027 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.3141   1.0500            6.7941 &  21.7967 r
  mprj/la_data_out[57] (net)                             1   0.3913 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.7967 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               6.8803  11.3299   1.0500   2.8064   3.2359 &  25.0327 r
  data arrival time                                                                                                 25.0327

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.0327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.1327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1920 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1920 

  slack (with derating applied) (VIOLATED)                                                              -17.1327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.9406 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3760   1.0500   0.0000   4.1432 &   8.7265 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7676   1.0500            2.3636 &  11.0901 r
  mprj/o_q[63] (net)                                     2   0.0239 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4589   0.7676   1.0500   0.1827   0.1930 &  11.2831 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6337   1.0500            2.0644 &  13.3475 r
  mprj/o_q_dly[63] (net)                                 2   0.0176 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6337   1.0500   0.0000   0.0007 &  13.3482 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.6731   1.0500            6.9119 &  20.2601 r
  mprj/la_data_out[31] (net)                             1   0.4019 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.2601 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                              10.2641  11.6939   1.0500   4.2397   4.7539 &  25.0139 r
  data arrival time                                                                                                 25.0139

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.0139
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.1139

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1911 

  slack (with derating applied) (VIOLATED)                                                              -17.1139 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.9228 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3018   1.0500   0.0000   3.9151 &   8.4984 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9017   1.0500            2.4375 &  10.9359 r
  mprj/o_q[61] (net)                                     2   0.0285 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1574   0.9043   1.0500   0.0606   0.0671 &  11.0029 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4330   1.0500            1.9377 &  12.9406 r
  mprj/o_q_dly[61] (net)                                 1   0.0098 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4330   1.0500   0.0000   0.0004 &  12.9410 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.5571   1.0500            6.8271 &  19.7680 r
  mprj/la_data_out[29] (net)                             1   0.3982 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.7680 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                              10.9214  11.5768   1.0500   4.6099   5.1342 &  24.9022 r
  data arrival time                                                                                                 24.9022

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.9022
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.0022

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1858 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1858 

  slack (with derating applied) (VIOLATED)                                                              -17.0022 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.8164 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6922   1.0500   0.0000   1.2268 &   5.8101 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6074   1.0500            2.2379 &   8.0480 r
  mprj/o_q[105] (net)                                    2   0.0180 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1174   0.6074   1.0500   0.0476   0.0508 &   8.0987 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8668   1.0500            2.2018 &  10.3005 r
  mprj/o_q_dly[105] (net)                                2   0.0264 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1113   0.8668   1.0500   0.0444   0.0478 &  10.3483 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          15.0205   1.0500            8.8336 &  19.1819 r
  mprj/io_out[6] (net)                                   1   0.5190 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.1819 r
  io_out[6] (net) 
  io_out[6] (out)                                                    12.2257  15.0452   1.0500   5.0202   5.7030 &  24.8849 r
  data arrival time                                                                                                 24.8849

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.8849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.9849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1850 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1850 

  slack (with derating applied) (VIOLATED)                                                              -16.9849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.7999 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.2120   1.0500   0.0000   3.4628 &   8.0461 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3668   1.0500            2.1073 &  10.1533 r
  mprj/o_q[152] (net)                                    1   0.0087 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3668   1.0500   0.0000   0.0004 &  10.1537 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8535   1.0500            2.1630 &  12.3167 r
  mprj/o_q_dly[152] (net)                                2   0.0259 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8535   1.0500   0.0000   0.0010 &  12.3176 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.7627   1.0500            6.9444 &  19.2620 r
  mprj/io_oeb[15] (net)                                  1   0.4076 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.2620 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                   11.8202  11.7882   1.0500   5.0463   5.6223 &  24.8844 r
  data arrival time                                                                                                 24.8844

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.8844
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.9844

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1850 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1850 

  slack (with derating applied) (VIOLATED)                                                              -16.9844 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.7994 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4029   1.0500   0.0000   4.4698 &   9.0531 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5240   1.0500            2.2129 &  11.2660 r
  mprj/o_q[167] (net)                                    2   0.0148 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5240   1.0500   0.0000   0.0003 &  11.2663 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9512   1.0500            2.2425 &  13.5088 r
  mprj/o_q_dly[167] (net)                                2   0.0293 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9533   1.0500   0.0000   0.0036 &  13.5123 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.0652   1.0500            7.7213 &  21.2336 r
  mprj/io_oeb[30] (net)                                  1   0.4504 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.2336 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    7.3053  13.0922   1.0500   2.9519   3.5118 &  24.7455 r
  data arrival time                                                                                                 24.7455

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.7455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.8455

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1784 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1784 

  slack (with derating applied) (VIOLATED)                                                              -16.8455 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.6671 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.2091   1.0500   0.0000   3.4423 &   8.0255 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3267   1.0500            2.0801 &  10.1056 r
  mprj/o_q[44] (net)                                     1   0.0071 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3267   1.0500   0.0000   0.0002 &  10.1058 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6830   1.0500            2.0518 &  12.1576 r
  mprj/o_q_dly[44] (net)                                 2   0.0195 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0625   0.6830   1.0500   0.0252   0.0272 &  12.1848 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.7061   1.0500            6.9599 &  19.1447 r
  mprj/la_data_out[12] (net)                             1   0.4040 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.1447 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                              11.7183  11.7227   1.0500   5.0511   5.5842 &  24.7290 r
  data arrival time                                                                                                 24.7290

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.7290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.8290

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1776 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1776 

  slack (with derating applied) (VIOLATED)                                                              -16.8290 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.6514 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.7007   1.0500   0.0000   1.2160 &   5.7992 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2548   1.0500            2.0058 &   7.8051 r
  mprj/o_q[101] (net)                                    1   0.0043 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2548   1.0500   0.0000   0.0001 &   7.8052 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1623   1.0500            2.3316 &  10.1368 r
  mprj/o_q_dly[101] (net)                                2   0.0371 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1130   1.1653   1.0500   0.0448   0.0522 &  10.1891 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          16.0979   1.0500            9.3512 &  19.5402 r
  mprj/io_out[2] (net)                                   1   0.5587 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.5402 r
  io_out[2] (net) 
  io_out[2] (out)                                                    10.0575  16.1440   1.0500   4.1009   4.9147 &  24.4550 r
  data arrival time                                                                                                 24.4550

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.4550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.5550

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1645 

  slack (with derating applied) (VIOLATED)                                                              -16.5550 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.3905 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4068   1.0500   0.0000   4.5657 &   9.1490 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4265   1.0500            2.1494 &  11.2984 r
  mprj/o_q[132] (net)                                    2   0.0110 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0524   0.4265   1.0500   0.0212   0.0227 &  11.3210 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.2970   1.0500            2.4356 &  13.7567 r
  mprj/o_q_dly[132] (net)                                2   0.0420 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2573   1.3016   1.0500   0.1030   0.1148 &  13.8714 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.6484   1.0500            7.9541 &  21.8256 r
  mprj/io_out[33] (net)                                  1   0.4723 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.8256 r
  io_out[33] (net) 
  io_out[33] (out)                                                    4.8830  13.6961   1.0500   1.9678   2.6110 &  24.4366 r
  data arrival time                                                                                                 24.4366

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.4366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.5366

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1636 

  slack (with derating applied) (VIOLATED)                                                              -16.5366 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.3730 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4029   1.0500   0.0000   4.4705 &   9.0538 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5060   1.0500            2.2012 &  11.2550 r
  mprj/o_q[172] (net)                                    2   0.0141 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5060   1.0500   0.0000   0.0005 &  11.2555 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.7543   1.0500            2.7158 &  13.9713 r
  mprj/o_q_dly[172] (net)                                2   0.0584 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2476   1.7544   1.0500   0.1006   0.1143 &  14.0857 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.8943   1.0500            8.0675 &  22.1532 r
  mprj/io_oeb[35] (net)                                  1   0.4800 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  22.1532 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    3.7912  13.9527   1.0500   1.5428   2.2286 &  24.3818 r
  data arrival time                                                                                                 24.3818

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.3818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.4818

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1610 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1610 

  slack (with derating applied) (VIOLATED)                                                              -16.4818 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.3207 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3888   1.0500   0.0000   4.2795 &   8.8628 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5569   1.0500            2.2341 &  11.0969 r
  mprj/o_q[122] (net)                                    2   0.0161 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1194   0.5569   1.0500   0.0486   0.0516 &  11.1485 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9815   1.0500            2.2649 &  13.4134 r
  mprj/o_q_dly[122] (net)                                2   0.0304 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0985   0.9805   1.0500   0.0387   0.0433 &  13.4567 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.8005   1.0500            7.0306 &  20.4873 r
  mprj/io_out[23] (net)                                  1   0.4071 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.4873 r
  io_out[23] (net) 
  io_out[23] (out)                                                    8.1802  11.8208   1.0500   3.2079   3.6959 &  24.1832 r
  data arrival time                                                                                                 24.1832

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.1832
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.2832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1516 

  slack (with derating applied) (VIOLATED)                                                              -16.2832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.1316 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3923   1.0500   0.0000   4.3239 &   8.9072 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3761   1.0500            2.1163 &  11.0235 r
  mprj/o_q[126] (net)                                    1   0.0091 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3761   1.0500   0.0000   0.0002 &  11.0237 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0512   1.0500            2.2820 &  13.3058 r
  mprj/o_q_dly[126] (net)                                2   0.0330 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0698   1.0539   1.0500   0.0276   0.0332 &  13.3390 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.7160   1.0500            7.0247 &  20.3636 r
  mprj/io_out[27] (net)                                  1   0.4055 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.3636 r
  io_out[27] (net) 
  io_out[27] (out)                                                    7.6890  11.7306   1.0500   3.1332   3.5683 &  23.9319 r
  data arrival time                                                                                                 23.9319

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.9319
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.0319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1396 

  slack (with derating applied) (VIOLATED)                                                              -16.0319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.8923 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.5655   1.0500   0.0000   1.0782 &   5.6615 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2715   1.0500            2.0150 &   7.6766 r
  mprj/o_q[138] (net)                                    1   0.0049 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2715   1.0500   0.0000   0.0002 &   7.6768 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9598   1.0500            2.2111 &   9.8878 r
  mprj/o_q_dly[138] (net)                                2   0.0296 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0314   0.9620   1.0500   0.0128   0.0172 &   9.9050 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          16.1917   1.0500            9.3835 &  19.2885 r
  mprj/io_oeb[1] (net)                                   1   0.5616 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.2885 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                     8.9384  16.2398   1.0500   3.6508   4.4572 &  23.7457 r
  data arrival time                                                                                                 23.7457

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.7457
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.8457

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1307 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1307 

  slack (with derating applied) (VIOLATED)                                                              -15.8457 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.7149 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.9094   1.0500   0.0000   2.8135 &   7.3968 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6577   1.0500            2.2916 &   9.6883 r
  mprj/o_q[48] (net)                                     2   0.0200 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1265   0.6577   1.0500   0.0505   0.0539 &   9.7422 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3388   1.0500            1.8559 &  11.5981 r
  mprj/o_q_dly[48] (net)                                 1   0.0062 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0521   0.3388   1.0500   0.0209   0.0221 &  11.6202 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.5663   1.0500            6.8251 &  18.4453 r
  mprj/la_data_out[16] (net)                             1   0.3989 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.4453 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              11.1148  11.5852   1.0500   4.7199   5.2434 &  23.6887 r
  data arrival time                                                                                                 23.6887

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.6887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.7887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1280 

  slack (with derating applied) (VIOLATED)                                                              -15.7887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.6606 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3888   1.0500   0.0000   4.2785 &   8.8617 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9112   1.0500            2.4443 &  11.3061 r
  mprj/o_q[67] (net)                                     2   0.0288 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1454   0.9134   1.0500   0.0568   0.0631 &  11.3691 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3141   1.0500            1.8513 &  13.2204 r
  mprj/o_q_dly[67] (net)                                 1   0.0053 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3141   1.0500   0.0000   0.0002 &  13.2206 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.9117   1.0500            6.4643 &  19.6849 r
  mprj/la_data_out[35] (net)                             1   0.3766 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.6849 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               8.3987  10.9275   1.0500   3.4469   3.8900 &  23.5749 r
  data arrival time                                                                                                 23.5749

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.5749
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.6749

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1226 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1226 

  slack (with derating applied) (VIOLATED)                                                              -15.6749 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.5523 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3886   1.0500   0.0000   4.2756 &   8.8589 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8639   1.0500            2.4197 &  11.2786 r
  mprj/o_q[73] (net)                                     2   0.0274 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.5148   0.8639   1.0500   0.2024   0.2140 &  11.4926 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6229   1.0500            2.0626 &  13.5552 r
  mprj/o_q_dly[73] (net)                                 2   0.0172 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0241   0.6229   1.0500   0.0098   0.0109 &  13.5661 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.4183   1.0500            6.7770 &  20.3430 r
  mprj/la_data_out[41] (net)                             1   0.3934 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.3430 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               6.7763  11.4364   1.0500   2.7430   3.1748 &  23.5178 r
  data arrival time                                                                                                 23.5178

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.5178
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.6178

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1199 

  slack (with derating applied) (VIOLATED)                                                              -15.6178 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.4979 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4017   1.0500   0.0000   4.4467 &   9.0300 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5089   1.0500            2.2031 &  11.2331 r
  mprj/o_q[128] (net)                                    2   0.0142 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5089   1.0500   0.0000   0.0005 &  11.2336 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9303   1.0500            2.2307 &  13.4644 r
  mprj/o_q_dly[128] (net)                                2   0.0288 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9303   1.0500   0.0000   0.0014 &  13.4658 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.0275   1.0500            7.1671 &  20.6329 r
  mprj/io_out[29] (net)                                  1   0.4155 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.6329 r
  io_out[29] (net) 
  io_out[29] (out)                                                    5.8758  12.0463   1.0500   2.4005   2.8477 &  23.4806 r
  data arrival time                                                                                                 23.4806

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.4806
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.5806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1181 

  slack (with derating applied) (VIOLATED)                                                              -15.5806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.4625 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.1044   1.0500   0.0000   1.6670 &   6.2503 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6714   1.0500            2.2856 &   8.5359 r
  mprj/o_q[51] (net)                                     2   0.0205 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1516   0.6714   1.0500   0.0618   0.0657 &   8.6016 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8967   1.0500            2.2237 &  10.8254 r
  mprj/o_q_dly[51] (net)                                 2   0.0276 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4464   0.8967   1.0500   0.1827   0.1931 &  11.0185 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.4182   1.0500            6.8205 &  17.8390 r
  mprj/la_data_out[19] (net)                             1   0.3942 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.8390 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                              11.1675  11.4350   1.0500   4.7736   5.2838 &  23.1227 r
  data arrival time                                                                                                 23.1227

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.1227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.2227

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1011 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1011 

  slack (with derating applied) (VIOLATED)                                                              -15.2227 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.1216 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.9387   1.0500   0.0000   1.4486 &   6.0319 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2839   1.0500            2.0297 &   8.0616 r
  mprj/o_q[104] (net)                                    1   0.0054 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0650   0.2839   1.0500   0.0265   0.0279 &   8.0896 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0119   1.0500            2.2482 &  10.3378 r
  mprj/o_q_dly[104] (net)                                2   0.0318 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2728   1.0119   1.0500   0.1113   0.1181 &  10.4559 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.4324   1.0500            8.5263 &  18.9821 r
  mprj/io_out[5] (net)                                   1   0.4990 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.9821 r
  io_out[5] (net) 
  io_out[5] (out)                                                     8.6451  14.4569   1.0500   3.5269   4.1327 &  23.1148 r
  data arrival time                                                                                                 23.1148

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.1148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.2148

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1007 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1007 

  slack (with derating applied) (VIOLATED)                                                              -15.2148 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.1141 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3923   1.0500   0.0000   4.3243 &   8.9076 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3495   1.0500            2.0986 &  11.0062 r
  mprj/o_q[164] (net)                                    1   0.0080 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3495   1.0500   0.0000   0.0003 &  11.0065 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1221   1.0500            2.3214 &  13.3279 r
  mprj/o_q_dly[164] (net)                                2   0.0356 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1063   1.1249   1.0500   0.0415   0.0480 &  13.3759 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.8283   1.0500            6.5224 &  19.8983 r
  mprj/io_oeb[27] (net)                                  1   0.3745 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.8983 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    6.9439  10.8427   1.0500   2.7729   3.1777 &  23.0761 r
  data arrival time                                                                                                 23.0761

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.0761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.1761

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0989 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0989 

  slack (with derating applied) (VIOLATED)                                                              -15.1761 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.0772 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4075   1.0500   0.0000   4.5977 &   9.1810 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5038   1.0500            2.1999 &  11.3808 r
  mprj/o_q[131] (net)                                    2   0.0140 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0936   0.5038   1.0500   0.0360   0.0383 &  11.4192 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9496   1.0500            2.2418 &  13.6610 r
  mprj/o_q_dly[131] (net)                                2   0.0295 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9496   1.0500   0.0000   0.0012 &  13.6622 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.4943   1.0500            7.3155 &  20.9776 r
  mprj/io_out[32] (net)                                  1   0.4323 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.9776 r
  io_out[32] (net) 
  io_out[32] (out)                                                    3.6111  12.5343   1.0500   1.4661   2.0116 &  22.9892 r
  data arrival time                                                                                                 22.9892

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.9892
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.0892

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0947 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0947 

  slack (with derating applied) (VIOLATED)                                                              -15.0892 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.9945 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4028   1.0500   0.0000   4.4739 &   9.0572 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8705   1.0500            2.4238 &  11.4809 r
  mprj/o_q[74] (net)                                     2   0.0276 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.6203   0.8705   1.0500   0.2433   0.2567 &  11.7377 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6982   1.0500            2.1132 &  13.8509 r
  mprj/o_q_dly[74] (net)                                 2   0.0201 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3006   0.6983   1.0500   0.1184   0.1251 &  13.9760 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.1743   1.0500            6.0986 &  20.0745 r
  mprj/la_data_out[42] (net)                             1   0.3508 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.0745 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               6.1587  10.1892   1.0500   2.5122   2.8953 &  22.9698 r
  data arrival time                                                                                                 22.9698

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.9698
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.0698

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0938 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0938 

  slack (with derating applied) (VIOLATED)                                                              -15.0698 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.9760 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4075   1.0500   0.0000   4.5976 &   9.1809 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5787   1.0500            2.2487 &  11.4296 r
  mprj/o_q[174] (net)                                    2   0.0169 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1242   0.5787   1.0500   0.0495   0.0527 &  11.4823 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.6737   1.0500            2.6781 &  14.1604 r
  mprj/o_q_dly[174] (net)                                2   0.0555 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2308   1.6738   1.0500   0.0946   0.1072 &  14.2676 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.8829   1.0500            7.9961 &  22.2637 r
  mprj/io_oeb[37] (net)                                  1   0.4783 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  22.2637 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    0.0000  13.9604   1.0500   0.0000   0.6883 &  22.9520 r
  data arrival time                                                                                                 22.9520

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.9520
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.0520

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0930 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0930 

  slack (with derating applied) (VIOLATED)                                                              -15.0520 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.9590 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1107   1.0500   0.0000   1.6472 &   6.2305 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3603   1.0500            2.0848 &   8.3153 r
  mprj/o_q[143] (net)                                    1   0.0085 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3603   1.0500   0.0000   0.0004 &   8.3156 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0360   1.0500            2.2693 &  10.5849 r
  mprj/o_q_dly[143] (net)                                2   0.0324 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.5105   1.0341   1.0500   0.2089   0.2229 &  10.8078 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.6888   1.0500            8.1295 &  18.9373 r
  mprj/io_oeb[6] (net)                                   1   0.4739 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.9373 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     8.5435  13.7081   1.0500   3.4604   3.9994 &  22.9368 r
  data arrival time                                                                                                 22.9368

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.9368
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.0368

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0922 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0922 

  slack (with derating applied) (VIOLATED)                                                              -15.0368 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.9446 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1084   1.0500   0.0000   1.6553 &   6.2386 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3906   1.0500            2.1046 &   8.3432 r
  mprj/o_q[141] (net)                                    1   0.0096 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0230   0.3906   1.0500   0.0093   0.0102 &   8.3534 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1176   1.0500            2.3255 &  10.6789 r
  mprj/o_q_dly[141] (net)                                2   0.0355 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   1.1200   1.0500   0.0000   0.0047 &  10.6836 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.3943   1.0500            8.4446 &  19.1281 r
  mprj/io_oeb[4] (net)                                   1   0.5001 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.1281 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     7.6496  14.4271   1.0500   3.1261   3.7663 &  22.8945 r
  data arrival time                                                                                                 22.8945

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.8945
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.9945

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0902 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0902 

  slack (with derating applied) (VIOLATED)                                                              -14.9945 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.9043 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.9435   1.0500   0.0000   1.4537 &   6.0370 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2363   1.0500            1.9973 &   8.0343 r
  mprj/o_q[142] (net)                                    1   0.0035 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2363   1.0500   0.0000   0.0001 &   8.0344 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0528   1.0500            2.2614 &  10.2958 r
  mprj/o_q_dly[142] (net)                                2   0.0330 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3610   1.0512   1.0500   0.1459   0.1573 &  10.4531 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.9259   1.0500            8.2160 &  18.6691 r
  mprj/io_oeb[5] (net)                                   1   0.4804 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.6691 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     8.5292  13.9547   1.0500   3.4786   4.0922 &  22.7612 r
  data arrival time                                                                                                 22.7612

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.7612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.8612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0839 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0839 

  slack (with derating applied) (VIOLATED)                                                              -14.8612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.7774 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4028   1.0500   0.0000   4.4739 &   9.0571 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9061   1.0500            2.4445 &  11.5016 r
  mprj/o_q[84] (net)                                     2   0.0289 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.8532   0.9061   1.0500   0.3577   0.3770 &  11.8786 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8945   1.0500            2.2355 &  14.1141 r
  mprj/o_q_dly[84] (net)                                 2   0.0275 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8945   1.0500   0.0000   0.0012 &  14.1153 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.2439   1.0500            6.1840 &  20.2993 r
  mprj/la_data_out[52] (net)                             1   0.3544 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.2993 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               5.1116  10.2562   1.0500   2.0905   2.4388 &  22.7381 r
  data arrival time                                                                                                 22.7381

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.7381
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.8381

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0828 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0828 

  slack (with derating applied) (VIOLATED)                                                              -14.8381 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.7553 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1623   1.0500   0.0000   1.7019 &   6.2851 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5399   1.0500            2.2022 &   8.4873 r
  mprj/o_q[144] (net)                                    2   0.0154 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5399   1.0500   0.0000   0.0006 &   8.4880 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8900   1.0500            2.2105 &  10.6984 r
  mprj/o_q_dly[144] (net)                                2   0.0273 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8900   1.0500   0.0000   0.0014 &  10.6998 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.0201   1.0500            7.7470 &  18.4469 r
  mprj/io_oeb[7] (net)                                   1   0.4508 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.4469 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     9.1738  13.0362   1.0500   3.7480   4.2586 &  22.7054 r
  data arrival time                                                                                                 22.7054

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.7054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.8054

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0812 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0812 

  slack (with derating applied) (VIOLATED)                                                              -14.8054 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.7242 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4077   1.0500   0.0000   4.7093 &   9.2926 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6789   1.0500            2.3127 &  11.6052 r
  mprj/o_q[92] (net)                                     2   0.0207 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0509   0.6789   1.0500   0.0205   0.0225 &  11.6278 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6447   1.0500            2.0667 &  13.6945 r
  mprj/o_q_dly[92] (net)                                 2   0.0181 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1447   0.6447   1.0500   0.0579   0.0614 &  13.7559 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.9168   1.0500            6.5029 &  20.2588 r
  mprj/la_data_out[60] (net)                             1   0.3762 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.2588 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               4.7446  10.9350   1.0500   1.9101   2.3086 &  22.5674 r
  data arrival time                                                                                                 22.5674

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.5674
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.6674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0746 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0746 

  slack (with derating applied) (VIOLATED)                                                              -14.6674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.5928 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4083   1.0500   0.0000   4.6406 &   9.2239 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7749   1.0500            2.3684 &  11.5923 r
  mprj/o_q[94] (net)                                     2   0.0242 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0660   0.7749   1.0500   0.0272   0.0295 &  11.6218 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6296   1.0500            2.0621 &  13.6838 r
  mprj/o_q_dly[94] (net)                                 2   0.0175 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1137   0.6296   1.0500   0.0441   0.0470 &  13.7309 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.2277   1.0500            6.6504 &  20.3812 r
  mprj/la_data_out[62] (net)                             1   0.3861 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.3812 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               4.1157  11.2505   1.0500   1.6572   2.0773 &  22.4585 r
  data arrival time                                                                                                 22.4585

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.4585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.5585

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0695 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0695 

  slack (with derating applied) (VIOLATED)                                                              -14.5585 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.4890 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4017   1.0500   0.0000   4.4467 &   9.0300 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5382   1.0500            2.2222 &  11.2522 r
  mprj/o_q[129] (net)                                    2   0.0153 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0305   0.5382   1.0500   0.0124   0.0136 &  11.2658 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9659   1.0500            2.2534 &  13.5192 r
  mprj/o_q_dly[129] (net)                                2   0.0299 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9680   1.0500   0.0000   0.0047 &  13.5239 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.0440   1.0500            7.1220 &  20.6460 r
  mprj/io_out[30] (net)                                  1   0.4178 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.6460 r
  io_out[30] (net) 
  io_out[30] (out)                                                    3.3122  12.0708   1.0500   1.3473   1.7993 &  22.4453 r
  data arrival time                                                                                                 22.4453

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.4453
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.5453

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0688 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0688 

  slack (with derating applied) (VIOLATED)                                                              -14.5453 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.4765 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.8086   1.0500   0.0000   1.3158 &   5.8991 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2720   1.0500            2.0194 &   7.9185 r
  mprj/o_q[102] (net)                                    1   0.0049 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2720   1.0500   0.0000   0.0001 &   7.9187 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1164   1.0500            2.3076 &  10.2263 r
  mprj/o_q_dly[102] (net)                                2   0.0355 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0696   1.1193   1.0500   0.0263   0.0314 &  10.2576 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.2887   1.0500            8.3392 &  18.5968 r
  mprj/io_out[3] (net)                                   1   0.4954 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.5968 r
  io_out[3] (net) 
  io_out[3] (out)                                                     7.6404  14.3315   1.0500   3.1221   3.8190 &  22.4158 r
  data arrival time                                                                                                 22.4158

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.4158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.5158

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0674 

  slack (with derating applied) (VIOLATED)                                                              -14.5158 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.4484 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3888   1.0500   0.0000   4.2786 &   8.8619 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            1.0052   1.0500            2.4987 &  11.3606 r
  mprj/o_q[68] (net)                                     2   0.0322 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4426   1.0077   1.0500   0.1735   0.1859 &  11.5465 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3156   1.0500            1.8576 &  13.4041 r
  mprj/o_q_dly[68] (net)                                 1   0.0053 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0445   0.3156   1.0500   0.0179   0.0190 &  13.4231 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.9968   1.0500            5.9567 &  19.3798 r
  mprj/la_data_out[36] (net)                             1   0.3451 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.3798 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               6.1530  10.0104   1.0500   2.5093   2.8789 &  22.2587 r
  data arrival time                                                                                                 22.2587

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.2587
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.3587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0599 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0599 

  slack (with derating applied) (VIOLATED)                                                              -14.3587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.2988 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4051   1.0500   0.0000   4.5139 &   9.0971 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4190   1.0500            2.1445 &  11.2416 r
  mprj/o_q[130] (net)                                    2   0.0107 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4190   1.0500   0.0000   0.0003 &  11.2419 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8576   1.0500            2.1731 &  13.4150 r
  mprj/o_q_dly[130] (net)                                2   0.0261 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8576   1.0500   0.0000   0.0010 &  13.4160 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.9462   1.0500            7.0252 &  20.4411 r
  mprj/io_out[31] (net)                                  1   0.4136 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.4411 r
  io_out[31] (net) 
  io_out[31] (out)                                                    3.2327  11.9793   1.0500   1.3159   1.8022 &  22.2434 r
  data arrival time                                                                                                 22.2434

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.2434
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.3434

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0592 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0592 

  slack (with derating applied) (VIOLATED)                                                              -14.3434 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.2842 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3942   1.0500   0.0000   4.3403 &   8.9236 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4935   1.0500            2.1929 &  11.1165 r
  mprj/o_q[165] (net)                                    2   0.0136 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0690   0.4935   1.0500   0.0276   0.0294 &  11.1459 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0974   1.0500            2.3270 &  13.4729 r
  mprj/o_q_dly[165] (net)                                2   0.0347 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0534   1.1000   1.0500   0.0218   0.0274 &  13.5002 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.8871   1.0500            6.5120 &  20.0122 r
  mprj/io_oeb[28] (net)                                  1   0.3749 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.0122 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    4.4649  10.9089   1.0500   1.8071   2.2204 &  22.2326 r
  data arrival time                                                                                                 22.2326

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.2326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.3326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0587 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0587 

  slack (with derating applied) (VIOLATED)                                                              -14.3326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.2739 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.5335   1.0500   0.0000   2.1682 &   6.7515 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2485   1.0500            2.0156 &   8.7671 r
  mprj/o_q[30] (net)                                     1   0.0040 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2485   1.0500   0.0000   0.0001 &   8.7672 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.1138   1.0500            2.3004 &  11.0676 r
  mprj/o_q_dly[30] (net)                                 2   0.0352 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.8961   1.1128   1.0500   0.3678   0.3897 &  11.4573 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.3067   1.0500            6.7905 &  18.2479 r
  mprj/wbs_dat_o[30] (net)                               1   0.3911 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.2479 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 8.5044  11.3212   1.0500   3.4895   3.9391 &  22.1870 r
  data arrival time                                                                                                 22.1870

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.1870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.2870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0565 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0565 

  slack (with derating applied) (VIOLATED)                                                              -14.2870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.2305 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4040   1.0500   0.0000   4.7838 &   9.3670 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            1.0048   1.0500            2.4994 &  11.8664 r
  mprj/o_q[88] (net)                                     2   0.0322 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.9328   1.0066   1.0500   0.3878   0.4109 &  12.2773 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8910   1.0500            2.2390 &  14.5163 r
  mprj/o_q_dly[88] (net)                                 2   0.0273 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1927   0.8910   1.0500   0.0737   0.0786 &  14.5949 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.9878   1.0500            5.9912 &  20.5861 r
  mprj/la_data_out[56] (net)                             1   0.3437 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.5861 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               3.0028  10.0070   1.0500   1.2172   1.5637 &  22.1498 r
  data arrival time                                                                                                 22.1498

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.1498
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.2498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0548 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0548 

  slack (with derating applied) (VIOLATED)                                                              -14.2498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.1950 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4075   1.0500   0.0000   4.5956 &   9.1789 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6357   1.0500            2.2859 &  11.4648 r
  mprj/o_q[135] (net)                                    2   0.0191 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0221   0.6357   1.0500   0.0085   0.0097 &  11.4745 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.2879   1.0500            2.4541 &  13.9286 r
  mprj/o_q_dly[135] (net)                                2   0.0417 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0828   1.2881   1.0500   0.0331   0.0417 &  13.9702 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.7883   1.0500            7.3463 &  21.3165 r
  mprj/io_out[36] (net)                                  1   0.4398 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.3165 r
  io_out[36] (net) 
  io_out[36] (out)                                                    0.0000  12.8689   1.0500   0.0000   0.6625 &  21.9790 r
  data arrival time                                                                                                 21.9790

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.9790
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.0790

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0466 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0466 

  slack (with derating applied) (VIOLATED)                                                              -14.0790 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.0324 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3998   1.0500   0.0000   4.4135 &   8.9968 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5960   1.0500            2.2598 &  11.2566 r
  mprj/o_q[166] (net)                                    2   0.0176 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1379   0.5960   1.0500   0.0563   0.0598 &  11.3164 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9599   1.0500            2.2549 &  13.5712 r
  mprj/o_q_dly[166] (net)                                2   0.0297 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9618   1.0500   0.0000   0.0046 &  13.5758 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.8540   1.0500            6.4452 &  20.0210 r
  mprj/io_oeb[29] (net)                                  1   0.3760 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.0210 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    3.6903  10.8797   1.0500   1.4895   1.9097 &  21.9307 r
  data arrival time                                                                                                 21.9307

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.9307
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.0307

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0443 

  slack (with derating applied) (VIOLATED)                                                              -14.0307 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9864 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4028   1.0500   0.0000   4.4720 &   9.0553 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6304   1.0500            2.2824 &  11.3377 r
  mprj/o_q[82] (net)                                     2   0.0189 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1005   0.6304   1.0500   0.0405   0.0433 &  11.3810 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.0628   1.0500            2.3191 &  13.7000 r
  mprj/o_q_dly[82] (net)                                 2   0.0334 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1974   1.0626   1.0500   0.0777   0.0847 &  13.7848 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.9382   1.0500            6.0293 &  19.8141 r
  mprj/la_data_out[50] (net)                             1   0.3439 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.8141 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               4.4058   9.9501   1.0500   1.7911   2.1157 &  21.9298 r
  data arrival time                                                                                                 21.9298

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.9298
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.0298

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0443 

  slack (with derating applied) (VIOLATED)                                                              -14.0298 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9855 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3861   1.0500   0.0000   4.2472 &   8.8305 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            1.0567   1.0500            2.5286 &  11.3591 r
  mprj/o_q[70] (net)                                     2   0.0340 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.9729   1.0592   1.0500   0.3940   0.4174 &  11.7764 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3056   1.0500            1.8528 &  13.6292 r
  mprj/o_q_dly[70] (net)                                 1   0.0049 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3056   1.0500   0.0000   0.0001 &  13.6294 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.6708   1.0500            5.7659 &  19.3953 r
  mprj/la_data_out[38] (net)                             1   0.3335 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.3953 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               5.2838   9.6850   1.0500   2.1584   2.5094 &  21.9047 r
  data arrival time                                                                                                 21.9047

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.9047
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.0047

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0431 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0431 

  slack (with derating applied) (VIOLATED)                                                              -14.0047 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9616 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4028   1.0500   0.0000   4.4732 &   9.0564 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7912   1.0500            2.3778 &  11.4342 r
  mprj/o_q[75] (net)                                     2   0.0248 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4582   0.7912   1.0500   0.1817   0.1920 &  11.6262 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6885   1.0500            2.1024 &  13.7285 r
  mprj/o_q_dly[75] (net)                                 2   0.0198 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0881   0.6885   1.0500   0.0353   0.0379 &  13.7664 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.6381   1.0500            5.7943 &  19.5607 r
  mprj/la_data_out[43] (net)                             1   0.3321 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.5607 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               4.6996   9.6527   1.0500   1.9198   2.2632 &  21.8239 r
  data arrival time                                                                                                 21.8239

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.8239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.9239

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0392 

  slack (with derating applied) (VIOLATED)                                                              -13.9239 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.8847 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4028   1.0500   0.0000   4.4730 &   9.0563 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9032   1.0500            2.4428 &  11.4991 r
  mprj/o_q[76] (net)                                     2   0.0288 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.8907   0.9032   1.0500   0.3663   0.3859 &  11.8850 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8225   1.0500            2.1912 &  14.0762 r
  mprj/o_q_dly[76] (net)                                 2   0.0248 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4847   0.8225   1.0500   0.1829   0.1931 &  14.2693 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3023   1.0500            5.6251 &  19.8945 r
  mprj/la_data_out[44] (net)                             1   0.3208 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.8945 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               3.6139   9.3157   1.0500   1.4579   1.7639 &  21.6584 r
  data arrival time                                                                                                 21.6584

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.6584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.7584

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0313 

  slack (with derating applied) (VIOLATED)                                                              -13.7584 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.7270 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4075   1.0500   0.0000   4.5962 &   9.1795 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5185   1.0500            2.2094 &  11.3889 r
  mprj/o_q[171] (net)                                    2   0.0146 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1053   0.5185   1.0500   0.0408   0.0434 &  11.4323 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.4260   1.0500            2.5253 &  13.9576 r
  mprj/o_q_dly[171] (net)                                2   0.0466 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0428   1.4309   1.0500   0.0171   0.0244 &  13.9821 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.1372   1.0500            7.0524 &  21.0344 r
  mprj/io_oeb[34] (net)                                  1   0.4181 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.0344 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.0000  12.2003   1.0500   0.0000   0.5642 &  21.5986 r
  data arrival time                                                                                                 21.5986

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.5986
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.6986

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0285 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0285 

  slack (with derating applied) (VIOLATED)                                                              -13.6986 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.6701 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4028   1.0500   0.0000   4.4726 &   9.0559 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8271   1.0500            2.3952 &  11.4511 r
  mprj/o_q[83] (net)                                     2   0.0258 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4706   0.8265   1.0500   0.1922   0.2043 &  11.6554 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9592   1.0500            2.2708 &  13.9262 r
  mprj/o_q_dly[83] (net)                                 2   0.0299 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.9592   1.0500   0.0000   0.0014 &  13.9276 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.6695   1.0500            5.8431 &  19.7708 r
  mprj/la_data_out[51] (net)                             1   0.3336 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.7708 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               3.6674   9.6843   1.0500   1.4773   1.8012 &  21.5719 r
  data arrival time                                                                                                 21.5719

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.5719
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.6719

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0272 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0272 

  slack (with derating applied) (VIOLATED)                                                              -13.6719 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.6447 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4077   1.0500   0.0000   4.7094 &   9.2927 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8033   1.0500            2.3849 &  11.6776 r
  mprj/o_q[91] (net)                                     2   0.0252 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1128   0.8033   1.0500   0.0459   0.0492 &  11.7268 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7358   1.0500            2.1324 &  13.8593 r
  mprj/o_q_dly[91] (net)                                 2   0.0216 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1229   0.7358   1.0500   0.0489   0.0523 &  13.9116 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.1139   1.0500            6.0501 &  19.9616 r
  mprj/la_data_out[59] (net)                             1   0.3481 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.9616 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               2.8291  10.1330   1.0500   1.1500   1.4985 &  21.4601 r
  data arrival time                                                                                                 21.4601

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.4601
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.5601

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0219 

  slack (with derating applied) (VIOLATED)                                                              -13.5601 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.5382 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4079   1.0500   0.0000   4.6986 &   9.2819 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6814   1.0500            2.3141 &  11.5960 r
  mprj/o_q[98] (net)                                     2   0.0208 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.6814   1.0500   0.0000   0.0010 &  11.5970 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6997   1.0500            2.1033 &  13.7003 r
  mprj/o_q_dly[98] (net)                                 2   0.0202 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1410   0.6997   1.0500   0.0576   0.0613 &  13.7616 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.1688   1.0500            6.0580 &  19.8196 r
  mprj/irq[2] (net)                                      1   0.3492 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &  19.8196 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   2.9667  10.1920   1.0500   1.1882   1.5649 &  21.3845 r
  data arrival time                                                                                                 21.3845

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.3845
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.4845

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0183 

  slack (with derating applied) (VIOLATED)                                                              -13.4845 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.4662 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.2016   1.0500   0.0000   1.7457 &   6.3290 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5309   1.0500            2.1970 &   8.5260 r
  mprj/o_q[145] (net)                                    2   0.0151 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0805   0.5309   1.0500   0.0323   0.0345 &   8.5605 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8919   1.0500            2.2102 &  10.7707 r
  mprj/o_q_dly[145] (net)                                2   0.0274 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0993   0.8919   1.0500   0.0392   0.0423 &  10.8130 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.2824   1.0500            7.3447 &  18.1576 r
  mprj/io_oeb[8] (net)                                   1   0.4257 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.1576 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     6.7541  12.2954   1.0500   2.7587   3.1786 &  21.3362 r
  data arrival time                                                                                                 21.3362

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.3362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.4362

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0160 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0160 

  slack (with derating applied) (VIOLATED)                                                              -13.4362 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.4202 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3886   1.0500   0.0000   4.2756 &   8.8589 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            1.0984   1.0500            2.5531 &  11.4120 r
  mprj/o_q[72] (net)                                     2   0.0355 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.8911   1.1010   1.0500   0.3658   0.3875 &  11.7995 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4856   1.0500            1.9815 &  13.7811 r
  mprj/o_q_dly[72] (net)                                 2   0.0119 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0983   0.4856   1.0500   0.0399   0.0422 &  13.8232 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3127   1.0500            5.5840 &  19.4072 r
  mprj/la_data_out[40] (net)                             1   0.3207 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.4072 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               3.9558   9.3274   1.0500   1.6043   1.9250 &  21.3322 r
  data arrival time                                                                                                 21.3322

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.3322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.4322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0158 

  slack (with derating applied) (VIOLATED)                                                              -13.4322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.4164 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6918   1.0500   0.0000   1.2273 &   5.8106 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2381   1.0500            1.9942 &   7.8048 r
  mprj/o_q[15] (net)                                     1   0.0036 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2381   1.0500   0.0000   0.0001 &   7.8049 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7583   1.0500            2.0860 &   9.8908 r
  mprj/o_q_dly[15] (net)                                 2   0.0224 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0944   0.7583   1.0500   0.0375   0.0403 &   9.9311 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.5601   1.0500            6.8825 &  16.8137 r
  mprj/wbs_dat_o[15] (net)                               1   0.3989 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.8137 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 9.6016  11.5775   1.0500   3.9434   4.4431 &  21.2567 r
  data arrival time                                                                                                 21.2567

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.2567
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.3567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0122 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0122 

  slack (with derating applied) (VIOLATED)                                                              -13.3567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.3445 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4079   1.0500   0.0000   4.6986 &   9.2818 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7500   1.0500            2.3539 &  11.6358 r
  mprj/o_q[97] (net)                                     2   0.0233 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2526   0.7500   1.0500   0.1030   0.1091 &  11.7449 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6224   1.0500            2.0558 &  13.8007 r
  mprj/o_q_dly[97] (net)                                 2   0.0172 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0446   0.6224   1.0500   0.0172   0.0186 &  13.8193 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.0321   1.0500            5.9532 &  19.7725 r
  mprj/irq[1] (net)                                      1   0.3469 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &  19.7725 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   2.3654  10.0561   1.0500   0.9644   1.3284 &  21.1009 r
  data arrival time                                                                                                 21.1009

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.1009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.2009

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0048 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0048 

  slack (with derating applied) (VIOLATED)                                                              -13.2009 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.1961 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.4855   1.0500   0.0000   2.1004 &   6.6837 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.7917   1.0500            2.3622 &   9.0459 r
  mprj/o_q[106] (net)                                    2   0.0248 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0623   0.7917   1.0500   0.0254   0.0277 &   9.0736 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1829   1.0500            2.4013 &  11.4749 r
  mprj/o_q_dly[106] (net)                                2   0.0378 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1466   1.1821   1.0500   0.0653   0.0716 &  11.5465 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.8405   1.0500            7.0638 &  18.6103 r
  mprj/io_out[7] (net)                                   1   0.4085 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.6103 r
  io_out[7] (net) 
  io_out[7] (out)                                                     4.9138  11.8619   1.0500   1.9902   2.4298 &  21.0401 r
  data arrival time                                                                                                 21.0401

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.0401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.1401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0019 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0019 

  slack (with derating applied) (VIOLATED)                                                              -13.1401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.1382 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4041   1.0500   0.0000   4.7831 &   9.3664 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6403   1.0500            2.2888 &  11.6552 r
  mprj/o_q[77] (net)                                     2   0.0193 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2764   0.6403   1.0500   0.1123   0.1186 &  11.7738 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8252   1.0500            2.1780 &  13.9518 r
  mprj/o_q_dly[77] (net)                                 2   0.0249 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2464   0.8252   1.0500   0.0975   0.1034 &  14.0553 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.2810   1.0500            5.6015 &  19.6568 r
  mprj/la_data_out[45] (net)                             1   0.3196 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.6568 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               2.5712   9.2961   1.0500   1.0456   1.3398 &  20.9965 r
  data arrival time                                                                                                 20.9965

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.9965
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.0965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9998 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9998 

  slack (with derating applied) (VIOLATED)                                                              -13.0965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.0967 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.9953   1.0500   0.0000   1.5094 &   6.0926 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2692   1.0500            2.0207 &   8.1133 r
  mprj/o_q[103] (net)                                    1   0.0048 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2692   1.0500   0.0000   0.0001 &   8.1134 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0082   1.0500            2.2393 &  10.3527 r
  mprj/o_q_dly[103] (net)                                2   0.0313 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0704   1.0072   1.0500   0.0268   0.0311 &  10.3838 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.5965   1.0500            7.9575 &  18.3413 r
  mprj/io_out[4] (net)                                   1   0.4714 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.3413 r
  io_out[4] (net) 
  io_out[4] (out)                                                     4.8418  13.6330   1.0500   1.9514   2.5288 &  20.8701 r
  data arrival time                                                                                                 20.8701

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.8701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.9701

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9938 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9938 

  slack (with derating applied) (VIOLATED)                                                              -12.9701 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.9763 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4068   1.0500   0.0000   4.5661 &   9.1494 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6645   1.0500            2.3043 &  11.4536 r
  mprj/o_q[81] (net)                                     2   0.0202 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.2216   0.6645   1.0500   0.0896   0.0950 &  11.5486 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9984   1.0500            2.2825 &  13.8311 r
  mprj/o_q_dly[81] (net)                                 2   0.0311 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   1.0004   1.0500   0.0000   0.0045 &  13.8356 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4374   1.0500            5.6932 &  19.5288 r
  mprj/la_data_out[49] (net)                             1   0.3247 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.5288 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               2.3159   9.4557   1.0500   0.9452   1.2568 &  20.7856 r
  data arrival time                                                                                                 20.7856

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.7856
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.8856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9898 

  slack (with derating applied) (VIOLATED)                                                              -12.8856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.8958 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4083   1.0500   0.0000   4.6503 &   9.2336 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5036   1.0500            2.1997 &  11.4333 r
  mprj/o_q[79] (net)                                     2   0.0140 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1755   0.5036   1.0500   0.0708   0.0749 &  11.5082 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.0566   1.0500            2.3046 &  13.8127 r
  mprj/o_q_dly[79] (net)                                 2   0.0333 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.5139   1.0586   1.0500   0.2052   0.2197 &  14.0324 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.9315   1.0500            5.4383 &  19.4708 r
  mprj/la_data_out[47] (net)                             1   0.3080 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.4708 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               2.5261   8.9448   1.0500   1.0264   1.3020 &  20.7727 r
  data arrival time                                                                                                 20.7727

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.7727
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.8727

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9892 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9892 

  slack (with derating applied) (VIOLATED)                                                              -12.8727 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.8836 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.7684   1.0500   0.0000   1.2764 &   5.8597 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3247   1.0500            2.0548 &   7.9145 r
  mprj/o_q[100] (net)                                    1   0.0070 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3247   1.0500   0.0000   0.0003 &   7.9148 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1295   1.0500            2.3233 &  10.2381 r
  mprj/o_q_dly[100] (net)                                2   0.0360 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   1.1323   1.0500   0.0000   0.0036 &  10.2418 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.5947   1.0500            8.4500 &  18.6918 r
  mprj/io_out[1] (net)                                   1   0.5048 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.6918 r
  io_out[1] (net) 
  io_out[1] (out)                                                     3.2449  14.6535   1.0500   1.3206   2.0114 &  20.7032 r
  data arrival time                                                                                                 20.7032

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.7032
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.8032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9859 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9859 

  slack (with derating applied) (VIOLATED)                                                              -12.8032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.8173 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3985   1.0500   0.0000   4.3944 &   8.9777 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5435   1.0500            2.2256 &  11.2033 r
  mprj/o_q[127] (net)                                    2   0.0155 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0354   0.5435   1.0500   0.0139   0.0152 &  11.2185 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9635   1.0500            2.2529 &  13.4714 r
  mprj/o_q_dly[127] (net)                                2   0.0298 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0658   0.9661   1.0500   0.0264   0.0315 &  13.5029 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.4218   1.0500            5.6795 &  19.1824 r
  mprj/io_out[28] (net)                                  1   0.3241 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.1824 r
  io_out[28] (net) 
  io_out[28] (out)                                                    2.8902   9.4401   1.0500   1.1707   1.4981 &  20.6804 r
  data arrival time                                                                                                 20.6804

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6804
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7804

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9848 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9848 

  slack (with derating applied) (VIOLATED)                                                              -12.7804 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7956 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.2472   1.0500   0.0000   3.5532 &   8.1365 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4476   1.0500            2.1605 &  10.2970 r
  mprj/o_q[38] (net)                                     2   0.0118 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0585   0.4476   1.0500   0.0233   0.0249 &  10.3219 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7873   1.0500            2.1340 &  12.4559 r
  mprj/o_q_dly[38] (net)                                 2   0.0235 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7873   1.0500   0.0000   0.0010 &  12.4569 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.9757   1.0500            5.4089 &  17.8658 r
  mprj/la_data_out[6] (net)                              1   0.3083 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &  17.8658 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                5.5849   8.9931   1.0500   2.2598   2.6136 &  20.4794 r
  data arrival time                                                                                                 20.4794

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.4794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.5794

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9752 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9752 

  slack (with derating applied) (VIOLATED)                                                              -12.5794 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.6042 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4041   1.0500   0.0000   4.7835 &   9.3668 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8759   1.0500            2.4269 &  11.7937 r
  mprj/o_q[87] (net)                                     2   0.0278 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.6546   0.8759   1.0500   0.2628   0.2773 &  12.0710 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.0122   1.0500            2.3060 &  14.3770 r
  mprj/o_q_dly[87] (net)                                 2   0.0319 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4112   1.0122   1.0500   0.1649   0.1744 &  14.5514 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.4645   1.0500            5.1137 &  19.6651 r
  mprj/la_data_out[55] (net)                             1   0.2925 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.6651 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               1.0649   8.4854   1.0500   0.4232   0.7047 &  20.3698 r
  data arrival time                                                                                                 20.3698

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3698
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4698

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9700 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9700 

  slack (with derating applied) (VIOLATED)                                                              -12.4698 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4998 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.1073   1.0500   0.0000   1.6588 &   6.2421 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3335   1.0500            2.0665 &   8.3086 r
  mprj/o_q[34] (net)                                     1   0.0074 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0472   0.3335   1.0500   0.0190   0.0202 &   8.3288 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9995   1.0500            2.2450 &  10.5738 r
  mprj/o_q_dly[34] (net)                                 2   0.0311 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2766   1.0021   1.0500   0.1102   0.1191 &  10.6929 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.4025   1.0500            6.2678 &  16.9606 r
  mprj/la_data_out[2] (net)                              1   0.3594 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &  16.9606 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                6.9468  10.4164   1.0500   2.8302   3.2249 &  20.1855 r
  data arrival time                                                                                                 20.1855

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1855
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2855

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9612 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9612 

  slack (with derating applied) (VIOLATED)                                                              -12.2855 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3243 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4041   1.0500   0.0000   4.7831 &   9.3663 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.8547   1.0500            2.4118 &  11.7782 r
  mprj/o_q[86] (net)                                     2   0.0268 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.4092   0.8566   1.0500   0.1652   0.1777 &  11.9558 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.0087   1.0500            2.3028 &  14.2587 r
  mprj/o_q_dly[86] (net)                                 2   0.0317 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2961   1.0088   1.0500   0.1152   0.1223 &  14.3809 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.4296   1.0500            5.1221 &  19.5031 r
  mprj/la_data_out[54] (net)                             1   0.2895 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.5031 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               1.0326   8.4475   1.0500   0.4098   0.6733 &  20.1764 r
  data arrival time                                                                                                 20.1764

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9608 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9608 

  slack (with derating applied) (VIOLATED)                                                              -12.2764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3157 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1083   1.0500   0.0000   1.6554 &   6.2387 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4450   1.0500            2.1398 &   8.3784 r
  mprj/o_q[109] (net)                                    2   0.0117 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1583   0.4450   1.0500   0.0639   0.0674 &   8.4459 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9744   1.0500            2.2459 &  10.6917 r
  mprj/o_q_dly[109] (net)                                2   0.0302 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0423   0.9772   1.0500   0.0164   0.0206 &  10.7123 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.6568   1.0500            6.4262 &  17.1385 r
  mprj/io_out[10] (net)                                  1   0.3688 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.1385 r
  io_out[10] (net) 
  io_out[10] (out)                                                    6.5070  10.6687   1.0500   2.6539   3.0247 &  20.1632 r
  data arrival time                                                                                                 20.1632

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2632

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9602 

  slack (with derating applied) (VIOLATED)                                                              -12.2632 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3031 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4083   1.0500   0.0000   4.6631 &   9.2464 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5706   1.0500            2.2434 &  11.4898 r
  mprj/o_q[95] (net)                                     2   0.0166 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1120   0.5706   1.0500   0.0443   0.0472 &  11.5371 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7629   1.0500            2.1359 &  13.6729 r
  mprj/o_q_dly[95] (net)                                 2   0.0226 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2310   0.7629   1.0500   0.0924   0.0979 &  13.7709 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3208   1.0500            5.5613 &  19.3321 r
  mprj/la_data_out[63] (net)                             1   0.3220 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.3321 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               1.1845   9.3454   1.0500   0.4710   0.7969 &  20.1291 r
  data arrival time                                                                                                 20.1291

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9585 

  slack (with derating applied) (VIOLATED)                                                              -12.2291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2706 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3292 &   8.9125 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2981   1.0500            2.0637 &  10.9763 r
  mprj/o_q[163] (net)                                    1   0.0060 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0494   0.2981   1.0500   0.0199   0.0210 &  10.9973 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.3578   1.0500            2.4533 &  13.4507 r
  mprj/o_q_dly[163] (net)                                2   0.0442 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3842   1.3624   1.0500   0.1567   0.1706 &  13.6213 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.7750   1.0500            5.3404 &  18.9617 r
  mprj/io_oeb[26] (net)                                  1   0.3019 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.9617 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    2.1124   8.7902   1.0500   0.8618   1.1348 &  20.0965 r
  data arrival time                                                                                                 20.0965

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0965
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9570 

  slack (with derating applied) (VIOLATED)                                                              -12.1965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2395 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.2326   1.0500   0.0000   3.5069 &   8.0902 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3083   1.0500            2.0680 &  10.1582 r
  mprj/o_q[40] (net)                                     1   0.0064 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3083   1.0500   0.0000   0.0002 &  10.1584 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9441   1.0500            2.2101 &  12.3685 r
  mprj/o_q_dly[40] (net)                                 2   0.0293 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3212   0.9441   1.0500   0.1295   0.1371 &  12.5056 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.6699   1.0500            5.2631 &  17.7687 r
  mprj/la_data_out[8] (net)                              1   0.2982 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &  17.7687 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                4.8991   8.6850   1.0500   2.0003   2.3208 &  20.0895 r
  data arrival time                                                                                                 20.0895

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9566 

  slack (with derating applied) (VIOLATED)                                                              -12.1895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2329 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.2741   1.0500   0.0000   3.5643 &   8.1476 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3735   1.0500            2.1126 &  10.2602 r
  mprj/o_q[39] (net)                                     1   0.0090 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1207   0.3735   1.0500   0.0481   0.0507 &  10.3110 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8795   1.0500            2.1799 &  12.4909 r
  mprj/o_q_dly[39] (net)                                 2   0.0269 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0137   0.8795   1.0500   0.0052   0.0066 &  12.4975 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.4847   1.0500            5.1442 &  17.6417 r
  mprj/la_data_out[7] (net)                              1   0.2915 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &  17.6417 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                5.0570   8.5007   1.0500   2.0463   2.3726 &  20.0143 r
  data arrival time                                                                                                 20.0143

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9531 

  slack (with derating applied) (VIOLATED)                                                              -12.1143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.1613 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.4855   1.0500   0.0000   2.1002 &   6.6835 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5583   1.0500            2.2196 &   8.9032 r
  mprj/o_q[19] (net)                                     2   0.0161 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.5583   1.0500   0.0000   0.0007 &   8.9038 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5979   1.0500            2.0285 &  10.9323 r
  mprj/o_q_dly[19] (net)                                 2   0.0162 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1533   0.5979   1.0500   0.0626   0.0662 &  10.9986 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.5117   1.0500            6.3031 &  17.3017 r
  mprj/wbs_dat_o[19] (net)                               1   0.3633 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.3017 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 5.7415  10.5241   1.0500   2.3453   2.7113 &  20.0129 r
  data arrival time                                                                                                 20.0129

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1129

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9530 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9530 

  slack (with derating applied) (VIOLATED)                                                              -12.1129 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.1600 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1908   1.0500   0.0000   1.7330 &   6.3163 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5234   1.0500            2.1919 &   8.5083 r
  mprj/o_q[107] (net)                                    2   0.0148 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1183   0.5234   1.0500   0.0482   0.0510 &   8.5592 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9249   1.0500            2.2295 &  10.7887 r
  mprj/o_q_dly[107] (net)                                2   0.0286 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1092   0.9249   1.0500   0.0433   0.0469 &  10.8356 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.9151   1.0500            6.5684 &  17.4040 r
  mprj/io_out[8] (net)                                   1   0.3778 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.4040 r
  io_out[8] (net) 
  io_out[8] (out)                                                     5.2995  10.9277   1.0500   2.1645   2.5306 &  19.9346 r
  data arrival time                                                                                                 19.9346

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.9346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.0346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9493 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9493 

  slack (with derating applied) (VIOLATED)                                                              -12.0346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0853 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4040   1.0500   0.0000   4.7836 &   9.3669 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7640   1.0500            2.3620 &  11.7289 r
  mprj/o_q[78] (net)                                     2   0.0238 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.6611   0.7641   1.0500   0.2675   0.2818 &  12.0108 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7724   1.0500            2.1526 &  14.1634 r
  mprj/o_q_dly[78] (net)                                 2   0.0229 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0310   0.7724   1.0500   0.0126   0.0143 &  14.1777 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.4031   1.0500            5.0771 &  19.2548 r
  mprj/la_data_out[46] (net)                             1   0.2882 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.2548 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               0.8830   8.4216   1.0500   0.3471   0.6108 &  19.8656 r
  data arrival time                                                                                                 19.8656

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.8656
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.9656

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9460 

  slack (with derating applied) (VIOLATED)                                                              -11.9656 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0196 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4028   1.0500   0.0000   4.4740 &   9.0573 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9716   1.0500            2.4784 &  11.5356 r
  mprj/o_q[85] (net)                                     2   0.0309 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.8552   0.9705   1.0500   0.3503   0.3707 &  11.9063 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.1564   1.0500            2.3949 &  14.3012 r
  mprj/o_q_dly[85] (net)                                 2   0.0368 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3425   1.1553   1.0500   0.1374   0.1485 &  14.4497 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0339   1.0500            4.9072 &  19.3569 r
  mprj/la_data_out[53] (net)                             1   0.2758 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.3569 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               0.5056   8.0509   1.0500   0.1910   0.4289 &  19.7858 r
  data arrival time                                                                                                 19.7858

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.7858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.8858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9422 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9422 

  slack (with derating applied) (VIOLATED)                                                              -11.8858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.9436 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6260   1.0500   0.0000   2.3083 &   6.8916 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5677   1.0500            2.2281 &   9.1198 r
  mprj/o_q[27] (net)                                     2   0.0165 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1060   0.5677   1.0500   0.0429   0.0456 &   9.1654 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.2046   1.0500            2.4024 &  11.5678 r
  mprj/o_q_dly[27] (net)                                 2   0.0387 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2937   1.2077   1.0500   0.1168   0.1272 &  11.6949 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.1705   1.0500            6.1306 &  17.8255 r
  mprj/wbs_dat_o[27] (net)                               1   0.3507 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.8255 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 3.9935  10.1870   1.0500   1.6121   1.9592 &  19.7847 r
  data arrival time                                                                                                 19.7847

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.7847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.8847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9421 

  slack (with derating applied) (VIOLATED)                                                              -11.8847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.9426 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3886   1.0500   0.0000   4.2754 &   8.8587 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            1.2211   1.0500            2.6243 &  11.4830 r
  mprj/o_q[71] (net)                                     2   0.0399 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  1.0110   1.2250   1.0500   0.4150   0.4404 &  11.9233 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3516   1.0500            1.8874 &  13.8107 r
  mprj/o_q_dly[71] (net)                                 1   0.0067 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0690   0.3516   1.0500   0.0280   0.0296 &  13.8403 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3676   1.0500            5.0210 &  18.8613 r
  mprj/la_data_out[39] (net)                             1   0.2875 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.8613 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               1.1554   8.3830   1.0500   0.4615   0.7105 &  19.5718 r
  data arrival time                                                                                                 19.5718

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9320 

  slack (with derating applied) (VIOLATED)                                                              -11.6718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7398 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4081   1.0500   0.0000   4.6288 &   9.2121 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4482   1.0500            2.1636 &  11.3757 r
  mprj/o_q[80] (net)                                     2   0.0118 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4482   1.0500   0.0000   0.0004 &  11.3761 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.1148   1.0500            2.3320 &  13.7080 r
  mprj/o_q_dly[80] (net)                                 2   0.0354 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.7505   1.1150   1.0500   0.3021   0.3197 &  14.0277 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0440   1.0500            4.9132 &  18.9409 r
  mprj/la_data_out[48] (net)                             1   0.2762 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.9409 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.9289   8.0606   1.0500   0.3674   0.6142 &  19.5550 r
  data arrival time                                                                                                 19.5550

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6550

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9312 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9312 

  slack (with derating applied) (VIOLATED)                                                              -11.6551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7239 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4079   1.0500   0.0000   4.6996 &   9.2829 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7460   1.0500            2.3516 &  11.6345 r
  mprj/o_q[90] (net)                                     2   0.0231 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1209   0.7460   1.0500   0.0480   0.0514 &  11.6859 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5448   1.0500            2.0037 &  13.6897 r
  mprj/o_q_dly[90] (net)                                 2   0.0142 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5448   1.0500   0.0000   0.0005 &  13.6901 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.6455   1.0500            5.1708 &  18.8609 r
  mprj/la_data_out[58] (net)                             1   0.2985 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.8609 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.9679   8.6665   1.0500   0.3821   0.6674 &  19.5283 r
  data arrival time                                                                                                 19.5283

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5283
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6283

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9299 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9299 

  slack (with derating applied) (VIOLATED)                                                              -11.6283 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6984 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6922   1.0500   0.0000   1.2268 &   5.8101 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2362   1.0500            1.9930 &   7.8030 r
  mprj/o_q[140] (net)                                    1   0.0035 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2362   1.0500   0.0000   0.0001 &   7.8031 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.2976   1.0500            2.4102 &  10.2133 r
  mprj/o_q_dly[140] (net)                                2   0.0420 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.4985   1.3015   1.0500   0.2011   0.2157 &  10.4290 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.5055   1.0500            7.3352 &  17.7642 r
  mprj/io_oeb[3] (net)                                   1   0.4327 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.7642 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     2.9852  12.5470   1.0500   1.2174   1.7585 &  19.5227 r
  data arrival time                                                                                                 19.5227

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6227

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9297 

  slack (with derating applied) (VIOLATED)                                                              -11.6227 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6930 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6916   1.0500   0.0000   1.2276 &   5.8108 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3100   1.0500            2.0435 &   7.8543 r
  mprj/o_q[16] (net)                                     1   0.0065 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3100   1.0500   0.0000   0.0003 &   7.8546 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7350   1.0500            2.0820 &   9.9366 r
  mprj/o_q_dly[16] (net)                                 2   0.0215 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7350   1.0500   0.0000   0.0009 &   9.9375 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.8796   1.0500            6.4966 &  16.4341 r
  mprj/wbs_dat_o[16] (net)                               1   0.3752 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.4341 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 6.4362  10.8966   1.0500   2.6262   3.0479 &  19.4820 r
  data arrival time                                                                                                 19.4820

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.4820
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.5820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9277 

  slack (with derating applied) (VIOLATED)                                                              -11.5820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6543 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.2262   1.0500   0.0000   3.4945 &   8.0778 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2698   1.0500            2.0418 &  10.1196 r
  mprj/o_q[41] (net)                                     1   0.0048 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2698   1.0500   0.0000   0.0002 &  10.1198 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7712   1.0500            2.0984 &  12.2182 r
  mprj/o_q_dly[41] (net)                                 2   0.0228 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0159   0.7712   1.0500   0.0064   0.0076 &  12.2258 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5945   1.0500            5.2090 &  17.4348 r
  mprj/la_data_out[9] (net)                              1   0.2957 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &  17.4348 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                3.9009   8.6085   1.0500   1.5878   1.8814 &  19.3162 r
  data arrival time                                                                                                 19.3162

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4162

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9198 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9198 

  slack (with derating applied) (VIOLATED)                                                              -11.4162 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4964 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3274 &   8.9107 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5058   1.0500            2.2009 &  11.1116 r
  mprj/o_q[159] (net)                                    2   0.0141 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0910   0.5058   1.0500   0.0371   0.0395 &  11.1511 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0246   1.0500            2.2882 &  13.4393 r
  mprj/o_q_dly[159] (net)                                2   0.0323 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3721   1.0246   1.0500   0.1501   0.1589 &  13.5982 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.9236   1.0500            4.8404 &  18.4387 r
  mprj/io_oeb[22] (net)                                  1   0.2720 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.4387 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    1.2535   7.9397   1.0500   0.5038   0.7537 &  19.1923 r
  data arrival time                                                                                                 19.1923

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1923
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2923

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9139 

  slack (with derating applied) (VIOLATED)                                                              -11.2923 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3784 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.1043   1.0500   0.0000   1.6671 &   6.2504 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5912   1.0500            2.2344 &   8.4848 r
  mprj/o_q[50] (net)                                     2   0.0174 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.5912   1.0500   0.0000   0.0007 &   8.4855 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5892   1.0500            2.0247 &  10.5103 r
  mprj/o_q_dly[50] (net)                                 2   0.0159 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0642   0.5892   1.0500   0.0253   0.0271 &  10.5374 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.9235   1.0500            5.3908 &  15.9282 r
  mprj/la_data_out[18] (net)                             1   0.3075 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &  15.9282 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               6.9855   8.9355   1.0500   2.8480   3.1962 &  19.1245 r
  data arrival time                                                                                                 19.1245

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1245
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9107 

  slack (with derating applied) (VIOLATED)                                                              -11.2245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3138 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.5933   1.0500   0.0000   2.2569 &   6.8402 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5413   1.0500            2.2104 &   9.0506 r
  mprj/o_q[28] (net)                                     2   0.0155 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0686   0.5413   1.0500   0.0276   0.0295 &   9.0801 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.0894   1.0500            2.3292 &  11.4093 r
  mprj/o_q_dly[28] (net)                                 2   0.0344 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3661   1.0888   1.0500   0.1424   0.1532 &  11.5625 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4023   1.0500            5.7134 &  17.2759 r
  mprj/wbs_dat_o[28] (net)                               1   0.3247 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.2759 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 3.6883   9.4151   1.0500   1.4889   1.7942 &  19.0701 r
  data arrival time                                                                                                 19.0701

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1701

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9081 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9081 

  slack (with derating applied) (VIOLATED)                                                              -11.1701 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2620 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.8665   1.0500   0.0000   2.6934 &   7.2767 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4738   1.0500            2.1712 &   9.4479 r
  mprj/o_q[35] (net)                                     2   0.0128 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0633   0.4738   1.0500   0.0252   0.0270 &   9.4748 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9414   1.0500            2.2324 &  11.7073 r
  mprj/o_q_dly[35] (net)                                 2   0.0292 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0015   0.9414   1.0500   0.0006   0.0019 &  11.7091 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7117   1.0500            5.2906 &  16.9997 r
  mprj/la_data_out[3] (net)                              1   0.2998 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &  16.9997 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                4.2451   8.7261   1.0500   1.7178   2.0272 &  19.0270 r
  data arrival time                                                                                                 19.0270

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1270

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9060 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9060 

  slack (with derating applied) (VIOLATED)                                                              -11.1270 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2209 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                               20.8134                    11.3900 &  33.3900 r
  io_in[0] (net)                                         2   0.7197 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  33.3900 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 25.1946  20.9017   1.0500  11.3674  12.8350 &  46.2250 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5142   1.0500           -0.2404 &  45.9846 r
  mprj/buf_i[192] (net)                                  2   0.0413 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.5144   1.0500   0.0000   0.0057 &  45.9903 r
  data arrival time                                                                                                 45.9903

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.0357 &  35.1497 r
  clock reconvergence pessimism                                                                           0.0000    35.1497
  clock uncertainty                                                                                      -0.1000    35.0497
  library setup time                                                                    1.0000           -0.1762    34.8735
  data required time                                                                                                34.8735
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.8735
  data arrival time                                                                                                -45.9903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1168

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2720 
  total derate : arrival time                                                                            -0.6241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8962 

  slack (with derating applied) (VIOLATED)                                                              -11.1168 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2206 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3330 &   8.9163 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3652   1.0500            2.1092 &  11.0255 r
  mprj/o_q[124] (net)                                    1   0.0086 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3652   1.0500   0.0000   0.0004 &  11.0258 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.3604   1.0500            2.4646 &  13.4904 r
  mprj/o_q_dly[124] (net)                                2   0.0443 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0502   1.3637   1.0500   0.0214   0.0279 &  13.5183 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.0903   1.0500            4.9183 &  18.4367 r
  mprj/io_out[25] (net)                                  1   0.2794 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.4367 r
  io_out[25] (net) 
  io_out[25] (out)                                                    0.0000   8.1094   1.0500   0.0000   0.2397 &  18.6763 r
  data arrival time                                                                                                 18.6763

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6763
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8893 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8893 

  slack (with derating applied) (VIOLATED)                                                              -10.7764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8870 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3271 &   8.9104 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3584   1.0500            2.1046 &  11.0150 r
  mprj/o_q[125] (net)                                    1   0.0084 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1702   0.3584   1.0500   0.0695   0.0732 &  11.0881 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1354   1.0500            2.3294 &  13.4175 r
  mprj/o_q_dly[125] (net)                                2   0.0360 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   1.1347   1.0500   0.0000   0.0038 &  13.4214 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7861   1.0500            4.7624 &  18.1838 r
  mprj/io_out[26] (net)                                  1   0.2670 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.1838 r
  io_out[26] (net) 
  io_out[26] (out)                                                    0.3215   7.8030   1.0500   0.1215   0.3496 &  18.5334 r
  data arrival time                                                                                                 18.5334

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8825 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8825 

  slack (with derating applied) (VIOLATED)                                                              -10.6334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.7508 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3888   1.0500   0.0000   4.2786 &   8.8619 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            1.1758   1.0500            2.5975 &  11.4595 r
  mprj/o_q[69] (net)                                     2   0.0382 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  1.1001   1.1787   1.0500   0.4656   0.4930 &  11.9525 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2714   1.0500            1.8272 &  13.7797 r
  mprj/o_q_dly[69] (net)                                 1   0.0036 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2714   1.0500   0.0000   0.0001 &  13.7798 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5536   1.0500            4.5403 &  18.3200 r
  mprj/la_data_out[37] (net)                             1   0.2589 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.3200 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.0000   7.5695   1.0500   0.0000   0.2120 &  18.5320 r
  data arrival time                                                                                                 18.5320

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8825 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8825 

  slack (with derating applied) (VIOLATED)                                                              -10.6320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.7495 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  12.6980   1.0500   0.0000   1.2198 &   5.8030 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4535   1.0500            2.1384 &   7.9415 r
  mprj/o_q[1] (net)                                      2   0.0121 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.4535   1.0500   0.0000   0.0004 &   7.9418 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.5524   1.0500            1.9829 &   9.9247 r
  mprj/o_q_dly[1] (net)                                  2   0.0145 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0053   0.5524   1.0500   0.0021   0.0026 &   9.9273 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            11.0184   1.0500            6.5441 &  16.4714 r
  mprj/wbs_dat_o[1] (net)                                1   0.3795 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  16.4714 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  3.9878  11.0379   1.0500   1.6063   2.0014 &  18.4728 r
  data arrival time                                                                                                 18.4728

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.4728
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.5728

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8797 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8797 

  slack (with derating applied) (VIOLATED)                                                              -10.5728 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6931 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3180 &   8.9012 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5409   1.0500            2.2238 &  11.1250 r
  mprj/o_q[121] (net)                                    2   0.0154 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1733   0.5409   1.0500   0.0701   0.0741 &  11.1991 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1203   1.0500            2.3490 &  13.5482 r
  mprj/o_q_dly[121] (net)                                2   0.0356 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0630   1.1226   1.0500   0.0257   0.0315 &  13.5797 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3518   1.0500            4.5175 &  18.0972 r
  mprj/io_out[22] (net)                                  1   0.2519 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.0972 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.3909   7.3672   1.0500   0.1477   0.3636 &  18.4608 r
  data arrival time                                                                                                 18.4608

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.4608
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.5608

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8791 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8791 

  slack (with derating applied) (VIOLATED)                                                              -10.5608 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6817 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                               21.3512                    11.7440 &  33.7440 r
  io_in[1] (net)                                         2   0.7397 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  33.7440 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 24.2791  21.4272   1.0500  10.6673  12.0523 &  45.7962 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5176   1.0500           -0.2652 &  45.5311 r
  mprj/buf_i[193] (net)                                  2   0.0400 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0512   0.5178   1.0500   0.0200   0.0265 &  45.5576 r
  data arrival time                                                                                                 45.5576

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.1774 &  35.2914 r
  clock reconvergence pessimism                                                                           0.0000    35.2914
  clock uncertainty                                                                                      -0.1000    35.1914
  library setup time                                                                    1.0000           -0.1771    35.0143
  data required time                                                                                                35.0143
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.0143
  data arrival time                                                                                                -45.5576
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.5433

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2795 
  total derate : arrival time                                                                            -0.5891 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8686 

  slack (with derating applied) (VIOLATED)                                                              -10.5433 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6747 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3682   1.0500   0.0000   4.0787 &   8.6619 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3821   1.0500            2.1198 &  10.7818 r
  mprj/o_q[56] (net)                                     2   0.0093 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3821   1.0500   0.0000   0.0003 &  10.7821 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9613   1.0500            2.2314 &  13.0135 r
  mprj/o_q_dly[56] (net)                                 2   0.0300 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.7840   0.9613   1.0500   0.3246   0.3421 &  13.3556 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.0226   1.0500            4.3417 &  17.6974 r
  mprj/la_data_out[24] (net)                             1   0.2412 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.6974 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               1.2339   7.0338   1.0500   0.4981   0.6936 &  18.3909 r
  data arrival time                                                                                                 18.3909

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8758 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8758 

  slack (with derating applied) (VIOLATED)                                                              -10.4909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6152 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.9974   1.0500   0.0000   2.9693 &   7.5526 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5373   1.0500            2.2147 &   9.7674 r
  mprj/o_q[47] (net)                                     2   0.0153 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.5373   1.0500   0.0000   0.0006 &   9.7680 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4218   1.0500            1.9080 &  11.6761 r
  mprj/o_q_dly[47] (net)                                 1   0.0094 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4218   1.0500   0.0000   0.0004 &  11.6764 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3761   1.0500            5.0344 &  16.7108 r
  mprj/la_data_out[15] (net)                             1   0.2877 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.7108 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                               3.4729   8.3916   1.0500   1.3880   1.6733 &  18.3842 r
  data arrival time                                                                                                 18.3842

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4842

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8754 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8754 

  slack (with derating applied) (VIOLATED)                                                              -10.4842 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6088 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                           17.6479                     9.8961 &  31.8961 r
  wbs_sel_i[2] (net)                                     2   0.6106 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  31.8961 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 22.7188  17.6735   1.0500  11.9868  13.0644 &  44.9606 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3839   1.0500           -0.2125 &  44.7480 r
  mprj/buf_i[232] (net)                                  2   0.0110 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0204   0.3839   1.0500   0.0077   0.0085 &  44.7566 r
  data arrival time                                                                                                 44.7566

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   0.4318 &  34.5459 r
  clock reconvergence pessimism                                                                           0.0000    34.5459
  clock uncertainty                                                                                      -0.1000    34.4459
  library setup time                                                                    1.0000           -0.1615    34.2844
  data required time                                                                                                34.2844
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2844
  data arrival time                                                                                                -44.7566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2403 
  total derate : arrival time                                                                            -0.6337 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8740 

  slack (with derating applied) (VIOLATED)                                                              -10.4722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5982 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3119   1.0500   0.0000   4.0157 &   8.5990 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2920   1.0500            2.0583 &  10.6573 r
  mprj/o_q[57] (net)                                     1   0.0057 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2920   1.0500   0.0000   0.0003 &  10.6575 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.0513   1.0500            2.2691 &  12.9266 r
  mprj/o_q_dly[57] (net)                                 2   0.0329 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.7982   1.0500   1.0500   0.3259   0.3459 &  13.2726 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1391   1.0500            4.4224 &  17.6950 r
  mprj/la_data_out[25] (net)                             1   0.2455 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.6950 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               1.1796   7.1496   1.0500   0.4750   0.6654 &  18.3604 r
  data arrival time                                                                                                 18.3604

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3604
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4604

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8743 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8743 

  slack (with derating applied) (VIOLATED)                                                              -10.4604 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5861 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3342 &   8.9175 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4191   1.0500            2.1443 &  11.0618 r
  mprj/o_q[162] (net)                                    2   0.0107 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0836   0.4191   1.0500   0.0339   0.0360 &  11.0978 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0711   1.0500            2.3005 &  13.3983 r
  mprj/o_q_dly[162] (net)                                2   0.0338 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0856   1.0737   1.0500   0.0337   0.0395 &  13.4378 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.6521   1.0500            4.6836 &  18.1214 r
  mprj/io_oeb[25] (net)                                  1   0.2623 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.1214 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   7.6691   1.0500   0.0000   0.2206 &  18.3420 r
  data arrival time                                                                                                 18.3420

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3420
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4420

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8734 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8734 

  slack (with derating applied) (VIOLATED)                                                              -10.4420 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5686 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3104   1.0500   0.0000   3.9675 &   8.5507 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            1.0039   1.0500            2.4969 &  11.0476 r
  mprj/o_q[60] (net)                                     2   0.0321 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.8239   1.0064   1.0500   0.3300   0.3500 &  11.3976 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3743   1.0500            1.9015 &  13.2991 r
  mprj/o_q_dly[60] (net)                                 1   0.0076 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3743   1.0500   0.0000   0.0002 &  13.2993 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7052   1.0500            4.6509 &  17.9502 r
  mprj/la_data_out[28] (net)                             1   0.2645 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.9502 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.3892   7.7196   1.0500   0.1471   0.3599 &  18.3101 r
  data arrival time                                                                                                 18.3101

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3101
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4101

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8719 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8719 

  slack (with derating applied) (VIOLATED)                                                              -10.4101 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.5382 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1066   1.0500   0.0000   1.6606 &   6.2439 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5822   1.0500            2.2286 &   8.4726 r
  mprj/o_q[151] (net)                                    2   0.0170 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5822   1.0500   0.0000   0.0007 &   8.4733 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8461   1.0500            2.1876 &  10.6609 r
  mprj/o_q_dly[151] (net)                                2   0.0257 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8461   1.0500   0.0000   0.0010 &  10.6619 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.4223   1.0500            5.6607 &  16.3225 r
  mprj/io_oeb[14] (net)                                  1   0.3237 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.3225 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    3.8641   9.4425   1.0500   1.5639   1.9109 &  18.2334 r
  data arrival time                                                                                                 18.2334

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8683 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8683 

  slack (with derating applied) (VIOLATED)                                                              -10.3334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4652 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.4341   1.0500   0.0000   0.9575 &   5.5408 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4776   1.0500            2.1496 &   7.6904 r
  mprj/o_q[99] (net)                                     2   0.0130 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0860   0.4776   1.0500   0.0348   0.0368 &   7.7272 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8214   1.0500            2.1593 &   9.8865 r
  mprj/o_q_dly[99] (net)                                 2   0.0247 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8214   1.0500   0.0000   0.0012 &   9.8877 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           13.3864   1.0500            7.6294 &  17.5171 r
  mprj/io_out[0] (net)                                   1   0.4600 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  17.5171 r
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000  13.4728   1.0500   0.0000   0.6967 &  18.2138 r
  data arrival time                                                                                                 18.2138

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2138
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3138

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8673 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8673 

  slack (with derating applied) (VIOLATED)                                                              -10.3138 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4465 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6254   1.0500   0.0000   2.3158 &   6.8990 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5841   1.0500            2.2388 &   9.1378 r
  mprj/o_q[26] (net)                                     2   0.0171 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.5841   1.0500   0.0000   0.0007 &   9.1385 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9393   1.0500            2.2416 &  11.3801 r
  mprj/o_q_dly[26] (net)                                 2   0.0289 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.9416   1.0500   0.0000   0.0038 &  11.3839 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8969   1.0500            5.4040 &  16.7879 r
  mprj/wbs_dat_o[26] (net)                               1   0.3066 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.7879 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 2.5484   8.9108   1.0500   1.0349   1.3160 &  18.1039 r
  data arrival time                                                                                                 18.1039

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2039

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8621 

  slack (with derating applied) (VIOLATED)                                                              -10.2039 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3418 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3102   1.0500   0.0000   3.9682 &   8.5515 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2977   1.0500            2.0621 &  10.6136 r
  mprj/o_q[55] (net)                                     1   0.0060 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2977   1.0500   0.0000   0.0003 &  10.6139 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8532   1.0500            2.1528 &  12.7667 r
  mprj/o_q_dly[55] (net)                                 2   0.0259 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3648   0.8532   1.0500   0.1470   0.1555 &  12.9222 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.0989   1.0500            4.3775 &  17.2997 r
  mprj/la_data_out[23] (net)                             1   0.2439 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.2997 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               1.4717   7.1099   1.0500   0.5977   0.7981 &  18.0978 r
  data arrival time                                                                                                 18.0978

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0978
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8618 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8618 

  slack (with derating applied) (VIOLATED)                                                              -10.1978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3360 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3094   1.0500   0.0000   3.9594 &   8.5427 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.9044   1.0500            2.4392 &  10.9819 r
  mprj/o_q[62] (net)                                     2   0.0286 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0478   0.9062   1.0500   0.0185   0.0234 &  11.0053 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6563   1.0500            2.0873 &  13.0927 r
  mprj/o_q_dly[62] (net)                                 2   0.0185 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2346   0.6563   1.0500   0.0958   0.1012 &  13.1938 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.2292   1.0500            4.4309 &  17.6247 r
  mprj/la_data_out[30] (net)                             1   0.2482 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &  17.6247 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.6173   7.2409   1.0500   0.2389   0.4307 &  18.0554 r
  data arrival time                                                                                                 18.0554

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1554

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8598 

  slack (with derating applied) (VIOLATED)                                                              -10.1554 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2956 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.8995   1.0500   0.0000   2.7527 &   7.3360 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4916   1.0500            2.1833 &   9.5193 r
  mprj/o_q[36] (net)                                     2   0.0135 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4916   1.0500   0.0000   0.0005 &   9.5198 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9497   1.0500            2.2401 &  11.7599 r
  mprj/o_q_dly[36] (net)                                 2   0.0295 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2746   0.9497   1.0500   0.1110   0.1180 &  11.8779 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2654   1.0500            5.0392 &  16.9171 r
  mprj/la_data_out[4] (net)                              1   0.2843 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &  16.9171 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                1.9111   8.2794   1.0500   0.7787   1.0320 &  17.9491 r
  data arrival time                                                                                                 17.9491

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9491
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0491

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8547 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8547 

  slack (with derating applied) (VIOLATED)                                                              -10.0491 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1944 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3374 &   8.9207 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2644   1.0500            2.0410 &  10.9617 r
  mprj/o_q[114] (net)                                    1   0.0046 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2644   1.0500   0.0000   0.0001 &  10.9618 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0794   1.0500            2.2832 &  13.2450 r
  mprj/o_q_dly[114] (net)                                2   0.0341 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   1.0824   1.0500   0.0000   0.0043 &  13.2493 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.2804   1.0500            4.4760 &  17.7253 r
  mprj/io_out[15] (net)                                  1   0.2494 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.7253 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   7.2965   1.0500   0.0000   0.2069 &  17.9322 r
  data arrival time                                                                                                 17.9322

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8539 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8539 

  slack (with derating applied) (VIOLATED)                                                              -10.0322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1782 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.3883   1.0500   0.0000   1.9647 &   6.5480 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6488   1.0500            2.2767 &   8.8247 r
  mprj/o_q[20] (net)                                     2   0.0196 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1354   0.6488   1.0500   0.0542   0.0577 &   8.8825 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6608   1.0500            2.0758 &  10.9582 r
  mprj/o_q_dly[20] (net)                                 2   0.0187 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2581   0.6608   1.0500   0.1033   0.1091 &  11.0674 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.1416   1.0500            5.4891 &  16.5565 r
  mprj/wbs_dat_o[20] (net)                               1   0.3140 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.5565 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 2.6131   9.1601   1.0500   1.0613   1.3706 &  17.9271 r
  data arrival time                                                                                                 17.9271

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0271

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8537 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8537 

  slack (with derating applied) (VIOLATED)                                                              -10.0271 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1734 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  12.1577   1.0500   0.0000   0.7617 &   5.3450 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.6540   1.0500            2.2587 &   7.6037 r
  mprj/o_q[8] (net)                                      2   0.0198 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.6540   1.0500   0.0000   0.0008 &   7.6045 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.8793   1.0500            2.2120 &   9.8166 r
  mprj/o_q_dly[8] (net)                                  2   0.0269 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0616   0.8793   1.0500   0.0245   0.0268 &   9.8434 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            10.4777   1.0500            6.2724 &  16.1158 r
  mprj/wbs_dat_o[8] (net)                                1   0.3609 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  16.1158 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  3.5520  10.4969   1.0500   1.4338   1.8073 &  17.9230 r
  data arrival time                                                                                                 17.9230

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9230
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0230

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8535 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8535 

  slack (with derating applied) (VIOLATED)                                                              -10.0230 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1696 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6995   1.0500   0.0000   1.2177 &   5.8010 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3980   1.0500            2.1026 &   7.9036 r
  mprj/o_q[12] (net)                                     1   0.0099 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3980   1.0500   0.0000   0.0004 &   7.9040 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8442   1.0500            2.1618 &  10.0658 r
  mprj/o_q_dly[12] (net)                                 2   0.0256 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0705   0.8442   1.0500   0.0284   0.0309 &  10.0967 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.5508   1.0500            5.7100 &  15.8067 r
  mprj/wbs_dat_o[12] (net)                               1   0.3304 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.8067 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 4.2783   9.5723   1.0500   1.7401   2.1112 &  17.9179 r
  data arrival time                                                                                                 17.9179

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0179

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8532 

  slack (with derating applied) (VIOLATED)                                                              -10.0179 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1647 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.2120   1.0500   0.0000   3.4623 &   8.0456 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2912   1.0500            2.0561 &  10.1016 r
  mprj/o_q[115] (net)                                    1   0.0057 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2912   1.0500   0.0000   0.0001 &  10.1018 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0365   1.0500            2.2644 &  12.3662 r
  mprj/o_q_dly[115] (net)                                2   0.0328 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1196   1.0365   1.0500   0.0474   0.0512 &  12.4174 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7219   1.0500            4.7601 &  17.1775 r
  mprj/io_out[16] (net)                                  1   0.2662 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.1775 r
  io_out[16] (net) 
  io_out[16] (out)                                                    1.1780   7.7315   1.0500   0.4727   0.6672 &  17.8447 r
  data arrival time                                                                                                 17.8447

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.8447
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.9447

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8497 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8497 

  slack (with derating applied) (VIOLATED)                                                               -9.9447 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0950 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.2338   1.0500   0.0000   3.5106 &   8.0939 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3282   1.0500            2.0815 &  10.1754 r
  mprj/o_q[45] (net)                                     1   0.0072 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3282   1.0500   0.0000   0.0002 &  10.1756 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7240   1.0500            2.0779 &  12.2535 r
  mprj/o_q_dly[45] (net)                                 2   0.0211 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2791   0.7240   1.0500   0.1131   0.1196 &  12.3731 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.3926   1.0500            4.5180 &  16.8911 r
  mprj/la_data_out[13] (net)                             1   0.2535 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.8911 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                               1.7305   7.4064   1.0500   0.7054   0.9335 &  17.8246 r
  data arrival time                                                                                                 17.8246

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.8246
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.9246

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8488 

  slack (with derating applied) (VIOLATED)                                                               -9.9246 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0758 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1096   1.0500   0.0000   1.6512 &   6.2345 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3495   1.0500            2.0774 &   8.3119 r
  mprj/o_q[147] (net)                                    1   0.0080 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3495   1.0500   0.0000   0.0003 &   8.3123 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0132   1.0500            2.2549 &  10.5672 r
  mprj/o_q_dly[147] (net)                                2   0.0316 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0705   1.0154   1.0500   0.0277   0.0330 &  10.6002 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.9637   1.0500            5.4607 &  16.0609 r
  mprj/io_oeb[10] (net)                                  1   0.3094 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.0609 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    3.6642   8.9751   1.0500   1.4828   1.7619 &  17.8228 r
  data arrival time                                                                                                 17.8228

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.8228
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.9228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8487 

  slack (with derating applied) (VIOLATED)                                                               -9.9228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0741 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.1704   1.0500   0.0000   0.7690 &   5.3523 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5400   1.0500            2.1854 &   7.5377 r
  mprj/o_q[137] (net)                                    2   0.0154 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0644   0.5400   1.0500   0.0255   0.0274 &   7.5652 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6774   1.0500            2.0789 &   9.6441 r
  mprj/o_q_dly[137] (net)                                2   0.0193 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6774   1.0500   0.0000   0.0008 &   9.6449 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.4962   1.0500            7.1732 &  16.8180 r
  mprj/io_oeb[0] (net)                                   1   0.4296 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  16.8180 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     0.7139  12.5662   1.0500   0.2697   0.8842 &  17.7022 r
  data arrival time                                                                                                 17.7022

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7022
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8022

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8430 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8430 

  slack (with derating applied) (VIOLATED)                                                               -9.8022 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.9592 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.4855   1.0500   0.0000   2.1004 &   6.6837 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5232   1.0500            2.1968 &   8.8805 r
  mprj/o_q[17] (net)                                     2   0.0148 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1952   0.5232   1.0500   0.0786   0.0831 &   8.9636 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8080   1.0500            2.1576 &  11.1213 r
  mprj/o_q_dly[17] (net)                                 2   0.0242 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0684   0.8080   1.0500   0.0261   0.0284 &  11.1497 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4382   1.0500            5.6684 &  16.8180 r
  mprj/wbs_dat_o[17] (net)                               1   0.3243 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.8180 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 1.4025   9.4575   1.0500   0.5621   0.8610 &  17.6790 r
  data arrival time                                                                                                 17.6790

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.6790
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.7790

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8419 

  slack (with derating applied) (VIOLATED)                                                               -9.7790 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.9371 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  12.0909   1.0500   0.0000   0.6730 &   5.2563 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4616   1.0500            2.1335 &   7.3898 r
  mprj/o_q[6] (net)                                      2   0.0124 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0583   0.4616   1.0500   0.0232   0.0247 &   7.4145 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            1.0186   1.0500            2.2753 &   9.6898 r
  mprj/o_q_dly[6] (net)                                  2   0.0319 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1154   1.0207   1.0500   0.0460   0.0525 &   9.7423 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            10.4923   1.0500            6.2911 &  16.0334 r
  mprj/wbs_dat_o[6] (net)                                1   0.3614 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  16.0334 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  3.0933  10.5130   1.0500   1.2549   1.6292 &  17.6626 r
  data arrival time                                                                                                 17.6626

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.6626
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.7626

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8411 

  slack (with derating applied) (VIOLATED)                                                               -9.7626 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.9215 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.0726   1.0500   0.0000   3.1151 &   7.6984 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5541   1.0500            2.2270 &   9.9253 r
  mprj/o_q[46] (net)                                     2   0.0160 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0446   0.5541   1.0500   0.0176   0.0191 &   9.9444 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3326   1.0500            1.8450 &  11.7894 r
  mprj/o_q_dly[46] (net)                                 1   0.0060 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3326   1.0500   0.0000   0.0002 &  11.7897 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8012   1.0500            4.6926 &  16.4823 r
  mprj/la_data_out[14] (net)                             1   0.2676 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.4823 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               2.3664   7.8168   1.0500   0.9227   1.1771 &  17.6594 r
  data arrival time                                                                                                 17.6594

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.6594
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.7594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8409 

  slack (with derating applied) (VIOLATED)                                                               -9.7594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.9185 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.2121   1.0500   0.0000   3.4589 &   8.0422 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5321   1.0500            2.2150 &  10.2572 r
  mprj/o_q[116] (net)                                    2   0.0151 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.5321   1.0500   0.0000   0.0005 &  10.2577 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0246   1.0500            2.2893 &  12.5470 r
  mprj/o_q_dly[116] (net)                                2   0.0321 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1912   1.0270   1.0500   0.0775   0.0845 &  12.6315 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.6417   1.0500            4.1496 &  16.7811 r
  mprj/io_out[17] (net)                                  1   0.2285 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.7811 r
  io_out[17] (net) 
  io_out[17] (out)                                                    1.7297   6.6488   1.0500   0.7052   0.8737 &  17.6548 r
  data arrival time                                                                                                 17.6548

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.6548
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.7548

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8407 

  slack (with derating applied) (VIOLATED)                                                               -9.7548 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.9141 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3102   1.0500   0.0000   3.9682 &   8.5514 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2397   1.0500            2.0229 &  10.5743 r
  mprj/o_q[54] (net)                                     1   0.0036 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2397   1.0500   0.0000   0.0001 &  10.5744 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6300   1.0500            2.0037 &  12.5781 r
  mprj/o_q_dly[54] (net)                                 2   0.0175 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6300   1.0500   0.0000   0.0007 &  12.5788 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.0789   1.0500            4.3459 &  16.9247 r
  mprj/la_data_out[22] (net)                             1   0.2431 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.9247 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               1.3061   7.0899   1.0500   0.5282   0.7246 &  17.6493 r
  data arrival time                                                                                                 17.6493

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.6493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.7493

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8404 

  slack (with derating applied) (VIOLATED)                                                               -9.7493 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.9088 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1079   1.0500   0.0000   1.6568 &   6.2400 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4839   1.0500            2.1650 &   8.4051 r
  mprj/o_q[110] (net)                                    2   0.0132 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1187   0.4839   1.0500   0.0476   0.0504 &   8.4555 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0022   1.0500            2.2676 &  10.7231 r
  mprj/o_q_dly[110] (net)                                2   0.0312 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   1.0042   1.0500   0.0000   0.0049 &  10.7279 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.1750   1.0500            5.0202 &  15.7481 r
  mprj/io_out[11] (net)                                  1   0.2822 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.7481 r
  io_out[11] (net) 
  io_out[11] (out)                                                    3.9762   8.1840   1.0500   1.6242   1.8763 &  17.6245 r
  data arrival time                                                                                                 17.6245

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.6245
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.7245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8393 

  slack (with derating applied) (VIOLATED)                                                               -9.7245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.8852 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1118   1.0500   0.0000   1.6430 &   6.2263 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3864   1.0500            2.1019 &   8.3282 r
  mprj/o_q[108] (net)                                    1   0.0095 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1069   0.3864   1.0500   0.0433   0.0459 &   8.3741 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9851   1.0500            2.2440 &  10.6181 r
  mprj/o_q_dly[108] (net)                                2   0.0306 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1147   0.9878   1.0500   0.0454   0.0511 &  10.6692 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.2655   1.0500            5.6187 &  16.2879 r
  mprj/io_out[9] (net)                                   1   0.3196 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  16.2879 r
  io_out[9] (net) 
  io_out[9] (out)                                                     2.4173   9.2792   1.0500   0.9829   1.2667 &  17.5546 r
  data arrival time                                                                                                 17.5546

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.5546
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.6546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8359 

  slack (with derating applied) (VIOLATED)                                                               -9.6546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.8187 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.3883   1.0500   0.0000   1.9649 &   6.5482 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3044   1.0500            2.0513 &   8.5995 r
  mprj/o_q[32] (net)                                     1   0.0062 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3044   1.0500   0.0000   0.0003 &   8.5998 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8518   1.0500            2.1529 &  10.7527 r
  mprj/o_q_dly[32] (net)                                 2   0.0259 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8518   1.0500   0.0000   0.0011 &  10.7538 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8444   1.0500            5.3549 &  16.1087 r
  mprj/la_data_out[0] (net)                              1   0.3043 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &  16.1087 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                2.7212   8.8593   1.0500   1.1021   1.3933 &  17.5020 r
  data arrival time                                                                                                 17.5020

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.5020
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.6020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8334 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8334 

  slack (with derating applied) (VIOLATED)                                                               -9.6020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.7686 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.2123   1.0500   0.0000   3.4516 &   8.0349 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3080   1.0500            2.0674 &  10.1023 r
  mprj/o_q[43] (net)                                     1   0.0064 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3080   1.0500   0.0000   0.0002 &  10.1025 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8195   1.0500            2.1336 &  12.2361 r
  mprj/o_q_dly[43] (net)                                 2   0.0247 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2395   0.8195   1.0500   0.0968   0.1027 &  12.3388 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.3723   1.0500            4.5202 &  16.8590 r
  mprj/la_data_out[11] (net)                             1   0.2531 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.8590 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               1.0530   7.3852   1.0500   0.4213   0.6313 &  17.4903 r
  data arrival time                                                                                                 17.4903

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.4903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.5903

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8329 

  slack (with derating applied) (VIOLATED)                                                               -9.5903 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.7574 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.1582   1.0500   0.0000   3.3093 &   7.8926 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4647   1.0500            2.1702 &  10.0627 r
  mprj/o_q[113] (net)                                    2   0.0125 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0371   0.4647   1.0500   0.0147   0.0159 &  10.0786 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8499   1.0500            2.1750 &  12.2536 r
  mprj/o_q_dly[113] (net)                                2   0.0258 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8499   1.0500   0.0000   0.0012 &  12.2548 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7755   1.0500            4.7461 &  17.0008 r
  mprj/io_out[14] (net)                                  1   0.2669 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.0008 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.5578   7.7901   1.0500   0.2125   0.4336 &  17.4344 r
  data arrival time                                                                                                 17.4344

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.4344
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.5344

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8302 

  slack (with derating applied) (VIOLATED)                                                               -9.5344 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.7042 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  12.6989   1.0500   0.0000   1.2186 &   5.8019 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.5397   1.0500            2.1942 &   7.9961 r
  mprj/o_q[4] (net)                                      2   0.0154 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.5397   1.0500   0.0000   0.0005 &   7.9965 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.6360   1.0500            2.0512 &  10.0478 r
  mprj/o_q_dly[4] (net)                                  2   0.0177 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1590   0.6360   1.0500   0.0645   0.0683 &  10.1161 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             9.5800   1.0500            5.7252 &  15.8413 r
  mprj/wbs_dat_o[4] (net)                                1   0.3289 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.8413 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  2.9998   9.6012   1.0500   1.2142   1.5695 &  17.4108 r
  data arrival time                                                                                                 17.4108

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.4108
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.5108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8291 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8291 

  slack (with derating applied) (VIOLATED)                                                               -9.5108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.6817 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.5277   1.0500   0.0000   2.1595 &   6.7428 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2882   1.0500            2.0426 &   8.7854 r
  mprj/o_q[24] (net)                                     1   0.0056 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0513   0.2882   1.0500   0.0207   0.0220 &   8.8074 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9310   1.0500            2.1992 &  11.0066 r
  mprj/o_q_dly[24] (net)                                 2   0.0288 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0874   0.9310   1.0500   0.0346   0.0375 &  11.0441 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3797   1.0500            5.0998 &  16.1439 r
  mprj/wbs_dat_o[24] (net)                               1   0.2882 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.1439 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 2.3790   8.3946   1.0500   0.9665   1.2407 &  17.3845 r
  data arrival time                                                                                                 17.3845

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.3845
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.4845

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8278 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8278 

  slack (with derating applied) (VIOLATED)                                                               -9.4845 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.6567 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.3883   1.0500   0.0000   1.9647 &   6.5480 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4285   1.0500            2.1338 &   8.6818 r
  mprj/o_q[23] (net)                                     1   0.0111 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0224   0.4285   1.0500   0.0091   0.0100 &   8.6918 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8729   1.0500            2.1838 &  10.8755 r
  mprj/o_q_dly[23] (net)                                 2   0.0267 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4035   0.8729   1.0500   0.1645   0.1737 &  11.0493 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.6895   1.0500            5.2651 &  16.3144 r
  mprj/wbs_dat_o[23] (net)                               1   0.2988 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.3144 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 1.7318   8.7053   1.0500   0.7023   0.9766 &  17.2909 r
  data arrival time                                                                                                 17.2909

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.2909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.3909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8234 

  slack (with derating applied) (VIOLATED)                                                               -9.3909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.5675 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1078   1.0500   0.0000   1.6571 &   6.2404 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4793   1.0500            2.1620 &   8.4024 r
  mprj/o_q[148] (net)                                    2   0.0131 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4793   1.0500   0.0000   0.0004 &   8.4029 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9687   1.0500            2.2465 &  10.6494 r
  mprj/o_q_dly[148] (net)                                2   0.0300 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9707   1.0500   0.0000   0.0047 &  10.6541 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.5122   1.0500            5.1974 &  15.8515 r
  mprj/io_oeb[11] (net)                                  1   0.2935 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.8515 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    2.8451   8.5235   1.0500   1.1490   1.4019 &  17.2534 r
  data arrival time                                                                                                 17.2534

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.2534
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.3534

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8216 

  slack (with derating applied) (VIOLATED)                                                               -9.3534 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.5318 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6253   1.0500   0.0000   2.3172 &   6.9005 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6578   1.0500            2.2867 &   9.1872 r
  mprj/o_q[25] (net)                                     2   0.0200 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.3060   0.6578   1.0500   0.1247   0.1317 &   9.3189 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.0932   1.0500            2.3385 &  11.6574 r
  mprj/o_q_dly[25] (net)                                 2   0.0345 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1499   1.0927   1.0500   0.0611   0.0678 &  11.7252 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0325   1.0500            4.9129 &  16.6381 r
  mprj/wbs_dat_o[25] (net)                               1   0.2760 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.6381 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.9451   8.0476   1.0500   0.3742   0.6127 &  17.2509 r
  data arrival time                                                                                                 17.2509

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.2509
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.3509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8215 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8215 

  slack (with derating applied) (VIOLATED)                                                               -9.3509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.5294 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.1582   1.0500   0.0000   3.3083 &   7.8915 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5082   1.0500            2.1985 &  10.0901 r
  mprj/o_q[52] (net)                                     2   0.0142 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.5082   1.0500   0.0000   0.0006 &  10.0906 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9419   1.0500            2.2340 &  12.3246 r
  mprj/o_q_dly[52] (net)                                 2   0.0290 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0751   0.9441   1.0500   0.0289   0.0344 &  12.3591 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.7839   1.0500            4.2036 &  16.5626 r
  mprj/la_data_out[20] (net)                             1   0.2328 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &  16.5626 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               0.8783   6.7950   1.0500   0.3496   0.5317 &  17.0943 r
  data arrival time                                                                                                 17.0943

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.0943
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.1943

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8140 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8140 

  slack (with derating applied) (VIOLATED)                                                               -9.1943 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.3803 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.2120   1.0500   0.0000   3.4620 &   8.0453 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3322   1.0500            2.0838 &  10.1291 r
  mprj/o_q[153] (net)                                    1   0.0073 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3322   1.0500   0.0000   0.0003 &  10.1294 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.1584   1.0500            2.3396 &  12.4691 r
  mprj/o_q_dly[153] (net)                                2   0.0369 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3729   1.1570   1.0500   0.1510   0.1621 &  12.6312 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5365   1.0500            4.0803 &  16.7115 r
  mprj/io_oeb[16] (net)                                  1   0.2243 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.7115 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.4159   6.5462   1.0500   0.1571   0.3180 &  17.0295 r
  data arrival time                                                                                                 17.0295

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.0295
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.1295

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8109 

  slack (with derating applied) (VIOLATED)                                                               -9.1295 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.3186 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6980   1.0500   0.0000   1.2198 &   5.8031 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5416   1.0500            2.1954 &   7.9985 r
  mprj/o_q[11] (net)                                     2   0.0155 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0562   0.5416   1.0500   0.0221   0.0238 &   8.0223 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9428   1.0500            2.2431 &  10.2654 r
  mprj/o_q_dly[11] (net)                                 2   0.0293 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1778   0.9428   1.0500   0.0719   0.0768 &  10.3423 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.4181   1.0500            5.6450 &  15.9873 r
  mprj/wbs_dat_o[11] (net)                               1   0.3259 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.9873 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 1.5400   9.4404   1.0500   0.6199   0.9366 &  16.9239 r
  data arrival time                                                                                                 16.9239

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.9239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.0239

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8059 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8059 

  slack (with derating applied) (VIOLATED)                                                               -9.0239 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.2180 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1048   1.0500   0.0000   1.6658 &   6.2491 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           1.1685   1.0500            2.5705 &   8.8196 r
  mprj/o_q[119] (net)                                    2   0.0379 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1000   1.1723   1.0500   0.0407   0.0482 &   8.8679 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9182   1.0500            2.2549 &  11.1227 r
  mprj/o_q_dly[119] (net)                                2   0.0280 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9173   1.0500   0.0000   0.0026 &  11.1253 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3900   1.0500            4.5770 &  15.7023 r
  mprj/io_out[20] (net)                                  1   0.2551 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.7023 r
  io_out[20] (net) 
  io_out[20] (out)                                                    2.5021   7.3965   1.0500   1.0100   1.1962 &  16.8985 r
  data arrival time                                                                                                 16.8985

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.8985
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.9985

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8047 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8047 

  slack (with derating applied) (VIOLATED)                                                               -8.9985 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.1938 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6349   1.0500   0.0000   2.3204 &   6.9036 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3094   1.0500            2.0588 &   8.9624 r
  mprj/o_q[29] (net)                                     1   0.0064 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3094   1.0500   0.0000   0.0002 &   8.9626 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           1.0517   1.0500            2.2729 &  11.2355 r
  mprj/o_q_dly[29] (net)                                 2   0.0330 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4977   1.0517   1.0500   0.2032   0.2159 &  11.4514 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8264   1.0500            4.7829 &  16.2343 r
  mprj/wbs_dat_o[29] (net)                               1   0.2684 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  16.2343 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 1.0348   7.8428   1.0500   0.4124   0.6549 &  16.8892 r
  data arrival time                                                                                                 16.8892

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.8892
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.9892

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8042 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8042 

  slack (with derating applied) (VIOLATED)                                                               -8.9892 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.1849 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.1582   1.0500   0.0000   3.3088 &   7.8921 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.8401   1.0500            2.3990 &  10.2911 r
  mprj/o_q[158] (net)                                    2   0.0263 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.8422   1.0500   0.0000   0.0034 &  10.2945 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9828   1.0500            2.2827 &  12.5772 r
  mprj/o_q_dly[158] (net)                                2   0.0305 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9849   1.0500   0.0000   0.0047 &  12.5820 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.6188   1.0500            4.1056 &  16.6875 r
  mprj/io_oeb[21] (net)                                  1   0.2267 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.6875 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   6.6308   1.0500   0.0000   0.1696 &  16.8571 r
  data arrival time                                                                                                 16.8571

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.8571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.9571

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8027 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8027 

  slack (with derating applied) (VIOLATED)                                                               -8.9571 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.1544 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.2121   1.0500   0.0000   3.4615 &   8.0448 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4833   1.0500            2.1832 &  10.2279 r
  mprj/o_q[120] (net)                                    2   0.0132 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4833   1.0500   0.0000   0.0005 &  10.2285 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0105   1.0500            2.2763 &  12.5047 r
  mprj/o_q_dly[120] (net)                                2   0.0318 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2488   1.0105   1.0500   0.1018   0.1082 &  12.6129 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.4161   1.0500            3.9949 &  16.6078 r
  mprj/io_out[21] (net)                                  1   0.2197 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.6078 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.0000   6.4274   1.0500   0.0000   0.1618 &  16.7696 r
  data arrival time                                                                                                 16.7696

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.7696
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.8696

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7986 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7986 

  slack (with derating applied) (VIOLATED)                                                               -8.8696 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.0711 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.3883   1.0500   0.0000   1.9650 &   6.5483 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2655   1.0500            2.0247 &   8.5730 r
  mprj/o_q[31] (net)                                     1   0.0047 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2655   1.0500   0.0000   0.0001 &   8.5731 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8707   1.0500            2.1589 &  10.7320 r
  mprj/o_q_dly[31] (net)                                 2   0.0266 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8707   1.0500   0.0000   0.0012 &  10.7332 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0705   1.0500            4.9215 &  15.6548 r
  mprj/wbs_dat_o[31] (net)                               1   0.2775 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.6548 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 1.6433   8.0845   1.0500   0.6669   0.9128 &  16.5676 r
  data arrival time                                                                                                 16.5676

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.5676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.6676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7889 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7889 

  slack (with derating applied) (VIOLATED)                                                               -8.6676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.8787 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  12.6980   1.0500   0.0000   1.2198 &   5.8031 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4764   1.0500            2.1533 &   7.9564 r
  mprj/o_q[2] (net)                                      2   0.0130 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0696   0.4764   1.0500   0.0279   0.0298 &   7.9862 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.6821   1.0500            2.0729 &  10.0591 r
  mprj/o_q_dly[2] (net)                                  2   0.0195 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.2081   0.6822   1.0500   0.0829   0.0877 &  10.1468 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             9.6383   1.0500            5.7393 &  15.8861 r
  mprj/wbs_dat_o[2] (net)                                1   0.3332 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.8861 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  0.7426   9.6617   1.0500   0.2848   0.6032 &  16.4893 r
  data arrival time                                                                                                 16.4893

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.4893
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.5893

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7852 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7852 

  slack (with derating applied) (VIOLATED)                                                               -8.5893 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.8041 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6916   1.0500   0.0000   1.2276 &   5.8108 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5859   1.0500            2.2240 &   8.0348 r
  mprj/o_q[18] (net)                                     2   0.0172 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.1870   0.5859   1.0500   0.0757   0.0801 &   8.1149 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8490   1.0500            2.1896 &  10.3045 r
  mprj/o_q_dly[18] (net)                                 2   0.0258 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1346   0.8490   1.0500   0.0518   0.0554 &  10.3599 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5692   1.0500            5.1885 &  15.5484 r
  mprj/wbs_dat_o[18] (net)                               1   0.2944 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.5484 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 1.6235   8.5863   1.0500   0.6573   0.9336 &  16.4820 r
  data arrival time                                                                                                 16.4820

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.4820
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.5820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7849 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7849 

  slack (with derating applied) (VIOLATED)                                                               -8.5820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.7971 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.1582   1.0500   0.0000   3.3093 &   7.8926 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4845   1.0500            2.1831 &  10.0756 r
  mprj/o_q[117] (net)                                    2   0.0133 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4845   1.0500   0.0000   0.0005 &  10.0762 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.4241   1.0500            2.5189 &  12.5951 r
  mprj/o_q_dly[117] (net)                                2   0.0465 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.8729   1.4285   1.0500   0.3559   0.3802 &  12.9753 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1249   1.0500            3.3083 &  16.2836 r
  mprj/io_out[18] (net)                                  1   0.1758 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.2836 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.2584   5.1294   1.0500   0.0976   0.1910 &  16.4746 r
  data arrival time                                                                                                 16.4746

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.4746
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.5746

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7845 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7845 

  slack (with derating applied) (VIOLATED)                                                               -8.5746 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.7901 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.5217   1.0500   0.0000   2.1510 &   6.7343 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4399   1.0500            2.1434 &   8.8777 r
  mprj/o_q[22] (net)                                     2   0.0115 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4399   1.0500   0.0000   0.0004 &   8.8781 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.6412   1.0500            2.0402 &  10.9183 r
  mprj/o_q_dly[22] (net)                                 2   0.0179 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0918   0.6412   1.0500   0.0368   0.0393 &  10.9576 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1060   1.0500            4.9106 &  15.8683 r
  mprj/wbs_dat_o[22] (net)                               1   0.2782 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.8683 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.9030   8.1217   1.0500   0.3563   0.5998 &  16.4680 r
  data arrival time                                                                                                 16.4680

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.4680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.5680

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7842 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7842 

  slack (with derating applied) (VIOLATED)                                                               -8.5680 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.7838 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  12.1582   1.0500   0.0000   0.7612 &   5.3444 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.5293   1.0500            2.1783 &   7.5227 r
  mprj/o_q[7] (net)                                      2   0.0150 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.1987   0.5293   1.0500   0.0741   0.0783 &   7.6010 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.9671   1.0500            2.2563 &   9.8573 r
  mprj/o_q_dly[7] (net)                                  2   0.0302 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.5187   0.9671   1.0500   0.1963   0.2076 &  10.0650 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             9.2158   1.0500            5.5138 &  15.5787 r
  mprj/wbs_dat_o[7] (net)                                1   0.3183 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.5787 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  1.4199   9.2413   1.0500   0.5570   0.8834 &  16.4621 r
  data arrival time                                                                                                 16.4621

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.4621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.5621

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7839 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7839 

  slack (with derating applied) (VIOLATED)                                                               -8.5621 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.7782 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1070   1.0500   0.0000   1.6596 &   6.2429 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6084   1.0500            2.2456 &   8.4885 r
  mprj/o_q[112] (net)                                    2   0.0181 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.6084   1.0500   0.0000   0.0009 &   8.4894 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8761   1.0500            2.2076 &  10.6970 r
  mprj/o_q_dly[112] (net)                                2   0.0268 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8761   1.0500   0.0000   0.0014 &  10.6984 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7921   1.0500            4.7651 &  15.4634 r
  mprj/io_out[13] (net)                                  1   0.2678 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.4634 r
  io_out[13] (net) 
  io_out[13] (out)                                                    1.3313   7.8052   1.0500   0.5368   0.7644 &  16.2278 r
  data arrival time                                                                                                 16.2278

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.2278
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.3278

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7728 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7728 

  slack (with derating applied) (VIOLATED)                                                               -8.3278 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.5551 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.2121   1.0500   0.0000   3.4599 &   8.0432 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6075   1.0500            2.2641 &  10.3073 r
  mprj/o_q[154] (net)                                    2   0.0180 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.6075   1.0500   0.0000   0.0006 &  10.3080 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.8683   1.0500            2.2027 &  12.5106 r
  mprj/o_q_dly[154] (net)                                2   0.0265 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1060   0.8683   1.0500   0.0421   0.0454 &  12.5561 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4220   1.0500            3.4431 &  15.9992 r
  mprj/io_oeb[17] (net)                                  1   0.1859 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.9992 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.0000   5.4281   1.0500   0.0000   0.1050 &  16.1043 r
  data arrival time                                                                                                 16.1043

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.1043
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.2043

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7669 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7669 

  slack (with derating applied) (VIOLATED)                                                               -8.2043 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.4374 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.1074   1.0500   0.0000   1.6586 &   6.2419 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2365   1.0500            2.0002 &   8.2421 r
  mprj/o_q[33] (net)                                     1   0.0035 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2365   1.0500   0.0000   0.0001 &   8.2422 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.9026   1.0500            2.1743 &  10.4164 r
  mprj/o_q_dly[33] (net)                                 2   0.0278 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1201   0.9026   1.0500   0.0467   0.0505 &  10.4669 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1952   1.0500            4.9899 &  15.4569 r
  mprj/la_data_out[1] (net)                              1   0.2817 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &  15.4569 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.9295   8.2101   1.0500   0.3672   0.6036 &  16.0605 r
  data arrival time                                                                                                 16.0605

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0605
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1605

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7648 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7648 

  slack (with derating applied) (VIOLATED)                                                               -8.1605 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3957 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  12.6991   1.0500   0.0000   1.2182 &   5.8015 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.5764   1.0500            2.2179 &   8.0194 r
  mprj/o_q[3] (net)                                      2   0.0168 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.2028   0.5764   1.0500   0.0809   0.0857 &   8.1051 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.5276   1.0500            1.9828 &  10.0879 r
  mprj/o_q_dly[3] (net)                                  2   0.0135 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.5276   1.0500   0.0000   0.0003 &  10.0882 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.9372   1.0500            5.3195 &  15.4077 r
  mprj/wbs_dat_o[3] (net)                                1   0.3085 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  15.4077 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.8665   8.9612   1.0500   0.3387   0.6471 &  16.0547 r
  data arrival time                                                                                                 16.0547

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0547
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1547

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7645 

  slack (with derating applied) (VIOLATED)                                                               -8.1547 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3902 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.4104   1.0500   0.0000   1.9938 &   6.5771 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4509   1.0500            2.1487 &   8.7258 r
  mprj/o_q[21] (net)                                     2   0.0120 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.4509   1.0500   0.0000   0.0005 &   8.7263 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5984   1.0500            2.0133 &  10.7396 r
  mprj/o_q_dly[21] (net)                                 2   0.0163 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1072   0.5984   1.0500   0.0433   0.0462 &  10.7858 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8029   1.0500            4.7056 &  15.4914 r
  mprj/wbs_dat_o[21] (net)                               1   0.2691 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.4914 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.7148   7.8216   1.0500   0.2782   0.5230 &  16.0144 r
  data arrival time                                                                                                 16.0144

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7626 

  slack (with derating applied) (VIOLATED)                                                               -8.1144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3518 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6925   1.0500   0.0000   1.2264 &   5.8097 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2895   1.0500            2.0295 &   7.8392 r
  mprj/o_q[14] (net)                                     1   0.0056 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2895   1.0500   0.0000   0.0002 &   7.8394 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.8852   1.0500            2.1713 &  10.0107 r
  mprj/o_q_dly[14] (net)                                 2   0.0271 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1413   0.8852   1.0500   0.0575   0.0615 &  10.0721 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5806   1.0500            5.1880 &  15.2602 r
  mprj/wbs_dat_o[14] (net)                               1   0.2944 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.2602 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 1.1805   8.5997   1.0500   0.4714   0.7497 &  16.0099 r
  data arrival time                                                                                                 16.0099

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0099
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1099

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7624 

  slack (with derating applied) (VIOLATED)                                                               -8.1099 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3475 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.2121   1.0500   0.0000   3.4577 &   8.0409 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5114   1.0500            2.2015 &  10.2424 r
  mprj/o_q[155] (net)                                    2   0.0143 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0592   0.5114   1.0500   0.0239   0.0256 &  10.2680 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.2529   1.0500            2.4231 &  12.6911 r
  mprj/o_q_dly[155] (net)                                2   0.0404 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3595   1.2564   1.0500   0.1461   0.1584 &  12.8495 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7355   1.0500            3.0885 &  15.9380 r
  mprj/io_oeb[18] (net)                                  1   0.1625 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.9380 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0000   4.7388   1.0500   0.0000   0.0717 &  16.0096 r
  data arrival time                                                                                                 16.0096

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -16.0096
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -8.1096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7624 

  slack (with derating applied) (VIOLATED)                                                               -8.1096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.3473 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.1540   1.0500   0.0000   0.7576 &   5.3409 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.7920   1.0500            2.3394 &   7.6803 r
  mprj/o_q[10] (net)                                     2   0.0248 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.7920   1.0500   0.0000   0.0012 &   7.6815 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7026   1.0500            2.1114 &   9.7929 r
  mprj/o_q_dly[10] (net)                                 2   0.0203 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0261   0.7026   1.0500   0.0105   0.0119 &   9.8048 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7750   1.0500            5.2793 &  15.0841 r
  mprj/wbs_dat_o[10] (net)                               1   0.3010 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  15.0841 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 1.0064   8.7948   1.0500   0.3978   0.6828 &  15.7669 r
  data arrival time                                                                                                 15.7669

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.7669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.8669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7508 

  slack (with derating applied) (VIOLATED)                                                               -7.8669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -7.1161 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  12.0899   1.0500   0.0000   0.6722 &   5.2555 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.5305   1.0500            2.1779 &   7.4334 r
  mprj/o_q[5] (net)                                      2   0.0150 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0796   0.5305   1.0500   0.0317   0.0339 &   7.4673 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.7552   1.0500            2.1263 &   9.5935 r
  mprj/o_q_dly[5] (net)                                  2   0.0223 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0790   0.7552   1.0500   0.0308   0.0331 &   9.6267 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.8861   1.0500            5.3224 &  14.9491 r
  mprj/wbs_dat_o[5] (net)                                1   0.3070 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  14.9491 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.7041   8.9088   1.0500   0.2707   0.5678 &  15.5169 r
  data arrival time                                                                                                 15.5169

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.5169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.6169

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7389 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7389 

  slack (with derating applied) (VIOLATED)                                                               -7.6169 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.8780 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1080   1.0500   0.0000   1.6566 &   6.2399 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5127   1.0500            2.1837 &   8.4236 r
  mprj/o_q[150] (net)                                    2   0.0144 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1428   0.5127   1.0500   0.0581   0.0615 &   8.4851 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0673   1.0500            2.3114 &  10.7965 r
  mprj/o_q_dly[150] (net)                                2   0.0336 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   1.0705   1.0500   0.0000   0.0047 &  10.8012 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.3220   1.0500            4.4962 &  15.2974 r
  mprj/io_oeb[13] (net)                                  1   0.2507 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.2974 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   7.3381   1.0500   0.0000   0.2073 &  15.5047 r
  data arrival time                                                                                                 15.5047

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.5047
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.6047

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7383 

  slack (with derating applied) (VIOLATED)                                                               -7.6047 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.8663 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6931   1.0500   0.0000   1.2257 &   5.8090 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3317   1.0500            2.0583 &   7.8673 r
  mprj/o_q[13] (net)                                     1   0.0073 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.3317   1.0500   0.0000   0.0002 &   7.8675 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.7184   1.0500            2.0750 &   9.9425 r
  mprj/o_q_dly[13] (net)                                 2   0.0209 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7184   1.0500   0.0000   0.0009 &   9.9434 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2976   1.0500            5.0224 &  14.9658 r
  mprj/wbs_dat_o[13] (net)                               1   0.2848 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  14.9658 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.7136   8.3146   1.0500   0.2763   0.5287 &  15.4945 r
  data arrival time                                                                                                 15.4945

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.4945
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.5945

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7378 

  slack (with derating applied) (VIOLATED)                                                               -7.5945 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.8567 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.0477   1.0500   0.0000   1.5673 &   6.1506 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3195   1.0500            2.0559 &   8.2065 r
  mprj/o_q[146] (net)                                    1   0.0068 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0674   0.3195   1.0500   0.0274   0.0290 &   8.2356 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0684   1.0500            2.2841 &  10.5197 r
  mprj/o_q_dly[146] (net)                                2   0.0336 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   1.0708   1.0500   0.0000   0.0042 &  10.5239 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1990   1.0500            4.4444 &  14.9683 r
  mprj/io_oeb[9] (net)                                   1   0.2471 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  14.9683 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     0.6087   7.2121   1.0500   0.2354   0.4352 &  15.4035 r
  data arrival time                                                                                                 15.4035

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.4035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.5035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7335 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7335 

  slack (with derating applied) (VIOLATED)                                                               -7.5035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.7700 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1107   1.0500   0.0000   1.6472 &   6.2305 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3118   1.0500            2.0517 &   8.2821 r
  mprj/o_q[149] (net)                                    1   0.0065 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0550   0.3118   1.0500   0.0216   0.0230 &   8.3051 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0508   1.0500            2.2723 &  10.5774 r
  mprj/o_q_dly[149] (net)                                2   0.0330 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   1.0535   1.0500   0.0000   0.0043 &  10.5817 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1271   1.0500            4.4012 &  14.9829 r
  mprj/io_oeb[12] (net)                                  1   0.2445 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.9829 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.5478   7.1401   1.0500   0.2101   0.4058 &  15.3888 r
  data arrival time                                                                                                 15.3888

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.3888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.4888

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7328 

  slack (with derating applied) (VIOLATED)                                                               -7.4888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.7560 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1084   1.0500   0.0000   1.6551 &   6.2384 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3776   1.0500            2.0961 &   8.3345 r
  mprj/o_q[111] (net)                                    1   0.0091 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1578   0.3776   1.0500   0.0640   0.0676 &   8.4021 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0812   1.0500            2.3002 &  10.7022 r
  mprj/o_q_dly[111] (net)                                2   0.0341 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   1.0840   1.0500   0.0000   0.0047 &  10.7069 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1975   1.0500            4.4402 &  15.1471 r
  mprj/io_out[12] (net)                                  1   0.2469 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  15.1471 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   7.2107   1.0500   0.0000   0.1867 &  15.3338 r
  data arrival time                                                                                                 15.3338

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.3338
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.4338

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7302 

  slack (with derating applied) (VIOLATED)                                                               -7.4338 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.7036 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  12.0098   1.0500   0.0000   0.6268 &   5.2101 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3428   1.0500            2.0547 &   7.2648 r
  mprj/o_q[0] (net)                                      1   0.0078 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.3428   1.0500   0.0000   0.0003 &   7.2651 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.7624   1.0500            2.1036 &   9.3687 r
  mprj/o_q_dly[0] (net)                                  2   0.0225 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.5579   0.7624   1.0500   0.2178   0.2295 &   9.5982 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.7535   1.0500            5.2309 &  14.8292 r
  mprj/wbs_dat_o[0] (net)                                1   0.3019 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  14.8292 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   8.7793   1.0500   0.0000   0.2947 &  15.1239 r
  data arrival time                                                                                                 15.1239

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.1239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.2239

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7202 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7202 

  slack (with derating applied) (VIOLATED)                                                               -7.2239 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.5037 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1062   1.0500   0.0000   1.6618 &   6.2451 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.9856   1.0500            2.4647 &   8.7098 r
  mprj/o_q[157] (net)                                    2   0.0314 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0717   0.9884   1.0500   0.0283   0.0343 &   8.7440 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.9419   1.0500            2.2693 &  11.0133 r
  mprj/o_q_dly[157] (net)                                2   0.0293 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9419   1.0500   0.0000   0.0014 &  11.0147 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2341   1.0500            3.9055 &  14.9203 r
  mprj/io_oeb[20] (net)                                  1   0.2141 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.9203 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   6.2419   1.0500   0.0000   0.1312 &  15.0515 r
  data arrival time                                                                                                 15.0515

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.0515
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.1515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7167 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7167 

  slack (with derating applied) (VIOLATED)                                                               -7.1515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.4347 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.0098   1.0500   0.0000   0.6268 &   5.2101 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2651   1.0500            2.0013 &   7.2114 r
  mprj/o_q[175] (net)                                    1   0.0047 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2651   1.0500   0.0000   0.0002 &   7.2116 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.6829   1.0500            2.0428 &   9.2544 r
  mprj/o_q_dly[175] (net)                                2   0.0195 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1441   0.6829   1.0500   0.0586   0.0621 &   9.3165 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.0877   1.0500            5.3995 &  14.7160 r
  mprj/wbs_ack_o (net)                                   1   0.3133 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &  14.7160 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   9.1164   1.0500   0.0000   0.3183 &  15.0343 r
  data arrival time                                                                                                 15.0343

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -15.0343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.1343

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7159 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7159 

  slack (with derating applied) (VIOLATED)                                                               -7.1343 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.4184 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1064   1.0500   0.0000   1.6614 &   6.2447 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.7079   1.0500            2.3069 &   8.5516 r
  mprj/o_q[118] (net)                                    2   0.0218 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.7079   1.0500   0.0000   0.0012 &   8.5528 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.0787   1.0500            2.3335 &  10.8863 r
  mprj/o_q_dly[118] (net)                                2   0.0340 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1004   1.0818   1.0500   0.0392   0.0458 &  10.9321 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2775   1.0500            3.3867 &  14.3188 r
  mprj/io_out[19] (net)                                  1   0.1812 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.3188 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.9378   5.2819   1.0500   0.3788   0.4862 &  14.8050 r
  data arrival time                                                                                                 14.8050

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.8050
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.9050

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.7050 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7050 

  slack (with derating applied) (VIOLATED)                                                               -6.9050 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.2000 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1067   1.0500   0.0000   1.6603 &   6.2436 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6519   1.0500            2.2738 &   8.5175 r
  mprj/o_q[156] (net)                                    2   0.0197 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.1830   0.6519   1.0500   0.0745   0.0790 &   8.5964 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          1.2100   1.0500            2.4096 &  11.0060 r
  mprj/o_q_dly[156] (net)                                2   0.0389 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1499   1.2136   1.0500   0.0596   0.0680 &  11.0740 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1384   1.0500            3.3050 &  14.3790 r
  mprj/io_oeb[19] (net)                                  1   0.1761 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &  14.3790 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   5.1436   1.0500   0.0000   0.0936 &  14.4725 r
  data arrival time                                                                                                 14.4725

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -14.4725
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.5725

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.6892 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6892 

  slack (with derating applied) (VIOLATED)                                                               -6.5725 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.8834 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                           13.5261                     7.6379 &  29.6379 r
  wbs_sel_i[0] (net)                                     2   0.4696 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  29.6379 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 15.0466  13.5371   1.0500   6.6236   7.2624 &  36.9003 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3178   1.0500           -0.0517 &  36.8486 r
  mprj/buf_i[230] (net)                                  1   0.0084 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0424   0.3178   1.0500   0.0169   0.0181 &  36.8667 r
  data arrival time                                                                                                 36.8667

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   0.4641 &  34.5782 r
  clock reconvergence pessimism                                                                           0.0000    34.5782
  clock uncertainty                                                                                      -0.1000    34.4782
  library setup time                                                                    1.0000           -0.1561    34.3220
  data required time                                                                                                34.3220
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3220
  data arrival time                                                                                                -36.8667
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5446

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2420 
  total derate : arrival time                                                                            -0.3494 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5914 

  slack (with derating applied) (VIOLATED)                                                               -2.5446 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9533 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                           13.3073                     7.5178 &  29.5178 r
  wbs_sel_i[1] (net)                                     2   0.4621 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  29.5178 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 12.2333  13.3176   1.0500   5.0989   5.6518 &  35.1696 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3040   1.0500           -0.0536 &  35.1160 r
  mprj/buf_i[231] (net)                                  1   0.0056 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0517   0.3040   1.0500   0.0208   0.0221 &  35.1381 r
  data arrival time                                                                                                 35.1381

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   0.4319 &  34.5459 r
  clock reconvergence pessimism                                                                           0.0000    34.5459
  clock uncertainty                                                                                      -0.1000    34.4459
  library setup time                                                                    1.0000           -0.1546    34.2913
  data required time                                                                                                34.2913
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2913
  data arrival time                                                                                                -35.1381
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8468

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2403 
  total derate : arrival time                                                                            -0.2730 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5133 

  slack (with derating applied) (VIOLATED)                                                               -0.8468 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3336 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                            13.3100                     7.4772 &  29.4772 r
  la_oenb[55] (net)                                      2   0.4607 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  29.4772 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 15.3479  13.3260   1.0500   6.9218   7.5924 &  37.0697 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5042   1.0500            0.1476 &  37.2173 r
  mprj/buf_i[119] (net)                                  2   0.0718 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.4853   0.5046   1.0500   0.2040   0.2239 &  37.4412 r
  data arrival time                                                                                                 37.4412

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.8118 &  37.9258 r
  clock reconvergence pessimism                                                                           0.0000    37.9258
  clock uncertainty                                                                                      -0.1000    37.8258
  library setup time                                                                    1.0000           -0.1823    37.6435
  data required time                                                                                                37.6435
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.6435
  data arrival time                                                                                                -37.4412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2023

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4182 
  total derate : arrival time                                                                            -0.3792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7974 

  slack (with derating applied) (MET)                                                                     0.2023 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9997 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                           12.1175                     6.6529 &  28.6529 r
  wbs_adr_i[2] (net)                                     2   0.4186 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  28.6529 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.7737  12.1596   1.0500   4.4633   5.1114 &  33.7644 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3150   1.0500            0.0235 &  33.7879 r
  mprj/buf_i[34] (net)                                   2   0.0125 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0955   0.3150   1.0500   0.0382   0.0406 &  33.8285 r
  data arrival time                                                                                                 33.8285

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.4431 &  34.5571 r
  clock reconvergence pessimism                                                                           0.0000    34.5571
  clock uncertainty                                                                                      -0.1000    34.4571
  library setup time                                                                    1.0000           -0.1557    34.3015
  data required time                                                                                                34.3015
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3015
  data arrival time                                                                                                -33.8285
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4730

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2409 
  total derate : arrival time                                                                            -0.2465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4873 

  slack (with derating applied) (MET)                                                                     0.4730 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9603 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                          12.6093                     7.0531 &  29.0531 r
  la_data_in[3] (net)                                    2   0.4352 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  29.0531 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 15.0656  12.6297   1.0500   6.8189   7.4854 &  36.5385 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3240   1.0500            0.0050 &  36.5435 r
  mprj/buf_i[131] (net)                                  2   0.0132 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0316   0.3240   1.0500   0.0124   0.0134 &  36.5569 r
  data arrival time                                                                                                 36.5569

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.4182 &  37.5322 r
  clock reconvergence pessimism                                                                           0.0000    37.5322
  clock uncertainty                                                                                      -0.1000    37.4322
  library setup time                                                                    1.0000           -0.1698    37.2625
  data required time                                                                                                37.2625
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2625
  data arrival time                                                                                                -36.5569
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7055

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3974 
  total derate : arrival time                                                                            -0.3573 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7548 

  slack (with derating applied) (MET)                                                                     0.7055 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4603 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                          11.7426                     6.4971 &  28.4971 r
  wbs_dat_i[10] (net)                                    2   0.4067 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  28.4971 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.2458  11.7696   1.0500   4.2211   4.7879 &  33.2850 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2971   1.0500            0.0274 &  33.3124 r
  mprj/buf_i[10] (net)                                   1   0.0091 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0111   0.2971   1.0500   0.0042   0.0047 &  33.3172 r
  data arrival time                                                                                                 33.3172

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.1728 &  34.2869 r
  clock reconvergence pessimism                                                                           0.0000    34.2869
  clock uncertainty                                                                                      -0.1000    34.1869
  library setup time                                                                    1.0000           -0.1508    34.0361
  data required time                                                                                                34.0361
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0361
  data arrival time                                                                                                -33.3172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7190

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2266 
  total derate : arrival time                                                                            -0.2295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4562 

  slack (with derating applied) (MET)                                                                     0.7190 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1751 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                          11.2921                     6.2063 &  28.2063 r
  wbs_adr_i[11] (net)                                    2   0.3901 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  28.2063 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.8451  11.3292   1.0500   4.0537   4.6357 &  32.8419 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2830   1.0500            0.0387 &  32.8806 r
  mprj/buf_i[43] (net)                                   1   0.0070 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0135   0.2830   1.0500   0.0051   0.0056 &  32.8862 r
  data arrival time                                                                                                 32.8862

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.0816 &  34.1956 r
  clock reconvergence pessimism                                                                           0.0000    34.1956
  clock uncertainty                                                                                      -0.1000    34.0956
  library setup time                                                                    1.0000           -0.1482    33.9474
  data required time                                                                                                33.9474
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9474
  data arrival time                                                                                                -32.8862
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2218 
  total derate : arrival time                                                                            -0.2229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4447 

  slack (with derating applied) (MET)                                                                     1.0612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5059 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                               13.5161                     7.3695 &  29.3695 r
  io_in[2] (net)                                         2   0.4661 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  29.3695 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.2450  13.5740   1.0500   3.7678   4.5214 &  33.8910 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4131   1.0500            0.0437 &  33.9346 r
  mprj/buf_i[194] (net)                                  2   0.0395 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0173   0.4133   1.0500   0.0065   0.0119 &  33.9466 r
  data arrival time                                                                                                 33.9466

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.3216 &  35.4356 r
  clock reconvergence pessimism                                                                           0.0000    35.4356
  clock uncertainty                                                                                      -0.1000    35.3356
  library setup time                                                                    1.0000           -0.1696    35.1660
  data required time                                                                                                35.1660
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.1660
  data arrival time                                                                                                -33.9466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2194

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2871 
  total derate : arrival time                                                                            -0.2180 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5050 

  slack (with derating applied) (MET)                                                                     1.2194 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7245 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                           10.7581                     5.9113 &  27.9113 r
  wbs_adr_i[8] (net)                                     2   0.3715 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.9113 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  11.1473  10.7933   1.0500   5.0049   5.6202 &  33.5315 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3183   1.0500            0.1092 &  33.6407 r
  mprj/buf_i[40] (net)                                   2   0.0196 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.3183   1.0500   0.0000   0.0008 &  33.6415 r
  data arrival time                                                                                                 33.6415

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   1.1076 &  35.2216 r
  clock reconvergence pessimism                                                                           0.0000    35.2216
  clock uncertainty                                                                                      -0.1000    35.1216
  library setup time                                                                    1.0000           -0.1609    34.9608
  data required time                                                                                                34.9608
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9608
  data arrival time                                                                                                -33.6415
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3193

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2758 
  total derate : arrival time                                                                            -0.2729 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5487 

  slack (with derating applied) (MET)                                                                     1.3193 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8680 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                              15.7176                     8.4822 &  30.4822 r
  io_in[37] (net)                                        2   0.5408 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  30.4822 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 11.0334  15.8050   1.0500   4.5046   5.4947 &  35.9770 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5466   1.0500            0.0469 &  36.0239 r
  mprj/buf_i[229] (net)                                  2   0.0748 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0488   0.5479   1.0500   0.0194   0.0368 &  36.0607 r
  data arrival time                                                                                                 36.0607

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.9137 &  38.0277 r
  clock reconvergence pessimism                                                                           0.0000    38.0277
  clock uncertainty                                                                                      -0.1000    37.9277
  library setup time                                                                    1.0000           -0.1852    37.7425
  data required time                                                                                                37.7425
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7425
  data arrival time                                                                                                -36.0607
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6817

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4235 
  total derate : arrival time                                                                            -0.2656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6892 

  slack (with derating applied) (MET)                                                                     1.6817 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3709 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                               13.4557                     7.3028 &  29.3028 r
  io_in[3] (net)                                         2   0.4633 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  29.3028 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.6405  13.5277   1.0500   3.1196   3.8636 &  33.1664 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4199   1.0500            0.0541 &  33.2205 r
  mprj/buf_i[195] (net)                                  2   0.0422 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4202   1.0500   0.0000   0.0058 &  33.2262 r
  data arrival time                                                                                                 33.2262

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.3393 &  35.4534 r
  clock reconvergence pessimism                                                                           0.0000    35.4534
  clock uncertainty                                                                                      -0.1000    35.3534
  library setup time                                                                    1.0000           -0.1702    35.1832
  data required time                                                                                                35.1832
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.1832
  data arrival time                                                                                                -33.2262
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9569

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2880 
  total derate : arrival time                                                                            -0.1868 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4749 

  slack (with derating applied) (MET)                                                                     1.9569 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.4318 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[60] (in)                                                            12.6037                     7.1153 &  29.1153 r
  la_oenb[60] (net)                                      2   0.4374 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   1.0500            0.0000 &  29.1153 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 12.1607  12.6144   1.0500   4.9522   5.4805 &  34.5959 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5867   1.0500            0.2394 &  34.8353 r
  mprj/buf_i[124] (net)                                  2   0.0993 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.6423   0.5876   1.0500   0.2836   0.3137 &  35.1489 r
  data arrival time                                                                                                 35.1489

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.5297 &  37.6438 r
  clock reconvergence pessimism                                                                           0.0000    37.6438
  clock uncertainty                                                                                      -0.1000    37.5438
  library setup time                                                                    1.0000           -0.1870    37.3567
  data required time                                                                                                37.3567
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3567
  data arrival time                                                                                                -35.1489
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.2078

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4033 
  total derate : arrival time                                                                            -0.2873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6906 

  slack (with derating applied) (MET)                                                                     2.2078 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.8984 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                               11.7768                     6.4701 &  28.4701 r
  io_in[6] (net)                                         2   0.4069 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.4701 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.2764  11.8175   1.0500   3.7235   4.3248 &  32.7949 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3933   1.0500            0.1258 &  32.9207 r
  mprj/buf_i[198] (net)                                  2   0.0406 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0209   0.3935   1.0500   0.0079   0.0127 &  32.9334 r
  data arrival time                                                                                                 32.9334

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.5395 &  35.6535 r
  clock reconvergence pessimism                                                                           0.0000    35.6535
  clock uncertainty                                                                                      -0.1000    35.5535
  library setup time                                                                    1.0000           -0.1690    35.3844
  data required time                                                                                                35.3844
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3844
  data arrival time                                                                                                -32.9334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.4510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2986 
  total derate : arrival time                                                                            -0.2125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5111 

  slack (with derating applied) (MET)                                                                     2.4510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.9621 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                               12.2240                     6.6841 &  28.6841 r
  io_in[5] (net)                                         2   0.4217 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.6841 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.1894  12.2741   1.0500   3.2945   3.9223 &  32.6064 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4026   1.0500            0.1092 &  32.7156 r
  mprj/buf_i[197] (net)                                  2   0.0418 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0238   0.4027   1.0500   0.0090   0.0138 &  32.7294 r
  data arrival time                                                                                                 32.7294

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.4868 &  35.6008 r
  clock reconvergence pessimism                                                                           0.0000    35.6008
  clock uncertainty                                                                                      -0.1000    35.5008
  library setup time                                                                    1.0000           -0.1695    35.3313
  data required time                                                                                                35.3313
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3313
  data arrival time                                                                                                -32.7294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.6019

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2958 
  total derate : arrival time                                                                            -0.1926 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4884 

  slack (with derating applied) (MET)                                                                     2.6019 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.0903 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                               12.5515                     6.8406 &  28.8406 r
  io_in[4] (net)                                         2   0.4326 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.8406 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.6899  12.6091   1.0500   3.0692   3.7320 &  32.5726 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4156   1.0500            0.1044 &  32.6769 r
  mprj/buf_i[196] (net)                                  2   0.0450 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0630   0.4158   1.0500   0.0253   0.0319 &  32.7088 r
  data arrival time                                                                                                 32.7088

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.5394 &  35.6535 r
  clock reconvergence pessimism                                                                           0.0000    35.6535
  clock uncertainty                                                                                      -0.1000    35.5535
  library setup time                                                                    1.0000           -0.1707    35.3827
  data required time                                                                                                35.3827
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3827
  data arrival time                                                                                                -32.7088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.6739

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2986 
  total derate : arrival time                                                                            -0.1842 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4828 

  slack (with derating applied) (MET)                                                                     2.6739 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.1567 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                             10.8331                     6.0830 &  28.0830 r
  la_oenb[4] (net)                                       2   0.3746 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  28.0830 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  11.7879  10.8461   1.0500   5.1958   5.7017 &  33.7847 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2652   1.0500            0.0486 &  33.8334 r
  mprj/buf_i[68] (net)                                   1   0.0039 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2652   1.0500   0.0000   0.0002 &  33.8335 r
  data arrival time                                                                                                 33.8335

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.6867 &  36.8007 r
  clock reconvergence pessimism                                                                           0.0000    36.8007
  clock uncertainty                                                                                      -0.1000    36.7007
  library setup time                                                                    1.0000           -0.1640    36.5367
  data required time                                                                                                36.5367
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.5367
  data arrival time                                                                                                -33.8335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.7032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3589 
  total derate : arrival time                                                                            -0.2738 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6328 

  slack (with derating applied) (MET)                                                                     2.7032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.3360 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                           10.6358                     5.8569 &  27.8569 r
  wbs_adr_i[1] (net)                                     2   0.3675 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.8569 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.4096  10.6679   1.0500   3.0031   3.5089 &  31.3658 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3022   1.0500            0.0996 &  31.4655 r
  mprj/buf_i[33] (net)                                   2   0.0145 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0753   0.3022   1.0500   0.0308   0.0328 &  31.4983 r
  data arrival time                                                                                                 31.4983

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.4612 &  34.5752 r
  clock reconvergence pessimism                                                                           0.0000    34.5752
  clock uncertainty                                                                                      -0.1000    34.4752
  library setup time                                                                    1.0000           -0.1548    34.3205
  data required time                                                                                                34.3205
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3205
  data arrival time                                                                                                -31.4983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.8222

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2418 
  total derate : arrival time                                                                            -0.1734 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4152 

  slack (with derating applied) (MET)                                                                     2.8222 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.2374 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[31] (in)                                                         11.3928                     6.4048 &  28.4048 r
  la_data_in[31] (net)                                   2   0.3943 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   1.0500            0.0000 &  28.4048 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 13.5433  11.4060   1.0500   6.1310   6.6917 &  35.0965 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2910   1.0500            0.0428 &  35.1393 r
  mprj/buf_i[159] (net)                                  1   0.0088 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2910   1.0500   0.0000   0.0003 &  35.1397 r
  data arrival time                                                                                                 35.1397

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2982 &  38.4122 r
  clock reconvergence pessimism                                                                           0.0000    38.4122
  clock uncertainty                                                                                      -0.1000    38.3122
  library setup time                                                                    1.0000           -0.1681    38.1442
  data required time                                                                                                38.1442
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1442
  data arrival time                                                                                                -35.1397
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.0045

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4438 
  total derate : arrival time                                                                            -0.3207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7645 

  slack (with derating applied) (MET)                                                                     3.0045 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.7690 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                               11.0332                     6.2040 &  28.2040 r
  wbs_we_i (net)                                         2   0.3818 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.2040 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.8266  11.0458   1.0500   2.3815   2.7753 &  30.9792 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3338   1.0500            0.1108 &  31.0900 r
  mprj/buf_i[234] (net)                                  2   0.0240 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2853   0.3338   1.0500   0.1172   0.1240 &  31.2140 r
  data arrival time                                                                                                 31.2140

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   0.5020 &  34.6160 r
  clock reconvergence pessimism                                                                           0.0000    34.6160
  clock uncertainty                                                                                      -0.1000    34.5160
  library setup time                                                                    1.0000           -0.1578    34.3582
  data required time                                                                                                34.3582
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3582
  data arrival time                                                                                                -31.2140
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.1442

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2440 
  total derate : arrival time                                                                            -0.1433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3873 

  slack (with derating applied) (MET)                                                                     3.1442 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.5315 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                          11.0269                     6.1811 &  28.1811 r
  wbs_dat_i[31] (net)                                    2   0.3809 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  28.1811 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.7260  11.0417   1.0500   4.5760   5.0705 &  33.2516 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3111   1.0500            0.0867 &  33.3383 r
  mprj/buf_i[31] (net)                                   2   0.0158 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1313   0.3111   1.0500   0.0533   0.0565 &  33.3948 r
  data arrival time                                                                                                 33.3948

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.8966 &  37.0106 r
  clock reconvergence pessimism                                                                           0.0000    37.0106
  clock uncertainty                                                                                      -0.1000    36.9106
  library setup time                                                                    1.0000           -0.1679    36.7428
  data required time                                                                                                36.7428
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.7428
  data arrival time                                                                                                -33.3948
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.3479

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3700 
  total derate : arrival time                                                                            -0.2483 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6183 

  slack (with derating applied) (MET)                                                                     3.3479 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.9662 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                            11.2699                     6.3061 &  28.3061 r
  la_oenb[43] (net)                                      2   0.3889 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  28.3061 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 12.6548  11.2866   1.0500   5.6442   6.2090 &  34.5151 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3703   1.0500            0.1326 &  34.6477 r
  mprj/buf_i[107] (net)                                  2   0.0350 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2082   0.3704   1.0500   0.0843   0.0915 &  34.7392 r
  data arrival time                                                                                                 34.7392

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2649 &  38.3789 r
  clock reconvergence pessimism                                                                           0.0000    38.3789
  clock uncertainty                                                                                      -0.1000    38.2789
  library setup time                                                                    1.0000           -0.1734    38.1055
  data required time                                                                                                38.1055
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1055
  data arrival time                                                                                                -34.7392
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.3664

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4420 
  total derate : arrival time                                                                            -0.3063 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7483 

  slack (with derating applied) (MET)                                                                     3.3664 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.1147 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                            10.4074                     5.8551 &  27.8551 r
  la_oenb[11] (net)                                      2   0.3602 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.8551 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  12.6996  10.4181   1.0500   5.8026   6.3123 &  34.1674 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3239   1.0500            0.1373 &  34.3047 r
  mprj/buf_i[75] (net)                                   2   0.0235 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1030   0.3239   1.0500   0.0409   0.0438 &  34.3486 r
  data arrival time                                                                                                 34.3486

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.8831 &  37.9972 r
  clock reconvergence pessimism                                                                           0.0000    37.9972
  clock uncertainty                                                                                      -0.1000    37.8972
  library setup time                                                                    1.0000           -0.1702    37.7270
  data required time                                                                                                37.7270
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7270
  data arrival time                                                                                                -34.3486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.3784

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4219 
  total derate : arrival time                                                                            -0.3092 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7311 

  slack (with derating applied) (MET)                                                                     3.3784 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.1096 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             9.6809                     5.4781 &  27.4781 r
  la_oenb[21] (net)                                      2   0.3361 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.4781 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  12.4524   9.6870   1.0500   6.1180   6.5909 &  34.0690 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2934   1.0500            0.1488 &  34.2179 r
  mprj/buf_i[85] (net)                                   2   0.0161 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0981   0.2934   1.0500   0.0391   0.0417 &  34.2596 r
  data arrival time                                                                                                 34.2596

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.8665 &  37.9806 r
  clock reconvergence pessimism                                                                           0.0000    37.9806
  clock uncertainty                                                                                      -0.1000    37.8806
  library setup time                                                                    1.0000           -0.1681    37.7125
  data required time                                                                                                37.7125
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7125
  data arrival time                                                                                                -34.2596
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.4529

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4210 
  total derate : arrival time                                                                            -0.3229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7440 

  slack (with derating applied) (MET)                                                                     3.4529 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.1968 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                              10.1541                     5.7177 &  27.7177 r
  io_in[15] (net)                                        2   0.3516 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.7177 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.4023  10.1627   1.0500   3.4506   3.8368 &  31.5545 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4113   1.0500            0.2323 &  31.7868 r
  mprj/buf_i[207] (net)                                  2   0.0529 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0255   0.4117   1.0500   0.0096   0.0193 &  31.8061 r
  data arrival time                                                                                                 31.8061

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.5068 &  35.6208 r
  clock reconvergence pessimism                                                                           0.0000    35.6208
  clock uncertainty                                                                                      -0.1000    35.5208
  library setup time                                                                    1.0000           -0.1702    35.3507
  data required time                                                                                                35.3507
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3507
  data arrival time                                                                                                -31.8061
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.5445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2968 
  total derate : arrival time                                                                            -0.1947 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4915 

  slack (with derating applied) (MET)                                                                     3.5445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.0361 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           9.7045                     5.3604 &  27.3604 r
  wbs_adr_i[12] (net)                                    2   0.3355 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.3604 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.3073   9.7297   1.0500   2.5703   2.9991 &  30.3595 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2596   1.0500            0.1104 &  30.4699 r
  mprj/buf_i[44] (net)                                   1   0.0064 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0240   0.2596   1.0500   0.0093   0.0100 &  30.4799 r
  data arrival time                                                                                                 30.4799

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.1777 &  34.2918 r
  clock reconvergence pessimism                                                                           0.0000    34.2918
  clock uncertainty                                                                                      -0.1000    34.1918
  library setup time                                                                    1.0000           -0.1474    34.0444
  data required time                                                                                                34.0444
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0444
  data arrival time                                                                                                -30.4799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.5644

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2269 
  total derate : arrival time                                                                            -0.1485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3754 

  slack (with derating applied) (MET)                                                                     3.5644 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.9399 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          9.9129                     5.5895 &  27.5895 r
  la_data_in[24] (net)                                   2   0.3435 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.5895 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 12.7536   9.9214   1.0500   6.2647   6.7690 &  34.3585 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2905   1.0500            0.1320 &  34.4905 r
  mprj/buf_i[152] (net)                                  2   0.0141 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2905   1.0500   0.0000   0.0006 &  34.4911 r
  data arrival time                                                                                                 34.4911

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.3003 &  38.4144 r
  clock reconvergence pessimism                                                                           0.0000    38.4144
  clock uncertainty                                                                                      -0.1000    38.3144
  library setup time                                                                    1.0000           -0.1681    38.1463
  data required time                                                                                                38.1463
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1463
  data arrival time                                                                                                -34.4911
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.6552

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4439 
  total derate : arrival time                                                                            -0.3286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7725 

  slack (with derating applied) (MET)                                                                     3.6552 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.4277 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                            10.1858                     5.7351 &  27.7351 r
  la_oenb[13] (net)                                      2   0.3527 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.7351 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  12.2457  10.1958   1.0500   5.6308   6.1215 &  33.8566 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3288   1.0500            0.1554 &  34.0120 r
  mprj/buf_i[77] (net)                                   2   0.0263 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0446   0.3288   1.0500   0.0178   0.0199 &  34.0319 r
  data arrival time                                                                                                 34.0319

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.8646 &  37.9786 r
  clock reconvergence pessimism                                                                           0.0000    37.9786
  clock uncertainty                                                                                      -0.1000    37.8786
  library setup time                                                                    1.0000           -0.1705    37.7081
  data required time                                                                                                37.7081
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7081
  data arrival time                                                                                                -34.0319
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.6762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4209 
  total derate : arrival time                                                                            -0.2999 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7208 

  slack (with derating applied) (MET)                                                                     3.6762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.3970 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                             10.5443                     5.9378 &  27.9378 r
  la_oenb[0] (net)                                       2   0.3652 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  27.9378 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.0589  10.5543   1.0500   4.2611   4.6982 &  32.6360 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2789   1.0500            0.0812 &  32.7172 r
  mprj/buf_i[64] (net)                                   1   0.0086 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0289   0.2789   1.0500   0.0113   0.0122 &  32.7295 r
  data arrival time                                                                                                 32.7295

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.6295 &  36.7435 r
  clock reconvergence pessimism                                                                           0.0000    36.7435
  clock uncertainty                                                                                      -0.1000    36.6435
  library setup time                                                                    1.0000           -0.1648    36.4787
  data required time                                                                                                36.4787
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4787
  data arrival time                                                                                                -32.7295
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.7492

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3559 
  total derate : arrival time                                                                            -0.2282 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5841 

  slack (with derating applied) (MET)                                                                     3.7492 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.3333 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          9.8364                     5.5428 &  27.5428 r
  la_data_in[25] (net)                                   2   0.3407 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.5428 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 12.6557   9.8452   1.0500   6.1108   6.6086 &  34.1514 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2820   1.0500            0.1274 &  34.2787 r
  mprj/buf_i[153] (net)                                  2   0.0121 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0806   0.2820   1.0500   0.0323   0.0343 &  34.3131 r
  data arrival time                                                                                                 34.3131

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.3170 &  38.4310 r
  clock reconvergence pessimism                                                                           0.0000    38.4310
  clock uncertainty                                                                                      -0.1000    38.3310
  library setup time                                                                    1.0000           -0.1675    38.1635
  data required time                                                                                                38.1635
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1635
  data arrival time                                                                                                -34.3131
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.8505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4447 
  total derate : arrival time                                                                            -0.3224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7671 

  slack (with derating applied) (MET)                                                                     3.8505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.6176 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                          10.5726                     5.8386 &  27.8386 r
  wbs_dat_i[16] (net)                                    2   0.3657 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.8386 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.7695  10.6011   1.0500   3.6015   4.1059 &  31.9445 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2662   1.0500            0.0646 &  32.0091 r
  mprj/buf_i[16] (net)                                   1   0.0050 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2662   1.0500   0.0000   0.0002 &  32.0093 r
  data arrival time                                                                                                 32.0093

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.0940 &  36.2080 r
  clock reconvergence pessimism                                                                           0.0000    36.2080
  clock uncertainty                                                                                      -0.1000    36.1080
  library setup time                                                                    1.0000           -0.1620    35.9460
  data required time                                                                                                35.9460
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9460
  data arrival time                                                                                                -32.0093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.9367

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3277 
  total derate : arrival time                                                                            -0.1986 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5264 

  slack (with derating applied) (MET)                                                                     3.9367 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.4630 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                            10.0945                     5.6747 &  27.6747 r
  la_oenb[12] (net)                                      2   0.3492 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.6747 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  11.8545  10.1053   1.0500   5.3731   5.8581 &  33.5328 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3169   1.0500            0.1484 &  33.6813 r
  mprj/buf_i[76] (net)                                   2   0.0225 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1029   0.3169   1.0500   0.0416   0.0449 &  33.7261 r
  data arrival time                                                                                                 33.7261

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.8822 &  37.9962 r
  clock reconvergence pessimism                                                                           0.0000    37.9962
  clock uncertainty                                                                                      -0.1000    37.8962
  library setup time                                                                    1.0000           -0.1697    37.7265
  data required time                                                                                                37.7265
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7265
  data arrival time                                                                                                -33.7261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.0004

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4219 
  total derate : arrival time                                                                            -0.2882 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7100 

  slack (with derating applied) (MET)                                                                     4.0004 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.7104 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                              13.1047                     7.1302 &  29.1302 r
  io_in[33] (net)                                        2   0.4515 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  29.1302 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.5751  13.1691   1.0500   3.8902   4.6334 &  33.7636 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4229   1.0500            0.0770 &  33.8406 r
  mprj/buf_i[225] (net)                                  2   0.0447 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4232   1.0500   0.0000   0.0068 &  33.8474 r
  data arrival time                                                                                                 33.8474

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.1585 &  38.2726 r
  clock reconvergence pessimism                                                                           0.0000    38.2726
  clock uncertainty                                                                                      -0.1000    38.1726
  library setup time                                                                    1.0000           -0.1769    37.9956
  data required time                                                                                                37.9956
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.9956
  data arrival time                                                                                                -33.8474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.1482

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4364 
  total derate : arrival time                                                                            -0.2246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6610 

  slack (with derating applied) (MET)                                                                     4.1482 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.8093 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                             10.2737                     5.7763 &  27.7763 r
  la_oenb[9] (net)                                       2   0.3554 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  27.7763 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.7029  10.2845   1.0500   4.6778   5.1318 &  32.9081 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3049   1.0500            0.1254 &  33.0336 r
  mprj/buf_i[73] (net)                                   2   0.0174 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0136   0.3049   1.0500   0.0052   0.0062 &  33.0398 r
  data arrival time                                                                                                 33.0398

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.4128 &  37.5268 r
  clock reconvergence pessimism                                                                           0.0000    37.5268
  clock uncertainty                                                                                      -0.1000    37.4268
  library setup time                                                                    1.0000           -0.1685    37.2583
  data required time                                                                                                37.2583
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2583
  data arrival time                                                                                                -33.0398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.2186

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3972 
  total derate : arrival time                                                                            -0.2506 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6478 

  slack (with derating applied) (MET)                                                                     4.2186 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.8664 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          9.8929                     5.5923 &  27.5923 r
  la_data_in[19] (net)                                   2   0.3433 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.5923 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.9780   9.8999   1.0500   4.8968   5.3224 &  32.9147 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3036   1.0500            0.1468 &  33.0615 r
  mprj/buf_i[147] (net)                                  2   0.0187 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1240   0.3036   1.0500   0.0503   0.0535 &  33.1149 r
  data arrival time                                                                                                 33.1149

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.5356 &  37.6496 r
  clock reconvergence pessimism                                                                           0.0000    37.6496
  clock uncertainty                                                                                      -0.1000    37.5496
  library setup time                                                                    1.0000           -0.1684    37.3812
  data required time                                                                                                37.3812
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3812
  data arrival time                                                                                                -33.1149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.2663

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4036 
  total derate : arrival time                                                                            -0.2630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6666 

  slack (with derating applied) (MET)                                                                     4.2663 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9329 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                          10.8358                     6.1038 &  28.1038 r
  la_data_in[6] (net)                                    2   0.3754 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  28.1038 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.8685  10.8462   1.0500   3.6417   4.0539 &  32.1577 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2717   1.0500            0.0558 &  32.2134 r
  mprj/buf_i[134] (net)                                  1   0.0056 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0451   0.2717   1.0500   0.0182   0.0193 &  32.2327 r
  data arrival time                                                                                                 32.2327

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   2.6865 &  36.8005 r
  clock reconvergence pessimism                                                                           0.0000    36.8005
  clock uncertainty                                                                                      -0.1000    36.7005
  library setup time                                                                    1.0000           -0.1645    36.5360
  data required time                                                                                                36.5360
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.5360
  data arrival time                                                                                                -32.2327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.3033

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3589 
  total derate : arrival time                                                                            -0.1966 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5555 

  slack (with derating applied) (MET)                                                                     4.3033 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.8589 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            9.8100                     5.4011 &  27.4011 r
  wbs_dat_i[4] (net)                                     2   0.3388 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.4011 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    4.4470   9.8401   1.0500   1.7392   2.1589 &  29.5600 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.3398   1.0500            0.1849 &  29.7449 r
  mprj/buf_i[4] (net)                                    2   0.0312 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0340   0.3398   1.0500   0.0133   0.0163 &  29.7612 r
  data arrival time                                                                                                 29.7612

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6899   0.9500   0.0000   0.3209 &  34.4349 r
  clock reconvergence pessimism                                                                           0.0000    34.4349
  clock uncertainty                                                                                      -0.1000    34.3349
  library setup time                                                                    1.0000           -0.1564    34.1785
  data required time                                                                                                34.1785
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1785
  data arrival time                                                                                                -29.7612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2344 
  total derate : arrival time                                                                            -0.1124 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3468 

  slack (with derating applied) (MET)                                                                     4.4173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.7641 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                            11.3090                     6.3966 &  28.3966 r
  la_oenb[56] (net)                                      2   0.3928 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  28.3966 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.9648  11.3172   1.0500   3.9400   4.3743 &  32.7709 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4895   1.0500            0.2386 &  33.0095 r
  mprj/buf_i[120] (net)                                  2   0.0742 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.4183   0.4899   1.0500   0.1719   0.1910 &  33.2005 r
  data arrival time                                                                                                 33.2005

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.7980 &  37.9120 r
  clock reconvergence pessimism                                                                           0.0000    37.9120
  clock uncertainty                                                                                      -0.1000    37.8120
  library setup time                                                                    1.0000           -0.1813    37.6307
  data required time                                                                                                37.6307
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.6307
  data arrival time                                                                                                -33.2005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4302

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4174 
  total derate : arrival time                                                                            -0.2288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6462 

  slack (with derating applied) (MET)                                                                     4.4302 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0764 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                              13.1475                     7.1600 &  29.1600 r
  io_in[35] (net)                                        2   0.4531 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  29.1600 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.0558  13.2062   1.0500   3.2856   4.0108 &  33.1708 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5096   1.0500            0.1538 &  33.3245 r
  mprj/buf_i[227] (net)                                  2   0.0732 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0835   0.5105   1.0500   0.0336   0.0488 &  33.3733 r
  data arrival time                                                                                                 33.3733

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.0679 &  38.1819 r
  clock reconvergence pessimism                                                                           0.0000    38.1819
  clock uncertainty                                                                                      -0.1000    38.0819
  library setup time                                                                    1.0000           -0.1828    37.8992
  data required time                                                                                                37.8992
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.8992
  data arrival time                                                                                                -33.3733
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5258

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4316 
  total derate : arrival time                                                                            -0.2006 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6323 

  slack (with derating applied) (MET)                                                                     4.5258 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1581 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          9.8314                     5.5348 &  27.5348 r
  la_data_in[15] (net)                                   2   0.3403 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.5348 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.9430   9.8408   1.0500   4.9615   5.4089 &  32.9437 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3349   1.0500            0.1824 &  33.1260 r
  mprj/buf_i[143] (net)                                  2   0.0302 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0715   0.3349   1.0500   0.0291   0.0319 &  33.1580 r
  data arrival time                                                                                                 33.1580

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.8778 &  37.9919 r
  clock reconvergence pessimism                                                                           0.0000    37.9919
  clock uncertainty                                                                                      -0.1000    37.8919
  library setup time                                                                    1.0000           -0.1709    37.7210
  data required time                                                                                                37.7210
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7210
  data arrival time                                                                                                -33.1580
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4216 
  total derate : arrival time                                                                            -0.2678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6894 

  slack (with derating applied) (MET)                                                                     4.5630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2524 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                           10.0704                     5.5749 &  27.5749 r
  wbs_adr_i[0] (net)                                     2   0.3486 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.5749 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9785  10.0950   1.0500   1.6068   2.0056 &  29.5804 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3000   1.0500            0.1316 &  29.7120 r
  mprj/buf_i[32] (net)                                   2   0.0165 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0713   0.3000   1.0500   0.0287   0.0308 &  29.7428 r
  data arrival time                                                                                                 29.7428

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.5031 &  34.6171 r
  clock reconvergence pessimism                                                                           0.0000    34.6171
  clock uncertainty                                                                                      -0.1000    34.5171
  library setup time                                                                    1.0000           -0.1550    34.3620
  data required time                                                                                                34.3620
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3620
  data arrival time                                                                                                -29.7428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6192

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2440 
  total derate : arrival time                                                                            -0.1032 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3472 

  slack (with derating applied) (MET)                                                                     4.6192 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9665 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                              11.8667                     6.5176 &  28.5176 r
  io_in[31] (net)                                        2   0.4099 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.5176 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.3478  11.9067   1.0500   4.0668   4.6885 &  33.2061 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3934   1.0500            0.1209 &  33.3270 r
  mprj/buf_i[223] (net)                                  2   0.0402 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3935   1.0500   0.0000   0.0040 &  33.3310 r
  data arrival time                                                                                                 33.3310

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.1531 &  38.2672 r
  clock reconvergence pessimism                                                                           0.0000    38.2672
  clock uncertainty                                                                                      -0.1000    38.1672
  library setup time                                                                    1.0000           -0.1749    37.9922
  data required time                                                                                                37.9922
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.9922
  data arrival time                                                                                                -33.3310
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4361 
  total derate : arrival time                                                                            -0.2292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6653 

  slack (with derating applied) (MET)                                                                     4.6612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3265 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                          10.0301                     5.5375 &  27.5375 r
  wbs_adr_i[13] (net)                                    2   0.3468 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.5375 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.6276  10.0576   1.0500   3.1126   3.5802 &  31.1176 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2723   1.0500            0.1042 &  31.2218 r
  mprj/buf_i[45] (net)                                   1   0.0086 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0098   0.2723   1.0500   0.0037   0.0042 &  31.2260 r
  data arrival time                                                                                                 31.2260

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.1020 &  36.2160 r
  clock reconvergence pessimism                                                                           0.0000    36.2160
  clock uncertainty                                                                                      -0.1000    36.1160
  library setup time                                                                    1.0000           -0.1624    35.9536
  data required time                                                                                                35.9536
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9536
  data arrival time                                                                                                -31.2260
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7276

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3282 
  total derate : arrival time                                                                            -0.1756 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5038 

  slack (with derating applied) (MET)                                                                     4.7276 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2314 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            9.3120                     5.1359 &  27.1359 r
  wbs_adr_i[5] (net)                                     2   0.3217 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.1359 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.0858   9.3386   1.0500   1.6460   2.0346 &  29.1705 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3067   1.0500            0.1828 &  29.3533 r
  mprj/buf_i[37] (net)                                   2   0.0225 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.3067   1.0500   0.0000   0.0009 &  29.3543 r
  data arrival time                                                                                                 29.3543

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.2347 &  34.3487 r
  clock reconvergence pessimism                                                                           0.0000    34.3487
  clock uncertainty                                                                                      -0.1000    34.2487
  library setup time                                                                    1.0000           -0.1524    34.0963
  data required time                                                                                                34.0963
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0963
  data arrival time                                                                                                -29.3543
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7420

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2299 
  total derate : arrival time                                                                            -0.1056 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3355 

  slack (with derating applied) (MET)                                                                     4.7420 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0775 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             9.8354                     5.5489 &  27.5489 r
  la_oenb[24] (net)                                      2   0.3409 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.5489 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  11.5332   9.8435   1.0500   5.2680   5.7195 &  33.2684 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2784   1.0500            0.1236 &  33.3920 r
  mprj/buf_i[88] (net)                                   2   0.0111 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0336   0.2784   1.0500   0.0133   0.0144 &  33.4064 r
  data arrival time                                                                                                 33.4064

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   4.3075 &  38.4215 r
  clock reconvergence pessimism                                                                           0.0000    38.4215
  clock uncertainty                                                                                      -0.1000    38.3215
  library setup time                                                                    1.0000           -0.1672    38.1543
  data required time                                                                                                38.1543
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1543
  data arrival time                                                                                                -33.4064
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4442 
  total derate : arrival time                                                                            -0.2789 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7232 

  slack (with derating applied) (MET)                                                                     4.7478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4710 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                          10.0521                     5.5418 &  27.5418 r
  wbs_adr_i[18] (net)                                    2   0.3474 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.5418 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.4335  10.0808   1.0500   3.0282   3.4957 &  31.0374 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2929   1.0500            0.1249 &  31.1624 r
  mprj/buf_i[50] (net)                                   2   0.0142 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0716   0.2929   1.0500   0.0292   0.0313 &  31.1937 r
  data arrival time                                                                                                 31.1937

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.0986 &  36.2127 r
  clock reconvergence pessimism                                                                           0.0000    36.2127
  clock uncertainty                                                                                      -0.1000    36.1127
  library setup time                                                                    1.0000           -0.1639    35.9487
  data required time                                                                                                35.9487
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9487
  data arrival time                                                                                                -31.1937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3280 
  total derate : arrival time                                                                            -0.1739 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5019 

  slack (with derating applied) (MET)                                                                     4.7551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2569 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          9.5931                     5.4113 &  27.4113 r
  la_data_in[22] (net)                                   2   0.3324 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.4113 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.9362   9.6009   1.0500   4.8948   5.3200 &  32.7313 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3048   1.0500            0.1656 &  32.8969 r
  mprj/buf_i[150] (net)                                  2   0.0206 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0445   0.3048   1.0500   0.0178   0.0195 &  32.9164 r
  data arrival time                                                                                                 32.9164

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.8511 &  37.9651 r
  clock reconvergence pessimism                                                                           0.0000    37.9651
  clock uncertainty                                                                                      -0.1000    37.8651
  library setup time                                                                    1.0000           -0.1689    37.6962
  data required time                                                                                                37.6962
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.6962
  data arrival time                                                                                                -32.9164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4202 
  total derate : arrival time                                                                            -0.2622 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6824 

  slack (with derating applied) (MET)                                                                     4.7798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4621 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          9.3280                     5.2769 &  27.2769 r
  la_data_in[21] (net)                                   2   0.3238 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.2769 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.9763   9.3340   1.0500   5.0227   5.4357 &  32.7125 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2949   1.0500            0.1713 &  32.8838 r
  mprj/buf_i[149] (net)                                  2   0.0184 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0831   0.2949   1.0500   0.0332   0.0356 &  32.9194 r
  data arrival time                                                                                                 32.9194

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.8642 &  37.9783 r
  clock reconvergence pessimism                                                                           0.0000    37.9783
  clock uncertainty                                                                                      -0.1000    37.8783
  library setup time                                                                    1.0000           -0.1682    37.7100
  data required time                                                                                                37.7100
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7100
  data arrival time                                                                                                -32.9194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7906

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4209 
  total derate : arrival time                                                                            -0.2687 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6896 

  slack (with derating applied) (MET)                                                                     4.7906 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4802 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             9.2857                     5.2387 &  27.2387 r
  la_oenb[20] (net)                                      2   0.3218 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.2387 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.9775   9.2934   1.0500   5.0342   5.4590 &  32.6977 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2987   1.0500            0.1775 &  32.8752 r
  mprj/buf_i[84] (net)                                   2   0.0199 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1306   0.2987   1.0500   0.0526   0.0561 &  32.9313 r
  data arrival time                                                                                                 32.9313

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.8779 &  37.9919 r
  clock reconvergence pessimism                                                                           0.0000    37.9919
  clock uncertainty                                                                                      -0.1000    37.8919
  library setup time                                                                    1.0000           -0.1685    37.7234
  data required time                                                                                                37.7234
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7234
  data arrival time                                                                                                -32.9313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7922

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4216 
  total derate : arrival time                                                                            -0.2711 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6927 

  slack (with derating applied) (MET)                                                                     4.7922 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4849 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             9.8598                     5.5650 &  27.5650 r
  la_oenb[16] (net)                                      2   0.3418 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.5650 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.7929   9.8677   1.0500   4.7937   5.2204 &  32.7854 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2917   1.0500            0.1365 &  32.9219 r
  mprj/buf_i[80] (net)                                   2   0.0147 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0173   0.2917   1.0500   0.0065   0.0074 &  32.9293 r
  data arrival time                                                                                                 32.9293

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.8826 &  37.9966 r
  clock reconvergence pessimism                                                                           0.0000    37.9966
  clock uncertainty                                                                                      -0.1000    37.8966
  library setup time                                                                    1.0000           -0.1680    37.7286
  data required time                                                                                                37.7286
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7286
  data arrival time                                                                                                -32.9293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7993

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4219 
  total derate : arrival time                                                                            -0.2554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6773 

  slack (with derating applied) (MET)                                                                     4.7993 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4766 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           9.8399                     5.4391 &  27.4391 r
  wbs_dat_i[15] (net)                                    2   0.3403 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.4391 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.4489   9.8654   1.0500   3.0562   3.5053 &  30.9444 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2564   1.0500            0.0987 &  31.0431 r
  mprj/buf_i[15] (net)                                   1   0.0050 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2564   1.0500   0.0000   0.0002 &  31.0433 r
  data arrival time                                                                                                 31.0433

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.0941 &  36.2082 r
  clock reconvergence pessimism                                                                           0.0000    36.2082
  clock uncertainty                                                                                      -0.1000    36.1082
  library setup time                                                                    1.0000           -0.1613    35.9469
  data required time                                                                                                35.9469
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9469
  data arrival time                                                                                                -31.0433
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3278 
  total derate : arrival time                                                                            -0.1716 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4994 

  slack (with derating applied) (MET)                                                                     4.9035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4029 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            9.2836                     5.1203 &  27.1203 r
  wbs_dat_i[6] (net)                                     2   0.3207 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.1203 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    4.0312   9.3102   1.0500   1.6188   2.0055 &  29.1258 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2897   1.0500            0.1675 &  29.2933 r
  mprj/buf_i[6] (net)                                    2   0.0167 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2898   1.0500   0.0000   0.0007 &  29.2940 r
  data arrival time                                                                                                 29.2940

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6899   0.9500   0.0000   0.3411 &  34.4551 r
  clock reconvergence pessimism                                                                           0.0000    34.4551
  clock uncertainty                                                                                      -0.1000    34.3551
  library setup time                                                                    1.0000           -0.1523    34.2028
  data required time                                                                                                34.2028
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2028
  data arrival time                                                                                                -29.2940
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2355 
  total derate : arrival time                                                                            -0.1035 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3390 

  slack (with derating applied) (MET)                                                                     4.9088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2478 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            9.5145                     5.2308 &  27.2308 r
  wbs_dat_i[2] (net)                                     2   0.3284 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.2308 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.6739   9.5449   1.0500   1.4816   1.8840 &  29.1148 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2903   1.0500            0.1541 &  29.2690 r
  mprj/buf_i[2] (net)                                    2   0.0157 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0947   0.2903   1.0500   0.0374   0.0400 &  29.3089 r
  data arrival time                                                                                                 29.3089

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6899   0.9500   0.0000   0.4497 &  34.5637 r
  clock reconvergence pessimism                                                                           0.0000    34.5637
  clock uncertainty                                                                                      -0.1000    34.4637
  library setup time                                                                    1.0000           -0.1536    34.3101
  data required time                                                                                                34.3101
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3101
  data arrival time                                                                                                -29.3089
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0011

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2412 
  total derate : arrival time                                                                            -0.0990 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3402 

  slack (with derating applied) (MET)                                                                     5.0011 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3413 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               9.3100                     5.1249 &  27.1249 r
  wbs_cyc_i (net)                                        2   0.3214 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.1249 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.9546   9.3385   1.0500   1.6039   1.9984 &  29.1233 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2949   1.0500            0.1711 &  29.2944 r
  mprj/buf_i[236] (net)                                  2   0.0184 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2950   1.0500   0.0000   0.0008 &  29.2952 r
  data arrival time                                                                                                 29.2952

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   0.5020 &  34.6160 r
  clock reconvergence pessimism                                                                           0.0000    34.6160
  clock uncertainty                                                                                      -0.1000    34.5160
  library setup time                                                                    1.0000           -0.1546    34.3615
  data required time                                                                                                34.3615
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3615
  data arrival time                                                                                                -29.2952
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0663

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2440 
  total derate : arrival time                                                                            -0.1033 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3473 

  slack (with derating applied) (MET)                                                                     5.0663 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4136 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[33] (in)                                                            10.3821                     5.8347 &  27.8347 r
  la_oenb[33] (net)                                      2   0.3591 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.8347 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.5916  10.3937   1.0500   4.5963   5.0543 &  32.8890 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2827   1.0500            0.0951 &  32.9841 r
  mprj/buf_i[97] (net)                                   1   0.0102 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1138   0.2827   1.0500   0.0460   0.0487 &  33.0328 r
  data arrival time                                                                                                 33.0328

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   4.2800 &  38.3940 r
  clock reconvergence pessimism                                                                           0.0000    38.3940
  clock uncertainty                                                                                      -0.1000    38.2940
  library setup time                                                                    1.0000           -0.1675    38.1265
  data required time                                                                                                38.1265
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1265
  data arrival time                                                                                                -33.0328
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0936

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4428 
  total derate : arrival time                                                                            -0.2475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6903 

  slack (with derating applied) (MET)                                                                     5.0936 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7839 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                         10.3075                     5.8196 &  27.8196 r
  la_data_in[34] (net)                                   2   0.3575 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.8196 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.6666  10.3156   1.0500   4.6519   5.0859 &  32.9055 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2939   1.0500            0.1119 &  33.0174 r
  mprj/buf_i[162] (net)                                  2   0.0136 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2939   1.0500   0.0000   0.0005 &  33.0180 r
  data arrival time                                                                                                 33.0180

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2799 &  38.3940 r
  clock reconvergence pessimism                                                                           0.0000    38.3940
  clock uncertainty                                                                                      -0.1000    38.2940
  library setup time                                                                    1.0000           -0.1683    38.1257
  data required time                                                                                                38.1257
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1257
  data arrival time                                                                                                -33.0180
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1077

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4428 
  total derate : arrival time                                                                            -0.2475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6903 

  slack (with derating applied) (MET)                                                                     5.1077 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7981 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                              11.9809                     6.5479 &  28.5479 r
  io_in[32] (net)                                        2   0.4132 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.5479 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.7552  12.0308   1.0500   3.5635   4.2061 &  32.7540 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4007   1.0500            0.1209 &  32.8750 r
  mprj/buf_i[224] (net)                                  2   0.0423 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4009   1.0500   0.0000   0.0046 &  32.8796 r
  data arrival time                                                                                                 32.8796

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.1596 &  38.2736 r
  clock reconvergence pessimism                                                                           0.0000    38.2736
  clock uncertainty                                                                                      -0.1000    38.1736
  library setup time                                                                    1.0000           -0.1754    37.9982
  data required time                                                                                                37.9982
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.9982
  data arrival time                                                                                                -32.8796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1186

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4365 
  total derate : arrival time                                                                            -0.2063 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6427 

  slack (with derating applied) (MET)                                                                     5.1186 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7614 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             9.5455                     5.3818 &  27.3818 r
  la_oenb[22] (net)                                      2   0.3307 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.3818 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  11.0130   9.5537   1.0500   4.9914   5.4242 &  32.8060 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3232   1.0500            0.1871 &  32.9931 r
  mprj/buf_i[86] (net)                                   2   0.0274 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0963   0.3232   1.0500   0.0391   0.0424 &  33.0355 r
  data arrival time                                                                                                 33.0355

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   4.3188 &  38.4328 r
  clock reconvergence pessimism                                                                           0.0000    38.4328
  clock uncertainty                                                                                      -0.1000    38.3328
  library setup time                                                                    1.0000           -0.1702    38.1626
  data required time                                                                                                38.1626
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1626
  data arrival time                                                                                                -33.0355
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1271

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4448 
  total derate : arrival time                                                                            -0.2692 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7141 

  slack (with derating applied) (MET)                                                                     5.1271 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8411 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           8.5787                     4.7458 &  26.7458 r
  wbs_dat_i[20] (net)                                    2   0.2965 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.7458 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9169   8.5995   1.0500   1.5795   1.9107 &  28.6565 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3005   1.0500            0.2196 &  28.8762 r
  mprj/buf_i[20] (net)                                   2   0.0239 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0433   0.3005   1.0500   0.0173   0.0193 &  28.8954 r
  data arrival time                                                                                                 28.8954

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.1762 &  34.2902 r
  clock reconvergence pessimism                                                                           0.0000    34.2902
  clock uncertainty                                                                                      -0.1000    34.1902
  library setup time                                                                    1.0000           -0.1511    34.0391
  data required time                                                                                                34.0391
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0391
  data arrival time                                                                                                -28.8954
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1437

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2268 
  total derate : arrival time                                                                            -0.1024 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3292 

  slack (with derating applied) (MET)                                                                     5.1437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4728 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                            10.7587                     6.0868 &  28.0868 r
  la_oenb[58] (net)                                      2   0.3737 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  28.0868 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.8502  10.7658   1.0500   3.5505   3.9507 &  32.0375 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4740   1.0500            0.2550 &  32.2924 r
  mprj/buf_i[122] (net)                                  2   0.0720 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3106   0.4744   1.0500   0.1266   0.1437 &  32.4361 r
  data arrival time                                                                                                 32.4361

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.7889 &  37.9029 r
  clock reconvergence pessimism                                                                           0.0000    37.9029
  clock uncertainty                                                                                      -0.1000    37.8029
  library setup time                                                                    1.0000           -0.1802    37.6227
  data required time                                                                                                37.6227
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.6227
  data arrival time                                                                                                -32.4361
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4170 
  total derate : arrival time                                                                            -0.2071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6241 

  slack (with derating applied) (MET)                                                                     5.1865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8106 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              9.8758                     5.5207 &  27.5207 r
  la_oenb[1] (net)                                       2   0.3404 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  27.5207 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.4313   9.8909   1.0500   3.9959   4.4395 &  31.9601 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2725   1.0500            0.1144 &  32.0746 r
  mprj/buf_i[65] (net)                                   2   0.0093 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2725   1.0500   0.0000   0.0003 &  32.0749 r
  data arrival time                                                                                                 32.0749

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.4192 &  37.5332 r
  clock reconvergence pessimism                                                                           0.0000    37.5332
  clock uncertainty                                                                                      -0.1000    37.4332
  library setup time                                                                    1.0000           -0.1663    37.2670
  data required time                                                                                                37.2670
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2670
  data arrival time                                                                                                -32.0749
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1921

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3975 
  total derate : arrival time                                                                            -0.2169 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6144 

  slack (with derating applied) (MET)                                                                     5.1921 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8064 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             9.5449                     5.3820 &  27.3820 r
  la_oenb[23] (net)                                      2   0.3307 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.3820 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.9574   9.5530   1.0500   4.9560   5.3867 &  32.7686 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3038   1.0500            0.1674 &  32.9360 r
  mprj/buf_i[87] (net)                                   2   0.0205 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.3038   1.0500   0.0000   0.0009 &  32.9369 r
  data arrival time                                                                                                 32.9369

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   4.3017 &  38.4157 r
  clock reconvergence pessimism                                                                           0.0000    38.4157
  clock uncertainty                                                                                      -0.1000    38.3157
  library setup time                                                                    1.0000           -0.1689    38.1468
  data required time                                                                                                38.1468
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1468
  data arrival time                                                                                                -32.9369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2099

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4439 
  total derate : arrival time                                                                            -0.2645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7085 

  slack (with derating applied) (MET)                                                                     5.2099 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9184 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[27] (in)                                                             9.7460                     5.5066 &  27.5066 r
  la_oenb[27] (net)                                      2   0.3381 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.5066 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.9858   9.7531   1.0500   4.3404   4.7376 &  32.2442 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3059   1.0500            0.1577 &  32.4019 r
  mprj/buf_i[91] (net)                                   2   0.0202 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1735   0.3059   1.0500   0.0702   0.0744 &  32.4763 r
  data arrival time                                                                                                 32.4763

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.8426 &  37.9566 r
  clock reconvergence pessimism                                                                           0.0000    37.9566
  clock uncertainty                                                                                      -0.1000    37.8566
  library setup time                                                                    1.0000           -0.1690    37.6877
  data required time                                                                                                37.6877
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.6877
  data arrival time                                                                                                -32.4763
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2114

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4198 
  total derate : arrival time                                                                            -0.2367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6564 

  slack (with derating applied) (MET)                                                                     5.2114 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8678 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                            11.0897                     6.2464 &  28.2464 r
  la_oenb[36] (net)                                      2   0.3842 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  28.2464 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.7896  11.1005   1.0500   4.0191   4.4538 &  32.7002 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3201   1.0500            0.0929 &  32.7932 r
  mprj/buf_i[100] (net)                                  2   0.0188 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1465   0.3201   1.0500   0.0592   0.0630 &  32.8561 r
  data arrival time                                                                                                 32.8561

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2846 &  38.3987 r
  clock reconvergence pessimism                                                                           0.0000    38.3987
  clock uncertainty                                                                                      -0.1000    38.2987
  library setup time                                                                    1.0000           -0.1700    38.1286
  data required time                                                                                                38.1286
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1286
  data arrival time                                                                                                -32.8561
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2725

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4430 
  total derate : arrival time                                                                            -0.2195 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6626 

  slack (with derating applied) (MET)                                                                     5.2725 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9351 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            9.0436                     4.9945 &  26.9945 r
  wbs_adr_i[6] (net)                                     2   0.3125 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.9945 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3686   9.0678   1.0500   1.3559   1.7119 &  28.7064 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3076   1.0500            0.1996 &  28.9060 r
  mprj/buf_i[38] (net)                                   2   0.0242 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.3077   1.0500   0.0000   0.0011 &  28.9071 r
  data arrival time                                                                                                 28.9071

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.3257 &  34.4397 r
  clock reconvergence pessimism                                                                           0.0000    34.4397
  clock uncertainty                                                                                      -0.1000    34.3397
  library setup time                                                                    1.0000           -0.1537    34.1861
  data required time                                                                                                34.1861
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.1861
  data arrival time                                                                                                -28.9071
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2790

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2347 
  total derate : arrival time                                                                            -0.0911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3258 

  slack (with derating applied) (MET)                                                                     5.2790 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.6047 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[48] (in)                                                            10.7000                     5.9660 &  27.9660 r
  la_oenb[48] (net)                                      2   0.3684 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.9660 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.9514  10.7189   1.0500   4.1812   4.6774 &  32.6434 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3777   1.0500            0.1723 &  32.8157 r
  mprj/buf_i[112] (net)                                  2   0.0401 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0643   0.3778   1.0500   0.0259   0.0313 &  32.8470 r
  data arrival time                                                                                                 32.8470

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.3275 &  38.4416 r
  clock reconvergence pessimism                                                                           0.0000    38.4416
  clock uncertainty                                                                                      -0.1000    38.3416
  library setup time                                                                    1.0000           -0.1739    38.1677
  data required time                                                                                                38.1677
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1677
  data arrival time                                                                                                -32.8470
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4453 
  total derate : arrival time                                                                            -0.2324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6777 

  slack (with derating applied) (MET)                                                                     5.3207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9984 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           8.7397                     4.8311 &  26.8311 r
  wbs_adr_i[10] (net)                                    2   0.3021 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.8311 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5352   8.7620   1.0500   1.4297   1.7740 &  28.6050 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2916   1.0500            0.2014 &  28.8064 r
  mprj/buf_i[42] (net)                                   2   0.0200 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0558   0.2916   1.0500   0.0226   0.0245 &  28.8309 r
  data arrival time                                                                                                 28.8309

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.3410 &  34.4550 r
  clock reconvergence pessimism                                                                           0.0000    34.4550
  clock uncertainty                                                                                      -0.1000    34.3550
  library setup time                                                                    1.0000           -0.1524    34.2026
  data required time                                                                                                34.2026
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2026
  data arrival time                                                                                                -28.8309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3717

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2355 
  total derate : arrival time                                                                            -0.0952 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3307 

  slack (with derating applied) (MET)                                                                     5.3717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7024 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           9.6362                     5.3225 &  27.3225 r
  wbs_adr_i[17] (net)                                    2   0.3332 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.3225 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.5630   9.6618   1.0500   2.6596   3.0882 &  30.4107 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2631   1.0500            0.1182 &  30.5289 r
  mprj/buf_i[49] (net)                                   1   0.0076 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2631   1.0500   0.0000   0.0002 &  30.5291 r
  data arrival time                                                                                                 30.5291

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.0941 &  36.2081 r
  clock reconvergence pessimism                                                                           0.0000    36.2081
  clock uncertainty                                                                                      -0.1000    36.1081
  library setup time                                                                    1.0000           -0.1618    35.9463
  data required time                                                                                                35.9463
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9463
  data arrival time                                                                                                -30.5291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3278 
  total derate : arrival time                                                                            -0.1527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4804 

  slack (with derating applied) (MET)                                                                     5.4172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8976 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            9.2149                     5.0906 &  27.0906 r
  wbs_dat_i[7] (net)                                     2   0.3185 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.0906 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    4.6650   9.2382   1.0500   1.9081   2.2916 &  29.3822 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2519   1.0500            0.1317 &  29.5139 r
  mprj/buf_i[7] (net)                                    1   0.0060 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0457   0.2519   1.0500   0.0185   0.0195 &  29.5334 r
  data arrival time                                                                                                 29.5334

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6899   0.9500   0.0000   1.1076 &  35.2216 r
  clock reconvergence pessimism                                                                           0.0000    35.2216
  clock uncertainty                                                                                      -0.1000    35.1216
  library setup time                                                                    1.0000           -0.1556    34.9660
  data required time                                                                                                34.9660
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9660
  data arrival time                                                                                                -29.5334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2758 
  total derate : arrival time                                                                            -0.1163 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3922 

  slack (with derating applied) (MET)                                                                     5.4326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8247 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                         10.3457                     5.8259 &  27.8259 r
  la_data_in[33] (net)                                   2   0.3583 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.8259 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.0425  10.3556   1.0500   4.2817   4.7113 &  32.5372 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2646   1.0500            0.0778 &  32.6149 r
  mprj/buf_i[161] (net)                                  1   0.0055 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2646   1.0500   0.0000   0.0002 &  32.6152 r
  data arrival time                                                                                                 32.6152

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2800 &  38.3940 r
  clock reconvergence pessimism                                                                           0.0000    38.3940
  clock uncertainty                                                                                      -0.1000    38.2940
  library setup time                                                                    1.0000           -0.1663    38.1277
  data required time                                                                                                38.1277
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1277
  data arrival time                                                                                                -32.6152
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5125

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4428 
  total derate : arrival time                                                                            -0.2281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6709 

  slack (with derating applied) (MET)                                                                     5.5125 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1834 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[32] (in)                                                            10.0706                     5.6598 &  27.6598 r
  la_oenb[32] (net)                                      2   0.3483 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.6598 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.0769  10.0816   1.0500   4.3435   4.7796 &  32.4395 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2862   1.0500            0.1177 &  32.5571 r
  mprj/buf_i[96] (net)                                   1   0.0123 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1089   0.2862   1.0500   0.0439   0.0466 &  32.6037 r
  data arrival time                                                                                                 32.6037

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   4.2852 &  38.3992 r
  clock reconvergence pessimism                                                                           0.0000    38.3992
  clock uncertainty                                                                                      -0.1000    38.2992
  library setup time                                                                    1.0000           -0.1678    38.1315
  data required time                                                                                                38.1315
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1315
  data arrival time                                                                                                -32.6037
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5277

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4431 
  total derate : arrival time                                                                            -0.2354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6785 

  slack (with derating applied) (MET)                                                                     5.5277 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2062 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           8.1917                     4.5457 &  26.5457 r
  wbs_adr_i[19] (net)                                    2   0.2834 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.5457 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4595   8.2087   1.0500   1.4027   1.7009 &  28.2466 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2861   1.0500            0.2282 &  28.4748 r
  mprj/buf_i[51] (net)                                   2   0.0207 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0693   0.2861   1.0500   0.0283   0.0306 &  28.5054 r
  data arrival time                                                                                                 28.5054

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.1779 &  34.2920 r
  clock reconvergence pessimism                                                                           0.0000    34.2920
  clock uncertainty                                                                                      -0.1000    34.1920
  library setup time                                                                    1.0000           -0.1498    34.0422
  data required time                                                                                                34.0422
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0422
  data arrival time                                                                                                -28.5054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5367

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2269 
  total derate : arrival time                                                                            -0.0933 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3202 

  slack (with derating applied) (MET)                                                                     5.5367 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8570 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                             10.0092                     5.6148 &  27.6148 r
  la_oenb[2] (net)                                       2   0.3458 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  27.6148 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.7035  10.0214   1.0500   3.5830   3.9894 &  31.6041 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2772   1.0500            0.1116 &  31.7157 r
  mprj/buf_i[66] (net)                                   2   0.0101 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0227   0.2772   1.0500   0.0087   0.0096 &  31.7253 r
  data arrival time                                                                                                 31.7253

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.4189 &  37.5329 r
  clock reconvergence pessimism                                                                           0.0000    37.5329
  clock uncertainty                                                                                      -0.1000    37.4329
  library setup time                                                                    1.0000           -0.1666    37.2663
  data required time                                                                                                37.2663
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2663
  data arrival time                                                                                                -31.7253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5410

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3975 
  total derate : arrival time                                                                            -0.1957 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5932 

  slack (with derating applied) (MET)                                                                     5.5410 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1343 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             9.3896                     5.2948 &  27.2948 r
  la_oenb[25] (net)                                      2   0.3253 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.2948 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.6878   9.3974   1.0500   4.2207   4.6112 &  31.9060 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2511   1.0500            0.1214 &  32.0274 r
  mprj/buf_i[89] (net)                                   1   0.0052 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0772   0.2511   1.0500   0.0313   0.0331 &  32.0604 r
  data arrival time                                                                                                 32.0604

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.8587 &  37.9727 r
  clock reconvergence pessimism                                                                           0.0000    37.9727
  clock uncertainty                                                                                      -0.1000    37.8727
  library setup time                                                                    1.0000           -0.1653    37.7074
  data required time                                                                                                37.7074
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7074
  data arrival time                                                                                                -32.0604
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6470

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4206 
  total derate : arrival time                                                                            -0.2269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6476 

  slack (with derating applied) (MET)                                                                     5.6470 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2945 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            9.0923                     5.0159 &  27.0159 r
  wbs_dat_i[8] (net)                                     2   0.3141 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.0159 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    4.1293   9.1175   1.0500   1.6670   2.0429 &  29.0588 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.3028   1.0500            0.1918 &  29.2506 r
  mprj/buf_i[8] (net)                                    2   0.0222 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.1220   0.3028   1.0500   0.0494   0.0527 &  29.3032 r
  data arrival time                                                                                                 29.3032

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6899   0.9500   0.0000   1.1090 &  35.2230 r
  clock reconvergence pessimism                                                                           0.0000    35.2230
  clock uncertainty                                                                                      -0.1000    35.1230
  library setup time                                                                    1.0000           -0.1596    34.9634
  data required time                                                                                                34.9634
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9634
  data arrival time                                                                                                -29.3032
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6602

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2759 
  total derate : arrival time                                                                            -0.1089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3848 

  slack (with derating applied) (MET)                                                                     5.6602 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0450 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[31] (in)                                                             9.7714                     5.4942 &  27.4942 r
  la_oenb[31] (net)                                      2   0.3380 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.4942 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.1693   9.7817   1.0500   4.4431   4.8722 &  32.3664 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2522   1.0500            0.0992 &  32.4656 r
  mprj/buf_i[95] (net)                                   1   0.0041 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2522   1.0500   0.0000   0.0001 &  32.4657 r
  data arrival time                                                                                                 32.4657

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   4.2977 &  38.4117 r
  clock reconvergence pessimism                                                                           0.0000    38.4117
  clock uncertainty                                                                                      -0.1000    38.3117
  library setup time                                                                    1.0000           -0.1655    38.1462
  data required time                                                                                                38.1462
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1462
  data arrival time                                                                                                -32.4657
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6805

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4437 
  total derate : arrival time                                                                            -0.2367 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6805 

  slack (with derating applied) (MET)                                                                     5.6805 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3609 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           7.9619                     4.4196 &  26.4196 r
  wbs_adr_i[20] (net)                                    2   0.2754 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4196 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2154   7.9781   1.0500   1.3003   1.5857 &  28.0052 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2899   1.0500            0.2453 &  28.2505 r
  mprj/buf_i[52] (net)                                   2   0.0231 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0200   0.2900   1.0500   0.0079   0.0094 &  28.2598 r
  data arrival time                                                                                                 28.2598

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.1761 &  34.2901 r
  clock reconvergence pessimism                                                                           0.0000    34.2901
  clock uncertainty                                                                                      -0.1000    34.1901
  library setup time                                                                    1.0000           -0.1501    34.0400
  data required time                                                                                                34.0400
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0400
  data arrival time                                                                                                -28.2598
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7801

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2268 
  total derate : arrival time                                                                            -0.0876 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3144 

  slack (with derating applied) (MET)                                                                     5.7801 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0946 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               7.7112                     4.3148 &  26.3148 r
  io_in[11] (net)                                        2   0.2656 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.3148 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.4076   7.7218   1.0500   2.6171   2.9175 &  29.2323 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3601   1.0500            0.3210 &  29.5533 r
  mprj/buf_i[203] (net)                                  2   0.0470 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3603   1.0500   0.0000   0.0056 &  29.5589 r
  data arrival time                                                                                                 29.5589

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.5003 &  35.6143 r
  clock reconvergence pessimism                                                                           0.0000    35.6143
  clock uncertainty                                                                                      -0.1000    35.5143
  library setup time                                                                    1.0000           -0.1663    35.3480
  data required time                                                                                                35.3480
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3480
  data arrival time                                                                                                -29.5589
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7892

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2965 
  total derate : arrival time                                                                            -0.1545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4510 

  slack (with derating applied) (MET)                                                                     5.7892 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2402 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           7.9501                     4.4048 &  26.4048 r
  wbs_dat_i[21] (net)                                    2   0.2748 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4048 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.1689   7.9673   1.0500   1.2805   1.5711 &  27.9760 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2759   1.0500            0.2325 &  28.2084 r
  mprj/buf_i[21] (net)                                   2   0.0183 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0266   0.2759   1.0500   0.0104   0.0117 &  28.2201 r
  data arrival time                                                                                                 28.2201

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.1775 &  34.2916 r
  clock reconvergence pessimism                                                                           0.0000    34.2916
  clock uncertainty                                                                                      -0.1000    34.1916
  library setup time                                                                    1.0000           -0.1489    34.0427
  data required time                                                                                                34.0427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0427
  data arrival time                                                                                                -28.2201
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8226

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2269 
  total derate : arrival time                                                                            -0.0864 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3133 

  slack (with derating applied) (MET)                                                                     5.8226 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1359 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           9.4083                     5.2014 &  27.2014 r
  wbs_adr_i[16] (net)                                    2   0.3253 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.2014 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.7868   9.4324   1.0500   2.3600   2.7634 &  29.9648 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2709   1.0500            0.1403 &  30.1051 r
  mprj/buf_i[48] (net)                                   2   0.0105 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0209   0.2709   1.0500   0.0080   0.0087 &  30.1139 r
  data arrival time                                                                                                 30.1139

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.0883 &  36.2024 r
  clock reconvergence pessimism                                                                           0.0000    36.2024
  clock uncertainty                                                                                      -0.1000    36.1024
  library setup time                                                                    1.0000           -0.1623    35.9400
  data required time                                                                                                35.9400
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9400
  data arrival time                                                                                                -30.1139
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3274 
  total derate : arrival time                                                                            -0.1387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4661 

  slack (with derating applied) (MET)                                                                     5.8261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2923 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              9.0251                     5.0722 &  27.0722 r
  la_oenb[7] (net)                                       2   0.3120 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  27.0722 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.0715   9.0351   1.0500   3.8389   4.2320 &  31.3043 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2558   1.0500            0.1482 &  31.4525 r
  mprj/buf_i[71] (net)                                   1   0.0079 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2558   1.0500   0.0000   0.0003 &  31.4528 r
  data arrival time                                                                                                 31.4528

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.4397 &  37.5538 r
  clock reconvergence pessimism                                                                           0.0000    37.5538
  clock uncertainty                                                                                      -0.1000    37.4538
  library setup time                                                                    1.0000           -0.1649    37.2889
  data required time                                                                                                37.2889
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2889
  data arrival time                                                                                                -31.4528
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8361

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3986 
  total derate : arrival time                                                                            -0.2086 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6072 

  slack (with derating applied) (MET)                                                                     5.8361 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4433 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             9.6231                     5.4227 &  27.4227 r
  la_oenb[14] (net)                                      2   0.3333 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.4227 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.0735   9.6317   1.0500   3.8286   4.2112 &  31.6339 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3288   1.0500            0.1882 &  31.8221 r
  mprj/buf_i[78] (net)                                   2   0.0290 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0922   0.3288   1.0500   0.0375   0.0406 &  31.8627 r
  data arrival time                                                                                                 31.8627

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.8736 &  37.9876 r
  clock reconvergence pessimism                                                                           0.0000    37.9876
  clock uncertainty                                                                                      -0.1000    37.8876
  library setup time                                                                    1.0000           -0.1705    37.7171
  data required time                                                                                                37.7171
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7171
  data arrival time                                                                                                -31.8627
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4214 
  total derate : arrival time                                                                            -0.2114 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6328 

  slack (with derating applied) (MET)                                                                     5.8544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4873 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          9.3507                     5.2469 &  27.2469 r
  la_data_in[13] (net)                                   2   0.3230 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.2469 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.2630   9.3616   1.0500   3.9783   4.3831 &  31.6299 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2985   1.0500            0.1732 &  31.8031 r
  mprj/buf_i[141] (net)                                  2   0.0195 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0118   0.2985   1.0500   0.0045   0.0056 &  31.8087 r
  data arrival time                                                                                                 31.8087

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.8823 &  37.9964 r
  clock reconvergence pessimism                                                                           0.0000    37.9964
  clock uncertainty                                                                                      -0.1000    37.8964
  library setup time                                                                    1.0000           -0.1684    37.7279
  data required time                                                                                                37.7279
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7279
  data arrival time                                                                                                -31.8087
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9192

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4219 
  total derate : arrival time                                                                            -0.2172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6391 

  slack (with derating applied) (MET)                                                                     5.9192 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5583 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            8.6979                     4.8029 &  26.8029 r
  wbs_adr_i[4] (net)                                     2   0.3005 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.8029 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1410   8.7216   1.0500   0.8737   1.1984 &  28.0013 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3242   1.0500            0.2336 &  28.2349 r
  mprj/buf_i[36] (net)                                   2   0.0309 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1028   0.3242   1.0500   0.0416   0.0460 &  28.2809 r
  data arrival time                                                                                                 28.2809

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.4269 &  34.5410 r
  clock reconvergence pessimism                                                                           0.0000    34.5410
  clock uncertainty                                                                                      -0.1000    34.4410
  library setup time                                                                    1.0000           -0.1563    34.2847
  data required time                                                                                                34.2847
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2847
  data arrival time                                                                                                -28.2809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0037

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2400 
  total derate : arrival time                                                                            -0.0704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3104 

  slack (with derating applied) (MET)                                                                     6.0037 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3141 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           8.9538                     4.9571 &  26.9571 r
  wbs_adr_i[22] (net)                                    2   0.3097 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.9571 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.9381   8.9750   1.0500   2.4045   2.7830 &  29.7401 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2842   1.0500            0.1817 &  29.9218 r
  mprj/buf_i[54] (net)                                   2   0.0163 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0400   0.2842   1.0500   0.0160   0.0175 &  29.9392 r
  data arrival time                                                                                                 29.9392

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.1018 &  36.2158 r
  clock reconvergence pessimism                                                                           0.0000    36.2158
  clock uncertainty                                                                                      -0.1000    36.1158
  library setup time                                                                    1.0000           -0.1633    35.9525
  data required time                                                                                                35.9525
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9525
  data arrival time                                                                                                -29.9392
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0133

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3282 
  total derate : arrival time                                                                            -0.1420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4702 

  slack (with derating applied) (MET)                                                                     6.0133 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4834 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            8.6342                     4.7688 &  26.7688 r
  wbs_dat_i[1] (net)                                     2   0.2983 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.7688 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.4502   8.6571   1.0500   0.9953   1.3234 &  28.0922 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2682   1.0500            0.1841 &  28.2763 r
  mprj/buf_i[1] (net)                                    2   0.0127 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0213   0.2682   1.0500   0.0082   0.0091 &  28.2854 r
  data arrival time                                                                                                 28.2854

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6899   0.9500   0.0000   0.4557 &  34.5698 r
  clock reconvergence pessimism                                                                           0.0000    34.5698
  clock uncertainty                                                                                      -0.1000    34.4698
  library setup time                                                                    1.0000           -0.1518    34.3180
  data required time                                                                                                34.3180
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3180
  data arrival time                                                                                                -28.2854
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2415 
  total derate : arrival time                                                                            -0.0722 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3137 

  slack (with derating applied) (MET)                                                                     6.0325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3463 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          9.2715                     5.2194 &  27.2194 r
  la_data_in[27] (net)                                   2   0.3208 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.2194 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.9851   9.2802   1.0500   3.8286   4.2049 &  31.4243 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2846   1.0500            0.1641 &  31.5883 r
  mprj/buf_i[155] (net)                                  2   0.0150 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1029   0.2846   1.0500   0.0408   0.0434 &  31.6317 r
  data arrival time                                                                                                 31.6317

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.8578 &  37.9719 r
  clock reconvergence pessimism                                                                           0.0000    37.9719
  clock uncertainty                                                                                      -0.1000    37.8719
  library setup time                                                                    1.0000           -0.1675    37.7043
  data required time                                                                                                37.7043
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7043
  data arrival time                                                                                                -31.6317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4206 
  total derate : arrival time                                                                            -0.2101 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6307 

  slack (with derating applied) (MET)                                                                     6.0726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7033 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          9.2885                     5.2296 &  27.2296 r
  la_data_in[10] (net)                                   2   0.3215 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.2296 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.1650   9.2969   1.0500   3.3732   3.7305 &  30.9600 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3033   1.0500            0.1819 &  31.1419 r
  mprj/buf_i[138] (net)                                  2   0.0216 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0542   0.3033   1.0500   0.0219   0.0239 &  31.1658 r
  data arrival time                                                                                                 31.1658

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.4155 &  37.5296 r
  clock reconvergence pessimism                                                                           0.0000    37.5296
  clock uncertainty                                                                                      -0.1000    37.4296
  library setup time                                                                    1.0000           -0.1684    37.2612
  data required time                                                                                                37.2612
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2612
  data arrival time                                                                                                -31.1658
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0954

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3973 
  total derate : arrival time                                                                            -0.1874 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5847 

  slack (with derating applied) (MET)                                                                     6.0954 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6802 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           9.0796                     5.0444 &  27.0444 r
  wbs_dat_i[24] (net)                                    2   0.3145 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.0444 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.3775   9.0979   1.0500   2.1775   2.5318 &  29.5761 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2411   1.0500            0.1288 &  29.7050 r
  mprj/buf_i[24] (net)                                   1   0.0036 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2411   1.0500   0.0000   0.0001 &  29.7051 r
  data arrival time                                                                                                 29.7051

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.1052 &  36.2192 r
  clock reconvergence pessimism                                                                           0.0000    36.2192
  clock uncertainty                                                                                      -0.1000    36.1192
  library setup time                                                                    1.0000           -0.1602    35.9590
  data required time                                                                                                35.9590
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9590
  data arrival time                                                                                                -29.7051
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2540

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3283 
  total derate : arrival time                                                                            -0.1267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4550 

  slack (with derating applied) (MET)                                                                     6.2540 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7090 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           9.9498                     5.5503 &  27.5503 r
  la_data_in[8] (net)                                    2   0.3426 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.5503 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.9432   9.9686   1.0500   3.0100   3.4299 &  30.9802 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2687   1.0500            0.1056 &  31.0858 r
  mprj/buf_i[136] (net)                                  1   0.0080 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0793   0.2687   1.0500   0.0322   0.0341 &  31.1199 r
  data arrival time                                                                                                 31.1199

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.5298 &  37.6438 r
  clock reconvergence pessimism                                                                           0.0000    37.6438
  clock uncertainty                                                                                      -0.1000    37.5438
  library setup time                                                                    1.0000           -0.1660    37.3778
  data required time                                                                                                37.3778
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3778
  data arrival time                                                                                                -31.1199
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4033 
  total derate : arrival time                                                                            -0.1700 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5733 

  slack (with derating applied) (MET)                                                                     6.2579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8312 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[28] (in)                                                          9.5739                     5.3763 &  27.3763 r
  la_data_in[28] (net)                                   2   0.3309 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.3763 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.1611   9.5847   1.0500   3.8849   4.2863 &  31.6626 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2942   1.0500            0.1557 &  31.8183 r
  mprj/buf_i[156] (net)                                  2   0.0169 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0884   0.2942   1.0500   0.0359   0.0383 &  31.8566 r
  data arrival time                                                                                                 31.8566

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.3178 &  38.4318 r
  clock reconvergence pessimism                                                                           0.0000    38.4318
  clock uncertainty                                                                                      -0.1000    38.3318
  library setup time                                                                    1.0000           -0.1683    38.1636
  data required time                                                                                                38.1636
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1636
  data arrival time                                                                                                -31.8566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4448 
  total derate : arrival time                                                                            -0.2133 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6581 

  slack (with derating applied) (MET)                                                                     6.3070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9651 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            8.2330                     4.5526 &  26.5526 r
  wbs_dat_i[3] (net)                                     2   0.2845 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.5526 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.9932   8.2535   1.0500   0.8130   1.1130 &  27.6656 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2649   1.0500            0.2048 &  27.8704 r
  mprj/buf_i[3] (net)                                    2   0.0134 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0308   0.2649   1.0500   0.0122   0.0133 &  27.8837 r
  data arrival time                                                                                                 27.8837

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6899   0.9500   0.0000   0.4140 &  34.5281 r
  clock reconvergence pessimism                                                                           0.0000    34.5281
  clock uncertainty                                                                                      -0.1000    34.4281
  library setup time                                                                    1.0000           -0.1510    34.2771
  data required time                                                                                                34.2771
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2771
  data arrival time                                                                                                -27.8837
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3934

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2393 
  total derate : arrival time                                                                            -0.0634 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3027 

  slack (with derating applied) (MET)                                                                     6.3934 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6961 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           9.4768                     5.2542 &  27.2542 r
  wbs_dat_i[28] (net)                                    2   0.3281 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.2542 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.3608   9.4977   1.0500   2.0833   2.4561 &  29.7103 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2442   1.0500            0.1079 &  29.8182 r
  mprj/buf_i[28] (net)                                   1   0.0030 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2442   1.0500   0.0000   0.0001 &  29.8183 r
  data arrival time                                                                                                 29.8183

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.4368 &  36.5508 r
  clock reconvergence pessimism                                                                           0.0000    36.5508
  clock uncertainty                                                                                      -0.1000    36.4508
  library setup time                                                                    1.0000           -0.1618    36.2890
  data required time                                                                                                36.2890
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2890
  data arrival time                                                                                                -29.8183
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4707

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3458 
  total derate : arrival time                                                                            -0.1221 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4679 

  slack (with derating applied) (MET)                                                                     6.4707 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9386 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            7.9970                     4.4148 &  26.4148 r
  wbs_dat_i[5] (net)                                     2   0.2761 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.4148 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.6257   8.0183   1.0500   0.6595   0.9507 &  27.3655 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2783   1.0500            0.2317 &  27.5973 r
  mprj/buf_i[5] (net)                                    2   0.0189 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0220   0.2783   1.0500   0.0085   0.0097 &  27.6069 r
  data arrival time                                                                                                 27.6069

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6899   0.9500   0.0000   0.2274 &  34.3415 r
  clock reconvergence pessimism                                                                           0.0000    34.3415
  clock uncertainty                                                                                      -0.1000    34.2415
  library setup time                                                                    1.0000           -0.1498    34.0917
  data required time                                                                                                34.0917
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0917
  data arrival time                                                                                                -27.6069
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2295 
  total derate : arrival time                                                                            -0.0568 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2863 

  slack (with derating applied) (MET)                                                                     6.4847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7710 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             9.4474                     5.3012 &  27.3012 r
  la_oenb[34] (net)                                      2   0.3263 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.3012 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.6297   9.4585   1.0500   3.6072   3.9996 &  31.3008 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3118   1.0500            0.1810 &  31.4818 r
  mprj/buf_i[98] (net)                                   2   0.0238 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0374   0.3118   1.0500   0.0148   0.0166 &  31.4984 r
  data arrival time                                                                                                 31.4984

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   4.2973 &  38.4113 r
  clock reconvergence pessimism                                                                           0.0000    38.4113
  clock uncertainty                                                                                      -0.1000    38.3113
  library setup time                                                                    1.0000           -0.1695    38.1418
  data required time                                                                                                38.1418
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1418
  data arrival time                                                                                                -31.4984
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6434

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4437 
  total derate : arrival time                                                                            -0.1999 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6436 

  slack (with derating applied) (MET)                                                                     6.6434 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2870 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                8.7925                     4.8594 &  26.8594 r
  io_in[7] (net)                                         2   0.3039 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.8594 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0986   8.8148   1.0500   1.2493   1.5833 &  28.4428 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3984   1.0500            0.2932 &  28.7359 r
  mprj/buf_i[199] (net)                                  2   0.0542 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0397   0.3989   1.0500   0.0156   0.0260 &  28.7619 r
  data arrival time                                                                                                 28.7619

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.6802 &  35.7942 r
  clock reconvergence pessimism                                                                           0.0000    35.7942
  clock uncertainty                                                                                      -0.1000    35.6942
  library setup time                                                                    1.0000           -0.1701    35.5241
  data required time                                                                                                35.5241
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5241
  data arrival time                                                                                                -28.7619
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3060 
  total derate : arrival time                                                                            -0.0906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3966 

  slack (with derating applied) (MET)                                                                     6.7622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1588 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            7.9670                     4.4065 &  26.4065 r
  wbs_sel_i[3] (net)                                     2   0.2753 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.4065 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3615   7.9870   1.0500   0.5510   0.8299 &  27.2365 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2802   1.0500            0.2354 &  27.4718 r
  mprj/buf_i[233] (net)                                  2   0.0197 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2802   1.0500   0.0000   0.0008 &  27.4726 r
  data arrival time                                                                                                 27.4726

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   0.4183 &  34.5324 r
  clock reconvergence pessimism                                                                           0.0000    34.5324
  clock uncertainty                                                                                      -0.1000    34.4324
  library setup time                                                                    1.0000           -0.1524    34.2800
  data required time                                                                                                34.2800
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2800
  data arrival time                                                                                                -27.4726
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8074

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2396 
  total derate : arrival time                                                                            -0.0508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2903 

  slack (with derating applied) (MET)                                                                     6.8074 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0977 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           8.4054                     4.6559 &  26.6559 r
  wbs_adr_i[14] (net)                                    2   0.2907 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6559 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.2169   8.4249   1.0500   1.7251   2.0570 &  28.7129 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2861   1.0500            0.2157 &  28.9286 r
  mprj/buf_i[46] (net)                                   2   0.0197 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0317   0.2861   1.0500   0.0125   0.0139 &  28.9426 r
  data arrival time                                                                                                 28.9426

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   1.9461 &  36.0602 r
  clock reconvergence pessimism                                                                           0.0000    36.0602
  clock uncertainty                                                                                      -0.1000    35.9602
  library setup time                                                                    1.0000           -0.1629    35.7973
  data required time                                                                                                35.7973
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7973
  data arrival time                                                                                                -28.9426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8547

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3200 
  total derate : arrival time                                                                            -0.1089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4289 

  slack (with derating applied) (MET)                                                                     6.8547 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2836 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           8.8435                     4.8916 &  26.8916 r
  wbs_dat_i[17] (net)                                    2   0.3058 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.8916 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.1574   8.8644   1.0500   1.6524   2.0058 &  28.8974 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2919   1.0500            0.1957 &  29.0931 r
  mprj/buf_i[17] (net)                                   2   0.0196 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0732   0.2919   1.0500   0.0299   0.0322 &  29.1253 r
  data arrival time                                                                                                 29.1253

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.1441 &  36.2581 r
  clock reconvergence pessimism                                                                           0.0000    36.2581
  clock uncertainty                                                                                      -0.1000    36.1581
  library setup time                                                                    1.0000           -0.1641    35.9940
  data required time                                                                                                35.9940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9940
  data arrival time                                                                                                -29.1253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8687

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3304 
  total derate : arrival time                                                                            -0.1064 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4368 

  slack (with derating applied) (MET)                                                                     6.8687 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3055 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           7.5250                     4.1612 &  26.1612 r
  wbs_dat_i[11] (net)                                    2   0.2598 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1612 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9554   7.5430   1.0500   0.3797   0.6313 &  26.7925 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2463   1.0500            0.2278 &  27.0203 r
  mprj/buf_i[11] (net)                                   2   0.0108 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2463   1.0500   0.0000   0.0004 &  27.0207 r
  data arrival time                                                                                                 27.0207

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.0390 &  34.1530 r
  clock reconvergence pessimism                                                                           0.0000    34.1530
  clock uncertainty                                                                                      -0.1000    34.0530
  library setup time                                                                    1.0000           -0.1441    33.9089
  data required time                                                                                                33.9089
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                33.9089
  data arrival time                                                                                                -27.0207
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8882

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2196 
  total derate : arrival time                                                                            -0.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2605 

  slack (with derating applied) (MET)                                                                     6.8882 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1488 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          9.4116                     5.2712 &  27.2712 r
  la_data_in[35] (net)                                   2   0.3247 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.2712 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.3887   9.4241   1.0500   3.4409   3.8307 &  31.1019 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2663   1.0500            0.1359 &  31.2378 r
  mprj/buf_i[163] (net)                                  2   0.0093 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2663   1.0500   0.0000   0.0003 &  31.2382 r
  data arrival time                                                                                                 31.2382

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2799 &  38.3940 r
  clock reconvergence pessimism                                                                           0.0000    38.3940
  clock uncertainty                                                                                      -0.1000    38.2940
  library setup time                                                                    1.0000           -0.1664    38.1275
  data required time                                                                                                38.1275
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1275
  data arrival time                                                                                                -31.2382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4428 
  total derate : arrival time                                                                            -0.1889 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6317 

  slack (with derating applied) (MET)                                                                     6.8894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5211 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           8.6346                     4.7820 &  26.7820 r
  wbs_dat_i[14] (net)                                    2   0.2986 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.7820 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.7396   8.6545   1.0500   1.5184   1.8499 &  28.6319 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2515   1.0500            0.1666 &  28.7986 r
  mprj/buf_i[14] (net)                                   1   0.0081 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0107   0.2515   1.0500   0.0041   0.0046 &  28.8031 r
  data arrival time                                                                                                 28.8031

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   1.8996 &  36.0136 r
  clock reconvergence pessimism                                                                           0.0000    36.0136
  clock uncertainty                                                                                      -0.1000    35.9136
  library setup time                                                                    1.0000           -0.1601    35.7535
  data required time                                                                                                35.7535
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7535
  data arrival time                                                                                                -28.8031
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9504

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3175 
  total derate : arrival time                                                                            -0.0962 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4138 

  slack (with derating applied) (MET)                                                                     6.9504 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3641 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           7.9962                     4.4375 &  26.4375 r
  wbs_dat_i[29] (net)                                    2   0.2766 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4375 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4340   8.0121   1.0500   1.3937   1.6840 &  28.1215 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2303   1.0500            0.1829 &  28.3045 r
  mprj/buf_i[29] (net)                                   1   0.0045 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2303   1.0500   0.0000   0.0002 &  28.3047 r
  data arrival time                                                                                                 28.3047

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   1.5086 &  35.6226 r
  clock reconvergence pessimism                                                                           0.0000    35.6226
  clock uncertainty                                                                                      -0.1000    35.5226
  library setup time                                                                    1.0000           -0.1551    35.3676
  data required time                                                                                                35.3676
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3676
  data arrival time                                                                                                -28.3047
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0629

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2969 
  total derate : arrival time                                                                            -0.0889 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3858 

  slack (with derating applied) (MET)                                                                     7.0629 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4487 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           8.6795                     4.8110 &  26.8110 r
  wbs_dat_i[13] (net)                                    2   0.3003 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.8110 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.4615   8.6985   1.0500   1.3988   1.7177 &  28.5287 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2911   1.0500            0.2046 &  28.7332 r
  mprj/buf_i[13] (net)                                   2   0.0201 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0575   0.2911   1.0500   0.0233   0.0253 &  28.7585 r
  data arrival time                                                                                                 28.7585

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.0960 &  36.2101 r
  clock reconvergence pessimism                                                                           0.0000    36.2101
  clock uncertainty                                                                                      -0.1000    36.1101
  library setup time                                                                    1.0000           -0.1638    35.9463
  data required time                                                                                                35.9463
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9463
  data arrival time                                                                                                -28.7585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3279 
  total derate : arrival time                                                                            -0.0927 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4206 

  slack (with derating applied) (MET)                                                                     7.1878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6084 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           8.4623                     4.7129 &  26.7129 r
  wbs_adr_i[24] (net)                                    2   0.2908 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.7129 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8986   8.4789   1.0500   1.5738   1.8837 &  28.5965 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2303   1.0500            0.1548 &  28.7513 r
  mprj/buf_i[56] (net)                                   1   0.0028 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2303   1.0500   0.0000   0.0001 &  28.7514 r
  data arrival time                                                                                                 28.7514

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.1052 &  36.2192 r
  clock reconvergence pessimism                                                                           0.0000    36.2192
  clock uncertainty                                                                                      -0.1000    36.1192
  library setup time                                                                    1.0000           -0.1581    35.9611
  data required time                                                                                                35.9611
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9611
  data arrival time                                                                                                -28.7514
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3283 
  total derate : arrival time                                                                            -0.0971 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4254 

  slack (with derating applied) (MET)                                                                     7.2097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6351 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               7.7597                     4.2891 &  26.2891 r
  wbs_stb_i (net)                                        2   0.2680 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.2891 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6745   7.7789   1.0500   0.2612   0.5193 &  26.8084 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2898   1.0500            0.2566 &  27.0649 r
  mprj/buf_i[235] (net)                                  2   0.0240 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1632   0.2899   1.0500   0.0667   0.0709 &  27.1359 r
  data arrival time                                                                                                 27.1359

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   0.4897 &  34.6037 r
  clock reconvergence pessimism                                                                           0.0000    34.6037
  clock uncertainty                                                                                      -0.1000    34.5037
  library setup time                                                                    1.0000           -0.1540    34.3497
  data required time                                                                                                34.3497
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3497
  data arrival time                                                                                                -27.1359
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2138

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2433 
  total derate : arrival time                                                                            -0.0403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2836 

  slack (with derating applied) (MET)                                                                     7.2138 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4975 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                              11.9832                     6.5209 &  28.5209 r
  io_in[34] (net)                                        2   0.4127 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.5209 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3382  12.0415   1.0500   1.3571   1.9356 &  30.4565 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4819   1.0500            0.1909 &  30.6474 r
  mprj/buf_i[226] (net)                                  2   0.0687 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0058   0.4831   1.0500   0.0024   0.0163 &  30.6637 r
  data arrival time                                                                                                 30.6637

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.0702 &  38.1843 r
  clock reconvergence pessimism                                                                           0.0000    38.1843
  clock uncertainty                                                                                      -0.1000    38.0843
  library setup time                                                                    1.0000           -0.1809    37.9033
  data required time                                                                                                37.9033
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.9033
  data arrival time                                                                                                -30.6637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2396

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4318 
  total derate : arrival time                                                                            -0.1020 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5338 

  slack (with derating applied) (MET)                                                                     7.2397 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7735 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             9.6486                     5.4281 &  27.4281 r
  la_oenb[39] (net)                                      2   0.3338 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.4281 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.4712   9.6596   1.0500   2.9088   3.2709 &  30.6990 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2899   1.0500            0.1469 &  30.8459 r
  mprj/buf_i[103] (net)                                  2   0.0150 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0349   0.2899   1.0500   0.0140   0.0153 &  30.8612 r
  data arrival time                                                                                                 30.8612

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2729 &  38.3870 r
  clock reconvergence pessimism                                                                           0.0000    38.3870
  clock uncertainty                                                                                      -0.1000    38.2870
  library setup time                                                                    1.0000           -0.1680    38.1189
  data required time                                                                                                38.1189
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1189
  data arrival time                                                                                                -30.8612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4424 
  total derate : arrival time                                                                            -0.1635 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6059 

  slack (with derating applied) (MET)                                                                     7.2578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8637 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                7.7546                     4.3210 &  26.3210 r
  io_in[9] (net)                                         2   0.2665 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.3210 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7332   7.7684   1.0500   1.1019   1.3638 &  27.6848 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3977   1.0500            0.3500 &  28.0348 r
  mprj/buf_i[201] (net)                                  2   0.0587 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3983   1.0500   0.0000   0.0090 &  28.0438 r
  data arrival time                                                                                                 28.0438

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.5003 &  35.6143 r
  clock reconvergence pessimism                                                                           0.0000    35.6143
  clock uncertainty                                                                                      -0.1000    35.5143
  library setup time                                                                    1.0000           -0.1692    35.3451
  data required time                                                                                                35.3451
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3451
  data arrival time                                                                                                -28.0438
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3013

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2965 
  total derate : arrival time                                                                            -0.0820 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3785 

  slack (with derating applied) (MET)                                                                     7.3013 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6799 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            7.5442                     4.1803 &  26.1803 r
  wbs_adr_i[3] (net)                                     2   0.2607 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.1803 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8115   7.5611   1.0500   0.3193   0.5631 &  26.7435 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2470   1.0500            0.2275 &  26.9710 r
  mprj/buf_i[35] (net)                                   2   0.0110 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0318   0.2470   1.0500   0.0127   0.0137 &  26.9847 r
  data arrival time                                                                                                 26.9847

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.4226 &  34.5367 r
  clock reconvergence pessimism                                                                           0.0000    34.5367
  clock uncertainty                                                                                      -0.1000    34.4367
  library setup time                                                                    1.0000           -0.1496    34.2871
  data required time                                                                                                34.2871
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.2871
  data arrival time                                                                                                -26.9847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2398 
  total derate : arrival time                                                                            -0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2781 

  slack (with derating applied) (MET)                                                                     7.3024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5805 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           6.7939                     3.7852 &  25.7852 r
  wbs_dat_i[19] (net)                                    2   0.2333 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7852 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0812   6.8059   1.0500   0.4345   0.6395 &  26.4247 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2591   1.0500            0.2839 &  26.7086 r
  mprj/buf_i[19] (net)                                   2   0.0179 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0199   0.2591   1.0500   0.0076   0.0088 &  26.7174 r
  data arrival time                                                                                                 26.7174

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   0.1776 &  34.2916 r
  clock reconvergence pessimism                                                                           0.0000    34.2916
  clock uncertainty                                                                                      -0.1000    34.1916
  library setup time                                                                    1.0000           -0.1473    34.0442
  data required time                                                                                                34.0442
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.0442
  data arrival time                                                                                                -26.7174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3268

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2269 
  total derate : arrival time                                                                            -0.0444 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2713 

  slack (with derating applied) (MET)                                                                     7.3268 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5981 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             9.2108                     5.1699 &  27.1699 r
  la_oenb[35] (net)                                      2   0.3182 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.1699 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.5776   9.2219   1.0500   3.1118   3.4755 &  30.6455 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2480   1.0500            0.1286 &  30.7741 r
  mprj/buf_i[99] (net)                                   1   0.0050 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2480   1.0500   0.0000   0.0001 &  30.7742 r
  data arrival time                                                                                                 30.7742

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   4.2798 &  38.3939 r
  clock reconvergence pessimism                                                                           0.0000    38.3939
  clock uncertainty                                                                                      -0.1000    38.2939
  library setup time                                                                    1.0000           -0.1652    38.1286
  data required time                                                                                                38.1286
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1286
  data arrival time                                                                                                -30.7742
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4428 
  total derate : arrival time                                                                            -0.1716 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6144 

  slack (with derating applied) (MET)                                                                     7.3544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9689 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           8.1760                     4.5384 &  26.5384 r
  wbs_adr_i[21] (net)                                    2   0.2829 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.5384 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.7097   8.1926   1.0500   1.5101   1.8112 &  28.3496 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2802   1.0500            0.2234 &  28.5730 r
  mprj/buf_i[53] (net)                                   2   0.0187 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0548   0.2802   1.0500   0.0218   0.0237 &  28.5967 r
  data arrival time                                                                                                 28.5967

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.1020 &  36.2160 r
  clock reconvergence pessimism                                                                           0.0000    36.2160
  clock uncertainty                                                                                      -0.1000    36.1160
  library setup time                                                                    1.0000           -0.1630    35.9530
  data required time                                                                                                35.9530
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9530
  data arrival time                                                                                                -28.5967
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3563

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3282 
  total derate : arrival time                                                                            -0.0980 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4262 

  slack (with derating applied) (MET)                                                                     7.3563 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7825 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           8.3646                     4.6281 &  26.6281 r
  wbs_adr_i[28] (net)                                    2   0.2891 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6281 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3244   8.3845   1.0500   1.7404   2.0711 &  28.6992 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2404   1.0500            0.1711 &  28.8704 r
  mprj/buf_i[60] (net)                                   1   0.0060 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0145   0.2404   1.0500   0.0055   0.0060 &  28.8764 r
  data arrival time                                                                                                 28.8764

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.4378 &  36.5518 r
  clock reconvergence pessimism                                                                           0.0000    36.5518
  clock uncertainty                                                                                      -0.1000    36.4519
  library setup time                                                                    1.0000           -0.1615    36.2903
  data required time                                                                                                36.2903
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2903
  data arrival time                                                                                                -28.8764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4139

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3458 
  total derate : arrival time                                                                            -0.1071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4529 

  slack (with derating applied) (MET)                                                                     7.4139 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8669 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             9.4007                     5.2923 &  27.2923 r
  la_oenb[61] (net)                                      2   0.3254 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.2923 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.5017   9.4102   1.0500   1.8376   2.1476 &  29.4399 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4632   1.0500            0.3108 &  29.7506 r
  mprj/buf_i[125] (net)                                  2   0.0727 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4641   1.0500   0.0000   0.0143 &  29.7649 r
  data arrival time                                                                                                 29.7649

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.4165 &  37.5305 r
  clock reconvergence pessimism                                                                           0.0000    37.5305
  clock uncertainty                                                                                      -0.1000    37.4305
  library setup time                                                                    1.0000           -0.1792    37.2513
  data required time                                                                                                37.2513
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2513
  data arrival time                                                                                                -29.7649
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4864

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3974 
  total derate : arrival time                                                                            -0.1177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5151 

  slack (with derating applied) (MET)                                                                     7.4864 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0015 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                8.0952                     4.4864 &  26.4864 r
  io_in[8] (net)                                         2   0.2799 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.4864 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4915   8.1126   1.0500   1.0090   1.2919 &  27.7783 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3721   1.0500            0.3106 &  28.0889 r
  mprj/buf_i[200] (net)                                  2   0.0493 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0665   0.3724   1.0500   0.0250   0.0326 &  28.1215 r
  data arrival time                                                                                                 28.1215

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.7776 &  35.8916 r
  clock reconvergence pessimism                                                                           0.0000    35.8916
  clock uncertainty                                                                                      -0.1000    35.7916
  library setup time                                                                    1.0000           -0.1685    35.6231
  data required time                                                                                                35.6231
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6231
  data arrival time                                                                                                -28.1215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3111 
  total derate : arrival time                                                                            -0.0779 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3890 

  slack (with derating applied) (MET)                                                                     7.5016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8906 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               7.3086                     4.1282 &  26.1282 r
  io_in[14] (net)                                        2   0.2531 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.1282 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7905   7.3138   1.0500   1.1247   1.3237 &  27.4519 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3922   1.0500            0.3706 &  27.8225 r
  mprj/buf_i[206] (net)                                  2   0.0591 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3926   1.0500   0.0000   0.0085 &  27.8309 r
  data arrival time                                                                                                 27.8309

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.5006 &  35.6147 r
  clock reconvergence pessimism                                                                           0.0000    35.6147
  clock uncertainty                                                                                      -0.1000    35.5147
  library setup time                                                                    1.0000           -0.1687    35.3459
  data required time                                                                                                35.3459
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3459
  data arrival time                                                                                                -27.8309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2965 
  total derate : arrival time                                                                            -0.0811 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3776 

  slack (with derating applied) (MET)                                                                     7.5150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8926 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           8.1307                     4.5298 &  26.5298 r
  la_data_in[1] (net)                                    2   0.2795 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.5298 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4852   8.1460   1.0500   1.7682   2.0757 &  28.6055 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2447   1.0500            0.1900 &  28.7955 r
  mprj/buf_i[129] (net)                                  1   0.0081 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2447   1.0500   0.0000   0.0003 &  28.7958 r
  data arrival time                                                                                                 28.7958

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   2.5585 &  36.6725 r
  clock reconvergence pessimism                                                                           0.0000    36.6725
  clock uncertainty                                                                                      -0.1000    36.5725
  library setup time                                                                    1.0000           -0.1621    36.4104
  data required time                                                                                                36.4104
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4104
  data arrival time                                                                                                -28.7958
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6146

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3522 
  total derate : arrival time                                                                            -0.1079 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4601 

  slack (with derating applied) (MET)                                                                     7.6146 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0747 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            7.6440                     4.2276 &  26.2276 r
  wbs_dat_i[0] (net)                                     2   0.2640 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.2276 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   7.6613   1.0500   0.0000   0.2399 &  26.4675 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2753   1.0500            0.2496 &  26.7171 r
  mprj/buf_i[0] (net)                                    2   0.0195 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0284   0.2753   1.0500   0.0114   0.0127 &  26.7297 r
  data arrival time                                                                                                 26.7297

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6899   0.9500   0.0000   0.5020 &  34.6161 r
  clock reconvergence pessimism                                                                           0.0000    34.6161
  clock uncertainty                                                                                      -0.1000    34.5161
  library setup time                                                                    1.0000           -0.1530    34.3631
  data required time                                                                                                34.3631
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.3631
  data arrival time                                                                                                -26.7297
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2440 
  total derate : arrival time                                                                            -0.0239 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2679 

  slack (with derating applied) (MET)                                                                     7.6333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9012 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           8.3452                     4.6302 &  26.6302 r
  wbs_adr_i[15] (net)                                    2   0.2887 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6302 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8152   8.3634   1.0500   1.1366   1.4338 &  28.0640 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2371   1.0500            0.1690 &  28.2330 r
  mprj/buf_i[47] (net)                                   1   0.0051 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2371   1.0500   0.0000   0.0002 &  28.2332 r
  data arrival time                                                                                                 28.2332

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.0224 &  36.1364 r
  clock reconvergence pessimism                                                                           0.0000    36.1364
  clock uncertainty                                                                                      -0.1000    36.0364
  library setup time                                                                    1.0000           -0.1596    35.8768
  data required time                                                                                                35.8768
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8768
  data arrival time                                                                                                -28.2332
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3240 
  total derate : arrival time                                                                            -0.0763 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4003 

  slack (with derating applied) (MET)                                                                     7.6436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0439 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               7.3085                     4.0850 &  26.0850 r
  io_in[10] (net)                                        2   0.2515 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.0850 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5025   7.3193   1.0500   0.9957   1.2195 &  27.3045 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3765   1.0500            0.3548 &  27.6593 r
  mprj/buf_i[202] (net)                                  2   0.0535 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3769   1.0500   0.0000   0.0076 &  27.6669 r
  data arrival time                                                                                                 27.6669

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.5002 &  35.6143 r
  clock reconvergence pessimism                                                                           0.0000    35.6143
  clock uncertainty                                                                                      -0.1000    35.5143
  library setup time                                                                    1.0000           -0.1675    35.3467
  data required time                                                                                                35.3467
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3467
  data arrival time                                                                                                -27.6669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2965 
  total derate : arrival time                                                                            -0.0753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3718 

  slack (with derating applied) (MET)                                                                     7.6798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0516 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           7.8411                     4.3675 &  26.3675 r
  wbs_adr_i[23] (net)                                    2   0.2694 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3675 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2907   7.8558   1.0500   1.3338   1.6115 &  27.9790 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2530   1.0500            0.2161 &  28.1951 r
  mprj/buf_i[55] (net)                                   2   0.0115 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0128   0.2530   1.0500   0.0048   0.0055 &  28.2006 r
  data arrival time                                                                                                 28.2006

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.1034 &  36.2174 r
  clock reconvergence pessimism                                                                           0.0000    36.2174
  clock uncertainty                                                                                      -0.1000    36.1174
  library setup time                                                                    1.0000           -0.1610    35.9563
  data required time                                                                                                35.9563
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9563
  data arrival time                                                                                                -28.2006
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3282 
  total derate : arrival time                                                                            -0.0873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4155 

  slack (with derating applied) (MET)                                                                     7.7558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1713 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             9.1602                     5.1109 &  27.1109 r
  la_oenb[41] (net)                                      2   0.3153 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.1109 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.3905   9.1758   1.0500   2.6087   2.9746 &  30.0855 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2829   1.0500            0.1685 &  30.2541 r
  mprj/buf_i[105] (net)                                  2   0.0149 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1300   0.2829   1.0500   0.0512   0.0543 &  30.3084 r
  data arrival time                                                                                                 30.3084

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2521 &  38.3661 r
  clock reconvergence pessimism                                                                           0.0000    38.3661
  clock uncertainty                                                                                      -0.1000    38.2661
  library setup time                                                                    1.0000           -0.1676    38.0985
  data required time                                                                                                38.0985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.0985
  data arrival time                                                                                                -30.3084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7901

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4413 
  total derate : arrival time                                                                            -0.1523 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5936 

  slack (with derating applied) (MET)                                                                     7.7901 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3837 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            7.7470                     4.2803 &  26.2803 r
  wbs_adr_i[7] (net)                                     2   0.2675 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.2803 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8785   7.7661   1.0500   0.3468   0.6082 &  26.8885 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2596   1.0500            0.2284 &  27.1169 r
  mprj/buf_i[39] (net)                                   2   0.0137 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2596   1.0500   0.0000   0.0005 &  27.1174 r
  data arrival time                                                                                                 27.1174

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   1.1101 &  35.2241 r
  clock reconvergence pessimism                                                                           0.0000    35.2241
  clock uncertainty                                                                                      -0.1000    35.1241
  library setup time                                                                    1.0000           -0.1562    34.9679
  data required time                                                                                                34.9679
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9679
  data arrival time                                                                                                -27.1174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2760 
  total derate : arrival time                                                                            -0.0399 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3158 

  slack (with derating applied) (MET)                                                                     7.8505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1664 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           8.0209                     4.4863 &  26.4863 r
  la_data_in[0] (net)                                    2   0.2763 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4863 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4596   8.0337   1.0500   1.6378   1.9217 &  28.4080 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2377   1.0500            0.1894 &  28.5973 r
  mprj/buf_i[128] (net)                                  1   0.0065 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2377   1.0500   0.0000   0.0001 &  28.5975 r
  data arrival time                                                                                                 28.5975

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   2.6335 &  36.7476 r
  clock reconvergence pessimism                                                                           0.0000    36.7476
  clock uncertainty                                                                                      -0.1000    36.6476
  library setup time                                                                    1.0000           -0.1619    36.4856
  data required time                                                                                                36.4856
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4856
  data arrival time                                                                                                -28.5975
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8881

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3561 
  total derate : arrival time                                                                            -0.1005 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4567 

  slack (with derating applied) (MET)                                                                     7.8881 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3448 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           7.7603                     4.3204 &  26.3204 r
  wbs_dat_i[22] (net)                                    2   0.2665 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3204 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0607   7.7753   1.0500   1.2239   1.4953 &  27.8158 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2588   1.0500            0.2269 &  28.0427 r
  mprj/buf_i[22] (net)                                   2   0.0135 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2588   1.0500   0.0000   0.0005 &  28.0432 r
  data arrival time                                                                                                 28.0432

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.1026 &  36.2166 r
  clock reconvergence pessimism                                                                           0.0000    36.2166
  clock uncertainty                                                                                      -0.1000    36.1166
  library setup time                                                                    1.0000           -0.1615    35.9551
  data required time                                                                                                35.9551
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9551
  data arrival time                                                                                                -28.0432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9119

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3282 
  total derate : arrival time                                                                            -0.0820 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4102 

  slack (with derating applied) (MET)                                                                     7.9119 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3221 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           7.8235                     4.3560 &  26.3560 r
  wbs_adr_i[25] (net)                                    2   0.2687 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3560 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7641   7.8386   1.0500   1.1143   1.3825 &  27.7385 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2281   1.0500            0.1912 &  27.9297 r
  mprj/buf_i[57] (net)                                   1   0.0045 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2281   1.0500   0.0000   0.0002 &  27.9299 r
  data arrival time                                                                                                 27.9299

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.1054 &  36.2194 r
  clock reconvergence pessimism                                                                           0.0000    36.2194
  clock uncertainty                                                                                      -0.1000    36.1194
  library setup time                                                                    1.0000           -0.1575    35.9619
  data required time                                                                                                35.9619
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9619
  data arrival time                                                                                                -27.9299
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3283 
  total derate : arrival time                                                                            -0.0749 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4033 

  slack (with derating applied) (MET)                                                                     8.0320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4353 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               6.6244                     3.7195 &  25.7195 r
  io_in[13] (net)                                        2   0.2285 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.7195 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1460   6.6317   1.0500   0.8675   1.0541 &  26.7736 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3590   1.0500            0.3778 &  27.1514 r
  mprj/buf_i[205] (net)                                  2   0.0510 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3593   1.0500   0.0000   0.0064 &  27.1579 r
  data arrival time                                                                                                 27.1579

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   1.5074 &  35.6214 r
  clock reconvergence pessimism                                                                           0.0000    35.6214
  clock uncertainty                                                                                      -0.1000    35.5214
  library setup time                                                                    1.0000           -0.1662    35.3552
  data required time                                                                                                35.3552
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3552
  data arrival time                                                                                                -27.1579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1974

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2969 
  total derate : arrival time                                                                            -0.0685 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3654 

  slack (with derating applied) (MET)                                                                     8.1974 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5627 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           7.6365                     4.2548 &  26.2548 r
  wbs_dat_i[23] (net)                                    2   0.2624 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2548 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5587   7.6505   1.0500   1.0333   1.2882 &  27.5430 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2341   1.0500            0.2087 &  27.7517 r
  mprj/buf_i[23] (net)                                   1   0.0069 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0175   0.2341   1.0500   0.0067   0.0073 &  27.7590 r
  data arrival time                                                                                                 27.7590

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.1049 &  36.2189 r
  clock reconvergence pessimism                                                                           0.0000    36.2189
  clock uncertainty                                                                                      -0.1000    36.1189
  library setup time                                                                    1.0000           -0.1591    35.9599
  data required time                                                                                                35.9599
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9599
  data arrival time                                                                                                -27.7590
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2009

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3283 
  total derate : arrival time                                                                            -0.0716 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3999 

  slack (with derating applied) (MET)                                                                     8.2009 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6008 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               9.4370                     5.2408 &  27.2408 r
  io_in[28] (net)                                        2   0.3269 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.2408 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7435   9.4559   1.0500   1.9404   2.2940 &  29.5349 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3703   1.0500            0.2339 &  29.7688 r
  mprj/buf_i[220] (net)                                  2   0.0427 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3706   1.0500   0.0000   0.0064 &  29.7752 r
  data arrival time                                                                                                 29.7752

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.1594 &  38.2734 r
  clock reconvergence pessimism                                                                           0.0000    38.2734
  clock uncertainty                                                                                      -0.1000    38.1734
  library setup time                                                                    1.0000           -0.1734    38.0000
  data required time                                                                                                38.0000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.0000
  data arrival time                                                                                                -29.7752
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2248

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4365 
  total derate : arrival time                                                                            -0.1207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5571 

  slack (with derating applied) (MET)                                                                     8.2248 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7819 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            7.1945                     4.0033 &  26.0033 r
  wbs_adr_i[9] (net)                                     2   0.2469 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.0033 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5006   7.2084   1.0500   0.1899   0.4083 &  26.4116 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2434   1.0500            0.2448 &  26.6564 r
  mprj/buf_i[41] (net)                                   2   0.0113 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2434   1.0500   0.0000   0.0004 &  26.6568 r
  data arrival time                                                                                                 26.6568

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   1.1099 &  35.2239 r
  clock reconvergence pessimism                                                                           0.0000    35.2239
  clock uncertainty                                                                                      -0.1000    35.1239
  library setup time                                                                    1.0000           -0.1549    34.9690
  data required time                                                                                                34.9690
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9690
  data arrival time                                                                                                -26.6568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3122

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2760 
  total derate : arrival time                                                                            -0.0311 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3071 

  slack (with derating applied) (MET)                                                                     8.3122 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6192 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          8.2751                     4.5917 &  26.5917 r
  la_data_in[46] (net)                                   2   0.2863 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5917 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.5796   8.2922   1.0500   1.8705   2.1894 &  28.7810 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3819   1.0500            0.3109 &  29.0919 r
  mprj/buf_i[174] (net)                                  2   0.0521 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3567   0.3820   1.0500   0.1461   0.1582 &  29.2501 r
  data arrival time                                                                                                 29.2501

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.8338 &  37.9478 r
  clock reconvergence pessimism                                                                           0.0000    37.9478
  clock uncertainty                                                                                      -0.1000    37.8478
  library setup time                                                                    1.0000           -0.1741    37.6738
  data required time                                                                                                37.6738
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.6738
  data arrival time                                                                                                -29.2501
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4237

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4193 
  total derate : arrival time                                                                            -0.1266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5459 

  slack (with derating applied) (MET)                                                                     8.4237 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9696 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           8.0875                     4.4813 &  26.4813 r
  wbs_adr_i[30] (net)                                    2   0.2796 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4813 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5257   8.1052   1.0500   1.4321   1.7311 &  28.2124 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2385   1.0500            0.1860 &  28.3984 r
  mprj/buf_i[62] (net)                                   1   0.0065 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0310   0.2385   1.0500   0.0123   0.0132 &  28.4116 r
  data arrival time                                                                                                 28.4116

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.9861 &  37.1001 r
  clock reconvergence pessimism                                                                           0.0000    37.1001
  clock uncertainty                                                                                      -0.1000    37.0001
  library setup time                                                                    1.0000           -0.1631    36.8370
  data required time                                                                                                36.8370
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8370
  data arrival time                                                                                                -28.4116
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4254

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3747 
  total derate : arrival time                                                                            -0.0919 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4666 

  slack (with derating applied) (MET)                                                                     8.4254 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8921 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           7.6877                     4.2580 &  26.2580 r
  wbs_dat_i[27] (net)                                    2   0.2657 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2580 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3950   7.7045   1.0500   0.9695   1.2389 &  27.4969 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2591   1.0500            0.2314 &  27.7283 r
  mprj/buf_i[27] (net)                                   2   0.0138 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2591   1.0500   0.0000   0.0005 &  27.7288 r
  data arrival time                                                                                                 27.7288

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.3803 &  36.4943 r
  clock reconvergence pessimism                                                                           0.0000    36.4943
  clock uncertainty                                                                                      -0.1000    36.3943
  library setup time                                                                    1.0000           -0.1627    36.2317
  data required time                                                                                                36.2317
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2317
  data arrival time                                                                                                -27.7288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3428 
  total derate : arrival time                                                                            -0.0700 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4129 

  slack (with derating applied) (MET)                                                                     8.5028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9157 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           8.4151                     4.6712 &  26.6712 r
  la_data_in[4] (net)                                    2   0.2912 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6712 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.9194   8.4325   1.0500   1.5222   1.8327 &  28.5040 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2467   1.0500            0.1749 &  28.6788 r
  mprj/buf_i[132] (net)                                  1   0.0076 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0732   0.2467   1.0500   0.0297   0.0315 &  28.7103 r
  data arrival time                                                                                                 28.7103

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.4184 &  37.5324 r
  clock reconvergence pessimism                                                                           0.0000    37.5324
  clock uncertainty                                                                                      -0.1000    37.4324
  library setup time                                                                    1.0000           -0.1645    37.2678
  data required time                                                                                                37.2678
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2678
  data arrival time                                                                                                -28.7103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3974 
  total derate : arrival time                                                                            -0.0971 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4946 

  slack (with derating applied) (MET)                                                                     8.5575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0521 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           7.7427                     4.3137 &  26.3137 r
  wbs_adr_i[26] (net)                                    2   0.2660 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3137 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6797   7.7570   1.0500   1.0810   1.3416 &  27.6553 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2279   1.0500            0.1959 &  27.8511 r
  mprj/buf_i[58] (net)                                   1   0.0048 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2279   1.0500   0.0000   0.0002 &  27.8513 r
  data arrival time                                                                                                 27.8513

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.5585 &  36.6725 r
  clock reconvergence pessimism                                                                           0.0000    36.6725
  clock uncertainty                                                                                      -0.1000    36.5725
  library setup time                                                                    1.0000           -0.1592    36.4133
  data required time                                                                                                36.4133
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.4133
  data arrival time                                                                                                -27.8513
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5620

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3522 
  total derate : arrival time                                                                            -0.0732 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4254 

  slack (with derating applied) (MET)                                                                     8.5620 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9875 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            7.0250                     3.9100 &  25.9100 r
  wbs_dat_i[9] (net)                                     2   0.2411 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.9100 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   7.0383   1.0500   0.0000   0.2012 &  26.1112 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2460   1.0500            0.2577 &  26.3689 r
  mprj/buf_i[9] (net)                                    2   0.0127 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0376   0.2460   1.0500   0.0151   0.0163 &  26.3852 r
  data arrival time                                                                                                 26.3852

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6899   0.9500   0.0000   1.1097 &  35.2237 r
  clock reconvergence pessimism                                                                           0.0000    35.2237
  clock uncertainty                                                                                      -0.1000    35.1237
  library setup time                                                                    1.0000           -0.1551    34.9686
  data required time                                                                                                34.9686
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                34.9686
  data arrival time                                                                                                -26.3852
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5834

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2759 
  total derate : arrival time                                                                            -0.0226 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2986 

  slack (with derating applied) (MET)                                                                     8.5834 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8820 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           7.5840                     4.2081 &  26.2081 r
  wbs_adr_i[27] (net)                                    2   0.2622 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2081 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0980   7.5993   1.0500   0.8531   1.1051 &  27.3132 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2244   1.0500            0.2017 &  27.5149 r
  mprj/buf_i[59] (net)                                   1   0.0044 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2244   1.0500   0.0000   0.0001 &  27.5150 r
  data arrival time                                                                                                 27.5150

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.3286 &  36.4427 r
  clock reconvergence pessimism                                                                           0.0000    36.4427
  clock uncertainty                                                                                      -0.1000    36.3427
  library setup time                                                                    1.0000           -0.1576    36.1851
  data required time                                                                                                36.1851
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1851
  data arrival time                                                                                                -27.5150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6701

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3401 
  total derate : arrival time                                                                            -0.0622 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4023 

  slack (with derating applied) (MET)                                                                     8.6701 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0724 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[42] (in)                                                             8.5061                     4.7082 &  26.7082 r
  la_oenb[42] (net)                                      2   0.2941 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.7082 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.1403   8.5254   1.0500   2.0968   2.4453 &  29.1535 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3206   1.0500            0.2411 &  29.3946 r
  mprj/buf_i[106] (net)                                  2   0.0305 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0658   0.3206   1.0500   0.0259   0.0295 &  29.4241 r
  data arrival time                                                                                                 29.4241

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2569 &  38.3709 r
  clock reconvergence pessimism                                                                           0.0000    38.3709
  clock uncertainty                                                                                      -0.1000    38.2709
  library setup time                                                                    1.0000           -0.1701    38.1008
  data required time                                                                                                38.1008
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1008
  data arrival time                                                                                                -29.4241
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6767

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4416 
  total derate : arrival time                                                                            -0.1293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5709 

  slack (with derating applied) (MET)                                                                     8.6767 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2476 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             6.7797                     3.8133 &  25.8133 r
  la_oenb[15] (net)                                      2   0.2341 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.8133 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.4375   6.7858   1.0500   2.6641   2.9315 &  28.7448 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2638   1.0500            0.2893 &  29.0341 r
  mprj/buf_i[79] (net)                                   2   0.0196 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0349   0.2638   1.0500   0.0139   0.0154 &  29.0495 r
  data arrival time                                                                                                 29.0495

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.8813 &  37.9953 r
  clock reconvergence pessimism                                                                           0.0000    37.9953
  clock uncertainty                                                                                      -0.1000    37.8953
  library setup time                                                                    1.0000           -0.1661    37.7292
  data required time                                                                                                37.7292
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7292
  data arrival time                                                                                                -29.0495
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4218 
  total derate : arrival time                                                                            -0.1541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5759 

  slack (with derating applied) (MET)                                                                     8.6797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2556 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[51] (in)                                                             8.6491                     4.7898 &  26.7898 r
  la_oenb[51] (net)                                      2   0.2991 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.7898 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.6890   8.6692   1.0500   1.9158   2.2629 &  29.0527 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3831   1.0500            0.2914 &  29.3441 r
  mprj/buf_i[115] (net)                                  2   0.0509 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2627   0.3833   1.0500   0.1071   0.1175 &  29.4616 r
  data arrival time                                                                                                 29.4616

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.3282 &  38.4422 r
  clock reconvergence pessimism                                                                           0.0000    38.4422
  clock uncertainty                                                                                      -0.1000    38.3422
  library setup time                                                                    1.0000           -0.1742    38.1680
  data required time                                                                                                38.1680
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1680
  data arrival time                                                                                                -29.4616
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7064

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4453 
  total derate : arrival time                                                                            -0.1272 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5726 

  slack (with derating applied) (MET)                                                                     8.7064 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2789 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             7.3103                     4.1210 &  26.1210 r
  la_oenb[10] (net)                                      2   0.2529 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.1210 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.6784   7.3161   1.0500   1.8722   2.1099 &  28.2309 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2726   1.0500            0.2670 &  28.4979 r
  mprj/buf_i[74] (net)                                   2   0.0202 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0111   0.2726   1.0500   0.0042   0.0053 &  28.5032 r
  data arrival time                                                                                                 28.5032

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.4161 &  37.5301 r
  clock reconvergence pessimism                                                                           0.0000    37.5301
  clock uncertainty                                                                                      -0.1000    37.4301
  library setup time                                                                    1.0000           -0.1663    37.2638
  data required time                                                                                                37.2638
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2638
  data arrival time                                                                                                -28.5032
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3973 
  total derate : arrival time                                                                            -0.1134 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5108 

  slack (with derating applied) (MET)                                                                     8.7606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2714 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          8.2361                     4.5634 &  26.5634 r
  la_data_in[39] (net)                                   2   0.2848 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5634 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.6124   8.2543   1.0500   2.2203   2.5642 &  29.1276 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2596   1.0500            0.1991 &  29.3267 r
  mprj/buf_i[167] (net)                                  2   0.0118 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0501   0.2596   1.0500   0.0203   0.0217 &  29.3485 r
  data arrival time                                                                                                 29.3485

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2740 &  38.3880 r
  clock reconvergence pessimism                                                                           0.0000    38.3880
  clock uncertainty                                                                                      -0.1000    38.2880
  library setup time                                                                    1.0000           -0.1660    38.1220
  data required time                                                                                                38.1220
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1220
  data arrival time                                                                                                -29.3485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7736

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4425 
  total derate : arrival time                                                                            -0.1326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5751 

  slack (with derating applied) (MET)                                                                     8.7736 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3487 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             6.8033                     3.8261 &  25.8261 r
  la_oenb[19] (net)                                      2   0.2349 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.8261 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.6629   6.8096   1.0500   2.2732   2.5246 &  28.3507 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2428   1.0500            0.2680 &  28.6187 r
  mprj/buf_i[83] (net)                                   2   0.0127 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0343   0.2428   1.0500   0.0136   0.0147 &  28.6335 r
  data arrival time                                                                                                 28.6335

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.5958 &  37.7098 r
  clock reconvergence pessimism                                                                           0.0000    37.7098
  clock uncertainty                                                                                      -0.1000    37.6098
  library setup time                                                                    1.0000           -0.1643    37.4455
  data required time                                                                                                37.4455
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.4455
  data arrival time                                                                                                -28.6335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4068 
  total derate : arrival time                                                                            -0.1337 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5405 

  slack (with derating applied) (MET)                                                                     8.8121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3525 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          8.0336                     4.4577 &  26.4577 r
  la_data_in[62] (net)                                   2   0.2779 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.4577 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5039   8.0505   1.0500   1.0136   1.2953 &  27.7530 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5495   1.0500            0.4379 &  28.1909 r
  mprj/buf_i[190] (net)                                  2   0.1040 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.4956   0.5507   1.0500   0.2063   0.2340 &  28.4249 r
  data arrival time                                                                                                 28.4249

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.4161 &  37.5301 r
  clock reconvergence pessimism                                                                           0.0000    37.5301
  clock uncertainty                                                                                      -0.1000    37.4301
  library setup time                                                                    1.0000           -0.1851    37.2450
  data required time                                                                                                37.2450
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2450
  data arrival time                                                                                                -28.4249
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8201

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3973 
  total derate : arrival time                                                                            -0.0937 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4910 

  slack (with derating applied) (MET)                                                                     8.8201 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3111 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           7.4592                     4.1366 &  26.1366 r
  wbs_adr_i[29] (net)                                    2   0.2578 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1366 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0927   7.4745   1.0500   0.8505   1.0986 &  27.2352 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2237   1.0500            0.2084 &  27.4436 r
  mprj/buf_i[61] (net)                                   1   0.0046 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2237   1.0500   0.0000   0.0002 &  27.4438 r
  data arrival time                                                                                                 27.4438

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.4372 &  36.5512 r
  clock reconvergence pessimism                                                                           0.0000    36.5512
  clock uncertainty                                                                                      -0.1000    36.4512
  library setup time                                                                    1.0000           -0.1578    36.2934
  data required time                                                                                                36.2934
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2934
  data arrival time                                                                                                -27.4438
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3458 
  total derate : arrival time                                                                            -0.0622 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4081 

  slack (with derating applied) (MET)                                                                     8.8496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2576 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               7.6114                     4.2770 &  26.2770 r
  io_in[22] (net)                                        2   0.2628 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.2770 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.0147   7.6188   1.0500   1.8545   2.1055 &  28.3825 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3456   1.0500            0.3110 &  28.6935 r
  mprj/buf_i[214] (net)                                  2   0.0421 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0060   0.3461   1.0500   0.0023   0.0095 &  28.7030 r
  data arrival time                                                                                                 28.7030

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.9175 &  38.0315 r
  clock reconvergence pessimism                                                                           0.0000    38.0315
  clock uncertainty                                                                                      -0.1000    37.9315
  library setup time                                                                    1.0000           -0.1717    37.7598
  data required time                                                                                                37.7598
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7598
  data arrival time                                                                                                -28.7030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4237 
  total derate : arrival time                                                                            -0.1155 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5392 

  slack (with derating applied) (MET)                                                                     9.0568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5960 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                              10.9036                     5.9507 &  27.9507 r
  io_in[36] (net)                                        2   0.3757 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.9507 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000  10.9500   1.0500   0.0000   0.4738 &  28.4244 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4591   1.0500            0.2331 &  28.6575 r
  mprj/buf_i[228] (net)                                  2   0.0661 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0371   0.4601   1.0500   0.0143   0.0281 &  28.6856 r
  data arrival time                                                                                                 28.6856

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.9140 &  38.0280 r
  clock reconvergence pessimism                                                                           0.0000    38.0280
  clock uncertainty                                                                                      -0.1000    37.9280
  library setup time                                                                    1.0000           -0.1793    37.7486
  data required time                                                                                                37.7486
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7486
  data arrival time                                                                                                -28.6856
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4235 
  total derate : arrival time                                                                            -0.0350 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4585 

  slack (with derating applied) (MET)                                                                     9.0630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5216 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           7.2690                     4.0317 &  26.0317 r
  wbs_dat_i[12] (net)                                    2   0.2512 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0317 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9702   7.2841   1.0500   0.3866   0.6160 &  26.6477 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2376   1.0500            0.2343 &  26.8820 r
  mprj/buf_i[12] (net)                                   1   0.0093 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2376   1.0500   0.0000   0.0002 &  26.8822 r
  data arrival time                                                                                                 26.8822

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.0968 &  36.2108 r
  clock reconvergence pessimism                                                                           0.0000    36.2108
  clock uncertainty                                                                                      -0.1000    36.1108
  library setup time                                                                    1.0000           -0.1599    35.9509
  data required time                                                                                                35.9509
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9509
  data arrival time                                                                                                -26.8822
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0687

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3279 
  total derate : arrival time                                                                            -0.0405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3684 

  slack (with derating applied) (MET)                                                                     9.0687 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4371 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[18] (in)                                                          6.9849                     3.9385 &  25.9385 r
  la_data_in[18] (net)                                   2   0.2416 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.9385 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4350   6.9905   1.0500   1.7229   1.9464 &  27.8849 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2360   1.0500            0.2502 &  28.1351 r
  mprj/buf_i[146] (net)                                  2   0.0100 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0089   0.2360   1.0500   0.0033   0.0039 &  28.1389 r
  data arrival time                                                                                                 28.1389

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.4128 &  37.5269 r
  clock reconvergence pessimism                                                                           0.0000    37.5269
  clock uncertainty                                                                                      -0.1000    37.4269
  library setup time                                                                    1.0000           -0.1636    37.2633
  data required time                                                                                                37.2633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2633
  data arrival time                                                                                                -28.1389
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1244

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3972 
  total derate : arrival time                                                                            -0.1048 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5019 

  slack (with derating applied) (MET)                                                                     9.1244 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6263 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          8.1789                     4.5534 &  26.5534 r
  la_data_in[44] (net)                                   2   0.2810 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5534 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.1840   8.1949   1.0500   1.7110   2.0182 &  28.5715 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3540   1.0500            0.2905 &  28.8620 r
  mprj/buf_i[172] (net)                                  2   0.0433 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2451   0.3541   1.0500   0.0938   0.1020 &  28.9640 r
  data arrival time                                                                                                 28.9640

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2650 &  38.3790 r
  clock reconvergence pessimism                                                                           0.0000    38.3790
  clock uncertainty                                                                                      -0.1000    38.2790
  library setup time                                                                    1.0000           -0.1723    38.1067
  data required time                                                                                                38.1067
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1067
  data arrival time                                                                                                -28.9640
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1427

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4420 
  total derate : arrival time                                                                            -0.1148 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5568 

  slack (with derating applied) (MET)                                                                     9.1427 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6995 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           7.1552                     3.9907 &  25.9907 r
  wbs_dat_i[26] (net)                                    2   0.2459 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9907 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6951   7.1671   1.0500   0.6910   0.9111 &  26.9018 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2183   1.0500            0.2213 &  27.1231 r
  mprj/buf_i[26] (net)                                   1   0.0042 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2183   1.0500   0.0000   0.0002 &  27.1233 r
  data arrival time                                                                                                 27.1233

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.4327 &  36.5467 r
  clock reconvergence pessimism                                                                           0.0000    36.5467
  clock uncertainty                                                                                      -0.1000    36.4467
  library setup time                                                                    1.0000           -0.1563    36.2904
  data required time                                                                                                36.2904
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2904
  data arrival time                                                                                                -27.1233
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3456 
  total derate : arrival time                                                                            -0.0539 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3995 

  slack (with derating applied) (MET)                                                                     9.1671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5666 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             7.8299                     4.3395 &  26.3395 r
  la_oenb[62] (net)                                      2   0.2707 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3395 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2018   7.8467   1.0500   0.8947   1.1677 &  27.5072 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4888   1.0500            0.4071 &  27.9143 r
  mprj/buf_i[126] (net)                                  2   0.0861 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2262   0.4898   1.0500   0.0913   0.1117 &  28.0260 r
  data arrival time                                                                                                 28.0260

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.3677 &  37.4817 r
  clock reconvergence pessimism                                                                           0.0000    37.4817
  clock uncertainty                                                                                      -0.1000    37.3817
  library setup time                                                                    1.0000           -0.1809    37.2008
  data required time                                                                                                37.2008
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2008
  data arrival time                                                                                                -28.0260
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1748

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3948 
  total derate : arrival time                                                                            -0.0803 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4751 

  slack (with derating applied) (MET)                                                                     9.1748 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6498 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[9] (in)                                                           7.3034                     4.1037 &  26.1037 r
  la_data_in[9] (net)                                    2   0.2521 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1037 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7663   7.3109   1.0500   1.9299   2.1842 &  28.2879 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2615   1.0500            0.2569 &  28.5448 r
  mprj/buf_i[137] (net)                                  2   0.0164 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0089   0.2615   1.0500   0.0033   0.0041 &  28.5490 r
  data arrival time                                                                                                 28.5490

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.8827 &  37.9967 r
  clock reconvergence pessimism                                                                           0.0000    37.9967
  clock uncertainty                                                                                      -0.1000    37.8967
  library setup time                                                                    1.0000           -0.1660    37.7308
  data required time                                                                                                37.7308
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7308
  data arrival time                                                                                                -28.5490
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1818

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4219 
  total derate : arrival time                                                                            -0.1164 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5383 

  slack (with derating applied) (MET)                                                                     9.1818 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7201 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              7.3032                     4.0723 &  26.0723 r
  la_oenb[5] (net)                                       2   0.2510 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  26.0723 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0965   7.3155   1.0500   0.8513   1.0849 &  27.1572 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2319   1.0500            0.2265 &  27.3837 r
  mprj/buf_i[69] (net)                                   1   0.0076 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0070   0.2319   1.0500   0.0026   0.0029 &  27.3866 r
  data arrival time                                                                                                 27.3866

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.7279 &  36.8419 r
  clock reconvergence pessimism                                                                           0.0000    36.8419
  clock uncertainty                                                                                      -0.1000    36.7419
  library setup time                                                                    1.0000           -0.1608    36.5811
  data required time                                                                                                36.5811
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.5811
  data arrival time                                                                                                -27.3866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1945

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3611 
  total derate : arrival time                                                                            -0.0626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4237 

  slack (with derating applied) (MET)                                                                     9.1945 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6182 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             7.7340                     4.2889 &  26.2889 r
  la_oenb[63] (net)                                      2   0.2674 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.2889 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6446   7.7506   1.0500   0.6682   0.9258 &  27.2147 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4751   1.0500            0.4022 &  27.6169 r
  mprj/buf_i[127] (net)                                  2   0.0821 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1968   0.4764   1.0500   0.0757   0.0960 &  27.7128 r
  data arrival time                                                                                                 27.7128

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.1323 &  37.2463 r
  clock reconvergence pessimism                                                                           0.0000    37.2463
  clock uncertainty                                                                                      -0.1000    37.1463
  library setup time                                                                    1.0000           -0.1797    36.9666
  data required time                                                                                                36.9666
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.9666
  data arrival time                                                                                                -27.7128
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2538

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3824 
  total derate : arrival time                                                                            -0.0678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4502 

  slack (with derating applied) (MET)                                                                     9.2538 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7040 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          8.0544                     4.4926 &  26.4926 r
  la_data_in[38] (net)                                   2   0.2770 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.4926 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.4283   8.0677   1.0500   1.8089   2.1041 &  28.5967 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2575   1.0500            0.2081 &  28.8048 r
  mprj/buf_i[166] (net)                                  2   0.0120 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0387   0.2575   1.0500   0.0155   0.0167 &  28.8215 r
  data arrival time                                                                                                 28.8215

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2616 &  38.3756 r
  clock reconvergence pessimism                                                                           0.0000    38.3756
  clock uncertainty                                                                                      -0.1000    38.2756
  library setup time                                                                    1.0000           -0.1658    38.1097
  data required time                                                                                                38.1097
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1097
  data arrival time                                                                                                -28.8215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2883

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4418 
  total derate : arrival time                                                                            -0.1109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5527 

  slack (with derating applied) (MET)                                                                     9.2883 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8410 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          7.5451                     4.1859 &  26.1859 r
  la_data_in[63] (net)                                   2   0.2609 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.1859 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7410   7.5609   1.0500   0.7091   0.9611 &  27.1470 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5761   1.0500            0.4778 &  27.6248 r
  mprj/buf_i[191] (net)                                  2   0.1135 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.5715   0.5779   1.0500   0.2455   0.2790 &  27.9038 r
  data arrival time                                                                                                 27.9038

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.3677 &  37.4818 r
  clock reconvergence pessimism                                                                           0.0000    37.4818
  clock uncertainty                                                                                      -0.1000    37.3818
  library setup time                                                                    1.0000           -0.1866    37.1952
  data required time                                                                                                37.1952
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.1952
  data arrival time                                                                                                -27.9038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3948 
  total derate : arrival time                                                                            -0.0818 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4766 

  slack (with derating applied) (MET)                                                                     9.2914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7680 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               9.0920                     5.0129 &  27.0129 r
  io_in[30] (net)                                        2   0.3140 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.0129 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4071   9.1177   1.0500   0.9805   1.3243 &  28.3372 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3674   1.0500            0.2518 &  28.5890 r
  mprj/buf_i[222] (net)                                  2   0.0437 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0373   0.3676   1.0500   0.0146   0.0200 &  28.6090 r
  data arrival time                                                                                                 28.6090

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.1077 &  38.2217 r
  clock reconvergence pessimism                                                                           0.0000    38.2217
  clock uncertainty                                                                                      -0.1000    38.1217
  library setup time                                                                    1.0000           -0.1732    37.9485
  data required time                                                                                                37.9485
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.9485
  data arrival time                                                                                                -28.6090
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3395

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4337 
  total derate : arrival time                                                                            -0.0760 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5097 

  slack (with derating applied) (MET)                                                                     9.3395 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8492 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               8.0526                     4.5098 &  26.5098 r
  io_in[27] (net)                                        2   0.2776 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.5098 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4968   8.0631   1.0500   1.3972   1.6511 &  28.1609 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3632   1.0500            0.3059 &  28.4668 r
  mprj/buf_i[219] (net)                                  2   0.0468 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0007   0.3634   1.0500   0.0003   0.0053 &  28.4721 r
  data arrival time                                                                                                 28.4721

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.0568 &  38.1708 r
  clock reconvergence pessimism                                                                           0.0000    38.1708
  clock uncertainty                                                                                      -0.1000    38.0708
  library setup time                                                                    1.0000           -0.1729    37.8979
  data required time                                                                                                37.8979
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.8979
  data arrival time                                                                                                -28.4721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4258

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4311 
  total derate : arrival time                                                                            -0.0934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5245 

  slack (with derating applied) (MET)                                                                     9.4258 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9503 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           6.8153                     3.7929 &  25.7929 r
  wbs_dat_i[18] (net)                                    2   0.2339 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7929 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5855   6.8277   1.0500   0.2266   0.4261 &  26.2189 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2517   1.0500            0.2758 &  26.4948 r
  mprj/buf_i[18] (net)                                   2   0.0152 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0720   0.2517   1.0500   0.0291   0.0311 &  26.5259 r
  data arrival time                                                                                                 26.5259

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.1009 &  36.2149 r
  clock reconvergence pessimism                                                                           0.0000    36.2149
  clock uncertainty                                                                                      -0.1000    36.1149
  library setup time                                                                    1.0000           -0.1609    35.9540
  data required time                                                                                                35.9540
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9540
  data arrival time                                                                                                -26.5259
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4281

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3281 
  total derate : arrival time                                                                            -0.0349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3630 

  slack (with derating applied) (MET)                                                                     9.4281 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7911 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           6.8769                     3.8329 &  25.8329 r
  wbs_dat_i[25] (net)                                    2   0.2362 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8329 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3961   6.8889   1.0500   0.5667   0.7788 &  26.6117 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2125   1.0500            0.2321 &  26.8438 r
  mprj/buf_i[25] (net)                                   1   0.0037 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2125   1.0500   0.0000   0.0002 &  26.8440 r
  data arrival time                                                                                                 26.8440

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.4328 &  36.5468 r
  clock reconvergence pessimism                                                                           0.0000    36.5468
  clock uncertainty                                                                                      -0.1000    36.4468
  library setup time                                                                    1.0000           -0.1548    36.2919
  data required time                                                                                                36.2919
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2919
  data arrival time                                                                                                -26.8440
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3456 
  total derate : arrival time                                                                            -0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3937 

  slack (with derating applied) (MET)                                                                     9.4480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8417 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               8.5699                     4.7417 &  26.7417 r
  io_in[29] (net)                                        2   0.2963 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.7417 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.7928   8.5898   1.0500   1.1288   1.4413 &  28.1831 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3522   1.0500            0.2646 &  28.4477 r
  mprj/buf_i[221] (net)                                  2   0.0403 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0369   0.3524   1.0500   0.0145   0.0206 &  28.4683 r
  data arrival time                                                                                                 28.4683

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.0839 &  38.1980 r
  clock reconvergence pessimism                                                                           0.0000    38.1980
  clock uncertainty                                                                                      -0.1000    38.0980
  library setup time                                                                    1.0000           -0.1722    37.9258
  data required time                                                                                                37.9258
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.9258
  data arrival time                                                                                                -28.4683
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4325 
  total derate : arrival time                                                                            -0.0822 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5147 

  slack (with derating applied) (MET)                                                                     9.4575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9722 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[30] (in)                                                          8.0902                     4.5294 &  26.5294 r
  la_data_in[30] (net)                                   2   0.2789 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5294 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.2026   8.1025   1.0500   1.6214   1.9011 &  28.4305 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2546   1.0500            0.2030 &  28.6335 r
  mprj/buf_i[158] (net)                                  2   0.0110 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0299   0.2546   1.0500   0.0118   0.0128 &  28.6463 r
  data arrival time                                                                                                 28.6463

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2632 &  38.3773 r
  clock reconvergence pessimism                                                                           0.0000    38.3773
  clock uncertainty                                                                                      -0.1000    38.2773
  library setup time                                                                    1.0000           -0.1657    38.1116
  data required time                                                                                                38.1116
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1116
  data arrival time                                                                                                -28.6463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4653

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4419 
  total derate : arrival time                                                                            -0.1008 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5427 

  slack (with derating applied) (MET)                                                                     9.4653 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0081 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          6.1699                     3.4635 &  25.4635 r
  la_data_in[20] (net)                                   2   0.2127 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.4635 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.3623   6.1760   1.0500   2.1899   2.4242 &  27.8877 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2579   1.0500            0.3188 &  28.2065 r
  mprj/buf_i[148] (net)                                  2   0.0204 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0924   0.2579   1.0500   0.0373   0.0399 &  28.2464 r
  data arrival time                                                                                                 28.2464

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.8779 &  37.9919 r
  clock reconvergence pessimism                                                                           0.0000    37.9919
  clock uncertainty                                                                                      -0.1000    37.8919
  library setup time                                                                    1.0000           -0.1657    37.7262
  data required time                                                                                                37.7262
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7262
  data arrival time                                                                                                -28.2464
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4216 
  total derate : arrival time                                                                            -0.1325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5542 

  slack (with derating applied) (MET)                                                                     9.4798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0340 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               6.8268                     3.8455 &  25.8455 r
  io_in[16] (net)                                        2   0.2360 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.8455 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6677   6.8317   1.0500   1.0521   1.2340 &  27.0795 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3549   1.0500            0.3639 &  27.4434 r
  mprj/buf_i[208] (net)                                  2   0.0489 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3551   1.0500   0.0000   0.0065 &  27.4499 r
  data arrival time                                                                                                 27.4499

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.1326 &  37.2466 r
  clock reconvergence pessimism                                                                           0.0000    37.2466
  clock uncertainty                                                                                      -0.1000    37.1466
  library setup time                                                                    1.0000           -0.1714    36.9752
  data required time                                                                                                36.9752
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.9752
  data arrival time                                                                                                -27.4499
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3824 
  total derate : arrival time                                                                            -0.0764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4588 

  slack (with derating applied) (MET)                                                                     9.5253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9841 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          7.8198                     4.3351 &  26.3351 r
  la_data_in[60] (net)                                   2   0.2703 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3351 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6631   7.8367   1.0500   0.6757   0.9348 &  27.2698 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5032   1.0500            0.4180 &  27.6878 r
  mprj/buf_i[188] (net)                                  2   0.0907 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2968   0.5041   1.0500   0.1208   0.1409 &  27.8287 r
  data arrival time                                                                                                 27.8287

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.5357 &  37.6497 r
  clock reconvergence pessimism                                                                           0.0000    37.6497
  clock uncertainty                                                                                      -0.1000    37.5497
  library setup time                                                                    1.0000           -0.1819    37.3678
  data required time                                                                                                37.3678
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3678
  data arrival time                                                                                                -27.8287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5390

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4036 
  total derate : arrival time                                                                            -0.0711 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4748 

  slack (with derating applied) (MET)                                                                     9.5390 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0138 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           7.1106                     3.9677 &  25.9677 r
  wbs_adr_i[31] (net)                                    2   0.2444 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9677 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7432   7.1220   1.0500   0.7113   0.9280 &  26.8957 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2557   1.0500            0.2624 &  27.1581 r
  mprj/buf_i[63] (net)                                   2   0.0152 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0696   0.2557   1.0500   0.0283   0.0303 &  27.1884 r
  data arrival time                                                                                                 27.1884

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.9370 &  37.0511 r
  clock reconvergence pessimism                                                                           0.0000    37.0511
  clock uncertainty                                                                                      -0.1000    36.9511
  library setup time                                                                    1.0000           -0.1641    36.7869
  data required time                                                                                                36.7869
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.7869
  data arrival time                                                                                                -27.1884
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5985

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3721 
  total derate : arrival time                                                                            -0.0581 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4302 

  slack (with derating applied) (MET)                                                                     9.5985 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0288 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           7.4049                     4.1225 &  26.1225 r
  la_data_in[2] (net)                                    2   0.2543 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1225 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6272   7.4180   1.0500   1.0590   1.3064 &  27.4288 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2459   1.0500            0.2349 &  27.6637 r
  mprj/buf_i[130] (net)                                  2   0.0112 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2459   1.0500   0.0000   0.0004 &  27.6641 r
  data arrival time                                                                                                 27.6641

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.4191 &  37.5332 r
  clock reconvergence pessimism                                                                           0.0000    37.5332
  clock uncertainty                                                                                      -0.1000    37.4332
  library setup time                                                                    1.0000           -0.1645    37.2687
  data required time                                                                                                37.2687
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.2687
  data arrival time                                                                                                -27.6641
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6045

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3975 
  total derate : arrival time                                                                            -0.0734 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4709 

  slack (with derating applied) (MET)                                                                     9.6045 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0754 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          7.8519                     4.3738 &  26.3738 r
  la_data_in[42] (net)                                   2   0.2698 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3738 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6358   7.8666   1.0500   1.4684   1.7504 &  28.1242 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2828   1.0500            0.2448 &  28.3690 r
  mprj/buf_i[170] (net)                                  2   0.0211 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1659   0.2828   1.0500   0.0677   0.0719 &  28.4409 r
  data arrival time                                                                                                 28.4409

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2516 &  38.3656 r
  clock reconvergence pessimism                                                                           0.0000    38.3656
  clock uncertainty                                                                                      -0.1000    38.2656
  library setup time                                                                    1.0000           -0.1675    38.0981
  data required time                                                                                                38.0981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.0981
  data arrival time                                                                                                -28.4409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6572

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4413 
  total derate : arrival time                                                                            -0.0984 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5397 

  slack (with derating applied) (MET)                                                                     9.6572 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1969 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          7.7388                     4.3110 &  26.3110 r
  la_data_in[58] (net)                                   2   0.2659 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3110 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7243   7.7533   1.0500   0.7016   0.9535 &  27.2645 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4328   1.0500            0.3765 &  27.6410 r
  mprj/buf_i[186] (net)                                  2   0.0699 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1973   0.4334   1.0500   0.0742   0.0890 &  27.7300 r
  data arrival time                                                                                                 27.7300

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.5860 &  37.7000 r
  clock reconvergence pessimism                                                                           0.0000    37.7000
  clock uncertainty                                                                                      -0.1000    37.6000
  library setup time                                                                    1.0000           -0.1772    37.4228
  data required time                                                                                                37.4228
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.4228
  data arrival time                                                                                                -27.7300
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6928

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4063 
  total derate : arrival time                                                                            -0.0676 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4739 

  slack (with derating applied) (MET)                                                                     9.6928 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1667 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          6.3377                     3.5605 &  25.5605 r
  la_data_in[16] (net)                                   2   0.2186 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.5605 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.7409   6.3438   1.0500   1.9325   2.1575 &  27.7180 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2498   1.0500            0.3020 &  28.0200 r
  mprj/buf_i[144] (net)                                  2   0.0169 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2498   1.0500   0.0000   0.0007 &  28.0207 r
  data arrival time                                                                                                 28.0207

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.8828 &  37.9968 r
  clock reconvergence pessimism                                                                           0.0000    37.9968
  clock uncertainty                                                                                      -0.1000    37.8968
  library setup time                                                                    1.0000           -0.1652    37.7316
  data required time                                                                                                37.7316
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7316
  data arrival time                                                                                                -28.0207
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4219 
  total derate : arrival time                                                                            -0.1172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5390 

  slack (with derating applied) (MET)                                                                     9.7109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2500 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          7.8511                     4.3710 &  26.3710 r
  la_data_in[47] (net)                                   2   0.2697 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3710 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0129   7.8662   1.0500   1.2146   1.4895 &  27.8606 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3984   1.0500            0.3489 &  28.2095 r
  mprj/buf_i[175] (net)                                  2   0.0594 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.4470   0.3986   1.0500   0.2003   0.2158 &  28.4252 r
  data arrival time                                                                                                 28.4252

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.3188 &  38.4328 r
  clock reconvergence pessimism                                                                           0.0000    38.4328
  clock uncertainty                                                                                      -0.1000    38.3328
  library setup time                                                                    1.0000           -0.1753    38.1575
  data required time                                                                                                38.1575
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1575
  data arrival time                                                                                                -28.4252
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7323

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4448 
  total derate : arrival time                                                                            -0.0978 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5427 

  slack (with derating applied) (MET)                                                                     9.7323 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2750 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              6.8454                     3.8462 &  25.8462 r
  la_oenb[6] (net)                                       2   0.2362 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.8462 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7983   6.8523   1.0500   1.0862   1.2906 &  27.1367 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2202   1.0500            0.2422 &  27.3789 r
  mprj/buf_i[70] (net)                                   1   0.0060 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2202   1.0500   0.0000   0.0002 &  27.3792 r
  data arrival time                                                                                                 27.3792

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.2667 &  37.3807 r
  clock reconvergence pessimism                                                                           0.0000    37.3807
  clock uncertainty                                                                                      -0.1000    37.2807
  library setup time                                                                    1.0000           -0.1591    37.1216
  data required time                                                                                                37.1216
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.1216
  data arrival time                                                                                                -27.3792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7424

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3895 
  total derate : arrival time                                                                            -0.0730 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4625 

  slack (with derating applied) (MET)                                                                     9.7425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2049 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             6.2663                     3.5149 &  25.5149 r
  la_oenb[18] (net)                                      2   0.2159 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.5149 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8547   6.2728   1.0500   1.5720   1.7813 &  27.2962 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2547   1.0500            0.3104 &  27.6066 r
  mprj/buf_i[82] (net)                                   2   0.0189 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0707   0.2547   1.0500   0.0287   0.0309 &  27.6375 r
  data arrival time                                                                                                 27.6375

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.5357 &  37.6497 r
  clock reconvergence pessimism                                                                           0.0000    37.6497
  clock uncertainty                                                                                      -0.1000    37.5497
  library setup time                                                                    1.0000           -0.1650    37.3846
  data required time                                                                                                37.3846
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.3846
  data arrival time                                                                                                -27.6375
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4036 
  total derate : arrival time                                                                            -0.1011 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5047 

  slack (with derating applied) (MET)                                                                     9.7472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2519 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          7.8538                     4.3522 &  26.3522 r
  la_data_in[45] (net)                                   2   0.2715 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3522 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.2499   7.8706   1.0500   1.2792   1.5641 &  27.9163 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3787   1.0500            0.3300 &  28.2463 r
  mprj/buf_i[173] (net)                                  2   0.0527 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.3093   0.3790   1.0500   0.1270   0.1392 &  28.3855 r
  data arrival time                                                                                                 28.3855

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.3206 &  38.4346 r
  clock reconvergence pessimism                                                                           0.0000    38.4346
  clock uncertainty                                                                                      -0.1000    38.3346
  library setup time                                                                    1.0000           -0.1740    38.1607
  data required time                                                                                                38.1607
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1607
  data arrival time                                                                                                -28.3855
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4449 
  total derate : arrival time                                                                            -0.0968 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5418 

  slack (with derating applied) (MET)                                                                     9.7751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3169 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           7.0521                     3.9353 &  25.9353 r
  wbs_dat_i[30] (net)                                    2   0.2424 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9353 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5808   7.0633   1.0500   0.6433   0.8551 &  26.7904 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2447   1.0500            0.2548 &  27.0452 r
  mprj/buf_i[30] (net)                                   2   0.0122 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0177   0.2447   1.0500   0.0068   0.0076 &  27.0528 r
  data arrival time                                                                                                 27.0528

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   2.9848 &  37.0989 r
  clock reconvergence pessimism                                                                           0.0000    37.0989
  clock uncertainty                                                                                      -0.1000    36.9989
  library setup time                                                                    1.0000           -0.1635    36.8353
  data required time                                                                                                36.8353
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.8353
  data arrival time                                                                                                -27.0528
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7825

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3746 
  total derate : arrival time                                                                            -0.0532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4279 

  slack (with derating applied) (MET)                                                                     9.7825 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2104 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              6.8298                     3.8283 &  25.8283 r
  la_oenb[8] (net)                                       2   0.2354 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.8283 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9227   6.8377   1.0500   1.6013   1.8328 &  27.6611 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2455   1.0500            0.2691 &  27.9302 r
  mprj/buf_i[72] (net)                                   2   0.0133 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0288   0.2455   1.0500   0.0114   0.0125 &  27.9426 r
  data arrival time                                                                                                 27.9426

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6899   0.9500   0.0000   3.8825 &  37.9965 r
  clock reconvergence pessimism                                                                           0.0000    37.9965
  clock uncertainty                                                                                      -0.1000    37.8965
  library setup time                                                                    1.0000           -0.1649    37.7316
  data required time                                                                                                37.7316
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.7316
  data arrival time                                                                                                -27.9426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4219 
  total derate : arrival time                                                                            -0.1007 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5226 

  slack (with derating applied) (MET)                                                                     9.7890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3115 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          8.0163                     4.4501 &  26.4501 r
  la_data_in[53] (net)                                   2   0.2773 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.4501 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1218   8.0325   1.0500   1.2597   1.5426 &  27.9928 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3834   1.0500            0.3244 &  28.3172 r
  mprj/buf_i[181] (net)                                  2   0.0532 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0580   0.3839   1.0500   0.0233   0.0321 &  28.3493 r
  data arrival time                                                                                                 28.3493

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.3235 &  38.4375 r
  clock reconvergence pessimism                                                                           0.0000    38.4375
  clock uncertainty                                                                                      -0.1000    38.3375
  library setup time                                                                    1.0000           -0.1743    38.1632
  data required time                                                                                                38.1632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1632
  data arrival time                                                                                                -28.3493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8139

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4451 
  total derate : arrival time                                                                            -0.0904 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5355 

  slack (with derating applied) (MET)                                                                     9.8139 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3494 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          7.7219                     4.2831 &  26.2831 r
  la_data_in[55] (net)                                   2   0.2670 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2831 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2568   7.7379   1.0500   0.9120   1.1770 &  27.4601 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3961   1.0500            0.3511 &  27.8112 r
  mprj/buf_i[183] (net)                                  2   0.0585 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0390   0.3965   1.0500   0.0153   0.0244 &  27.8356 r
  data arrival time                                                                                                 27.8356

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.8160 &  37.9300 r
  clock reconvergence pessimism                                                                           0.0000    37.9300
  clock uncertainty                                                                                      -0.1000    37.8301
  library setup time                                                                    1.0000           -0.1750    37.6550
  data required time                                                                                                37.6550
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.6550
  data arrival time                                                                                                -27.8356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8194

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4184 
  total derate : arrival time                                                                            -0.0739 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4923 

  slack (with derating applied) (MET)                                                                     9.8194 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3117 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             7.6032                     4.2558 &  26.2558 r
  la_oenb[57] (net)                                      2   0.2620 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.2558 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5554   7.6133   1.0500   0.6312   0.8549 &  27.1107 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4191   1.0500            0.3744 &  27.4851 r
  mprj/buf_i[121] (net)                                  2   0.0662 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1763   0.4196   1.0500   0.0686   0.0824 &  27.5676 r
  data arrival time                                                                                                 27.5676

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   3.5923 &  37.7063 r
  clock reconvergence pessimism                                                                           0.0000    37.7063
  clock uncertainty                                                                                      -0.1000    37.6063
  library setup time                                                                    1.0000           -0.1763    37.4300
  data required time                                                                                                37.4300
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                37.4300
  data arrival time                                                                                                -27.5676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8625

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4066 
  total derate : arrival time                                                                            -0.0625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4691 

  slack (with derating applied) (MET)                                                                     9.8625 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3315 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          7.8214                     4.3360 &  26.3360 r
  la_data_in[36] (net)                                   2   0.2704 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3360 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3924   7.8378   1.0500   1.3636   1.6486 &  27.9846 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2440   1.0500            0.2078 &  28.1924 r
  mprj/buf_i[164] (net)                                  1   0.0090 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0369   0.2440   1.0500   0.0148   0.0159 &  28.2083 r
  data arrival time                                                                                                 28.2083

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2798 &  38.3939 r
  clock reconvergence pessimism                                                                           0.0000    38.3939
  clock uncertainty                                                                                      -0.1000    38.2939
  library setup time                                                                    1.0000           -0.1649    38.1289
  data required time                                                                                                38.1289
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.1289
  data arrival time                                                                                                -28.2083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4428 
  total derate : arrival time                                                                            -0.0892 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5319 

  slack (with derating applied) (MET)                                                                     9.9206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4526 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             7.7753                     4.3159 &  26.3159 r
  la_oenb[49] (net)                                      2   0.2689 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3159 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9617   7.7911   1.0500   1.1805   1.4558 &  27.7717 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3428   1.0500            0.3004 &  28.0720 r
  mprj/buf_i[113] (net)                                  2   0.0407 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1245   0.3431   1.0500   0.0474   0.0553 &  28.1274 r
  data arrival time                                                                                                 28.1274

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0360   0.4156   0.9500  -0.0096   0.1919 &  30.1919 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   0.9500            3.9222 &  34.1140 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6899   0.9500   0.0000   4.2492 &  38.3632 r
  clock reconvergence pessimism                                                                           0.0000    38.3632
  clock uncertainty                                                                                      -0.1000    38.2632
  library setup time                                                                    1.0000           -0.1716    38.0917
  data required time                                                                                                38.0917
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                38.0917
  data arrival time                                                                                                -28.1274
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.4412 
  total derate : arrival time                                                                            -0.0863 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5274 

  slack (with derating applied) (MET)                                                                     9.9643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4917 



1
