#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000014b07bab020 .scope module, "sram_tb" "sram_tb" 2 3;
 .timescale 0 0;
v0000014b07babe20_0 .var "BL", 0 0;
v0000014b07bad820_0 .net "Q", 0 0, v0000014b07bab250_0;  1 drivers
v0000014b07bad8c0_0 .net "QB", 0 0, v0000014b07ba6b70_0;  1 drivers
v0000014b07bad960_0 .var "WL", 0 0;
S_0000014b07bad690 .scope module, "uut" "SRAM" 2 10, 3 1 0, S_0000014b07bab020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BL";
    .port_info 1 /INPUT 1 "WL";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "QB";
    .port_info 4 /NODIR 0 "";
v0000014b07bab1b0_0 .net "BL", 0 0, v0000014b07babe20_0;  1 drivers
v0000014b07bab250_0 .var "Q", 0 0;
v0000014b07ba6b70_0 .var "QB", 0 0;
v0000014b07babce0_0 .var "SRAM", 0 0;
v0000014b07babd80_0 .net "WL", 0 0, v0000014b07bad960_0;  1 drivers
E_0000014b07ba8480 .event anyedge, v0000014b07babd80_0, v0000014b07bab1b0_0, v0000014b07babce0_0, v0000014b07bab250_0;
    .scope S_0000014b07bad690;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b07babce0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000014b07bad690;
T_1 ;
    %wait E_0000014b07ba8480;
    %load/vec4 v0000014b07babd80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000014b07bab1b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b07babce0_0, 0, 1;
    %load/vec4 v0000014b07babce0_0;
    %assign/vec4 v0000014b07bab250_0, 0;
    %load/vec4 v0000014b07bab250_0;
    %inv;
    %assign/vec4 v0000014b07ba6b70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014b07babd80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000014b07bab1b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b07babce0_0, 0, 1;
    %load/vec4 v0000014b07babce0_0;
    %assign/vec4 v0000014b07bab250_0, 0;
    %load/vec4 v0000014b07bab250_0;
    %inv;
    %assign/vec4 v0000014b07ba6b70_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000014b07babce0_0;
    %assign/vec4 v0000014b07bab250_0, 0;
    %load/vec4 v0000014b07bab250_0;
    %inv;
    %assign/vec4 v0000014b07ba6b70_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000014b07bab020;
T_2 ;
    %vpi_call 2 18 "$dumpfile", "sram.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014b07bab020 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b07babe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b07bad960_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b07babe20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b07bad960_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b07babe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b07bad960_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b07babe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b07bad960_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b07babe20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b07bad960_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 48 "$display", "Test completed" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sram_tb.v";
    "./sram.v";
