git clone --depth 1 --no-tags https://github.com/BeratAsrin/Motor-Speed-Controller-According-to-the-Temperature-with-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425503101
git clone --depth 1 --no-tags https://github.com/sunbanett40/SystemVerilog-Programming-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424716076
git clone --depth 1 --no-tags https://github.com/Gangapgr/akhila.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421708076
git clone --depth 1 --no-tags https://github.com/UsamaMinhaj/RISC-V-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425454812
git clone --depth 1 --no-tags https://github.com/een212020/Sensor_and_Adaptation_Units.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424262973
git clone --depth 1 --no-tags https://github.com/Adobe94/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421048855
git clone --depth 1 --no-tags https://github.com/alanswx/GaryII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421171505
git clone --depth 1 --no-tags https://github.com/christina-chang-tw/2nd-year-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423908468
git clone --depth 1 --no-tags https://github.com/RAYogeshwaran/verilogProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423227596
git clone --depth 1 --no-tags https://github.com/wennitao/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423095228
git clone --depth 1 --no-tags https://github.com/pooyaaf/Computer_Arithmatic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422285949
git clone --depth 1 --no-tags https://github.com/Sasanka-GRS/Verilog-Logic-Gates-Code-TestBench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421575052
git clone --depth 1 --no-tags https://github.com/SanjaySivalingam/FPGA-to-FPGA_communication_using_USB_2.0_protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421096754
git clone --depth 1 --no-tags https://github.com/rohitkinha/Smart_Car_Parking_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420637849
git clone --depth 1 --no-tags https://github.com/shrutiprakashgupta/UART-SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420634578
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Finalizer_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421108501
git clone --depth 1 --no-tags https://github.com/iWasHere1314/ysyx_dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421827588
git clone --depth 1 --no-tags https://github.com/jsunku/eclypsez7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421836742
git clone --depth 1 --no-tags https://github.com/twyayaya/en_s_de_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421060123
git clone --depth 1 --no-tags https://github.com/JFrancoCompE/CECS-460---System-on-Programmable-Chip-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421262786
git clone --depth 1 --no-tags https://github.com/cody598/GSensor-Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420887623
git clone --depth 1 --no-tags https://github.com/JustinElGG/2021_DIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424204468
git clone --depth 1 --no-tags https://github.com/oneonlee/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424267516
git clone --depth 1 --no-tags https://github.com/D3r3k23/iVerilogTemplate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424868697
git clone --depth 1 --no-tags https://github.com/pccql/projeto-infraHard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426003434
git clone --depth 1 --no-tags https://github.com/ghxu-1017/axi_stream.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425471265
git clone --depth 1 --no-tags https://github.com/Nishaan-Sewnath/EEE3095SPrac6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423581010
git clone --depth 1 --no-tags https://github.com/cam-br0wn/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425339290
git clone --depth 1 --no-tags https://github.com/Jarrett0326/MAIN_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423937225
git clone --depth 1 --no-tags https://github.com/jacob-02/Eyantra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424666601
git clone --depth 1 --no-tags https://github.com/Gabrielgr01/Transmisor-Codigo-Morse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423604196
git clone --depth 1 --no-tags https://github.com/ee-ortiz/Proyecto_SED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421866247
git clone --depth 1 --no-tags https://github.com/Vaishnavi1627/Lowtohighspeed-data-transfer-with-memories.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422081221
git clone --depth 1 --no-tags https://github.com/marenra3/EENG2131.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424313286
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-disuarezr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423949613
git clone --depth 1 --no-tags https://github.com/SachiniW/RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422819495
git clone --depth 1 --no-tags https://github.com/kmnsys/RISC-V-32-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425505676
git clone --depth 1 --no-tags https://github.com/Sebastianzvla/BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422315536
git clone --depth 1 --no-tags https://github.com/RVVeliscu/Carry-lookahead-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422321334
git clone --depth 1 --no-tags https://github.com/Ch-harsha/BE-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424238983
git clone --depth 1 --no-tags https://github.com/payalmohapatra/ALU-Design-using-structural-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424038900
git clone --depth 1 --no-tags https://github.com/Araav7/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424854587
git clone --depth 1 --no-tags https://github.com/Parth-Jain-2002/CS203_Project_SmartHome_Automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420723695
git clone --depth 1 --no-tags https://github.com/lashicr7/CS203-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420699636
git clone --depth 1 --no-tags https://github.com/CrypticMessenger/Encryption-Decryption-using-MM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420578571
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2015_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421349786
git clone --depth 1 --no-tags https://github.com/sahar-mhd/single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423236819
git clone --depth 1 --no-tags https://github.com/thuhongxiaomi/SHA-256-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423131174
git clone --depth 1 --no-tags https://github.com/ateff000/simple_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421872524
git clone --depth 1 --no-tags https://github.com/saberebrn/computer-arch-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423494612
git clone --depth 1 --no-tags https://github.com/DeKezster7/EEEPrac6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423577761
git clone --depth 1 --no-tags https://github.com/charvibannur/4-bit-register-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423776725
git clone --depth 1 --no-tags https://github.com/aenache99/ASC_Mihai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423799324
git clone --depth 1 --no-tags https://github.com/AkhonaMsubo/Practicle-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423601578
git clone --depth 1 --no-tags https://github.com/amonbon/Digitales_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423675105
git clone --depth 1 --no-tags https://github.com/Ivansquark/risc5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424683328
git clone --depth 1 --no-tags https://github.com/henanaaz/BTech-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424880295
git clone --depth 1 --no-tags https://github.com/KevinChenWu/Proyect-1-Digital-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425529933
git clone --depth 1 --no-tags https://github.com/hclll/ca1101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425771782
git clone --depth 1 --no-tags https://github.com/trinhgiahuy/verilogLanguageApplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424731998
git clone --depth 1 --no-tags https://github.com/mukhatarsheik/bemajorproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424825740
git clone --depth 1 --no-tags https://github.com/HashemKhaled/RISC-V_Processor_HB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422965203
git clone --depth 1 --no-tags https://github.com/chkim1103/ksa-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425780265
git clone --depth 1 --no-tags https://github.com/stineje/osu-toy-sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425063934
git clone --depth 1 --no-tags https://github.com/KyleNguyen711/EE178-LAB_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420875875
git clone --depth 1 --no-tags https://github.com/HiSandeep/project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421720968
git clone --depth 1 --no-tags https://github.com/manuelaandrade/EletronicaDigital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420903385
git clone --depth 1 --no-tags https://github.com/JanmeetIITrpr/RSA-Cryptography-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420753625
git clone --depth 1 --no-tags https://github.com/wcy-0312/verilog_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422052793
git clone --depth 1 --no-tags https://github.com/aaryaapg/Verilog-HDL-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421368450
git clone --depth 1 --no-tags https://github.com/nuthanre/Verilog-code---gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422649594
git clone --depth 1 --no-tags https://github.com/wasdfre/3-8-adder-and-digital-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423128473
git clone --depth 1 --no-tags https://github.com/1z2s3e4v/CVSD-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424521801
git clone --depth 1 --no-tags https://github.com/Guyutongxue/Design_of_Digital_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423781672
git clone --depth 1 --no-tags https://github.com/mrcromulent/Reaction_Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423700374
git clone --depth 1 --no-tags https://github.com/omiya2106/SSCS_PICO_chip5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423924606
git clone --depth 1 --no-tags https://github.com/HALxmont/SonarOnChipOK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425966734
git clone --depth 1 --no-tags https://github.com/bluelove8939/Image-Processing-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426287943
git clone --depth 1 --no-tags https://github.com/Dualock/Proyecto2_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426128223
git clone --depth 1 --no-tags https://github.com/AndreasBakke/DIC-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425275068
git clone --depth 1 --no-tags https://github.com/emlie/dic_h21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425893367
git clone --depth 1 --no-tags https://github.com/seemown666/Practical_6_NDLSIM016_NPLSHA003.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424360393
git clone --depth 1 --no-tags https://github.com/AVeguilla/ENG2131-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424313507
git clone --depth 1 --no-tags https://github.com/josdik/verilog_div.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423885486
git clone --depth 1 --no-tags https://github.com/hajrezvan/logic_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425427469
git clone --depth 1 --no-tags https://github.com/Hola39e/MIPS_Multi_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425175279
git clone --depth 1 --no-tags https://github.com/jschramk/ece554_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423997286
git clone --depth 1 --no-tags https://github.com/alexandre-roque/NriscMonocycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424271361
git clone --depth 1 --no-tags https://github.com/BlindQlouder/nextpnr-pcsclkdiv-issue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426346009
git clone --depth 1 --no-tags https://github.com/Ramsesuct/EEE3096S-PRAC-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424736426
git clone --depth 1 --no-tags https://github.com/Daniel-Vindio/Arty-A7-35T.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426183490
git clone --depth 1 --no-tags https://github.com/Vaishnavi1627/LOW2HIGHspeeddatatransfer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421695712
git clone --depth 1 --no-tags https://github.com/JFrancoCompE/CECS361-Digital-Design-Techniques-and-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421279581
