{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559670740936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559670740941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 03:52:20 2019 " "Processing started: Wed Jun 05 03:52:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559670740941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1559670740941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HDMI_OUT -c HDMI_OUT " "Command: quartus_sta HDMI_OUT -c HDMI_OUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1559670740941 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1559670741101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1559670742065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1559670742065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670742127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670742127 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1559670742658 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1559670742658 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1559670742658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at qsta_default_script.tcl(1297): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1559670742659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1559670742660 ""}  } { { "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1559670742660 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HDMI_OUT.sdc " "Synopsys Design Constraints File file not found: 'HDMI_OUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1559670742661 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670742661 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name _clock_50 _clock_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name _clock_50 _clock_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559670742661 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559670742661 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559670742661 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559670742661 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559670742661 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559670742661 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670742662 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_config:i2c_config\|counter:counter_100khz\|TC_out I2C_config:i2c_config\|counter:counter_100khz\|TC_out " "create_clock -period 1.000 -name I2C_config:i2c_config\|counter:counter_100khz\|TC_out I2C_config:i2c_config\|counter:counter_100khz\|TC_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559670742662 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559670742662 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670742663 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670742663 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670742663 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670742663 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670742663 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670742663 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559670742663 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1559670742664 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559670742676 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1559670742676 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1559670742686 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559670742709 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559670742709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.648 " "Worst-case setup slack is -8.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.648            -250.645 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "   -8.648            -250.645 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.484            -121.786 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -8.484            -121.786 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.296               0.000 _clock_50  " "   15.296               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.781               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   35.781               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670742714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.313               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 _clock_50  " "    0.325               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.443               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.679               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "    0.679               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670742720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.230 " "Worst-case recovery slack is 18.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.230               0.000 _clock_50  " "   18.230               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670742726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.943 " "Worst-case removal slack is 0.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.943               0.000 _clock_50  " "    0.943               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670742732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -57.645 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "   -0.538             -57.645 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.325               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.325               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.178               0.000 _clock_50  " "    9.178               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.115               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   19.115               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.123               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   19.123               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670742738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670742738 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1559670742755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559670742792 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559670744710 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670744832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670744832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670744832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670744832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670744832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670744832 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559670744832 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559670744842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559670744853 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559670744853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.797 " "Worst-case setup slack is -8.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.797            -251.420 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "   -8.797            -251.420 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.461            -105.434 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -7.461            -105.434 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.414               0.000 _clock_50  " "   15.414               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.771               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   35.771               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670744862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.078 " "Worst-case hold slack is 0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.078               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.310               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 _clock_50  " "    0.312               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "    0.689               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670744869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.327 " "Worst-case recovery slack is 18.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.327               0.000 _clock_50  " "   18.327               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670744875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.882 " "Worst-case removal slack is 0.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882               0.000 _clock_50  " "    0.882               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670744880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -56.594 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "   -0.538             -56.594 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.325               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.325               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.299               0.000 _clock_50  " "    9.299               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.030               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   19.030               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.041               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   19.041               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670744884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670744884 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1559670744902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559670745160 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559670746059 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670746122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670746122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670746122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670746122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670746122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670746122 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559670746122 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559670746134 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559670746136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559670746136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.397 " "Worst-case setup slack is -6.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.397             -93.784 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -6.397             -93.784 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.300            -107.215 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "   -4.300            -107.215 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.523               0.000 _clock_50  " "   16.523               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.695               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   37.695               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670746144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.166               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 _clock_50  " "    0.169               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.206               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "    0.261               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670746150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.080 " "Worst-case recovery slack is 19.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.080               0.000 _clock_50  " "   19.080               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670746155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.457 " "Worst-case removal slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 _clock_50  " "    0.457               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670746161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.065 " "Worst-case minimum pulse width slack is -0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065              -0.642 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "   -0.065              -0.642 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.325               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.325               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.107               0.000 _clock_50  " "    9.107               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.411               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   19.411               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.411               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   19.411               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670746165 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1559670746182 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670746339 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670746339 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670746339 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670746339 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670746339 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559670746339 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559670746339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559670746350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559670746352 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559670746352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.725 " "Worst-case setup slack is -4.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.725             -69.147 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -4.725             -69.147 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.127             -94.206 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "   -4.127             -94.206 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.588               0.000 _clock_50  " "   16.588               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.912               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   37.912               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670746364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 _clock_50  " "    0.147               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.148               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.190               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "    0.202               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670746371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.203 " "Worst-case recovery slack is 19.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.203               0.000 _clock_50  " "   19.203               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670746377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.390 " "Worst-case removal slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 _clock_50  " "    0.390               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670746382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.009 " "Worst-case minimum pulse width slack is 0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "    0.009               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.325               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.325               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.049               0.000 _clock_50  " "    9.049               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.402               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   19.402               0.000 i_output\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.403               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   19.403               0.000 clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559670746386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559670746386 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559670747803 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559670747803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5245 " "Peak virtual memory: 5245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559670747894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 03:52:27 2019 " "Processing ended: Wed Jun 05 03:52:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559670747894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559670747894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559670747894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559670747894 ""}
