{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699262076303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699262076324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 18:14:35 2023 " "Processing started: Mon Nov 06 18:14:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699262076324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699262076324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fifo -c fifo " "Command: quartus_sta fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699262076324 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699262076463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1699262077158 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699262077158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262077206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262077206 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1699262077727 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fifo.sdc " "Synopsys Design Constraints File file not found: 'fifo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1699262077759 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262077759 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699262077774 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fifo_ns:U0\|next_state\[1\] fifo_ns:U0\|next_state\[1\] " "create_clock -period 1.000 -name fifo_ns:U0\|next_state\[1\] fifo_ns:U0\|next_state\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699262077774 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rd_en rd_en " "create_clock -period 1.000 -name rd_en rd_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699262077774 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name register3_r_en:reg_state\|q\[1\] register3_r_en:reg_state\|q\[1\] " "create_clock -period 1.000 -name register3_r_en:reg_state\|q\[1\] register3_r_en:reg_state\|q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699262077774 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699262077774 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|Mux1~0  from: dataf  to: combout " "Cell: U0\|Mux1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699262077778 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|Mux4~0  from: datac  to: combout " "Cell: U0\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699262077778 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699262077778 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699262077778 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699262077778 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699262077778 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699262077790 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699262077822 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699262077822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.227 " "Worst-case setup slack is -7.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.227             -39.444 register3_r_en:reg_state\|q\[1\]  " "   -7.227             -39.444 register3_r_en:reg_state\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.692           -1039.225 clk  " "   -6.692           -1039.225 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.181             -70.596 fifo_ns:U0\|next_state\[1\]  " "   -6.181             -70.596 fifo_ns:U0\|next_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.956             -12.659 rd_en  " "   -4.956             -12.659 rd_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262077838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.686 " "Worst-case hold slack is -2.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.686             -15.421 clk  " "   -2.686             -15.421 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 rd_en  " "    0.741               0.000 rd_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 fifo_ns:U0\|next_state\[1\]  " "    0.819               0.000 fifo_ns:U0\|next_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856               0.000 register3_r_en:reg_state\|q\[1\]  " "    0.856               0.000 register3_r_en:reg_state\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262077838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699262077853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699262077853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -160.255 clk  " "   -0.394            -160.255 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 rd_en  " "    0.188               0.000 rd_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 fifo_ns:U0\|next_state\[1\]  " "    0.355               0.000 fifo_ns:U0\|next_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 register3_r_en:reg_state\|q\[1\]  " "    0.372               0.000 register3_r_en:reg_state\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262077853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262077853 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699262077885 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699262077917 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699262078942 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|Mux1~0  from: dataf  to: combout " "Cell: U0\|Mux1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699262078990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|Mux4~0  from: datac  to: combout " "Cell: U0\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699262078990 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699262078990 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699262078990 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699262079006 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699262079006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.075 " "Worst-case setup slack is -7.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.075             -38.904 register3_r_en:reg_state\|q\[1\]  " "   -7.075             -38.904 register3_r_en:reg_state\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.262            -976.844 clk  " "   -6.262            -976.844 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.143             -69.824 fifo_ns:U0\|next_state\[1\]  " "   -6.143             -69.824 fifo_ns:U0\|next_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.894             -12.198 rd_en  " "   -4.894             -12.198 rd_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262079006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.775 " "Worst-case hold slack is -2.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.775             -15.959 clk  " "   -2.775             -15.959 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 rd_en  " "    0.469               0.000 rd_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 fifo_ns:U0\|next_state\[1\]  " "    0.756               0.000 fifo_ns:U0\|next_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771               0.000 register3_r_en:reg_state\|q\[1\]  " "    0.771               0.000 register3_r_en:reg_state\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262079015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699262079021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699262079022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -171.369 clk  " "   -0.394            -171.369 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 rd_en  " "    0.180               0.000 rd_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 fifo_ns:U0\|next_state\[1\]  " "    0.344               0.000 fifo_ns:U0\|next_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 register3_r_en:reg_state\|q\[1\]  " "    0.346               0.000 register3_r_en:reg_state\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262079022 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699262079037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699262079163 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699262079886 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|Mux1~0  from: dataf  to: combout " "Cell: U0\|Mux1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699262079949 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|Mux4~0  from: datac  to: combout " "Cell: U0\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699262079949 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699262079949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699262079949 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699262079949 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699262079949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.407 " "Worst-case setup slack is -4.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.407            -600.414 clk  " "   -4.407            -600.414 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.078             -20.829 register3_r_en:reg_state\|q\[1\]  " "   -4.078             -20.829 register3_r_en:reg_state\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.192             -35.794 fifo_ns:U0\|next_state\[1\]  " "   -3.192             -35.794 fifo_ns:U0\|next_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.707              -7.833 rd_en  " "   -2.707              -7.833 rd_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262079965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.478 " "Worst-case hold slack is -1.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.478              -8.357 clk  " "   -1.478              -8.357 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 fifo_ns:U0\|next_state\[1\]  " "    0.478               0.000 fifo_ns:U0\|next_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 register3_r_en:reg_state\|q\[1\]  " "    0.569               0.000 register3_r_en:reg_state\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 rd_en  " "    0.689               0.000 rd_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262079965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699262079970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699262079970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.087 " "Worst-case minimum pulse width slack is -0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087             -23.983 clk  " "   -0.087             -23.983 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058              -0.250 rd_en  " "   -0.058              -0.250 rd_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 register3_r_en:reg_state\|q\[1\]  " "    0.375               0.000 register3_r_en:reg_state\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 fifo_ns:U0\|next_state\[1\]  " "    0.378               0.000 fifo_ns:U0\|next_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262079981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262079981 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699262079981 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|Mux1~0  from: dataf  to: combout " "Cell: U0\|Mux1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699262080107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U0\|Mux4~0  from: datac  to: combout " "Cell: U0\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699262080107 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699262080107 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699262080107 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699262080107 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699262080107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.755 " "Worst-case setup slack is -3.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.755             -19.183 register3_r_en:reg_state\|q\[1\]  " "   -3.755             -19.183 register3_r_en:reg_state\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.718            -481.869 clk  " "   -3.718            -481.869 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.946             -32.848 fifo_ns:U0\|next_state\[1\]  " "   -2.946             -32.848 fifo_ns:U0\|next_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.407              -6.854 rd_en  " "   -2.407              -6.854 rd_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262080123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.491 " "Worst-case hold slack is -1.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.491              -8.561 clk  " "   -1.491              -8.561 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 fifo_ns:U0\|next_state\[1\]  " "    0.420               0.000 fifo_ns:U0\|next_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 rd_en  " "    0.425               0.000 rd_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 register3_r_en:reg_state\|q\[1\]  " "    0.497               0.000 register3_r_en:reg_state\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262080123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699262080123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699262080123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.084 " "Worst-case minimum pulse width slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084             -23.582 clk  " "   -0.084             -23.582 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.170 rd_en  " "   -0.051              -0.170 rd_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 fifo_ns:U0\|next_state\[1\]  " "    0.393               0.000 fifo_ns:U0\|next_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 register3_r_en:reg_state\|q\[1\]  " "    0.400               0.000 register3_r_en:reg_state\|q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262080123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262080123 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699262081331 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699262081331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5236 " "Peak virtual memory: 5236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699262081386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 18:14:41 2023 " "Processing ended: Mon Nov 06 18:14:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699262081386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699262081386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699262081386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699262081386 ""}
