static int F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 = F_2 ( V_4 , L_1 ) ;\r\nif ( V_3 )\r\nreturn V_3 ;\r\nV_3 = F_3 ( V_4 , 1 ) ;\r\nif ( ! V_3 )\r\nreturn 0 ;\r\nF_4 ( V_4 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic void F_5 ( struct V_1 * V_2 )\r\n{\r\nF_4 ( V_4 ) ;\r\n}\r\nstatic int F_6 ( struct V_1 * V_2 , unsigned int V_5 )\r\n{\r\nF_7 ( V_4 , ! V_5 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_8 ( struct V_1 * V_2 )\r\n{\r\nint V_6 = F_2 ( V_7 , L_2 ) ;\r\nif ( V_6 )\r\ngoto V_8;\r\nV_6 = F_9 ( V_7 ) ;\r\nif ( V_6 )\r\ngoto V_9;\r\nreturn 0 ;\r\nV_9:\r\nF_4 ( V_7 ) ;\r\nV_8:\r\nreturn V_6 ;\r\n}\r\nstatic void F_10 ( struct V_1 * V_2 )\r\n{\r\nF_4 ( V_7 ) ;\r\n}\r\nstatic int F_11 ( void )\r\n{\r\nreturn F_12 ( V_7 ) == 2 ;\r\n}\r\nstatic void F_13 ( struct V_10 * V_11 , T_1 V_12 )\r\n{\r\nif ( V_12 & V_13 )\r\nF_14 ( & V_14 . V_2 , V_15 , 0 ) ;\r\nelse\r\nF_14 ( & V_14 . V_2 , V_15 , 1 ) ;\r\nif ( V_12 & V_16 )\r\nF_14 ( & V_14 . V_2 , V_17 , 0 ) ;\r\nelse\r\nF_14 ( & V_14 . V_2 , V_17 , 1 ) ;\r\n}\r\nstatic T_1 F_15 ( struct V_10 * V_11 )\r\n{\r\nint V_6 = V_18 ;\r\nunsigned int V_19 ;\r\nV_19 = F_16 ( & V_14 . V_2 , V_20 & V_21 ) ;\r\nif ( V_19 == - V_22 )\r\nreturn V_6 ;\r\nif ( V_19 & V_20 )\r\nV_6 |= V_23 ;\r\nif ( V_19 & V_21 )\r\nV_6 |= V_24 ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_17 ( struct V_25 * V_2 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int F_18 ( struct V_25 * V_2 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_19 ( void )\r\n{\r\nreturn F_20 ( & V_26 ) ;\r\n}\r\nstatic int F_21 ( void )\r\n{\r\nint V_3 = F_2 ( V_27 , L_3 ) ;\r\nif ( V_3 )\r\nreturn V_3 ;\r\nV_3 = F_3 ( V_27 , 1 ) ;\r\nif ( V_3 )\r\nF_4 ( V_27 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic void F_22 ( int V_28 )\r\n{\r\nF_7 ( V_27 , V_28 ) ;\r\n}\r\nstatic void F_23 ( void )\r\n{\r\nF_4 ( V_27 ) ;\r\n}\r\nstatic void T_2 F_24 ( void )\r\n{\r\nint V_6 = 0 ;\r\nV_29 = V_30 | V_31 | V_32 | V_33 |\r\nV_34 | V_35 ;\r\nV_36 = V_37 | V_38 | V_39 | V_40 | V_41 |\r\nV_42 | V_43 | V_44 | V_30 |\r\nV_31 | V_32 | V_45 |\r\nV_46 | V_47 |\r\nV_48 | V_35 ;\r\nV_49 = V_50 | V_51 | V_52 | V_53 | V_54 | V_55 |\r\nV_56 | V_57 | V_58 | V_59 | V_60 | V_61 |\r\nV_62 | V_63 | V_64 | V_65 | V_66 | V_67 ;\r\nV_68 = V_69 | V_70 | V_71 |\r\nV_72 | V_73 | V_74 ;\r\nV_75 = V_48 ;\r\nV_76 = V_77 | V_78 | V_79 | V_80 ;\r\nV_81 = V_82 ;\r\nV_83 |= V_46 ;\r\nV_84 [ 0 ] . V_85 = F_25 ( V_7 ) ;\r\nV_84 [ 0 ] . V_86 = F_25 ( V_7 ) ;\r\nF_26 () ;\r\nV_87 = & V_88 ;\r\nV_6 = F_27 ( V_89 , F_28 ( V_89 ) ) ;\r\nif ( V_6 ) {\r\nF_29 ( V_90 L_4 ) ;\r\n}\r\nF_30 ( & V_91 ) ;\r\nF_31 ( & V_92 , V_93 ,\r\nF_28 ( V_93 ) ) ;\r\nF_32 ( & V_94 ) ;\r\nF_33 ( & V_95 ) ;\r\nF_34 () ;\r\n}\r\nstatic void T_2 F_35 ( void )\r\n{\r\nF_36 () ;\r\nF_37 ( V_96 , F_28 ( V_96 ) ) ;\r\n#ifdef F_38\r\nF_39 ( & V_97 ) ;\r\n#endif\r\nF_40 ( 0 , 3 ) ;\r\nF_40 ( 1 , 1 ) ;\r\n}
