Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar 21 00:13:41 2023
| Host         : seankent running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[32]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[33]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[34]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[35]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[36]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[37]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[38]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/addr_reg[39]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[1]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[20]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[21]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[22]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[23]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[24]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[25]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[26]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[27]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[28]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[29]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[2]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[30]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[9]/Q (HIGH)

 There are 155 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/Q (HIGH)

 There are 155 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q (HIGH)

 There are 155 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 168 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.334       -1.501                     10                 5299        0.035        0.000                      0                 5299        4.500        0.000                       0                  2841  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.334       -1.501                     10                 5299        0.035        0.000                      0                 5299        4.500        0.000                       0                  2841  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -0.334ns,  Total Violation       -1.501ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.334ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.234ns  (logic 3.443ns (33.642%)  route 6.791ns (66.358%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.618     5.220    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X39Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/Q
                         net (fo=123, routed)         0.476     6.153    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_n_2
    SLICE_X41Y135        LUT2 (Prop_lut2_I0_O)        0.124     6.277 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294/O
                         net (fo=1, routed)           0.564     6.841    jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294_n_2
    SLICE_X39Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_67/O
                         net (fo=14, routed)          0.203     7.168    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0_1
    SLICE_X39Y135        LUT6 (Prop_lut6_I5_O)        0.124     7.292 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_66/O
                         net (fo=13, routed)          0.339     7.631    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_8
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6/O
                         net (fo=4, routed)           0.626     8.381    jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6_n_2
    SLICE_X35Y131        LUT6 (Prop_lut6_I4_O)        0.124     8.505 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_5/O
                         net (fo=19, routed)          0.528     9.033    jay__0/central_processing_unit__0/d_flip_flop__state/resp
    SLICE_X39Y132        LUT3 (Prop_lut3_I1_O)        0.124     9.157 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_42/O
                         net (fo=74, routed)          1.001    10.158    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_42_n_2
    SLICE_X36Y132        LUT6 (Prop_lut6_I1_O)        0.124    10.282 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_4/O
                         net (fo=37, routed)          0.786    11.068    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data[31]
    SLICE_X36Y135        LUT3 (Prop_lut3_I1_O)        0.124    11.192 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_66/O
                         net (fo=1, routed)           0.000    11.192    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_66_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.590 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.590    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_54_n_2
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.704 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.704    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_40_n_2
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.818 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.818    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_27_n_2
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.975 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_19/CO[1]
                         net (fo=9, routed)           0.407    12.382    jay__0/central_processing_unit__0/d_flip_flop__state/state__n42_in
    SLICE_X36Y139        LUT4 (Prop_lut4_I3_O)        0.329    12.711 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_47/O
                         net (fo=1, routed)           0.282    12.994    jay__0/central_processing_unit__0/d_flip_flop__state/state__n3
    SLICE_X35Y139        LUT6 (Prop_lut6_I4_O)        0.124    13.118 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_39/O
                         net (fo=1, routed)           0.151    13.269    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_39_n_2
    SLICE_X35Y139        LUT6 (Prop_lut6_I1_O)        0.124    13.393 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_23/O
                         net (fo=1, routed)           0.000    13.393    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_23_n_2
    SLICE_X35Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    13.605 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_i_8/O
                         net (fo=1, routed)           0.488    14.093    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_i_8_n_2
    SLICE_X39Y139        LUT6 (Prop_lut6_I1_O)        0.299    14.392 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__0/O
                         net (fo=1, routed)           0.607    15.000    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__0_n_2
    SLICE_X38Y138        LUT6 (Prop_lut6_I1_O)        0.124    15.124 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_1__3_comp/O
                         net (fo=1, routed)           0.331    15.454    jay__0/central_processing_unit__0/d_flip_flop__state/state__n[0]
    SLICE_X39Y137        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.498    14.920    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X39Y137        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X39Y137        FDRE (Setup_fdre_C_D)       -0.040    15.121    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -15.454    
  -------------------------------------------------------------------
                         slack                                 -0.334    

Slack (VIOLATED) :        -0.216ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.235ns  (logic 3.823ns (37.351%)  route 6.412ns (62.649%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=3 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.618     5.220    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X39Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/Q
                         net (fo=123, routed)         0.476     6.153    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_n_2
    SLICE_X41Y135        LUT2 (Prop_lut2_I0_O)        0.124     6.277 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294/O
                         net (fo=1, routed)           0.564     6.841    jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294_n_2
    SLICE_X39Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_67/O
                         net (fo=14, routed)          0.203     7.168    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0_1
    SLICE_X39Y135        LUT6 (Prop_lut6_I5_O)        0.124     7.292 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_66/O
                         net (fo=13, routed)          0.339     7.631    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_8
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6/O
                         net (fo=4, routed)           0.626     8.381    jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6_n_2
    SLICE_X35Y131        LUT6 (Prop_lut6_I4_O)        0.124     8.505 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_5/O
                         net (fo=19, routed)          0.374     8.879    jay__0/central_processing_unit__0/d_flip_flop__state/resp
    SLICE_X39Y131        LUT3 (Prop_lut3_I0_O)        0.124     9.003 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_40/O
                         net (fo=74, routed)          1.030    10.033    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_40_n_2
    SLICE_X38Y133        LUT6 (Prop_lut6_I5_O)        0.124    10.157 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[17]_i_3__1/O
                         net (fo=5, routed)           0.612    10.769    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data[17]
    SLICE_X35Y133        LUT3 (Prop_lut3_I0_O)        0.124    10.893 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_72/O
                         net (fo=1, routed)           0.000    10.893    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_72_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.443    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_59_n_2
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.557    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_45_n_2
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.671 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.671    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_32_n_2
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.785 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.785    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_24_n_2
    SLICE_X35Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.942 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_18/CO[1]
                         net (fo=6, routed)           0.581    12.523    jay__0/central_processing_unit__0/d_flip_flop__state/state__n5
    SLICE_X34Y137        LUT3 (Prop_lut3_I1_O)        0.329    12.852 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_11__1/O
                         net (fo=12, routed)          0.555    13.408    jay__0/central_processing_unit__0/d_flip_flop__state/data10[5]
    SLICE_X35Y137        LUT5 (Prop_lut5_I2_O)        0.149    13.557 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_22/O
                         net (fo=1, routed)           0.454    14.010    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_22_n_2
    SLICE_X39Y136        LUT6 (Prop_lut6_I1_O)        0.332    14.342 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_14/O
                         net (fo=1, routed)           0.000    14.342    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_14_n_2
    SLICE_X39Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    14.559 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_i_5__0/O
                         net (fo=4, routed)           0.597    15.157    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_i_5__0_n_2
    SLICE_X38Y137        LUT6 (Prop_lut6_I4_O)        0.299    15.456 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_1/O
                         net (fo=1, routed)           0.000    15.456    jay__0/central_processing_unit__0/d_flip_flop__state/state__n[2]
    SLICE_X38Y137        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.498    14.920    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X38Y137        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X38Y137        FDRE (Setup_fdre_C_D)        0.079    15.240    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -15.456    
  -------------------------------------------------------------------
                         slack                                 -0.216    

Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 3.590ns (35.525%)  route 6.516ns (64.475%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.618     5.220    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X39Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/Q
                         net (fo=123, routed)         0.476     6.153    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_n_2
    SLICE_X41Y135        LUT2 (Prop_lut2_I0_O)        0.124     6.277 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294/O
                         net (fo=1, routed)           0.564     6.841    jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294_n_2
    SLICE_X39Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_67/O
                         net (fo=14, routed)          0.203     7.168    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0_1
    SLICE_X39Y135        LUT6 (Prop_lut6_I5_O)        0.124     7.292 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_66/O
                         net (fo=13, routed)          0.339     7.631    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_8
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6/O
                         net (fo=4, routed)           0.626     8.381    jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6_n_2
    SLICE_X35Y131        LUT6 (Prop_lut6_I4_O)        0.124     8.505 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_5/O
                         net (fo=19, routed)          0.374     8.879    jay__0/central_processing_unit__0/d_flip_flop__state/resp
    SLICE_X39Y131        LUT3 (Prop_lut3_I0_O)        0.124     9.003 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_40/O
                         net (fo=74, routed)          1.030    10.033    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_40_n_2
    SLICE_X38Y133        LUT6 (Prop_lut6_I5_O)        0.124    10.157 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[17]_i_3__1/O
                         net (fo=5, routed)           0.612    10.769    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data[17]
    SLICE_X35Y133        LUT3 (Prop_lut3_I0_O)        0.124    10.893 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_72/O
                         net (fo=1, routed)           0.000    10.893    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_72_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.443    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_59_n_2
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.557    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_45_n_2
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.671 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.671    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_32_n_2
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.785 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.785    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_24_n_2
    SLICE_X35Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.942 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_18/CO[1]
                         net (fo=6, routed)           0.581    12.523    jay__0/central_processing_unit__0/d_flip_flop__state/state__n5
    SLICE_X34Y137        LUT3 (Prop_lut3_I1_O)        0.329    12.852 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_11__1/O
                         net (fo=12, routed)          0.479    13.331    jay__0/central_processing_unit__0/d_flip_flop__state/data10[5]
    SLICE_X39Y137        LUT6 (Prop_lut6_I4_O)        0.124    13.455 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_17/O
                         net (fo=1, routed)           0.311    13.766    jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_17_n_2
    SLICE_X40Y138        LUT6 (Prop_lut6_I4_O)        0.124    13.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_8/O
                         net (fo=1, routed)           0.000    13.890    jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_8_n_2
    SLICE_X40Y138        MUXF7 (Prop_muxf7_I1_O)      0.217    14.107 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_3/O
                         net (fo=1, routed)           0.455    14.562    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_3_n_2
    SLICE_X41Y138        LUT6 (Prop_lut6_I1_O)        0.299    14.861 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_1/O
                         net (fo=1, routed)           0.465    15.326    jay__0/central_processing_unit__0/d_flip_flop__state/state__n[7]
    SLICE_X38Y136        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.497    14.919    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X38Y136        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X38Y136        FDRE (Setup_fdre_C_D)       -0.028    15.132    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -15.326    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.175ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.178ns  (logic 3.823ns (37.562%)  route 6.355ns (62.438%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=3 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.618     5.220    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X39Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/Q
                         net (fo=123, routed)         0.476     6.153    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_n_2
    SLICE_X41Y135        LUT2 (Prop_lut2_I0_O)        0.124     6.277 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294/O
                         net (fo=1, routed)           0.564     6.841    jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294_n_2
    SLICE_X39Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_67/O
                         net (fo=14, routed)          0.203     7.168    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0_1
    SLICE_X39Y135        LUT6 (Prop_lut6_I5_O)        0.124     7.292 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_66/O
                         net (fo=13, routed)          0.339     7.631    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_8
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6/O
                         net (fo=4, routed)           0.626     8.381    jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6_n_2
    SLICE_X35Y131        LUT6 (Prop_lut6_I4_O)        0.124     8.505 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_5/O
                         net (fo=19, routed)          0.374     8.879    jay__0/central_processing_unit__0/d_flip_flop__state/resp
    SLICE_X39Y131        LUT3 (Prop_lut3_I0_O)        0.124     9.003 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_40/O
                         net (fo=74, routed)          1.030    10.033    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_40_n_2
    SLICE_X38Y133        LUT6 (Prop_lut6_I5_O)        0.124    10.157 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[17]_i_3__1/O
                         net (fo=5, routed)           0.612    10.769    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data[17]
    SLICE_X35Y133        LUT3 (Prop_lut3_I0_O)        0.124    10.893 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_72/O
                         net (fo=1, routed)           0.000    10.893    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_72_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.443    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_59_n_2
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.557    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_45_n_2
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.671 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.671    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_32_n_2
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.785 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.785    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_24_n_2
    SLICE_X35Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.942 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_18/CO[1]
                         net (fo=6, routed)           0.581    12.523    jay__0/central_processing_unit__0/d_flip_flop__state/state__n5
    SLICE_X34Y137        LUT3 (Prop_lut3_I1_O)        0.329    12.852 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_11__1/O
                         net (fo=12, routed)          0.555    13.408    jay__0/central_processing_unit__0/d_flip_flop__state/data10[5]
    SLICE_X35Y137        LUT5 (Prop_lut5_I2_O)        0.149    13.557 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_22/O
                         net (fo=1, routed)           0.454    14.010    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_22_n_2
    SLICE_X39Y136        LUT6 (Prop_lut6_I1_O)        0.332    14.342 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_14/O
                         net (fo=1, routed)           0.000    14.342    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_14_n_2
    SLICE_X39Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    14.559 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_i_5__0/O
                         net (fo=4, routed)           0.540    15.099    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_i_5__0_n_2
    SLICE_X34Y136        LUT6 (Prop_lut6_I4_O)        0.299    15.398 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    15.398    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep__0_i_1_n_2
    SLICE_X34Y136        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.498    14.920    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X34Y136        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X34Y136        FDRE (Setup_fdre_C_D)        0.079    15.223    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 -0.175    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.005ns  (logic 2.932ns (29.304%)  route 7.073ns (70.696%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT3=2 LUT6=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.618     5.220    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X39Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/Q
                         net (fo=123, routed)         0.476     6.153    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_n_2
    SLICE_X41Y135        LUT2 (Prop_lut2_I0_O)        0.124     6.277 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294/O
                         net (fo=1, routed)           0.564     6.841    jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294_n_2
    SLICE_X39Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_67/O
                         net (fo=14, routed)          0.203     7.168    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0_1
    SLICE_X39Y135        LUT6 (Prop_lut6_I5_O)        0.124     7.292 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_66/O
                         net (fo=13, routed)          0.339     7.631    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_8
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6/O
                         net (fo=4, routed)           0.626     8.381    jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6_n_2
    SLICE_X35Y131        LUT6 (Prop_lut6_I4_O)        0.124     8.505 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_5/O
                         net (fo=19, routed)          0.528     9.033    jay__0/central_processing_unit__0/d_flip_flop__state/resp
    SLICE_X39Y132        LUT3 (Prop_lut3_I1_O)        0.124     9.157 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_42/O
                         net (fo=74, routed)          1.001    10.158    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_42_n_2
    SLICE_X36Y132        LUT6 (Prop_lut6_I1_O)        0.124    10.282 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_4/O
                         net (fo=37, routed)          0.786    11.068    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data[31]
    SLICE_X36Y135        LUT3 (Prop_lut3_I1_O)        0.124    11.192 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_66/O
                         net (fo=1, routed)           0.000    11.192    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_66_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.590 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.590    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_54_n_2
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.704 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.704    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_40_n_2
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.818 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.818    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_27_n_2
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.975 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_19/CO[1]
                         net (fo=9, routed)           0.550    12.525    jay__0/central_processing_unit__0/d_flip_flop__state/state__n42_in
    SLICE_X39Y139        LUT2 (Prop_lut2_I0_O)        0.329    12.854 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_18/O
                         net (fo=3, routed)           0.606    13.460    jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_18_n_2
    SLICE_X32Y139        LUT6 (Prop_lut6_I4_O)        0.124    13.584 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_9__0/O
                         net (fo=1, routed)           0.472    14.056    jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_9__0_n_2
    SLICE_X32Y138        LUT6 (Prop_lut6_I0_O)        0.124    14.180 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_4/O
                         net (fo=1, routed)           0.421    14.601    jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_4_n_2
    SLICE_X32Y136        LUT6 (Prop_lut6_I3_O)        0.124    14.725 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_1/O
                         net (fo=1, routed)           0.501    15.226    jay__0/central_processing_unit__0/d_flip_flop__state/state__n[6]
    SLICE_X39Y137        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.498    14.920    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X39Y137        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X39Y137        FDRE (Setup_fdre_C_D)       -0.081    15.080    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -15.226    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.998ns  (logic 3.198ns (31.985%)  route 6.800ns (68.015%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT3=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.618     5.220    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X39Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/Q
                         net (fo=123, routed)         0.476     6.153    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_n_2
    SLICE_X41Y135        LUT2 (Prop_lut2_I0_O)        0.124     6.277 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294/O
                         net (fo=1, routed)           0.564     6.841    jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294_n_2
    SLICE_X39Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_67/O
                         net (fo=14, routed)          0.203     7.168    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0_1
    SLICE_X39Y135        LUT6 (Prop_lut6_I5_O)        0.124     7.292 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_66/O
                         net (fo=13, routed)          0.339     7.631    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_8
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6/O
                         net (fo=4, routed)           0.626     8.381    jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6_n_2
    SLICE_X35Y131        LUT6 (Prop_lut6_I4_O)        0.124     8.505 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_5/O
                         net (fo=19, routed)          0.374     8.879    jay__0/central_processing_unit__0/d_flip_flop__state/resp
    SLICE_X39Y131        LUT3 (Prop_lut3_I0_O)        0.124     9.003 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_40/O
                         net (fo=74, routed)          1.030    10.033    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_40_n_2
    SLICE_X38Y133        LUT6 (Prop_lut6_I5_O)        0.124    10.157 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[17]_i_3__1/O
                         net (fo=5, routed)           0.612    10.769    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data[17]
    SLICE_X35Y133        LUT3 (Prop_lut3_I0_O)        0.124    10.893 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_72/O
                         net (fo=1, routed)           0.000    10.893    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_72_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.443    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_59_n_2
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.557    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_45_n_2
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.671 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.671    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_32_n_2
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.785 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.785    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_24_n_2
    SLICE_X35Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.942 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_18/CO[1]
                         net (fo=6, routed)           0.581    12.523    jay__0/central_processing_unit__0/d_flip_flop__state/state__n5
    SLICE_X34Y137        LUT3 (Prop_lut3_I1_O)        0.329    12.852 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_11__1/O
                         net (fo=12, routed)          0.634    13.487    jay__0/central_processing_unit__0/d_flip_flop__state/data10[5]
    SLICE_X40Y138        LUT6 (Prop_lut6_I4_O)        0.124    13.611 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_16/O
                         net (fo=1, routed)           0.433    14.044    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_16_n_2
    SLICE_X42Y138        LUT6 (Prop_lut6_I5_O)        0.124    14.168 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_5/O
                         net (fo=2, routed)           0.595    14.763    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_5_n_2
    SLICE_X40Y137        LUT6 (Prop_lut6_I5_O)        0.124    14.887 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_1__2/O
                         net (fo=1, routed)           0.332    15.219    jay__0/central_processing_unit__0/d_flip_flop__state/state__n[4]
    SLICE_X39Y136        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.497    14.919    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X39Y136        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X39Y136        FDRE (Setup_fdre_C_D)       -0.081    15.079    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -15.219    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.118ns  (logic 3.823ns (37.782%)  route 6.295ns (62.218%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=3 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.618     5.220    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X39Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/Q
                         net (fo=123, routed)         0.476     6.153    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_n_2
    SLICE_X41Y135        LUT2 (Prop_lut2_I0_O)        0.124     6.277 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294/O
                         net (fo=1, routed)           0.564     6.841    jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294_n_2
    SLICE_X39Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_67/O
                         net (fo=14, routed)          0.203     7.168    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0_1
    SLICE_X39Y135        LUT6 (Prop_lut6_I5_O)        0.124     7.292 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_66/O
                         net (fo=13, routed)          0.339     7.631    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_8
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6/O
                         net (fo=4, routed)           0.626     8.381    jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6_n_2
    SLICE_X35Y131        LUT6 (Prop_lut6_I4_O)        0.124     8.505 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_5/O
                         net (fo=19, routed)          0.374     8.879    jay__0/central_processing_unit__0/d_flip_flop__state/resp
    SLICE_X39Y131        LUT3 (Prop_lut3_I0_O)        0.124     9.003 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_40/O
                         net (fo=74, routed)          1.030    10.033    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_40_n_2
    SLICE_X38Y133        LUT6 (Prop_lut6_I5_O)        0.124    10.157 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[17]_i_3__1/O
                         net (fo=5, routed)           0.612    10.769    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data[17]
    SLICE_X35Y133        LUT3 (Prop_lut3_I0_O)        0.124    10.893 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_72/O
                         net (fo=1, routed)           0.000    10.893    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_72_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.443    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_59_n_2
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.557    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_45_n_2
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.671 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.671    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_32_n_2
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.785 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.785    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_24_n_2
    SLICE_X35Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.942 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_18/CO[1]
                         net (fo=6, routed)           0.581    12.523    jay__0/central_processing_unit__0/d_flip_flop__state/state__n5
    SLICE_X34Y137        LUT3 (Prop_lut3_I1_O)        0.329    12.852 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_11__1/O
                         net (fo=12, routed)          0.555    13.408    jay__0/central_processing_unit__0/d_flip_flop__state/data10[5]
    SLICE_X35Y137        LUT5 (Prop_lut5_I2_O)        0.149    13.557 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_22/O
                         net (fo=1, routed)           0.454    14.010    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_22_n_2
    SLICE_X39Y136        LUT6 (Prop_lut6_I1_O)        0.332    14.342 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_14/O
                         net (fo=1, routed)           0.000    14.342    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_14_n_2
    SLICE_X39Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    14.559 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_i_5__0/O
                         net (fo=4, routed)           0.480    15.040    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_i_5__0_n_2
    SLICE_X38Y136        LUT6 (Prop_lut6_I4_O)        0.299    15.339 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    15.339    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep_i_1_n_2
    SLICE_X38Y136        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.497    14.919    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X38Y136        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X38Y136        FDRE (Setup_fdre_C_D)        0.081    15.241    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                         -15.339    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 3.823ns (37.823%)  route 6.284ns (62.177%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=3 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.618     5.220    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X39Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/Q
                         net (fo=123, routed)         0.476     6.153    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_n_2
    SLICE_X41Y135        LUT2 (Prop_lut2_I0_O)        0.124     6.277 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294/O
                         net (fo=1, routed)           0.564     6.841    jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294_n_2
    SLICE_X39Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_67/O
                         net (fo=14, routed)          0.203     7.168    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0_1
    SLICE_X39Y135        LUT6 (Prop_lut6_I5_O)        0.124     7.292 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_66/O
                         net (fo=13, routed)          0.339     7.631    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_8
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6/O
                         net (fo=4, routed)           0.626     8.381    jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6_n_2
    SLICE_X35Y131        LUT6 (Prop_lut6_I4_O)        0.124     8.505 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_5/O
                         net (fo=19, routed)          0.374     8.879    jay__0/central_processing_unit__0/d_flip_flop__state/resp
    SLICE_X39Y131        LUT3 (Prop_lut3_I0_O)        0.124     9.003 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_40/O
                         net (fo=74, routed)          1.030    10.033    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_40_n_2
    SLICE_X38Y133        LUT6 (Prop_lut6_I5_O)        0.124    10.157 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[17]_i_3__1/O
                         net (fo=5, routed)           0.612    10.769    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data[17]
    SLICE_X35Y133        LUT3 (Prop_lut3_I0_O)        0.124    10.893 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_72/O
                         net (fo=1, routed)           0.000    10.893    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_72_n_2
    SLICE_X35Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.443 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.443    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_59_n_2
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.557 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.557    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_45_n_2
    SLICE_X35Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.671 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.671    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_32_n_2
    SLICE_X35Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.785 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    11.785    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_24_n_2
    SLICE_X35Y137        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.942 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_18/CO[1]
                         net (fo=6, routed)           0.581    12.523    jay__0/central_processing_unit__0/d_flip_flop__state/state__n5
    SLICE_X34Y137        LUT3 (Prop_lut3_I1_O)        0.329    12.852 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_11__1/O
                         net (fo=12, routed)          0.555    13.408    jay__0/central_processing_unit__0/d_flip_flop__state/data10[5]
    SLICE_X35Y137        LUT5 (Prop_lut5_I2_O)        0.149    13.557 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_22/O
                         net (fo=1, routed)           0.454    14.010    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_22_n_2
    SLICE_X39Y136        LUT6 (Prop_lut6_I1_O)        0.332    14.342 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_14/O
                         net (fo=1, routed)           0.000    14.342    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_14_n_2
    SLICE_X39Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    14.559 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_i_5__0/O
                         net (fo=4, routed)           0.469    15.029    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_i_5__0_n_2
    SLICE_X38Y136        LUT6 (Prop_lut6_I4_O)        0.299    15.328 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    15.328    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep__1_i_1_n_2
    SLICE_X38Y136        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.497    14.919    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X38Y136        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X38Y136        FDRE (Setup_fdre_C_D)        0.077    15.237    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -15.328    
  -------------------------------------------------------------------
                         slack                                 -0.091    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 3.319ns (32.847%)  route 6.785ns (67.153%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.618     5.220    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X39Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/Q
                         net (fo=123, routed)         0.476     6.153    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_n_2
    SLICE_X41Y135        LUT2 (Prop_lut2_I0_O)        0.124     6.277 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294/O
                         net (fo=1, routed)           0.564     6.841    jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_294_n_2
    SLICE_X39Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.965 r  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_67/O
                         net (fo=14, routed)          0.203     7.168    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0_1
    SLICE_X39Y135        LUT6 (Prop_lut6_I5_O)        0.124     7.292 f  jay__0/central_processing_unit__0/d_flip_flop__state/blk_mem_gen_0__0_i_66/O
                         net (fo=13, routed)          0.339     7.631    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_8
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.124     7.755 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6/O
                         net (fo=4, routed)           0.626     8.381    jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_6_n_2
    SLICE_X35Y131        LUT6 (Prop_lut6_I4_O)        0.124     8.505 r  jay__0/central_processing_unit__0/d_flip_flop__state/state__n_reg[1]_i_5/O
                         net (fo=19, routed)          0.528     9.033    jay__0/central_processing_unit__0/d_flip_flop__state/resp
    SLICE_X39Y132        LUT3 (Prop_lut3_I1_O)        0.124     9.157 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_42/O
                         net (fo=74, routed)          1.001    10.158    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_42_n_2
    SLICE_X36Y132        LUT6 (Prop_lut6_I1_O)        0.124    10.282 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_4/O
                         net (fo=37, routed)          0.786    11.068    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data[31]
    SLICE_X36Y135        LUT3 (Prop_lut3_I1_O)        0.124    11.192 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_66/O
                         net (fo=1, routed)           0.000    11.192    jay__0/central_processing_unit__0/d_flip_flop__state/q[4]_i_66_n_2
    SLICE_X36Y135        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.590 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.590    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_54_n_2
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.704 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.704    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_40_n_2
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.818 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.818    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_27_n_2
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.975 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_i_19/CO[1]
                         net (fo=9, routed)           0.579    12.554    jay__0/central_processing_unit__0/d_flip_flop__state/state__n42_in
    SLICE_X38Y140        LUT6 (Prop_lut6_I0_O)        0.329    12.883 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_i_29/O
                         net (fo=3, routed)           0.455    13.338    jay__0/central_processing_unit__0/d_flip_flop__state/data10[1]
    SLICE_X40Y139        LUT6 (Prop_lut6_I4_O)        0.124    13.462 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_i_20/O
                         net (fo=1, routed)           0.622    14.084    jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_i_20_n_2
    SLICE_X40Y139        LUT6 (Prop_lut6_I3_O)        0.124    14.208 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_i_9__0/O
                         net (fo=1, routed)           0.000    14.208    jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_i_9__0_n_2
    SLICE_X40Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    14.420 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_i_4__0/O
                         net (fo=3, routed)           0.606    15.026    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_i_4__0_n_2
    SLICE_X38Y136        LUT6 (Prop_lut6_I4_O)        0.299    15.325 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    15.325    jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_rep__0_i_1_n_2
    SLICE_X38Y136        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.497    14.919    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X38Y136        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X38Y136        FDRE (Setup_fdre_C_D)        0.079    15.239    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 1.789ns (19.502%)  route 7.385ns (80.498%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.619     5.221    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X39Y137        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y137        FDRE (Prop_fdre_C_Q)         0.419     5.640 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=182, routed)         0.904     6.545    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X30Y136        LUT2 (Prop_lut2_I1_O)        0.299     6.844 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_44/O
                         net (fo=1, routed)           0.802     7.646    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_44_n_2
    SLICE_X30Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.770 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29/O
                         net (fo=1, routed)           0.299     8.068    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_29_n_2
    SLICE_X29Y135        LUT5 (Prop_lut5_I4_O)        0.124     8.192 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_15/O
                         net (fo=5, routed)           0.506     8.699    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_1
    SLICE_X28Y135        LUT2 (Prop_lut2_I1_O)        0.124     8.823 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12/O
                         net (fo=3, routed)           0.949     9.772    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_12_n_2
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124     9.896 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4/O
                         net (fo=281, routed)         1.492    11.388    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/rf__addr[2]
    SLICE_X29Y150        MUXF7 (Prop_muxf7_S_O)       0.276    11.664 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/blk_mem_gen_0__0_i_105/O
                         net (fo=1, routed)           0.859    12.522    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/blk_mem_gen_0__0_i_105_n_2
    SLICE_X29Y150        LUT6 (Prop_lut6_I0_O)        0.299    12.821 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/blk_mem_gen_0__0_i_19/O
                         net (fo=3, routed)           1.574    14.395    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y27         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        1.534    14.956    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y27         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.188    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB36_X1Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.372    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                         -14.395    
  -------------------------------------------------------------------
                         slack                                 -0.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.561     1.480    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X46Y149        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/Q
                         net (fo=2, routed)           0.149     1.794    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_4[59]
    SLICE_X46Y149        LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[59]_i_2__1/O
                         net (fo=1, routed)           0.000     1.839    jay__0/central_processing_unit__0/d_flip_flop__state/q[59]_i_2__1_n_2
    SLICE_X46Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.948 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_2
    SLICE_X46Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.001 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[60]
    SLICE_X46Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.918     2.083    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X46Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[60]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X46Y150        FDRE (Hold_fdre_C_D)         0.134     1.967    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.561     1.480    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X46Y149        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/Q
                         net (fo=2, routed)           0.149     1.794    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_4[59]
    SLICE_X46Y149        LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[59]_i_2__1/O
                         net (fo=1, routed)           0.000     1.839    jay__0/central_processing_unit__0/d_flip_flop__state/q[59]_i_2__1_n_2
    SLICE_X46Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.948 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_2
    SLICE_X46Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.014 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.014    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[62]
    SLICE_X46Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.918     2.083    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X46Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X46Y150        FDRE (Hold_fdre_C_D)         0.134     1.967    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.962%)  route 0.246ns (54.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.560     1.479    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X50Y149        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y149        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[43]/Q
                         net (fo=4, routed)           0.246     1.889    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[43]
    SLICE_X56Y147        LUT6 (Prop_lut6_I5_O)        0.045     1.934 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[43]_i_1/O
                         net (fo=1, routed)           0.000     1.934    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[43]
    SLICE_X56Y147        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.830     1.995    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X56Y147        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[43]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X56Y147        FDRE (Hold_fdre_C_D)         0.121     1.865    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.071%)  route 0.150ns (26.929%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.561     1.480    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X46Y149        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/Q
                         net (fo=2, routed)           0.149     1.794    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_4[59]
    SLICE_X46Y149        LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[59]_i_2__1/O
                         net (fo=1, routed)           0.000     1.839    jay__0/central_processing_unit__0/d_flip_flop__state/q[59]_i_2__1_n_2
    SLICE_X46Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.948 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_2
    SLICE_X46Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.037 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[61]
    SLICE_X46Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.918     2.083    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X46Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X46Y150        FDRE (Hold_fdre_C_D)         0.134     1.967    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.167%)  route 0.150ns (26.833%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.561     1.480    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X46Y149        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y149        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[59]/Q
                         net (fo=2, routed)           0.149     1.794    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_4[59]
    SLICE_X46Y149        LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[59]_i_2__1/O
                         net (fo=1, routed)           0.000     1.839    jay__0/central_processing_unit__0/d_flip_flop__state/q[59]_i_2__1_n_2
    SLICE_X46Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.948 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.948    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_2
    SLICE_X46Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.039 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.039    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[63]
    SLICE_X46Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.918     2.083    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X46Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X46Y150        FDRE (Hold_fdre_C_D)         0.134     1.967    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.561     1.480    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X47Y149        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[56]/Q
                         net (fo=2, routed)           0.168     1.790    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]
    SLICE_X47Y149        LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[56]_i_5__0/O
                         net (fo=1, routed)           0.000     1.835    jay__0/central_processing_unit__0/d_flip_flop__state/q[56]_i_5__0_n_2
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.987 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1_n_2
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.041 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.041    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]_0[0]
    SLICE_X47Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.918     2.083    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X47Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[60]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X47Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.463%)  route 0.169ns (29.537%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.561     1.480    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X47Y149        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[56]/Q
                         net (fo=2, routed)           0.168     1.790    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]
    SLICE_X47Y149        LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[56]_i_5__0/O
                         net (fo=1, routed)           0.000     1.835    jay__0/central_processing_unit__0/d_flip_flop__state/q[56]_i_5__0_n_2
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.987 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1_n_2
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.052 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.052    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]_0[2]
    SLICE_X47Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.918     2.083    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X47Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[62]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X47Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.561     1.480    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X47Y149        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[56]/Q
                         net (fo=2, routed)           0.168     1.790    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]
    SLICE_X47Y149        LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[56]_i_5__0/O
                         net (fo=1, routed)           0.000     1.835    jay__0/central_processing_unit__0/d_flip_flop__state/q[56]_i_5__0_n_2
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.987 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1_n_2
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.077 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.077    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]_0[1]
    SLICE_X47Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.918     2.083    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X47Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[61]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X47Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.561     1.480    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X47Y149        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[56]/Q
                         net (fo=2, routed)           0.168     1.790    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]
    SLICE_X47Y149        LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[56]_i_5__0/O
                         net (fo=1, routed)           0.000     1.835    jay__0/central_processing_unit__0/d_flip_flop__state/q[56]_i_5__0_n_2
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.987 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1_n_2
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.077 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.077    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]_0[3]
    SLICE_X47Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.918     2.083    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X47Y150        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X47Y150        FDRE (Hold_fdre_C_D)         0.105     1.938    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.327%)  route 0.351ns (62.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.560     1.479    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X50Y147        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[42]/Q
                         net (fo=4, routed)           0.351     1.994    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[42]
    SLICE_X53Y141        LUT6 (Prop_lut6_I5_O)        0.045     2.039 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[42]_i_1/O
                         net (fo=1, routed)           0.000     2.039    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[42]
    SLICE_X53Y141        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2840, routed)        0.826     1.992    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X53Y141        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[42]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X53Y141        FDRE (Hold_fdre_C_D)         0.092     1.833    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y25   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y25   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y26   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y26   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y28   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y28   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y27   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y27   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y28   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y28   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y131  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__2/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y140  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y142  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[53]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y142  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[55]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y144  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[62]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y141  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[58]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y141  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[59]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y141  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[60]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y142  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[61]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y142  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[62]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y150  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtval__mtval/q_reg[35]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y149  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtval__mtval/q_reg[37]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y149  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtval__mtval/q_reg[44]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y149  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtval__mtval/q_reg[45]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y149  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtval__mtval/q_reg[46]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y156  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__12/q_reg[52]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y157  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__12/q_reg[61]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y157  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__2/q_reg[47]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y132  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y149  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtval__mtval/q_reg[48]/C



