ncverilog(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
file: ../src/au_inv_tb.v
	module worklib.au_inv_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  au dut (
       |
ncelab: *W,CUVWSP (../src/au_inv_tb.v,38|7): 2 output ports were not connected:
ncelab: (../src/au.v,148): result_comb
ncelab: (../src/au.v,149): result_comb_valid

	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.au_inv_tb:v <0x52e3654b>
			streams:   9, words: 29153
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:              54      54
		Scalar wires:           11       -
		Vectored wires:         28       -
		Always blocks:           7       7
		Initial blocks:          2       2
		Cont. assignments:      25      27
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.au_inv_tb:v
Loading snapshot worklib.au_inv_tb:v .................... Done
ncsim> source /CMC/tools/cadence/INCISIVE15.20.079_lnx86/tools/inca/files/ncsimrc
ncsim> run
========================================
AU Multiplicative Inverse (DIV) Test
Per paper: ~24 clock cycles per inverse
Format: Q9.14 sign-magnitude
========================================

--- Integer Divisions ---

Test: 1 / 1
  Expected: 1.000000
  Got:      1.000000 (0x004000)
  Error:    0.00%, Cycles: 26
  PASS

Test: 1 / 2
  Expected: 0.500000
  Got:      0.500000 (0x002000)
  Error:    0.00%, Cycles: 26
  PASS

Test: 1 / 4
  Expected: 0.250000
  Got:      0.250000 (0x001000)
  Error:    0.00%, Cycles: 26
  PASS

Test: 2 / 4
  Expected: 0.500000
  Got:      0.500000 (0x002000)
  Error:    0.00%, Cycles: 26
  PASS

Test: 3 / 2
  Expected: 1.500000
  Got:      1.500000 (0x006000)
  Error:    0.00%, Cycles: 26
  PASS

--- Signed Divisions ---

Test: 1 / -2
  Expected: -0.500000
  Got:      -0.500000 (0x802000)
  Error:    -0.00%, Cycles: 26
  PASS

Test: -1 / 2
  Expected: -0.500000
  Got:      -0.500000 (0x802000)
  Error:    -0.00%, Cycles: 26
  PASS

Test: -4 / 2
  Expected: -2.000000
  Got:      -2.000000 (0x808000)
  Error:    -0.00%, Cycles: 26
  PASS

--- Fractional Divisions (KF-critical) ---

Test: 1.0100 / 1.1100
  Expected: 0.909910
  Got:      0.909851 (0x003a3b)
  Error:    -0.01%, Cycles: 26
  PASS

Test: 0.5000 / 1.5000
  Expected: 0.333333
  Got:      0.333313 (0x001555)
  Error:    -0.01%, Cycles: 26
  PASS

Test: 2.5000 / 3.0000
  Expected: 0.833333
  Got:      0.833252 (0x003554)
  Error:    -0.01%, Cycles: 26
  PASS

========================================
Test Summary
========================================
  Passed: 11
  Failed: 0
  ALL TESTS PASSED!
========================================

Simulation complete via $finish(1) at time 3125 NS + 0
../src/au_inv_tb.v:227     $finish;
ncsim> exit
