<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_d_m_a___stream___type_def" xml:lang="en-US">
<title>DMA_Stream_TypeDef Struct Reference</title>
<indexterm><primary>DMA_Stream_TypeDef</primary></indexterm>
<para>

<para>DMA Controller. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f4xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_m_a___stream___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_m_a___stream___type_def_1af60258ad5a25addc1e8969665d0c1731">NDTR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_m_a___stream___type_def_1aef55be3d948c22dd32a97e8d4f8761fd">PAR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_m_a___stream___type_def_1a63b4d166f4ab5024db6b493a7ab7b640">M0AR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_m_a___stream___type_def_1aee7782244ceb4791d9a3891804ac47ac">M1AR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_d_m_a___stream___type_def_1a5d5cc7f32884945503dd29f8f6cbb415">FCR</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>DMA Controller. </para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_d_m_a___stream___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR</title>
<indexterm><primary>CR</primary><secondary>DMA_Stream_TypeDef</secondary></indexterm>
<indexterm><primary>DMA_Stream_TypeDef</primary><secondary>CR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR</computeroutput></para>
<para>DMA stream x configuration register <?linebreak?> </para>
</section>
<anchor xml:id="_struct_d_m_a___stream___type_def_1a5d5cc7f32884945503dd29f8f6cbb415"/><section>
    <title>FCR</title>
<indexterm><primary>FCR</primary><secondary>DMA_Stream_TypeDef</secondary></indexterm>
<indexterm><primary>DMA_Stream_TypeDef</primary><secondary>FCR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t FCR</computeroutput></para>
<para>DMA stream x FIFO control register <?linebreak?> </para>
</section>
<anchor xml:id="_struct_d_m_a___stream___type_def_1a63b4d166f4ab5024db6b493a7ab7b640"/><section>
    <title>M0AR</title>
<indexterm><primary>M0AR</primary><secondary>DMA_Stream_TypeDef</secondary></indexterm>
<indexterm><primary>DMA_Stream_TypeDef</primary><secondary>M0AR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t M0AR</computeroutput></para>
<para>DMA stream x memory 0 address register <?linebreak?> </para>
</section>
<anchor xml:id="_struct_d_m_a___stream___type_def_1aee7782244ceb4791d9a3891804ac47ac"/><section>
    <title>M1AR</title>
<indexterm><primary>M1AR</primary><secondary>DMA_Stream_TypeDef</secondary></indexterm>
<indexterm><primary>DMA_Stream_TypeDef</primary><secondary>M1AR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t M1AR</computeroutput></para>
<para>DMA stream x memory 1 address register <?linebreak?> </para>
</section>
<anchor xml:id="_struct_d_m_a___stream___type_def_1af60258ad5a25addc1e8969665d0c1731"/><section>
    <title>NDTR</title>
<indexterm><primary>NDTR</primary><secondary>DMA_Stream_TypeDef</secondary></indexterm>
<indexterm><primary>DMA_Stream_TypeDef</primary><secondary>NDTR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t NDTR</computeroutput></para>
<para>DMA stream x number of data register <?linebreak?> </para>
</section>
<anchor xml:id="_struct_d_m_a___stream___type_def_1aef55be3d948c22dd32a97e8d4f8761fd"/><section>
    <title>PAR</title>
<indexterm><primary>PAR</primary><secondary>DMA_Stream_TypeDef</secondary></indexterm>
<indexterm><primary>DMA_Stream_TypeDef</primary><secondary>PAR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PAR</computeroutput></para>
<para>DMA stream x peripheral address register </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_stm32f4xx_8h">stm32f4xx.h</link></section>
</section>
