
---------- Begin Simulation Statistics ----------
simSeconds                                   0.049529                       # Number of seconds simulated (Second)
simTicks                                  49528908180                       # Number of ticks simulated (Tick)
finalTick                                 49528908180                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    727.54                       # Real time elapsed on the host (Second)
hostTickRate                                 68077517                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     802348                       # Number of bytes of host memory used (Byte)
simInsts                                    417348047                       # Number of instructions simulated (Count)
simOps                                      417350092                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   573645                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     573648                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       142289527                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      130881554                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    2962                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     130032636                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  5072                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             1232302                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          1013754                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                549                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          142198839                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.914442                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.163181                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 68093176     47.89%     47.89% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 41148646     28.94%     76.82% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 16926685     11.90%     88.73% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 12163601      8.55%     97.28% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  1895444      1.33%     98.61% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1358034      0.96%     99.57% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   259588      0.18%     99.75% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   218977      0.15%     99.91% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   134688      0.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            142198839                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  18317      0.05%      0.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult              12919408     37.52%     37.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv               20982971     60.93%     98.50% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                   18      0.00%     98.50% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     98.50% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     98.50% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult               31022      0.09%     98.59% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                 9106      0.03%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                1278      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                472740      1.37%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1003      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              117      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite              10      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         1378      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     57808628     44.46%     44.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      1328630      1.02%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv      2114763      1.63%     47.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd     11678201      8.98%     56.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp           11      0.00%     56.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt       262181      0.20%     56.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult     11416813      8.78%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv       291849      0.22%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc       729092      0.56%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            1      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      6126788      4.71%     70.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      2129135      1.64%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     24174260     18.59%     90.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite     11970906      9.21%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     130032636                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.913860                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                           34435990                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.264826                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               315616969                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               69931203                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       69335765                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                121088204                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                62186230                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        60465063                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  103902383                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    60564865                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        129813073                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     30246270                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                   219563                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          44346040                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                      17527683                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    14099770                       # Number of stores executed (Count)
system.cpu0.numRate                          0.912316                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                            674                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                          90688                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                     6445935                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                  129651591                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    129652213                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.097476                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.097476                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.911182                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.911182                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 130195836                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 50474175                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   60202431                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  48494855                       # Number of floating regfile writes (Count)
system.cpu0.miscRegfileReads                108492747                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                24376099                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      31045371                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     14110472                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads     26604212                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores     13381332                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups               22659998                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted         20519204                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect           760552                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups            19375657                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits               19373613                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999895                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                 796088                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups            415                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits                83                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             332                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          117                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        1229031                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           2413                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           760065                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    141413055                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.916833                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.415339                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       75491683     53.38%     53.38% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       26153304     18.49%     71.88% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       33321096     23.56%     95.44% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1848481      1.31%     96.75% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         990512      0.70%     97.45% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         282362      0.20%     97.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         169038      0.12%     97.77% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         329444      0.23%     98.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        2827135      2.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    141413055                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           129651591                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             129652213                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   44309901                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     30216474                       # Number of loads committed (Count)
system.cpu0.commit.amos                           641                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                       1160                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                  17496002                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  60459728                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                  105000843                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls               790616                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         1177      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     57527718     44.37%     44.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      1326089      1.02%     45.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv      2111229      1.63%     47.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd     11677376      9.01%     56.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp           11      0.00%     56.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt       262162      0.20%     56.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult     11415744      8.80%     65.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv       291776      0.23%     65.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc       729029      0.56%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            1      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      6103181      4.71%     70.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      2123091      1.64%     72.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     24113934     18.60%     90.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite     11969695      9.23%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    129652213                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      2827135                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     42431427                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         42431427                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     42431427                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        42431427                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       376054                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         376054                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       376054                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        376054                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  11507133906                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  11507133906                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  11507133906                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  11507133906                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     42807481                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     42807481                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     42807481                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     42807481                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.008785                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.008785                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.008785                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.008785                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 30599.684902                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 30599.684902                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 30599.684902                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 30599.684902                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        18269                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          355                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs          341                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     53.574780                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   177.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       161405                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           161405                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       115966                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       115966                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       115966                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       115966                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       260088                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       260088                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       260088                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       260088                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   5052414525                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   5052414525                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   5052414525                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   5052414525                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.006076                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.006076                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.006076                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.006076                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 19425.788675                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 19425.788675                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 19425.788675                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 19425.788675                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                254519                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::cpu0.data          191                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total          191                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu0.data          299                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total          299                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::cpu0.data      7990335                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total      7990335                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::cpu0.data          490                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total          490                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::cpu0.data     0.610204                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.610204                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::cpu0.data 26723.528428                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 26723.528428                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::cpu0.data          156                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total          156                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::cpu0.data          143                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total          143                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::cpu0.data      4473855                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total      4473855                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::cpu0.data     0.291837                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.291837                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::cpu0.data 31285.699301                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total 31285.699301                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data     28481058                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       28481058                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       234037                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       234037                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data   2412054198                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total   2412054198                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     28715095                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     28715095                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.008150                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.008150                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 10306.294295                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 10306.294295                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data        11521                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total        11521                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       222516                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       222516                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data   2090796111                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   2090796111                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.007749                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.007749                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data  9396.160775                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total  9396.160775                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.missLatency::cpu0.data       894438                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.missLatency::total       894438                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.avgMissLatency::cpu0.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.mshrMissLatency::cpu0.data       879120                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.mshrMissLatency::total       879120                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.avgMshrMissLatency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::cpu0.data          174                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total          174                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::cpu0.data          147                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total          147                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.missLatency::cpu0.data      2992671                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.missLatency::total      2992671                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.accesses::cpu0.data          321                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total          321                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::cpu0.data     0.457944                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.457944                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMissLatency::cpu0.data 20358.306122                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMissLatency::total 20358.306122                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.mshrMisses::cpu0.data          147                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMisses::total          147                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::cpu0.data      2910087                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::total      2910087                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissRate::cpu0.data     0.457944                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.mshrMissRate::total     0.457944                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::cpu0.data 19796.510204                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::total 19796.510204                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.hits::cpu0.data          405                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total            405                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::cpu0.data          236                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total          236                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::cpu0.data      8421570                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total      8421570                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::cpu0.data          641                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total          641                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::cpu0.data     0.368175                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.368175                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::cpu0.data 35684.618644                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total 35684.618644                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrHits::cpu0.data           59                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrHits::total           59                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrMisses::cpu0.data          177                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total          177                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::cpu0.data      8264394                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total      8264394                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::cpu0.data     0.276131                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.276131                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::cpu0.data 46691.491525                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total 46691.491525                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data     13950369                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      13950369                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       142017                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       142017                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   9095079708                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   9095079708                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     14092386                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     14092386                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.010078                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.010078                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 64042.190076                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 64042.190076                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data       104445                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total       104445                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        37572                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        37572                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   2961618414                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   2961618414                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.002666                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.002666                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 78825.146758                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 78825.146758                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          511.156261                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            42701565                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            256092                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            166.743065                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             195138                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   511.156261                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998352                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998352                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          504                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           47                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          183                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          270                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.984375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         342727556                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        342727556                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 7291687                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            114774484                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  5090994                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             14280435                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                761239                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            15681691                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  507                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             141055882                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 1849                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           5284446                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     170809916                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                   22659998                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches          20169784                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    136152362                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                1523464                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles           40                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  5210578                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 4977                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         142198839                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.201213                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.743522                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               116721398     82.08%     82.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1970892      1.39%     83.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  480696      0.34%     83.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  937516      0.66%     84.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  900220      0.63%     85.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 1823800      1.28%     86.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 1187758      0.84%     87.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  192659      0.14%     87.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                17983900     12.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           142198839                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.159253                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.200439                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      5209571                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          5209571                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      5209571                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         5209571                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         1006                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           1006                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         1006                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          1006                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst     78756163                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     78756163                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst     78756163                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     78756163                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      5210577                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      5210577                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      5210577                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      5210577                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000193                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000193                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000193                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000193                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 78286.444334                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 78286.444334                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 78286.444334                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 78286.444334                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         2438                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    203.166667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          212                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              212                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          292                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          292                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          292                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          292                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst          714                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total          714                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst          714                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total          714                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     59086187                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     59086187                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     59086187                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     59086187                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000137                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000137                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000137                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000137                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 82753.763305                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 82753.763305                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 82753.763305                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 82753.763305                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   212                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      5209571                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        5209571                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         1006                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         1006                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst     78756163                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     78756163                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      5210577                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      5210577                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000193                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000193                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 78286.444334                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 78286.444334                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          292                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          292                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst          714                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total          714                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     59086187                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     59086187                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000137                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000137                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 82753.763305                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 82753.763305                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          447.784377                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             5210285                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               714                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           7297.317927                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   447.784377                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.874579                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.874579                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          502                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          131                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           47                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          324                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.980469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          41685330                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         41685330                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   761239                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   5163349                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 1343384                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             130884516                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts              780226                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                31045371                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               14110472                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                 1601                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   495291                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  277161                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           633                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        755579                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         5635                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              761214                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               129802638                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              129800828                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 68966578                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 74498115                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.912230                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.925749                       # Average fanout of values written-back ((Count/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.inst           12                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data       201627                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total          201639                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst           12                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data       201627                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total         201639                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst          702                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data        54383                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total         55085                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst          702                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data        54383                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total        55085                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.inst     58282326                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data   3316236777                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total   3374519103                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst     58282326                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data   3316236777                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total   3374519103                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst          714                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data       256010                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total       256724                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst          714                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data       256010                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total       256724                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.983193                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.212425                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.214569                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.983193                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.212425                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.214569                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 83023.256410                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 60979.290900                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 61260.217900                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 83023.256410                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 60979.290900                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 61260.217900                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks         5381                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total            5381                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst          702                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data        54383                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total        55085                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst          702                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data        54383                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total        55085                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst     53607006                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data   2953659717                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total   3007266723                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst     53607006                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data   2953659717                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total   3007266723                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.983193                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.212425                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.214569                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.983193                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.212425                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.214569                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 76363.256410                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 54312.187945                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 54593.205464                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 76363.256410                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 54312.187945                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 54593.205464                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.replacements                 5931                       # number of replacements (Count)
system.cpu0.l2cache.InvalidateReq.hits::cpu0.data            1                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total            1                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::cpu0.data            1                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total            1                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.accesses::cpu0.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::cpu0.data     0.500000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.500000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMisses::cpu0.data            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::cpu0.data        30969                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total        30969                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::cpu0.data     0.500000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.500000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::cpu0.data        30969                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total        30969                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst           12                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total           12                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst          702                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total          702                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst     58282326                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total     58282326                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst          714                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total          714                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.983193                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.983193                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 83023.256410                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 83023.256410                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst          702                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total          702                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst     53607006                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total     53607006                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.983193                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.983193                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 76363.256410                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 76363.256410                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data          117                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total          117                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data        33234                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total        33234                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data   2855241900                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total   2855241900                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data        33351                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total        33351                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.996492                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.996492                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 85913.278570                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 85913.278570                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data        33234                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total        33234                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data   2633517180                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total   2633517180                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.996492                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.996492                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 79241.655533                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 79241.655533                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data       201510                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total       201510                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data        21149                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total        21149                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data    460994877                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total    460994877                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data       222659                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total       222659                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.094984                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.094984                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 21797.478699                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 21797.478699                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data        21149                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total        21149                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data    320142537                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total    320142537                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.094984                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.094984                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 15137.478699                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 15137.478699                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.missLatency::cpu0.data       856143                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.missLatency::total       856143                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.avgMissLatency::cpu0.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu0.data       702963                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.mshrMissLatency::total       702963                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu0.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.hits::cpu0.data            7                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.hits::total            7                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.misses::cpu0.data          140                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.misses::total          140                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.missLatency::cpu0.data      2737260                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.missLatency::total      2737260                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.accesses::cpu0.data          147                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.accesses::total          147                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.missRate::cpu0.data     0.952381                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.missRate::total     0.952381                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::cpu0.data 19551.857143                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::total 19551.857143                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::cpu0.data          140                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::total          140                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::cpu0.data      1958040                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::total      1958040                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::cpu0.data     0.952381                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::total     0.952381                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu0.data        13986                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::total        13986                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::cpu0.data         1444                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total         1444                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data         3012                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total         3012                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data     64470460                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total     64470460                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data         4456                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total         4456                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data     0.675943                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.675943                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 21404.535193                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 21404.535193                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data         3012                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total         3012                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data     44910040                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total     44910040                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.675943                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.675943                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 14910.371846                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 14910.371846                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WritebackClean.hits::writebacks          212                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total          212                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks          212                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total          212                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks       161405                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total       161405                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks       161405                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total       161405                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       16548.349466                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs             516136                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs            55355                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             9.324108                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick             85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks    41.263030                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst   119.924825                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 16387.161611                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.001259                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.003660                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.500096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.505016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1024        21562                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          258                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1          243                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2         1058                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3         4455                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4        15548                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.658020                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses          8312315                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses         8312315                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                    1527576                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 828897                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  27                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                633                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 17045                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   330                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          30216474                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             3.605280                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            3.017729                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              29983920     99.23%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                 479      0.00%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              201197      0.67%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                5747      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                 239      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                 385      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               16519      0.05%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                6769      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                 199      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                 244      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                50      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               115      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               223      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                49      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                26      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              91      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            30216474                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions            156                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           78                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 27519517.038462                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 79483990.672463                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value        13986                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    405035226                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           78                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  47382385851                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   2146522329                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                761239                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                13060497                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               52117230                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         94484                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 13288369                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             62877020                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             132457545                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                18066                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              56314162                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               1188316                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               6140202                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          101534175                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  194347001                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               132886484                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 60361836                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             98853344                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 2680831                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    799                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                798                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                105849066                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       269458779                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      262548327                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               129651591                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 129652213                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadResp        228210                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadRespWithInvalidate            2                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty       166786                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean          212                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict        93664                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq        31967                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeReq          316                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp         4847                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeFailReq           50                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeFailResp           56                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq        33540                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp        33561                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq          714                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq       272996                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq            2                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1640                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       781098                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total            782738                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        59264                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     27041280                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total           27100544                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                      89536                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic               665920                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples       345516                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.056322                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.230542                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0             326056     94.37%     94.37% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1              19460      5.63%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total         345516                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy     279486562                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy       713286                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy    257341401                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy      5127201                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests       516060                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests       259419                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops        19460                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops        19460                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                  195                       # Number of system calls (Count)
system.cpu1.numCycles                       105344467                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       90615999                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    2777                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      89882080                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  1367                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             1017744                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           859488                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                499                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          105329939                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.853338                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.008500                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 49583532     47.07%     47.07% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 33121081     31.45%     78.52% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 12194463     11.58%     90.10% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  9523011      9.04%     99.14% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   787862      0.75%     99.89% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                    86415      0.08%     99.97% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                    21566      0.02%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                     5951      0.01%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                     6058      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            105329939                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                    440      0.21%      0.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                 91404     44.12%     44.34% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                  66488     32.10%     76.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                   19      0.01%     76.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     76.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     76.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult               35316     17.05%     93.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     93.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                10555      5.10%     98.59% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                1461      0.71%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   866      0.42%     99.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  467      0.23%     99.94% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead              129      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass         1354      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     36623144     40.75%     40.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult        11832      0.01%     40.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        12253      0.01%     40.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd     10334870     11.50%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt          129      0.00%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult     10335054     11.50%     63.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv        33795      0.04%     63.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc       663705      0.74%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead        56595      0.06%     64.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite        18280      0.02%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead     21422561     23.83%     88.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite     10368508     11.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      89882080                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.853221                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             207150                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.002305                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               178937783                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               36972134                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       36574643                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                106364833                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                54664724                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        53104102                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   36881769                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    53206107                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         89686381                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     21430029                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   195699                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          31817277                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                      11820250                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    10387248                       # Number of stores executed (Count)
system.cpu1.numRate                          0.851363                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            239                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          14528                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    43350255                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   89600499                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     89601032                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.175713                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.175713                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.850548                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.850548                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  81920674                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 24739861                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   53102979                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  42735808                       # Number of floating regfile writes (Count)
system.cpu1.miscRegfileReads                 95175699                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                21365377                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      22145849                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     10391935                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads     21089982                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores     10369162                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups               16439308                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted         16413703                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect           684668                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups            15610430                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits               15609586                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999946                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                   5218                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        1017866                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls           2278                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts           684538                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    104633822                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.856330                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.096737                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       52819084     50.48%     50.48% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       20634095     19.72%     70.20% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       29007768     27.72%     97.92% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         834884      0.80%     98.72% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         544711      0.52%     99.24% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5          15426      0.01%     99.26% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6           1476      0.00%     99.26% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          29105      0.03%     99.29% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         747273      0.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    104633822                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            89600499                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              89601032                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   31802093                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     21416171                       # Number of loads committed (Count)
system.cpu1.commit.amos                           586                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        998                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                  11804460                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  53098390                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   68224292                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                 3793                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          998      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     36409412     40.64%     40.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult        11216      0.01%     40.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        11936      0.01%     40.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd     10334016     11.53%     52.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     52.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt          129      0.00%     52.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult     10333888     11.53%     63.73% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv        33728      0.04%     63.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc       663616      0.74%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead        51505      0.06%     64.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite        17575      0.02%     64.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead     21365252     23.84%     88.43% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite     10367761     11.57%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     89601032                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       747273                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     31600898                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         31600898                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     31600898                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        31600898                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       210380                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         210380                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       210380                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        210380                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data   2615091254                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   2615091254                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data   2615091254                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   2615091254                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     31811278                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     31811278                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     31811278                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     31811278                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.006613                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.006613                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.006613                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.006613                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 12430.322531                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 12430.322531                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 12430.322531                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 12430.322531                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs         4380                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets          217                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs          132                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     33.181818                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          217                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        87396                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            87396                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data        28108                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total        28108                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data        28108                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total        28108                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       182272                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       182272                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       182272                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       182272                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   1968621407                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   1968621407                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   1968621407                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   1968621407                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.005730                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.005730                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.005730                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.005730                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 10800.459791                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 10800.459791                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 10800.459791                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 10800.459791                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                169019                       # number of replacements (Count)
system.cpu1.dcache.LoadLockedReq.hits::cpu1.data          149                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total          149                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::cpu1.data          257                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total          257                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::cpu1.data      6564429                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total      6564429                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::cpu1.data          406                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total          406                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::cpu1.data     0.633005                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.633005                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::cpu1.data 25542.525292                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total 25542.525292                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::cpu1.data          140                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total          140                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::cpu1.data          117                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total          117                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::cpu1.data      3621375                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total      3621375                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::cpu1.data     0.288177                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.288177                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::cpu1.data 30951.923077                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total 30951.923077                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::cpu1.data     21240820                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       21240820                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       185460                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       185460                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data   2105951274                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   2105951274                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     21426280                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     21426280                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.008656                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.008656                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 11355.285636                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 11355.285636                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data        15342                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total        15342                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       170118                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       170118                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   1718174106                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   1718174106                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.007940                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.007940                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 10099.895990                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 10099.895990                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.missLatency::cpu1.data       957708                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.missLatency::total       957708                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::cpu1.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::cpu1.data       941058                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::total       941058                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::cpu1.data          134                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total          134                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::cpu1.data          138                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total          138                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.missLatency::cpu1.data      2860137                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.missLatency::total      2860137                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.accesses::cpu1.data          272                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total          272                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::cpu1.data     0.507353                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.507353                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMissLatency::cpu1.data 20725.630435                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMissLatency::total 20725.630435                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.mshrMisses::cpu1.data          138                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::total          138                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::cpu1.data      2784879                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::total      2784879                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissRate::cpu1.data     0.507353                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.mshrMissRate::total     0.507353                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::cpu1.data 20180.282609                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::total 20180.282609                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.hits::cpu1.data          377                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.hits::total            377                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.misses::cpu1.data          209                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.misses::total          209                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.missLatency::cpu1.data      7649343                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.missLatency::total      7649343                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.accesses::cpu1.data          586                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.accesses::total          586                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.missRate::cpu1.data     0.356655                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.missRate::total     0.356655                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMissLatency::cpu1.data 36599.727273                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMissLatency::total 36599.727273                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.mshrHits::cpu1.data           55                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrHits::total           55                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrMisses::cpu1.data          154                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMisses::total          154                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMissLatency::cpu1.data      7510149                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissLatency::total      7510149                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissRate::cpu1.data     0.262799                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.mshrMissRate::total     0.262799                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMshrMissLatency::cpu1.data 48767.201299                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMshrMissLatency::total 48767.201299                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data     10360078                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total      10360078                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        24920                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        24920                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data    509139980                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total    509139980                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data     10384998                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total     10384998                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.002400                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.002400                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 20430.978331                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 20430.978331                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data        12766                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total        12766                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        12154                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        12154                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data    250447301                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    250447301                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.001170                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.001170                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 20606.162662                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 20606.162662                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          419.567529                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            31808479                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            170562                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            186.492179                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick         8843122692                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   419.567529                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.819468                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.819468                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          490                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1           98                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          388                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.957031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         254670898                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        254670898                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 5447184                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             85396929                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2886552                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             10914070                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                685204                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved            12279336                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  134                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              99778102                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  519                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           2009341                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                     126586286                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                   16439308                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches          15614804                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    102635263                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                1370668                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.cacheLines                  1954099                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 4465                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         105329939                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.201816                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.794839                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                87679628     83.24%     83.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  885669      0.84%     84.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                   62617      0.06%     84.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  894093      0.85%     84.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  149848      0.14%     85.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  948619      0.90%     86.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   20285      0.02%     86.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                   83595      0.08%     86.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                14605585     13.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           105329939                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.156053                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.201642                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1953800                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1953800                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1953800                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1953800                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          299                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            299                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          299                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           299                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     15257394                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     15257394                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     15257394                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     15257394                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1954099                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1954099                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1954099                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1954099                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000153                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000153                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000153                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000153                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 51028.073579                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 51028.073579                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 51028.073579                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 51028.073579                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          211                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           211                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.demandMshrHits::cpu1.inst           92                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           92                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           92                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           92                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          207                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          207                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          207                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          207                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     10709946                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     10709946                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     10709946                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     10709946                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000106                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000106                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000106                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000106                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 51738.869565                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 51738.869565                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 51738.869565                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 51738.869565                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1953800                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1953800                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          299                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          299                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     15257394                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     15257394                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1954099                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1954099                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000153                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000153                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 51028.073579                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 51028.073579                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           92                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           92                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          207                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          207                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     10709946                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     10709946                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000106                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000106                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 51738.869565                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 51738.869565                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          134.711357                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1954007                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               207                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           9439.647343                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick         8843095053                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   134.711357                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.263108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.263108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          207                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           40                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          164                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.404297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          15632999                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         15632999                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   685204                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   2170916                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  181121                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              90618776                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts              705322                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                22145849                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               10391935                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                 1606                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     1671                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                   90893                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           357                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect        681679                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect         3356                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              685035                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                89679505                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               89678745                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 44909257                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 46350673                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.851291                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.968902                       # Average fanout of values written-back ((Count/Count))
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.data       145177                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total          145177                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.data       145177                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total         145177                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst          207                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data        25301                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total         25508                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst          207                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data        25301                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total        25508                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.inst     10501488                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.data    544543910                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total    555045398                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.inst     10501488                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.data    544543910                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total    555045398                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst          207                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data       170478                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total       170685                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst          207                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data       170478                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total       170685                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data     0.148412                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.149445                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data     0.148412                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.149445                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.inst 50731.826087                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.data 21522.624007                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 21759.659636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.inst 50731.826087                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.data 21522.624007                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 21759.659636                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks         1516                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total            1516                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.inst          207                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.data        25301                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total        25508                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.inst          207                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.data        25301                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total        25508                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.inst      9122868                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.data    375652970                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total    384775838                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.inst      9122868                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.data    375652970                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total    384775838                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.data     0.148412                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.149445                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.data     0.148412                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.149445                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.inst 44071.826087                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.data 14847.356626                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 15084.516152                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.inst 44071.826087                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.data 14847.356626                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 15084.516152                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.replacements                 1674                       # number of replacements (Count)
system.cpu1.l2cache.InvalidateReq.misses::cpu1.data            1                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.misses::total            1                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.accesses::cpu1.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.missRate::cpu1.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMisses::cpu1.data            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::cpu1.data        29304                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::total        29304                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::cpu1.data        29304                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::total        29304                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst          207                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          207                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::cpu1.inst     10501488                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     10501488                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst          207                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total          207                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 50731.826087                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 50731.826087                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          207                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          207                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst      9122868                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total      9122868                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 44071.826087                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 44071.826087                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.data          115                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total          115                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.data          127                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total          127                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.data      9743912                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total      9743912                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.data          242                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total          242                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.data     0.524793                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.524793                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.data 76723.716535                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 76723.716535                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.data          127                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total          127                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.data      8511812                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total      8511812                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.524793                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.524793                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 67022.141732                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 67022.141732                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.data       145062                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total       145062                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data        25174                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total        25174                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.data    534799998                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total    534799998                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data       170236                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total       170236                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data     0.147877                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.147877                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 21244.140701                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 21244.140701                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.data        25174                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total        25174                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data    367141158                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total    367141158                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.147877                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.147877                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 14584.140701                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 14584.140701                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.missLatency::cpu1.data       916083                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.missLatency::total       916083                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.avgMissLatency::cpu1.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu1.data       749583                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.mshrMissLatency::total       749583                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu1.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.hits::cpu1.data            2                       # number of SCUpgradeReq hits (Count)
system.cpu1.l2cache.SCUpgradeReq.hits::total            2                       # number of SCUpgradeReq hits (Count)
system.cpu1.l2cache.SCUpgradeReq.misses::cpu1.data          136                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2cache.SCUpgradeReq.misses::total          136                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2cache.SCUpgradeReq.missLatency::cpu1.data      2658006                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.missLatency::total      2658006                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.accesses::cpu1.data          138                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.accesses::total          138                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.missRate::cpu1.data     0.985507                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.missRate::total     0.985507                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.avgMissLatency::cpu1.data 19544.161765                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.avgMissLatency::total 19544.161765                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.mshrMisses::cpu1.data          136                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2cache.SCUpgradeReq.mshrMisses::total          136                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2cache.SCUpgradeReq.mshrMissLatency::cpu1.data      1918746                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.mshrMissLatency::total      1918746                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.mshrMissRate::cpu1.data     0.985507                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.mshrMissRate::total     0.985507                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu1.data 14108.426471                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.avgMshrMissLatency::total 14108.426471                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::cpu1.data         1487                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total         1487                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::cpu1.data        10634                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total        10634                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::cpu1.data    223388719                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total    223388719                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::cpu1.data        12121                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total        12121                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::cpu1.data     0.877320                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.877320                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::cpu1.data 21007.026425                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 21007.026425                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::cpu1.data        10634                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total        10634                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::cpu1.data    152952559                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total    152952559                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.877320                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.877320                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 14383.351420                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 14383.351420                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WritebackDirty.hits::writebacks        87396                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total        87396                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks        87396                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total        87396                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse       10672.436951                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs             352046                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs            25612                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs            13.745354                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick        8843088060                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     1.232868                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst   112.628840                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data 10558.575243                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.003437                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.322222                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.325697                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1024        20535                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1          134                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2          895                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3         4553                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4        14953                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.626678                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses          5657036                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses         5657036                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                       2614                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 729678                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                357                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                  6013                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                   127                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          21416171                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             3.749823                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev            3.321646                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              21232661     99.14%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                 185      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              144638      0.68%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                2442      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                 269      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                 372      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               28414      0.13%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                6904      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                 145      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 100      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows               1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             321                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            21416171                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions            152                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           76                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 73586782.539474                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 127309957.430810                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value        16650                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    464530671                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           76                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  43936312707                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   5592595473                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                685204                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 9832076                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               40247583                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         88000                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  9246337                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             45230739                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              92031858                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                17409                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents              44488631                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents               1247133                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                  2653                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           69755802                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  138296989                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                84283749                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 53255815                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             67414373                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 2341429                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    846                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                846                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 83162187                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       194501794                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      181933925                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                89600499                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  89601032                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadResp        174844                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadRespWithInvalidate            3                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty        88912                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict        81781                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq        15244                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::SCUpgradeReq          292                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp        12507                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::SCUpgradeFailReq           44                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeFailResp           49                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq          400                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp          405                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq          207                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq       194727                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq            1                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          414                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       539359                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total            539773                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        13248                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     16799360                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total           16812608                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                      34508                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic               387136                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples       212589                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.074646                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.262821                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0             196720     92.54%     92.54% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1              15869      7.46%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total         212589                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy     175410744                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy       206793                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy    174445380                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy      4638690                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests       351964                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests       181380                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops        15869                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops        15869                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.numCycles                       111334689                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       95751443                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                    2576                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      94974986                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                  1393                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined             1072597                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined           908940                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                589                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          111323511                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.853144                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.008273                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 52412785     47.08%     47.08% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                 35002075     31.44%     78.52% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                 12889933     11.58%     90.10% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                 10060509      9.04%     99.14% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   832177      0.75%     99.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                    91758      0.08%     99.97% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                    22156      0.02%     99.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                     5860      0.01%     99.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                     6258      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            111323511                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                    407      0.19%      0.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                 91644     43.67%     43.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                  65907     31.41%     75.27% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                   18      0.01%     75.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     75.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     75.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult               37528     17.88%     93.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     93.16% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                11232      5.35%     98.51% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                1676      0.80%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   886      0.42%     99.73% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                  417      0.20%     99.93% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead              135      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass         1093      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     38694043     40.74%     40.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult        11904      0.01%     40.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv        12304      0.01%     40.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd     10922461     11.50%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult     10922791     11.50%     63.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv        35849      0.04%     63.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc       701516      0.74%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead        56512      0.06%     64.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        17558      0.02%     64.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead     22640829     23.84%     88.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite     10958126     11.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      94974986                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.853058                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             209855                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.002210                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               189070966                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               39054139                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       38636325                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                112413765                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                57772838                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        56124016                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   38951582                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    56232166                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         94767885                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                     22645300                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                   207101                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                          33621455                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                      12487599                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                    10976155                       # Number of stores executed (Count)
system.cpu2.numRate                          0.851198                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            224                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          11178                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                    37360032                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   94680943                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     94681422                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              1.175893                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         1.175893                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.850417                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.850417                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  86560906                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 26134513                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   56122966                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                  45166089                       # Number of floating regfile writes (Count)
system.cpu2.miscRegfileReads                100587696                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                22580544                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads      23401794                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     10981219                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads     22287414                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores     10958804                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups               17366287                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted         17342394                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect           723485                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups            16493470                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits               16492806                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999960                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                   4323                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups             20                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses              20                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts        1072699                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls           1987                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts           723365                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    110588633                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.856159                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.096779                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       55839097     50.49%     50.49% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1       21805144     19.72%     70.21% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2       30643613     27.71%     97.92% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         883069      0.80%     98.72% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         579973      0.52%     99.24% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5          16067      0.01%     99.26% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6           1463      0.00%     99.26% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7          30816      0.03%     99.29% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         789391      0.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    110588633                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            94680943                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              94681422                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                   33606081                       # Number of memory references committed (Count)
system.cpu2.commit.loads                     22631064                       # Number of loads committed (Count)
system.cpu2.commit.amos                           590                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                        938                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                  12471413                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  56118540                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   72089510                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                 3498                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          938      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     38470691     40.63%     40.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult        11232      0.01%     40.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv        11936      0.01%     40.66% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd     10921664     11.54%     52.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     52.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     52.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult     10921664     11.54%     63.73% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv        35776      0.04%     63.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc       701440      0.74%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead        51110      0.05%     64.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        16975      0.02%     64.58% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead     22580544     23.85%     88.43% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite     10957452     11.57%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     94681422                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       789391                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data     33391733                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         33391733                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data     33391733                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        33391733                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       223830                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         223830                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       223830                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        223830                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data   2788720119                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total   2788720119                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data   2788720119                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total   2788720119                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data     33615563                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     33615563                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data     33615563                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     33615563                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.006659                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.006659                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.006659                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.006659                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 12459.098955                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 12459.098955                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 12459.098955                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 12459.098955                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs         4513                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets          175                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs          116                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     38.905172                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          175                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        93645                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            93645                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data        30857                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total        30857                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data        30857                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total        30857                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       192973                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       192973                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       192973                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       192973                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data   2082933647                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total   2082933647                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data   2082933647                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total   2082933647                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.005741                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.005741                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.005741                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.005741                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 10793.912345                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 10793.912345                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 10793.912345                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 10793.912345                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                178583                       # number of replacements (Count)
system.cpu2.dcache.LoadLockedReq.hits::cpu2.data          144                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.hits::total          144                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.misses::cpu2.data          232                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.misses::total          232                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.missLatency::cpu2.data      5791203                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.missLatency::total      5791203                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.accesses::cpu2.data          376                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.accesses::total          376                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.missRate::cpu2.data     0.617021                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.missRate::total     0.617021                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMissLatency::cpu2.data 24962.081897                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMissLatency::total 24962.081897                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.mshrHits::cpu2.data          143                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrHits::total          143                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::cpu2.data           89                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::total           89                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::cpu2.data      2896767                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::total      2896767                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::cpu2.data     0.236702                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::total     0.236702                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::cpu2.data 32547.943820                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::total 32547.943820                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.hits::cpu2.data     22445323                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       22445323                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data       196117                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       196117                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data   2220307803                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total   2220307803                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data     22641440                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     22641440                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.008662                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.008662                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 11321.342887                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 11321.342887                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data        16555                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total        16555                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       179562                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       179562                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data   1805021838                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total   1805021838                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.007931                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.007931                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 10052.359842                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 10052.359842                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.missLatency::cpu2.data       842157                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.missLatency::total       842157                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.avgMissLatency::cpu2.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.mshrMissLatency::cpu2.data       828171                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.mshrMissLatency::total       828171                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.avgMshrMissLatency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.hits::cpu2.data          126                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.hits::total          126                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.misses::cpu2.data          129                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.misses::total          129                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.missLatency::cpu2.data      2717946                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.missLatency::total      2717946                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.accesses::cpu2.data          255                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.accesses::total          255                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.missRate::cpu2.data     0.505882                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.missRate::total     0.505882                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMissLatency::cpu2.data 21069.348837                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMissLatency::total 21069.348837                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.mshrMisses::cpu2.data          128                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMisses::total          128                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::cpu2.data      2646684                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::total      2646684                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissRate::cpu2.data     0.501961                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.mshrMissRate::total     0.501961                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::cpu2.data 20677.218750                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::total 20677.218750                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.hits::cpu2.data          398                       # number of SwapReq hits (Count)
system.cpu2.dcache.SwapReq.hits::total            398                       # number of SwapReq hits (Count)
system.cpu2.dcache.SwapReq.misses::cpu2.data          192                       # number of SwapReq misses (Count)
system.cpu2.dcache.SwapReq.misses::total          192                       # number of SwapReq misses (Count)
system.cpu2.dcache.SwapReq.missLatency::cpu2.data      6863130                       # number of SwapReq miss ticks (Tick)
system.cpu2.dcache.SwapReq.missLatency::total      6863130                       # number of SwapReq miss ticks (Tick)
system.cpu2.dcache.SwapReq.accesses::cpu2.data          590                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu2.dcache.SwapReq.accesses::total          590                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu2.dcache.SwapReq.missRate::cpu2.data     0.325424                       # miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.missRate::total     0.325424                       # miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.avgMissLatency::cpu2.data 35745.468750                       # average SwapReq miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.avgMissLatency::total 35745.468750                       # average SwapReq miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.mshrHits::cpu2.data           49                       # number of SwapReq MSHR hits (Count)
system.cpu2.dcache.SwapReq.mshrHits::total           49                       # number of SwapReq MSHR hits (Count)
system.cpu2.dcache.SwapReq.mshrMisses::cpu2.data          143                       # number of SwapReq MSHR misses (Count)
system.cpu2.dcache.SwapReq.mshrMisses::total          143                       # number of SwapReq MSHR misses (Count)
system.cpu2.dcache.SwapReq.mshrMissLatency::cpu2.data      6735258                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu2.dcache.SwapReq.mshrMissLatency::total      6735258                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu2.dcache.SwapReq.mshrMissRate::cpu2.data     0.242373                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.mshrMissRate::total     0.242373                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.avgMshrMissLatency::cpu2.data 47099.706294                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.avgMshrMissLatency::total 47099.706294                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data     10946410                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total      10946410                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data        27713                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        27713                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data    568412316                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total    568412316                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data     10974123                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total     10974123                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.002525                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.002525                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 20510.674268                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 20510.674268                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data        14302                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total        14302                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data        13411                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        13411                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data    277911809                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total    277911809                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.001222                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.001222                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 20722.676087                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 20722.676087                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          419.878882                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            33612477                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            179967                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs            186.770225                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick         8844566913                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   419.878882                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.820076                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.820076                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          501                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1           94                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          403                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.978516                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         269114239                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        269114239                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 5757881                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             90259307                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  3049430                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles             11533071                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                723822                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved            12974608                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  122                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts             105430654                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  482                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           2120909                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                     133752943                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                   17366287                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches          16497129                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    108478652                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                1447884                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                  2064738                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 4572                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         111323511                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             1.201488                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.794465                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                92672413     83.25%     83.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  936725      0.84%     84.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                   65339      0.06%     84.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  946051      0.85%     85.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  158221      0.14%     85.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                 1003571      0.90%     86.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   21528      0.02%     86.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                   88925      0.08%     86.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                15430738     13.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           111323511                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.155983                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       1.201359                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      2064463                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          2064463                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      2064463                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         2064463                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          275                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            275                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          275                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           275                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     11683304                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     11683304                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     11683304                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     11683304                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      2064738                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      2064738                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      2064738                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      2064738                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000133                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000133                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000133                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000133                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 42484.741818                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 42484.741818                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 42484.741818                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 42484.741818                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs           67                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs     33.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrHits::cpu2.inst           70                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           70                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           70                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           70                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          205                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          205                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          205                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          205                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      8619704                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      8619704                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      8619704                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      8619704                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000099                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000099                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000099                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000099                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 42047.336585                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 42047.336585                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 42047.336585                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 42047.336585                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      2064463                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        2064463                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          275                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          275                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     11683304                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     11683304                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      2064738                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      2064738                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000133                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000133                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 42484.741818                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 42484.741818                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           70                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           70                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          205                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          205                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      8619704                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      8619704                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000099                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000099                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 42047.336585                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 42047.336585                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          136.533586                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             2064668                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               205                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          10071.551220                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick         8844539274                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   136.533586                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.266667                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.266667                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          205                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1           37                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          168                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.400391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          16518109                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         16518109                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                   723822                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   2355889                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  188699                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              95754019                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts              748032                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                23401794                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               10981219                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                 1413                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     1775                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                   92709                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           377                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect        720527                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect         3293                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts              723820                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                94760917                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               94760341                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 47460453                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 48983783                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.851130                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.968901                       # Average fanout of values written-back ((Count/Count))
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.demandHits::cpu2.data       153751                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::total          153751                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.overallHits::cpu2.data       153751                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::total         153751                       # number of overall hits (Count)
system.cpu2.l2cache.demandMisses::cpu2.inst          205                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.data        26123                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::total         26328                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.inst          205                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.data        26123                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::total        26328                       # number of overall misses (Count)
system.cpu2.l2cache.demandMissLatency::cpu2.inst      8412579                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu2.data    560628477                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::total    569041056                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.inst      8412579                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.data    560628477                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::total    569041056                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.demandAccesses::cpu2.inst          205                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.data       179874                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::total       180079                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.inst          205                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.data       179874                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::total       180079                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.demandMissRate::cpu2.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.data     0.145229                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::total     0.146203                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.data     0.145229                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::total     0.146203                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMissLatency::cpu2.inst 41036.970732                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu2.data 21461.106190                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.demandAvgMissLatency::total 21613.531449                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.inst 41036.970732                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.data 21461.106190                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::total 21613.531449                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.writebacks::writebacks         1541                       # number of writebacks (Count)
system.cpu2.l2cache.writebacks::total            1541                       # number of writebacks (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.inst          205                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.data        26123                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::total        26328                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.inst          205                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.data        26123                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::total        26328                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.inst      7047279                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.data    386356257                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::total    393403536                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.inst      7047279                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.data    386356257                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::total    393403536                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissRate::cpu2.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu2.data     0.145229                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::total     0.146203                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.data     0.145229                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::total     0.146203                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.inst 34376.970732                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.data 14789.888489                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::total 14942.401094                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.inst 34376.970732                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.data 14789.888489                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::total 14942.401094                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.replacements                 1694                       # number of replacements (Count)
system.cpu2.l2cache.InvalidateReq.hits::cpu2.data           27                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.hits::total           27                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.misses::cpu2.data            1                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.misses::total            1                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.accesses::cpu2.data           28                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.accesses::total           28                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.missRate::cpu2.data     0.035714                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.missRate::total     0.035714                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMisses::cpu2.data            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::cpu2.data        30969                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::total        30969                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::cpu2.data     0.035714                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::total     0.035714                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::cpu2.data        30969                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::total        30969                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.misses::cpu2.inst          205                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::total          205                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.missLatency::cpu2.inst      8412579                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.missLatency::total      8412579                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.accesses::cpu2.inst          205                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::total          205                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.missRate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::cpu2.inst 41036.970732                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::total 41036.970732                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.mshrMisses::cpu2.inst          205                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::total          205                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::cpu2.inst      7047279                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::total      7047279                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::cpu2.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::cpu2.inst 34376.970732                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::total 34376.970732                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.hits::cpu2.data          105                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::total          105                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.misses::cpu2.data          117                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::total          117                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.missLatency::cpu2.data      9182142                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::total      9182142                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.accesses::cpu2.data          222                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::total          222                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.missRate::cpu2.data     0.527027                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::total     0.527027                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMissLatency::cpu2.data 78479.846154                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::total 78479.846154                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.mshrMisses::cpu2.data          117                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::total          117                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::cpu2.data      8109882                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::total      8109882                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissRate::cpu2.data     0.527027                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::total     0.527027                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::cpu2.data 69315.230769                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::total 69315.230769                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.hits::cpu2.data       153646                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::total       153646                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.data        26006                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::total        26006                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.data    551446335                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::total    551446335                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.data       179652                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::total       179652                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.data     0.144758                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::total     0.144758                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.data 21204.581058                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::total 21204.581058                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.data        26006                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::total        26006                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.data    378246375                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::total    378246375                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.data     0.144758                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::total     0.144758                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.data 14544.581058                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::total 14544.581058                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeFailReq.missLatency::cpu2.data       807192                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeFailReq.missLatency::total       807192                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeFailReq.avgMissLatency::cpu2.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu2.data       667332                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeFailReq.mshrMissLatency::total       667332                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu2.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.misses::cpu2.data          128                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.misses::total          128                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.missLatency::cpu2.data      2539791                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.missLatency::total      2539791                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.accesses::cpu2.data          128                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.accesses::total          128                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.missRate::cpu2.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::cpu2.data 19842.117188                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::total 19842.117188                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::cpu2.data          128                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::total          128                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::cpu2.data      1827171                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::total      1827171                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu2.data 14274.773438                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::total 14274.773438                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.hits::cpu2.data         1578                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.hits::total         1578                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.misses::cpu2.data        11776                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.misses::total        11776                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.missLatency::cpu2.data    248769980                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.missLatency::total    248769980                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.accesses::cpu2.data        13354                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.accesses::total        13354                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.missRate::cpu2.data     0.881833                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.missRate::total     0.881833                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMissLatency::cpu2.data 21125.168139                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMissLatency::total 21125.168139                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.mshrMisses::cpu2.data        11776                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMisses::total        11776                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::cpu2.data    170634860                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::total    170634860                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::cpu2.data     0.881833                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::total     0.881833                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::cpu2.data 14490.052649                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::total 14490.052649                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.WritebackDirty.hits::writebacks        93645                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.hits::total        93645                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.accesses::writebacks        93645                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.accesses::total        93645                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.tags.tagsInUse       10902.735057                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.l2cache.tags.totalRefs             372236                       # Total number of references to valid blocks. (Count)
system.cpu2.l2cache.tags.sampledRefs            26447                       # Sample count of references to valid blocks. (Count)
system.cpu2.l2cache.tags.avgRefs            14.074791                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.l2cache.tags.warmupTick        8844532281                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.l2cache.tags.occupancies::writebacks     2.999853                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.inst   102.440987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.data 10797.294217                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.avgOccs::writebacks     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.inst     0.003126                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.data     0.329507                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::total      0.332725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.occupanciesTaskId::1024        21010                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::1          106                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::2         1017                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::3         4387                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::4        15500                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ratioOccsTaskId::1024     0.641174                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.tagAccesses          5981199                       # Number of tag accesses (Count)
system.cpu2.l2cache.tags.dataAccesses         5981199                       # Number of data accesses (Count)
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                       2773                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                 770730                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   7                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                377                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                  6202                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                   110                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples          22631064                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             3.749605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev            3.315291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9              22436875     99.14%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                 226      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              153289      0.68%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                2411      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                 349      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                 395      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               31374      0.14%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                5812      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                 114      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                 167      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value             282                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total            22631064                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions            130                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples           65                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean     55329282                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 112558708.508290                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value        11655                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value    402057540                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total           65                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  45932504850                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   3596403330                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                723822                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                10391545                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               42573747                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles         68999                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  9771655                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             47793743                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              97249475                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                17106                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents              47014911                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents               1314981                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                  3933                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           73711896                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  146148051                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                89061458                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 56286301                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             71238450                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                 2473446                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                    582                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                584                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 87869470                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       205552167                       # The number of ROB reads (Count)
system.cpu2.rob.writes                      192243137                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                94680943                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  94681422                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.toL2Bus.transDist::ReadResp        187683                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadRespWithInvalidate            3                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackDirty        95186                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::CleanEvict        85091                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeReq        16823                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeReq          263                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeResp        13750                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeFailReq           39                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeFailResp           37                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExReq          383                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExResp          362                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadCleanReq          205                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadSharedReq       212325                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateReq           28                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateResp           28                       # Transaction distribution (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          410                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       573625                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount::total            574035                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktSize_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        13120                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     18017600                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize::total           18030720                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.snoops                      46445                       # Total snoops (Count)
system.cpu2.toL2Bus.snoopTraffic               606848                       # Total snoop traffic (Byte)
system.cpu2.toL2Bus.snoopFanout::samples       231760                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::mean        0.115167                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::stdev       0.319224                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::0             205069     88.48%     88.48% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::1              26691     11.52%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::total         231760                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.toL2Bus.reqLayer0.occupancy     186301178                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer0.occupancy       204795                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer1.occupancy    184236246                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoopLayer0.occupancy      8043948                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoop_filter.totRequests       372172                       # Total number of requests made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleRequests       192142                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.totSnoops        26691                       # Total number of snoops made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleSnoops        26691                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.numCycles                       121662696                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                      104586224                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                    2524                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                     103734196                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                  1431                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined             1173323                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined           993555                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                654                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          121652666                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.852708                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.006338                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 57216132     47.03%     47.03% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                 38348404     31.52%     78.56% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                 14076267     11.57%     90.13% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                 10991621      9.04%     99.16% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   895328      0.74%     99.90% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                    91194      0.07%     99.97% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                    21575      0.02%     99.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                     5497      0.00%     99.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     6648      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            121652666                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                    507      0.26%      0.26% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                 88756     44.99%     45.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                  62363     31.61%     76.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                   24      0.01%     76.87% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     76.87% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     76.87% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult               33010     16.73%     93.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     93.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                 9821      4.98%     98.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                1394      0.71%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   862      0.44%     99.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                  444      0.23%     99.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead               96      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass         1000      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     42256361     40.74%     40.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult        11990      0.01%     40.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv        12259      0.01%     40.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd     11938462     11.51%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult     11938883     11.51%     63.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv        31758      0.03%     63.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc       762843      0.74%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead        58760      0.06%     64.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        18943      0.02%     64.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead     24732900     23.84%     88.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite     11970037     11.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total     103734196                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.852638                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             197282                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.001902                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               206525647                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               42644903                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       42187649                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                122794124                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                63117566                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        61314409                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   42511245                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    61419233                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                        103508951                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                     24736154                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                   225245                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                          36725566                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                      13635309                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                    11989412                       # Number of stores executed (Count)
system.cpu3.numRate                          0.850786                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            206                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          10030                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                    27032026                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                  103415014                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                    103415425                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              1.176451                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         1.176451                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.850014                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.850014                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  94549183                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 28537042                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   61313472                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                  49344622                       # Number of floating regfile writes (Count)
system.cpu3.miscRegfileReads                109895393                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                24669376                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads      25564825                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     11995006                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads     24417720                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores     11970888                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups               18979116                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted         18954885                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect           791941                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups            18040749                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits               18040143                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999966                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                   4440                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups             21                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses              21                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts        1173439                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls           1870                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts           791819                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    120848105                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.855747                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.092661                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       60908672     50.40%     50.40% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1       23892713     19.77%     70.17% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2       33637154     27.83%     98.01% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         920794      0.76%     98.77% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         585048      0.48%     99.25% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5          18021      0.01%     99.27% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6           1329      0.00%     99.27% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7          27241      0.02%     99.29% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         857133      0.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    120848105                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted           103415014                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted             103415425                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                   36709446                       # Number of memory references committed (Count)
system.cpu3.commit.loads                     24721695                       # Number of loads committed (Count)
system.cpu3.commit.amos                           603                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                        859                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                  13617661                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  61307916                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   78734804                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                 3649                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          859      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     42012576     40.63%     40.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult        11232      0.01%     40.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv        11936      0.01%     40.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd     11937472     11.54%     52.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     52.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     52.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult     11937472     11.54%     63.73% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv        31680      0.03%     63.77% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc       762752      0.74%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead        52922      0.05%     64.55% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        17984      0.02%     64.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead     24669376     23.85%     88.43% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite     11969164     11.57%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total    103415425                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       857133                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data     36483788                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         36483788                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data     36483788                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        36483788                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data       235381                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         235381                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data       235381                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        235381                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data   2863013750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total   2863013750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data   2863013750                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total   2863013750                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data     36719169                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     36719169                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data     36719169                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     36719169                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.006410                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.006410                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.006410                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.006410                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 12163.317133                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 12163.317133                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 12163.317133                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 12163.317133                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs         3581                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets          131                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs          112                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     31.973214                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          131                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       102594                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           102594                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data        27856                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total        27856                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data        27856                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total        27856                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       207525                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       207525                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       207525                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       207525                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data   2177161325                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total   2177161325                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data   2177161325                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total   2177161325                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.005652                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.005652                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.005652                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.005652                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 10491.079749                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 10491.079749                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 10491.079749                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 10491.079749                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                194841                       # number of replacements (Count)
system.cpu3.dcache.LoadLockedReq.hits::cpu3.data          115                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.hits::total          115                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.misses::cpu3.data          220                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.misses::total          220                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.missLatency::cpu3.data      5449878                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.missLatency::total      5449878                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.accesses::cpu3.data          335                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.accesses::total          335                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.missRate::cpu3.data     0.656716                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.missRate::total     0.656716                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMissLatency::cpu3.data 24772.172727                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMissLatency::total 24772.172727                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.mshrHits::cpu3.data          150                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrHits::total          150                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrMisses::cpu3.data           70                       # number of LoadLockedReq MSHR misses (Count)
system.cpu3.dcache.LoadLockedReq.mshrMisses::total           70                       # number of LoadLockedReq MSHR misses (Count)
system.cpu3.dcache.LoadLockedReq.mshrMissLatency::cpu3.data      2336328                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.mshrMissLatency::total      2336328                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.mshrMissRate::cpu3.data     0.208955                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.mshrMissRate::total     0.208955                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMshrMissLatency::cpu3.data 33376.114286                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMshrMissLatency::total 33376.114286                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.hits::cpu3.data     24521475                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       24521475                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data       210813                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       210813                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data   2329408260                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total   2329408260                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data     24732288                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     24732288                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.008524                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.008524                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 11049.642384                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 11049.642384                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data        15152                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total        15152                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       195661                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       195661                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data   1915848234                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total   1915848234                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.007911                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.007911                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data  9791.671483                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total  9791.671483                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.missLatency::cpu3.data       674325                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.missLatency::total       674325                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.avgMissLatency::cpu3.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.mshrMissLatency::cpu3.data       663003                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.mshrMissLatency::total       663003                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.avgMshrMissLatency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.hits::cpu3.data          111                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.hits::total          111                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.misses::cpu3.data          117                       # number of StoreCondReq misses (Count)
system.cpu3.dcache.StoreCondReq.misses::total          117                       # number of StoreCondReq misses (Count)
system.cpu3.dcache.StoreCondReq.missLatency::cpu3.data      2527470                       # number of StoreCondReq miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.missLatency::total      2527470                       # number of StoreCondReq miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.accesses::cpu3.data          228                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.accesses::total          228                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.missRate::cpu3.data     0.513158                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.missRate::total     0.513158                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.avgMissLatency::cpu3.data 21602.307692                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.avgMissLatency::total 21602.307692                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.mshrMisses::cpu3.data          117                       # number of StoreCondReq MSHR misses (Count)
system.cpu3.dcache.StoreCondReq.mshrMisses::total          117                       # number of StoreCondReq MSHR misses (Count)
system.cpu3.dcache.StoreCondReq.mshrMissLatency::cpu3.data      2460870                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.mshrMissLatency::total      2460870                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.mshrMissRate::cpu3.data     0.513158                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.mshrMissRate::total     0.513158                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.avgMshrMissLatency::cpu3.data 21033.076923                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.avgMshrMissLatency::total 21033.076923                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.hits::cpu3.data          453                       # number of SwapReq hits (Count)
system.cpu3.dcache.SwapReq.hits::total            453                       # number of SwapReq hits (Count)
system.cpu3.dcache.SwapReq.misses::cpu3.data          150                       # number of SwapReq misses (Count)
system.cpu3.dcache.SwapReq.misses::total          150                       # number of SwapReq misses (Count)
system.cpu3.dcache.SwapReq.missLatency::cpu3.data      5253741                       # number of SwapReq miss ticks (Tick)
system.cpu3.dcache.SwapReq.missLatency::total      5253741                       # number of SwapReq miss ticks (Tick)
system.cpu3.dcache.SwapReq.accesses::cpu3.data          603                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu3.dcache.SwapReq.accesses::total          603                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu3.dcache.SwapReq.missRate::cpu3.data     0.248756                       # miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.missRate::total     0.248756                       # miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.avgMissLatency::cpu3.data 35024.940000                       # average SwapReq miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.avgMissLatency::total 35024.940000                       # average SwapReq miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.mshrHits::cpu3.data           38                       # number of SwapReq MSHR hits (Count)
system.cpu3.dcache.SwapReq.mshrHits::total           38                       # number of SwapReq MSHR hits (Count)
system.cpu3.dcache.SwapReq.mshrMisses::cpu3.data          112                       # number of SwapReq MSHR misses (Count)
system.cpu3.dcache.SwapReq.mshrMisses::total          112                       # number of SwapReq MSHR misses (Count)
system.cpu3.dcache.SwapReq.mshrMissLatency::cpu3.data      5153841                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu3.dcache.SwapReq.mshrMissLatency::total      5153841                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu3.dcache.SwapReq.mshrMissRate::cpu3.data     0.185738                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.mshrMissRate::total     0.185738                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.avgMshrMissLatency::cpu3.data 46016.437500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.avgMshrMissLatency::total 46016.437500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data     11962313                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total      11962313                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        24568                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        24568                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data    533605490                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total    533605490                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data     11986881                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total     11986881                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.002050                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.002050                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 21719.533133                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 21719.533133                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::cpu3.data        12704                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total        12704                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data        11864                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        11864                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data    261313091                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total    261313091                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.000990                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.000990                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 22025.715695                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 22025.715695                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          420.005599                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            36715970                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            196011                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs            187.315865                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick         8845814664                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   420.005599                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.820323                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.820323                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024          507                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          191                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          312                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.990234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses         293958691                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses        293958691                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 6267698                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             98668739                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  3314183                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles             12609726                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                792320                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved            14184097                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  126                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts             115188076                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  463                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           2192807                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                     146225292                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                   18979116                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches          18044583                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    118667416                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                1584884                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.cacheLines                  2132676                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 4099                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         121652666                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             1.201997                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.797451                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               101317147     83.28%     83.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                 1025629      0.84%     84.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                   72957      0.06%     84.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  981130      0.81%     84.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  164413      0.14%     85.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                 1045591      0.86%     85.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   23681      0.02%     86.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                   93429      0.08%     86.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                16928689     13.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           121652666                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.155998                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       1.201891                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      2132399                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          2132399                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      2132399                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         2132399                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          277                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            277                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          277                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           277                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     10324998                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     10324998                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     10324998                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     10324998                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      2132676                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      2132676                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      2132676                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      2132676                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000130                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000130                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000130                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000130                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 37274.361011                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 37274.361011                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 37274.361011                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 37274.361011                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs           70                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     23.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrHits::cpu3.inst           68                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           68                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           68                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           68                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          209                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          209                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          209                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          209                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      8153172                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      8153172                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      8153172                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      8153172                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 39010.392344                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 39010.392344                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 39010.392344                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 39010.392344                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      2132399                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        2132399                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          277                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          277                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     10324998                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     10324998                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      2132676                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      2132676                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000130                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000130                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 37274.361011                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 37274.361011                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           68                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           68                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          209                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          209                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      8153172                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      8153172                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 39010.392344                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 39010.392344                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          137.646258                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             2132608                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               209                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          10203.866029                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick         8845787025                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   137.646258                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.268840                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.268840                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          209                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::1           38                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          171                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.408203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          17061617                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         17061617                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                   792320                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   2434431                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  187887                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts             104588748                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts              815511                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                25564825                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               11995006                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                 1426                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     1677                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                   84774                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents           442                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect        789167                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect         3096                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts              792263                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit               103502631                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount              103502058                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 51815472                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 53420325                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.850730                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.969958                       # Average fanout of values written-back ((Count/Count))
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.demandHits::cpu3.data       171093                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::total          171093                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.overallHits::cpu3.data       171093                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::total         171093                       # number of overall hits (Count)
system.cpu3.l2cache.demandMisses::cpu3.inst          209                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.data        24846                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::total         25055                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.inst          209                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.data        24846                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::total        25055                       # number of overall misses (Count)
system.cpu3.l2cache.demandMissLatency::cpu3.inst      7941717                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::cpu3.data    531658476                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::total    539600193                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.inst      7941717                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.data    531658476                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::total    539600193                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.demandAccesses::cpu3.inst          209                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.data       195939                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::total       196148                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.inst          209                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.data       195939                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::total       196148                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.demandMissRate::cpu3.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.data     0.126805                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::total     0.127735                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.data     0.126805                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::total     0.127735                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMissLatency::cpu3.inst 37998.645933                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.demandAvgMissLatency::cpu3.data 21398.151654                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.demandAvgMissLatency::total 21536.627140                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.inst 37998.645933                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.data 21398.151654                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::total 21536.627140                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.writebacks::writebacks          217                       # number of writebacks (Count)
system.cpu3.l2cache.writebacks::total             217                       # number of writebacks (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.inst          209                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.data        24846                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::total        25055                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.inst          209                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.data        24846                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::total        25055                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.inst      6549777                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.data    365984316                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::total    372534093                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.inst      6549777                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.data    365984316                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::total    372534093                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissRate::cpu3.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::cpu3.data     0.126805                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::total     0.127735                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.data     0.126805                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::total     0.127735                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.inst 31338.645933                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.data 14730.110118                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::total 14868.652684                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.inst 31338.645933                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.data 14730.110118                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::total 14868.652684                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.replacements                  305                       # number of replacements (Count)
system.cpu3.l2cache.InvalidateReq.hits::cpu3.data           23                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.hits::total           23                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.misses::cpu3.data            3                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.misses::total            3                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.accesses::cpu3.data           26                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.accesses::total           26                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.missRate::cpu3.data     0.115385                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.missRate::total     0.115385                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMisses::cpu3.data            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::cpu3.data        59274                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::total        59274                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::cpu3.data     0.115385                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::total     0.115385                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::cpu3.data        19758                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::total        19758                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.misses::cpu3.inst          209                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.misses::total          209                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.missLatency::cpu3.inst      7941717                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.missLatency::total      7941717                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.accesses::cpu3.inst          209                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.accesses::total          209                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.missRate::cpu3.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::cpu3.inst 37998.645933                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::total 37998.645933                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.mshrMisses::cpu3.inst          209                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMisses::total          209                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::cpu3.inst      6549777                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::total      6549777                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::cpu3.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::cpu3.inst 31338.645933                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::total 31338.645933                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.hits::cpu3.data           92                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::total           92                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.misses::cpu3.data          113                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::total          113                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.missLatency::cpu3.data      7504155                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::total      7504155                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.accesses::cpu3.data          205                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::total          205                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.missRate::cpu3.data     0.551220                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::total     0.551220                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMissLatency::cpu3.data 66408.451327                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::total 66408.451327                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.mshrMisses::cpu3.data          113                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::total          113                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::cpu3.data      6551775                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::total      6551775                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissRate::cpu3.data     0.551220                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::total     0.551220                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::cpu3.data 57980.309735                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::total 57980.309735                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.data       171001                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::total       171001                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.data        24733                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::total        24733                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.data    524154321                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::total    524154321                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.data       195734                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::total       195734                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.data     0.126360                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::total     0.126360                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.data 21192.508834                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::total 21192.508834                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.data        24733                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::total        24733                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.data    359432541                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::total    359432541                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.data     0.126360                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::total     0.126360                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.data 14532.508834                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::total 14532.508834                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.missLatency::cpu3.data       646020                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.missLatency::total       646020                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.avgMissLatency::cpu3.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu3.data       532800                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.mshrMissLatency::total       532800                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu3.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.misses::cpu3.data          117                       # number of SCUpgradeReq misses (Count)
system.cpu3.l2cache.SCUpgradeReq.misses::total          117                       # number of SCUpgradeReq misses (Count)
system.cpu3.l2cache.SCUpgradeReq.missLatency::cpu3.data      2360970                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.missLatency::total      2360970                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.accesses::cpu3.data          117                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.SCUpgradeReq.accesses::total          117                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.SCUpgradeReq.missRate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.avgMissLatency::cpu3.data 20179.230769                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.avgMissLatency::total 20179.230769                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.mshrMisses::cpu3.data          117                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu3.l2cache.SCUpgradeReq.mshrMisses::total          117                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu3.l2cache.SCUpgradeReq.mshrMissLatency::cpu3.data      1694970                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.mshrMissLatency::total      1694970                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu3.data 14486.923077                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.avgMshrMissLatency::total 14486.923077                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.hits::cpu3.data          285                       # number of UpgradeReq hits (Count)
system.cpu3.l2cache.UpgradeReq.hits::total          285                       # number of UpgradeReq hits (Count)
system.cpu3.l2cache.UpgradeReq.misses::cpu3.data        11498                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.misses::total        11498                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.missLatency::cpu3.data    243253502                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.missLatency::total    243253502                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.accesses::cpu3.data        11783                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.accesses::total        11783                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.missRate::cpu3.data     0.975813                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.missRate::total     0.975813                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMissLatency::cpu3.data 21156.157767                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMissLatency::total 21156.157767                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.mshrMisses::cpu3.data        11498                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMisses::total        11498                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::cpu3.data    166876622                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::total    166876622                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::cpu3.data     0.975813                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::total     0.975813                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::cpu3.data 14513.534702                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::total 14513.534702                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.WritebackDirty.hits::writebacks       102594                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.hits::total       102594                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.accesses::writebacks       102594                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.accesses::total       102594                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.tags.tagsInUse       11333.067916                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.l2cache.tags.totalRefs             402959                       # Total number of references to valid blocks. (Count)
system.cpu3.l2cache.tags.sampledRefs            25131                       # Sample count of references to valid blocks. (Count)
system.cpu3.l2cache.tags.avgRefs            16.034340                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.l2cache.tags.warmupTick        8845780032                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.l2cache.tags.occupancies::writebacks     2.780643                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.inst    79.826471                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.data 11250.460801                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.avgOccs::writebacks     0.000085                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.inst     0.002436                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.data     0.343337                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::total      0.345858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.occupanciesTaskId::1024        21546                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::1          207                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::2         1041                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::3         4448                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::4        15850                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ratioOccsTaskId::1024     0.657532                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.tagAccesses          6471771                       # Number of tag accesses (Count)
system.cpu3.l2cache.tags.dataAccesses         6471771                       # Number of data accesses (Count)
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                       3025                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                 843130                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                442                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                  7255                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                    99                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples          24721695                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             3.739443                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev            3.193021                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9              24512832     99.16%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                 217      0.00%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              169435      0.69%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                2508      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                 274      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                 346      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               30339      0.12%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                5451      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  89      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                 156      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value             279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total            24721695                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions            112                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples           56                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 2784403.285714                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 2602645.727727                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10           56    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value        11655                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value      8098227                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total           56                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  49372981596                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED    155926584                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                792320                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                11338558                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               46551570                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles         61920                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 10659819                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             52248479                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts             106220992                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                17269                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents              51628953                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents               1216587                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                  3342                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           80518724                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  159638726                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                97282245                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 61486455                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             77813677                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                 2705047                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                    571                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                575                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 96130048                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       224578718                       # The number of ROB reads (Count)
system.cpu3.rob.writes                      209982304                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts               103415014                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                 103415425                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.toL2Bus.transDist::ReadResp        205032                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadRespWithInvalidate            4                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackDirty       102811                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::CleanEvict        92335                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeReq        14853                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::SCUpgradeReq          230                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeResp        12146                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::SCUpgradeFailReq           29                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeFailResp           30                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExReq          351                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExResp          308                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadCleanReq          209                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadSharedReq       229955                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateReq           26                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateResp           26                       # Transaction distribution (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          418                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       620043                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount::total            620461                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktSize_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        13376                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     19696576                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize::total           19709952                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.snoops                      47356                       # Total snoops (Count)
system.cpu3.toL2Bus.snoopTraffic               601344                       # Total snoop traffic (Byte)
system.cpu3.toL2Bus.snoopFanout::samples       245958                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::mean        0.121147                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::stdev       0.326298                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::0             216161     87.89%     87.89% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::1              29797     12.11%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::total         245958                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.toL2Bus.reqLayer0.occupancy     202498631                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer0.occupancy       208791                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer1.occupancy    199745721                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoopLayer0.occupancy      9267390                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoop_filter.totRequests       402915                       # Total number of requests made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleRequests       206808                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.totSnoops        29797                       # Total number of snoops made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleSnoops        29797                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    43                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                  4773                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   124                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                  1523                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.inst                   156                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.data                  1599                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.inst                   165                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.data                   307                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                      8690                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   43                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                 4773                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  124                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                 1523                       # number of overall hits (Count)
system.l3.overallHits::cpu2.inst                  156                       # number of overall hits (Count)
system.l3.overallHits::cpu2.data                 1599                       # number of overall hits (Count)
system.l3.overallHits::cpu3.inst                  165                       # number of overall hits (Count)
system.l3.overallHits::cpu3.data                  307                       # number of overall hits (Count)
system.l3.overallHits::total                     8690                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                 659                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               33296                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                  83                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data                  61                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.inst                  49                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.data                  61                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.inst                  44                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.data                  61                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   34314                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst                659                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              33296                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                 83                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data                 61                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.inst                 49                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.data                 61                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.inst                 44                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.data                 61                       # number of overall misses (Count)
system.l3.overallMisses::total                  34314                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst       47862756                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     2398645287                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst        5810850                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data        5083911                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.inst        3298365                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.data        5261067                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.inst        2630034                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.data        4258737                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         2472851007                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst      47862756                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    2398645287                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst       5810850                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data       5083911                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.inst       3298365                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.data       5261067                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.inst       2630034                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.data       4258737                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        2472851007                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst               702                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             38069                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               207                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data              1584                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.inst               205                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.data              1660                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.inst               209                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.data               368                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 43004                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst              702                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            38069                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              207                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data             1584                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.inst              205                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.data             1660                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.inst              209                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.data              368                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                43004                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.938746                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.874622                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.400966                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.038510                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.inst          0.239024                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.data          0.036747                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.inst          0.210526                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.data          0.165761                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.797926                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.938746                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.874622                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.400966                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.038510                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.inst         0.239024                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.data         0.036747                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.inst         0.210526                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.data         0.165761                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.797926                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 72629.371775                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 72040.043459                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 70010.240964                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 83342.803279                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu2.inst 67313.571429                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu2.data        86247                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu3.inst 59773.500000                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu3.data 69815.360656                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    72065.367110                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 72629.371775                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 72040.043459                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 70010.240964                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 83342.803279                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu2.inst 67313.571429                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu2.data        86247                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu3.inst 59773.500000                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu3.data 69815.360656                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   72065.367110                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.demandMshrHits::cpu0.inst                 5                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                28                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.inst                12                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.inst                21                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                    66                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                5                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst               28                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.inst               12                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.inst               21                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                   66                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst             654                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           33296                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst              55                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data              61                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.inst              37                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.data              61                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.inst              23                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.data              61                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               34248                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst            654                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          33296                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst             55                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data             61                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.inst             37                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.data             61                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.inst             23                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.data             61                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              34248                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst     43146497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   2171366947                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst      3814994                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data      4668253                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.inst      2288600                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.data      4842988                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.inst      1383346                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.data      3843408                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     2235355033                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst     43146497                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   2171366947                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst      3814994                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data      4668253                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.inst      2288600                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.data      4842988                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.inst      1383346                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.data      3843408                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    2235355033                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.931624                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.874622                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.265700                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.038510                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.inst      0.180488                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.data      0.036747                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.inst      0.110048                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.data      0.165761                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.796391                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.931624                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.874622                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.265700                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.038510                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.inst     0.180488                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.data     0.036747                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.inst     0.110048                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.data     0.165761                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.796391                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 65973.237003                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 65214.048144                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 69363.527273                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 76528.737705                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu2.inst 61854.054054                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu2.data 79393.245902                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu3.inst 60145.478261                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu3.data 63006.688525                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 65269.651746                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 65973.237003                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 65214.048144                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 69363.527273                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 76528.737705                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu2.inst 61854.054054                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu2.data 79393.245902                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu3.inst 60145.478261                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu3.data 63006.688525                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 65269.651746                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                              0                       # number of replacements (Count)
system.l3.dataExpansions                         4255                       # number of data expansions (Count)
system.l3.dataContractions                          1                       # number of data contractions (Count)
system.l3.InvalidateReq.hits::cpu3.data             2                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::total                 2                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.misses::cpu0.data            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu1.data            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu2.data            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu3.data            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total               4                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.accesses::cpu0.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu1.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu2.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu3.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total             6                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::cpu0.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu1.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu2.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu3.data     0.333333                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total      0.666667                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMisses::cpu0.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::cpu1.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::cpu2.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::cpu3.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total            4                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::cpu0.data        16883                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::cpu1.data        15013                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::cpu2.data        16737                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::cpu3.data        16593                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total        65226                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::cpu3.data     0.333333                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total     0.666667                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::cpu0.data        16883                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::cpu1.data        15013                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::cpu2.data        16737                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::cpu3.data        16593                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total 16306.500000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu0.data                19                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data                 3                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu3.data                 6                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    28                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           33150                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data              58                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu2.data              58                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu3.data              58                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               33324                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data   2387144466                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data      4809852                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu2.data      5023305                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu3.data      4055940                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     2401033563                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         33169                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data            61                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu2.data            58                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu3.data            64                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             33352                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.999427                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.950820                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu2.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu3.data      0.906250                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.999160                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 72010.391131                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 82928.482759                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu2.data 86608.706897                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu3.data        69930                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 72051.181221                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        33150                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data           58                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu2.data           58                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu3.data           58                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           33324                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data   2160860828                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data      4414450                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu2.data      4625881                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu3.data      3660913                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   2173562072                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.999427                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.950820                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu3.data     0.906250                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.999160                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 65184.338703                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 76111.206897                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu2.data 79756.568966                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu3.data 63119.189655                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 65225.125195                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            43                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data          4754                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           124                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data          1520                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.inst           156                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.data          1599                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.inst           165                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.data           301                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total              8662                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst          659                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data          146                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst           83                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.inst           49                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.data            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.inst           44                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.data            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total             990                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst     47862756                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data     11500821                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst      5810850                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data       274059                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.inst      3298365                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.data       237762                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.inst      2630034                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.data       202797                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total     71817444                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst          702                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data         4900                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          207                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data         1523                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.inst          205                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.data         1602                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.inst          209                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.data          304                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total          9652                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.938746                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.029796                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.400966                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.001970                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.inst     0.239024                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.data     0.001873                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.inst     0.210526                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.data     0.009868                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.102569                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 72629.371775                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 78772.746575                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 70010.240964                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data        91353                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.inst 67313.571429                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.data        79254                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.inst 59773.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.data        67599                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 72542.872727                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            5                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst           28                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.inst           12                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.inst           21                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total            66                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst          654                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data          146                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst           55                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.inst           37                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.data            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.inst           23                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.data            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total          924                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst     43146497                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data     10506119                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst      3814994                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data       253803                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.inst      2288600                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.data       217107                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.inst      1383346                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.data       182495                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total     61792961                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.931624                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.029796                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.265700                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.001970                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.inst     0.180488                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.data     0.001873                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.inst     0.110048                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.data     0.009868                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.095731                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 65973.237003                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 71959.719178                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 69363.527273                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data        84601                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.inst 61854.054054                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.data        72369                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.inst 60145.478261                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.data 60831.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 66875.498918                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.hits::cpu0.data             31                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu1.data             39                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu2.data             35                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu3.data             30                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::total                135                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.accesses::cpu0.data           31                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu1.data           39                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu2.data           35                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu3.data           30                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::total            135                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.hits::cpu0.data              329                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data              179                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu2.data              330                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu3.data              339                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                 1177                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu0.data          329                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data          179                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu2.data          330                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu3.data          339                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total             1177                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks         8655                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total             8655                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks         8655                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total         8655                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.compressor.compressions               42903                       # Total number of compressions (Count)
system.l3.compressor.failedCompressions          9241                       # Total number of failed compressions (Count)
system.l3.compressor.compressionSize::0             0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressionSize::32        33379                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressionSize::64           37                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressionSize::128           74                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressionSize::256          172                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressionSize::512         9241                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressionSizeBits      5839468                       # Total compressed data size (Bit)
system.l3.compressor.avgCompressionSizeBits   136.108617                       # Average compression size ((Bit/Count))
system.l3.compressor.decompressions               159                       # Total number of decompressions (Count)
system.l3.compressor.patterns::ZZZZ            536908                       # Number of data entries that match pattern ZZZZ (Count)
system.l3.compressor.patterns::XXXX            143161                       # Number of data entries that match pattern XXXX (Count)
system.l3.compressor.patterns::MMMM              1264                       # Number of data entries that match pattern MMMM (Count)
system.l3.compressor.patterns::MMXX              4360                       # Number of data entries that match pattern MMXX (Count)
system.l3.compressor.patterns::ZZZX               375                       # Number of data entries that match pattern ZZZX (Count)
system.l3.compressor.patterns::MMMX               380                       # Number of data entries that match pattern MMMX (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 18318.119383                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                        53017                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      34250                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.547942                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks       0.798532                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      473.298471                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    31475.060552                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       39.423638                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data       48.456470                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.inst        8.075467                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.data       48.461991                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.inst       17.239180                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.data       47.716219                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.002407                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.160090                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000201                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.000246                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.inst            0.000041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.data            0.000246                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.inst            0.000088                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.data            0.000243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.163567                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          34248                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  148                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  105                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                33995                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.174194                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    1308338                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   2582426                       # Number of data accesses (Count)
system.l3.tags.evictionsReplacement::0          38506                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.l3.tags.evictionsReplacement::1              0                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.l3.tags.evictionsReplacement::2              0                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu0.inst::samples       654.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples     33296.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples        55.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples        61.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples        37.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples        61.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.inst::samples        23.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.data::samples        61.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000576020                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               81110                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       34248                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     34248                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 34248                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   33466                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     416                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     205                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      86                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2191872                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              44254397.69506343                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   49528809279                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1446181.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        41856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data      2130944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         3520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data         3904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst         2368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data         3904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.inst         1472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.data         3904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 845082.226482465630                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 43024247.420428402722                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 71069.606202653827                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 78822.654152034258                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 47810.462354512580                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 78822.654152034258                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.inst 29720.017139291602                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.data 78822.654152034258                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst          654                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data        33296                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst           55                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data           61                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst           37                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data           61                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.inst           23                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.data           61                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     18338768                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data    918471214                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      1725840                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data      2338976                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst       888220                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data      2506520                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.inst       513750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.data      1522795                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     28040.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     27585.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     31378.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     38343.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     24005.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data     41090.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.inst     22336.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.data     24963.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        41856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data      2130944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         3520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data         3904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst         2368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data         3904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst         1472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data         3904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2191872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        41856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         3520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst         2368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst         1472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        49216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst          654                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data        33296                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst           55                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data           61                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst           37                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data           61                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst           23                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data           61                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           34248                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst        845082                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data      43024247                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst         71070                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data         78823                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst         47810                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data         78823                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst         29720                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data         78823                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          44254398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       845082                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst        71070                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst        47810                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst        29720                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        993682                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       845082                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data     43024247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst        71070                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data        78823                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst        47810                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data        78823                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst        29720                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data        78823                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         44254398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                34248                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2084                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2078                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2086                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               304156083                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             171240000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          946306083                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8880.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27630.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               25262                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            73.76                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         8984                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   243.953695                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   232.687425                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    73.595962                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          423      4.71%      4.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          739      8.23%     12.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         7731     86.05%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           26      0.29%     99.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           12      0.13%     99.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            9      0.10%     99.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            4      0.04%     99.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            8      0.09%     99.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           32      0.36%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         8984                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2191872                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               44.254398                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.35                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               73.76                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        31980060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        16997805                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      122815140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3909725040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2676666990                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  16765065600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   23523250635                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   474.939818                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  43561719380                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1653860000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4313328800                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        32179980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        17096475                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      121715580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3909725040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2640257670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  16795726080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   23516700825                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   474.807576                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  43641838125                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1653860000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4233210055                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 924                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             35555                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq             300                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              33541                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             33324                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            924                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              4                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       104572                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  104572                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      2191872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2191872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                            36072                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              70324                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    70324    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                70324                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            45167009                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          182041927                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          70324                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        36072                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp              98384                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadRespWithInvalidate            1                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty         8655                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict              317                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq            36732                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeReq            435                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp           37167                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeFailReq           86                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeFailResp           86                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             33779                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            33779                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq         98385                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateReq             6                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateResp            6                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port       102872                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port        39909                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port        42088                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port        37848                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total                 222717                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port      2825728                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port       211648                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port       217984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port        50816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total                 3306176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                          125101                       # Total snoops (Count)
system.tol3bus.snoopTraffic                   5711744                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            169423                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             1.064613                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.876119                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   42428     25.04%     25.04% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                   91095     53.77%     78.81% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                   18425     10.88%     89.69% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::3                   17475     10.31%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               3                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              169423                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  49528908180                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           65172429                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          56138456                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy          29137780                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer2.occupancy          30316630                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer3.occupancy          28939656                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        178395                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests        62163                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests        73804                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
