// Seed: 2051454018
module module_0 ();
  wire id_2;
  assign module_1.type_11 = 0;
  wire id_3;
  wire id_4 = id_1;
  id_5(
      .id_0(1)
  );
  wire id_6;
endmodule
module module_1 (
    input logic   id_0,
    input supply0 id_1
);
  assign id_3 = id_3;
  logic id_4;
  logic id_5 = ((id_3) * id_3), id_6 = id_0;
  always id_4 = id_3;
  always_ff if (id_3) id_3 = id_4;
  id_7(
      id_6, id_6
  );
  logic id_8 = id_0;
  assign id_6 = 1;
  always
    if (id_7) begin : LABEL_0
      id_5 = -1;
      id_6 <= 1 - id_1;
      id_3 = {-1{-1}} - id_1;
      if (1 + id_7) id_3.id_5 = id_5;
    end else id_7 <= id_5;
  wand id_9;
  assign id_6 = id_6.id_5 + id_9;
  module_0 modCall_1 ();
  genvar id_10;
endmodule
