|Modem_Elanus
to_PLL <= Phase_detector:inst15.to_ext_pll
Clk_50MHz => altpll_1:inst6.inclk0
Clk_50MHz => Device_manager:inst5.Clk
TxClk => altpll_3:inst11.inclk0
TxClk => conv_eth8_4:inst1.txc
from_PLL => altpll_0:inst14.inclk0
RxClk => altpll_2:inst7.inclk0
RxClk => conv_eth4_8:inst.rxc
RxDV => conv_eth4_8:inst.rx_dv
RxD[0] <> inst20[0]
RxD[1] <> inst20[1]
Comp_Q => Diff_Decoder_v03:inst10.Din_I
Comp_Q => Phase_detector:inst15.pd_q
Comp_I => Diff_Decoder_v03:inst10.Din_Q
Comp_I => Phase_detector:inst15.pd_i
Comp_ADD => Phase_detector:inst15.pd_i_and_q
Comp_DIFF => Phase_detector:inst15.pd_i_or_q
synt_sck <= PLL_init:inst13.htrdClk
synt_data <= PLL_init:inst13.htrdData
synt_le <= PLL_init:inst13.txHtrdWr
synt_ce <= <VCC>
PHY_ClkIn <= Clk_25MHz.DB_MAX_OUTPUT_PORT_TYPE
PHY_nReset <= Device_manager:inst5.LAN_nRST
TxEN <= tx_en.DB_MAX_OUTPUT_PORT_TYPE
PHY_MDC <= <GND>
PHY_MDIO <= <GND>
TxER <= <GND>
Mod_I <= Ethernet_to_Radio:inst9.Out_I
Mod_Q <= Ethernet_to_Radio:inst9.Out_Q
Loop <= Phase_detector:inst15.pd_loop
PLL_SCK <= SCK.DB_MAX_OUTPUT_PORT_TYPE
PLL_SDA <= SDA.DB_MAX_OUTPUT_PORT_TYPE
COL <> inst21
TxD[0] <= conv_eth8_4:inst1.txd[0]
TxD[1] <= conv_eth8_4:inst1.txd[1]
TxD[2] <= conv_eth8_4:inst1.txd[2]
TxD[3] <= conv_eth8_4:inst1.txd[3]
synt_muxout => ~NO_FANOUT~
CRS => ~NO_FANOUT~
RxER => ~NO_FANOUT~
PLL_LOS => ~NO_FANOUT~
PLL_LOL => ~NO_FANOUT~


|Modem_Elanus|Phase_detector:inst15
clk => jump.CLK
clk => \jump_p:cnt_clk[0].CLK
clk => \jump_p:cnt_clk[1].CLK
clk => \jump_p:cnt_clk[2].CLK
clk => \jump_p:cnt_clk[3].CLK
clk => \jump_p:cnt_clk[4].CLK
clk => \jump_p:cnt_clk[5].CLK
clk => \jump_p:cnt_clk[6].CLK
clk => \jump_p:cnt_clk[7].CLK
clk => \jump_p:cnt_clk[8].CLK
clk => \jump_p:cnt_clk[9].CLK
clk => \jump_p:cnt_clk[10].CLK
clk => \jump_p:cnt_clk[11].CLK
clk => \jump_p:cnt_clk[12].CLK
clk => \jump_p:cnt_clk[13].CLK
clk => \jump_p:cnt_clk[14].CLK
clk => \jump_p:cnt_clk[15].CLK
clk => \jump_p:cnt_clk[16].CLK
clk => \jump_p:cnt_clk[17].CLK
clk => \jump_p:cnt_clk[18].CLK
clk => \jump_p:cnt_clk[19].CLK
clk => \jump_p:cnt_clk[20].CLK
clk => \jump_p:cnt_clk[21].CLK
clk => \jump_p:cnt_clk[22].CLK
clk => \jump_p:cnt_clk[23].CLK
clk => \jump_p:cnt_clk[24].CLK
sync => jump_p.IN1
pd_i => to_ext_pll.DATAIN
pd_i => step1.IN0
pd_q => step1.IN1
pd_i_and_q => step2.IN0
pd_i_or_q => step2.IN1
pd_loop <= pd_loop.DB_MAX_OUTPUT_PORT_TYPE
to_ext_pll <= pd_i.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|altpll_1:inst6
inclk0 => altpll:altpll_component.inclk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]


|Modem_Elanus|altpll_1:inst6|altpll:altpll_component
inclk[0] => altpll_1_altpll:auto_generated.inclk[0]
inclk[1] => altpll_1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Modem_Elanus|altpll_1:inst6|altpll:altpll_component|altpll_1_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Modem_Elanus|mac_frame_tx_ver2:inst3
reset => process_3.IN1
reset => s_fifo_going_full.OUTPUTSELECT
reset => fifo_monitor.OUTPUTSELECT
reset => fifo_monitor.OUTPUTSELECT
reset => fifo_monitor.OUTPUTSELECT
reset => s_fifo_going_full_state.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => reset_with_sync_by125.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_ErrRS_reg02.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => s_failRS_reg03.OUTPUTSELECT
reset => find_synchro:synccc.reset
reset => shift_finder:shifyff.reset
reset => find_synchro:synccc_test.reset
reset => stob_scale:stob_scale_inst.reset
reset => fout_timed2_val.ENA
reset => fout_timed2[8].ENA
reset => fout_timed2[9].ENA
reset => fout_timed2[10].ENA
reset => fout_timed2[11].ENA
reset => fout_timed2[12].ENA
reset => fout_timed2[13].ENA
reset => fout_timed[0].ENA
reset => fout_timed[1].ENA
reset => fout_timed[2].ENA
reset => fout_timed[3].ENA
reset => fout_timed[4].ENA
reset => fout_timed[5].ENA
reset => fout_timed[6].ENA
reset => fout_timed[7].ENA
reset => fout_timed[8].ENA
reset => fout_timed[9].ENA
reset => fout_timed[10].ENA
reset => fout_timed[11].ENA
reset => fout_timed[12].ENA
reset => fout_timed[13].ENA
reset => fout_timeb[0].ENA
reset => fout_timeb[1].ENA
reset => fout_timeb[2].ENA
reset => fout_timeb[3].ENA
reset => fout_timeb[4].ENA
reset => fout_timeb[5].ENA
reset => fout_timeb[6].ENA
reset => fout_timeb[7].ENA
reset => fout_timeb[8].ENA
reset => fout_timeb[9].ENA
reset => fout_timeb[10].ENA
reset => fout_timeb[11].ENA
reset => fout_timeb[12].ENA
reset => fout_timeb[13].ENA
reset => fout_timea[0].ENA
reset => fout_timea[1].ENA
reset => fout_timea[2].ENA
reset => fout_timea[3].ENA
reset => fout_timea[4].ENA
reset => fout_timea[5].ENA
reset => fout_timea[6].ENA
reset => fout_timea[7].ENA
reset => fout_timea[8].ENA
reset => fout_timea[9].ENA
reset => fout_timea[10].ENA
reset => fout_timea[11].ENA
reset => fout_timea[12].ENA
reset => fout_timea[13].ENA
reset => timecnt[0].ENA
reset => timecnt[1].ENA
reset => timecnt[2].ENA
reset => timecnt[3].ENA
reset => timecnt[4].ENA
clk125 => simple_mac_tx:MAC_inst.clk
clk125 => reset_with_sync_by125.CLK
clk125 => frame_cnt[0].CLK
clk125 => frame_cnt[1].CLK
clk125 => frame_cnt[2].CLK
clk125 => frame_cnt[3].CLK
clk125 => frame_cnt[4].CLK
clk125 => frame_cnt[5].CLK
clk125 => frame_cnt[6].CLK
clk125 => frame_cnt[7].CLK
clk125 => frame_cnt[8].CLK
clk125 => frame_cnt[9].CLK
clk125 => frame_cnt[10].CLK
clk125 => frame_cnt[11].CLK
clk125 => frame_cnt[12].CLK
clk125 => frame_cnt[13].CLK
clk125 => frame_cnt[14].CLK
clk125 => frame_cnt[15].CLK
clk125 => frame_cnt[16].CLK
clk125 => frame_cnt[17].CLK
clk125 => frame_cnt[18].CLK
clk125 => frame_cnt[19].CLK
clk125 => frame_cnt[20].CLK
clk125 => frame_cnt[21].CLK
clk125 => frame_cnt[22].CLK
clk125 => frame_cnt[23].CLK
clk125 => frame_cnt[24].CLK
clk125 => frame_cnt[25].CLK
clk125 => frame_cnt[26].CLK
clk125 => frame_cnt[27].CLK
clk125 => frame_cnt[28].CLK
clk125 => frame_cnt[29].CLK
clk125 => frame_cnt[30].CLK
clk125 => frame_cnt[31].CLK
clk125 => frame_cnt[32].CLK
clk125 => frame_cnt[33].CLK
clk125 => frame_cnt[34].CLK
clk125 => frame_cnt[35].CLK
clk125 => frame_cnt[36].CLK
clk125 => frame_cnt[37].CLK
clk125 => frame_cnt[38].CLK
clk125 => frame_cnt[39].CLK
clk125 => frame_cnt[40].CLK
clk125 => frame_cnt[41].CLK
clk125 => frame_cnt[42].CLK
clk125 => frame_cnt[43].CLK
clk125 => frame_cnt[44].CLK
clk125 => frame_cnt[45].CLK
clk125 => frame_cnt[46].CLK
clk125 => frame_cnt[47].CLK
clk125 => frame_cnt[48].CLK
clk125 => frame_cnt[49].CLK
clk125 => frame_cnt[50].CLK
clk125 => frame_cnt[51].CLK
clk125 => frame_cnt[52].CLK
clk125 => frame_cnt[53].CLK
clk125 => frame_cnt[54].CLK
clk125 => frame_cnt[55].CLK
clk125 => frame_cnt[56].CLK
clk125 => frame_cnt[57].CLK
clk125 => frame_cnt[58].CLK
clk125 => frame_cnt[59].CLK
clk125 => frame_cnt[60].CLK
clk125 => frame_cnt[61].CLK
clk125 => frame_cnt[62].CLK
clk125 => frame_cnt[63].CLK
clk125 => addpause_w_cnt[0].CLK
clk125 => addpause_w_cnt[1].CLK
clk125 => addpause_w_cnt[2].CLK
clk125 => addpause_w_cnt[3].CLK
clk125 => flow_ctrl_mux_cnt[0].CLK
clk125 => flow_ctrl_mux_cnt[1].CLK
clk125 => flow_ctrl_mux_cnt[2].CLK
clk125 => flow_ctrl_mux_cnt[3].CLK
clk125 => flow_ctrl_mux_cnt[4].CLK
clk125 => flow_ctrl_mux_cnt[5].CLK
clk125 => flow_ctrl_mux_cnt[6].CLK
clk125 => Bdata9_3[0].CLK
clk125 => Bdata9_3[1].CLK
clk125 => Bdata9_3[2].CLK
clk125 => Bdata9_3[3].CLK
clk125 => Bdata9_3[4].CLK
clk125 => Bdata9_3[5].CLK
clk125 => Bdata9_3[6].CLK
clk125 => Bdata9_3[7].CLK
clk125 => Bdata9_3[8].CLK
clk125 => test_in_pause_mode.CLK
clk125 => tp[0]~reg0.CLK
clk125 => tp[1]~reg0.CLK
clk125 => tp[3]~reg0.CLK
clk125 => tp[4]~reg0.CLK
clk125 => pause_mode_1w.CLK
clk125 => dv_in_timeout_event_1w.CLK
clk125 => pause_mode.CLK
clk125 => s_flow_ctrl_ok_a.CLK
clk125 => s_flow_ctrl_req_a.CLK
clk125 => fout_cnt_w1[0].CLK
clk125 => fout_cnt_w1[1].CLK
clk125 => fout_cnt_w1[2].CLK
clk125 => fout_cnt_w1[3].CLK
clk125 => fout_cnt_w1[4].CLK
clk125 => fout_cnt_w1[5].CLK
clk125 => fout_cnt_w1[6].CLK
clk125 => fout_cnt_w1[7].CLK
clk125 => fout_cnt_w1[8].CLK
clk125 => fout_cnt_w1[9].CLK
clk125 => fout_cnt_w1[10].CLK
clk125 => fout_cnt_w1[11].CLK
clk125 => fout_cnt_w1[12].CLK
clk125 => fout_cnt_w1[13].CLK
clk125 => have_to_start.CLK
clk125 => Bdata9_w1[8].CLK
clk125 => pause_mode_o~reg0.CLK
clk125 => flow_ctrl_ok_a~reg0.CLK
clk125 => flow_ctrl_req_a~reg0.CLK
clk125 => flow_ctrl_req_1w.CLK
clk125 => flow_ctrl_ok_1w.CLK
clk125 => fout_timed2_val.CLK
clk125 => fout_timed2[8].CLK
clk125 => fout_timed2[9].CLK
clk125 => fout_timed2[10].CLK
clk125 => fout_timed2[11].CLK
clk125 => fout_timed2[12].CLK
clk125 => fout_timed2[13].CLK
clk125 => fout_timed[0].CLK
clk125 => fout_timed[1].CLK
clk125 => fout_timed[2].CLK
clk125 => fout_timed[3].CLK
clk125 => fout_timed[4].CLK
clk125 => fout_timed[5].CLK
clk125 => fout_timed[6].CLK
clk125 => fout_timed[7].CLK
clk125 => fout_timed[8].CLK
clk125 => fout_timed[9].CLK
clk125 => fout_timed[10].CLK
clk125 => fout_timed[11].CLK
clk125 => fout_timed[12].CLK
clk125 => fout_timed[13].CLK
clk125 => fout_timeb[0].CLK
clk125 => fout_timeb[1].CLK
clk125 => fout_timeb[2].CLK
clk125 => fout_timeb[3].CLK
clk125 => fout_timeb[4].CLK
clk125 => fout_timeb[5].CLK
clk125 => fout_timeb[6].CLK
clk125 => fout_timeb[7].CLK
clk125 => fout_timeb[8].CLK
clk125 => fout_timeb[9].CLK
clk125 => fout_timeb[10].CLK
clk125 => fout_timeb[11].CLK
clk125 => fout_timeb[12].CLK
clk125 => fout_timeb[13].CLK
clk125 => fout_timea[0].CLK
clk125 => fout_timea[1].CLK
clk125 => fout_timea[2].CLK
clk125 => fout_timea[3].CLK
clk125 => fout_timea[4].CLK
clk125 => fout_timea[5].CLK
clk125 => fout_timea[6].CLK
clk125 => fout_timea[7].CLK
clk125 => fout_timea[8].CLK
clk125 => fout_timea[9].CLK
clk125 => fout_timea[10].CLK
clk125 => fout_timea[11].CLK
clk125 => fout_timea[12].CLK
clk125 => fout_timea[13].CLK
clk125 => timecnt[0].CLK
clk125 => timecnt[1].CLK
clk125 => timecnt[2].CLK
clk125 => timecnt[3].CLK
clk125 => timecnt[4].CLK
clk125 => s_fifo_going_full_state.CLK
clk125 => reset_by_fifofull.CLK
clk125 => s_fifo_going_full.CLK
clk125 => fifo_going_full~reg0.CLK
clk125 => dv_mux.CLK
clk125 => data_mux[0].CLK
clk125 => data_mux[1].CLK
clk125 => data_mux[2].CLK
clk125 => data_mux[3].CLK
clk125 => data_mux[4].CLK
clk125 => data_mux[5].CLK
clk125 => data_mux[6].CLK
clk125 => data_mux[7].CLK
clk125 => dv_delayed.CLK
clk125 => delayed_data[0].CLK
clk125 => delayed_data[1].CLK
clk125 => delayed_data[2].CLK
clk125 => delayed_data[3].CLK
clk125 => delayed_data[4].CLK
clk125 => delayed_data[5].CLK
clk125 => delayed_data[6].CLK
clk125 => delayed_data[7].CLK
clk125 => frame_fifo:frame_fifo_inst.rdclk
clk125 => stm_reader~13.DATAIN
clk125 => fifo_monitor~4.DATAIN
clkq => flowbyte_shifter:shifit_it.clk
clkq => s_failRS_reg03[0].CLK
clkq => s_failRS_reg03[1].CLK
clkq => s_failRS_reg03[2].CLK
clkq => s_failRS_reg03[3].CLK
clkq => s_failRS_reg03[4].CLK
clkq => s_failRS_reg03[5].CLK
clkq => s_failRS_reg03[6].CLK
clkq => s_failRS_reg03[7].CLK
clkq => s_failRS_reg03[8].CLK
clkq => s_failRS_reg03[9].CLK
clkq => s_failRS_reg03[10].CLK
clkq => s_failRS_reg03[11].CLK
clkq => s_failRS_reg03[12].CLK
clkq => s_failRS_reg03[13].CLK
clkq => s_failRS_reg03[14].CLK
clkq => s_failRS_reg03[15].CLK
clkq => s_failRS_reg03[16].CLK
clkq => s_failRS_reg03[17].CLK
clkq => s_failRS_reg03[18].CLK
clkq => s_failRS_reg03[19].CLK
clkq => s_failRS_reg03[20].CLK
clkq => s_failRS_reg03[21].CLK
clkq => s_failRS_reg03[22].CLK
clkq => s_failRS_reg03[23].CLK
clkq => s_failRS_reg03[24].CLK
clkq => s_failRS_reg03[25].CLK
clkq => s_failRS_reg03[26].CLK
clkq => s_failRS_reg03[27].CLK
clkq => s_failRS_reg03[28].CLK
clkq => s_failRS_reg03[29].CLK
clkq => s_failRS_reg03[30].CLK
clkq => s_failRS_reg03[31].CLK
clkq => s_ErrRS_reg02[0].CLK
clkq => s_ErrRS_reg02[1].CLK
clkq => s_ErrRS_reg02[2].CLK
clkq => s_ErrRS_reg02[3].CLK
clkq => s_ErrRS_reg02[4].CLK
clkq => s_ErrRS_reg02[5].CLK
clkq => s_ErrRS_reg02[6].CLK
clkq => s_ErrRS_reg02[7].CLK
clkq => s_ErrRS_reg02[8].CLK
clkq => s_ErrRS_reg02[9].CLK
clkq => s_ErrRS_reg02[10].CLK
clkq => s_ErrRS_reg02[11].CLK
clkq => s_ErrRS_reg02[12].CLK
clkq => s_ErrRS_reg02[13].CLK
clkq => s_ErrRS_reg02[14].CLK
clkq => s_ErrRS_reg02[15].CLK
clkq => s_ErrRS_reg02[16].CLK
clkq => s_ErrRS_reg02[17].CLK
clkq => s_ErrRS_reg02[18].CLK
clkq => s_ErrRS_reg02[19].CLK
clkq => s_ErrRS_reg02[20].CLK
clkq => s_ErrRS_reg02[21].CLK
clkq => s_ErrRS_reg02[22].CLK
clkq => s_ErrRS_reg02[23].CLK
clkq => s_ErrRS_reg02[24].CLK
clkq => s_ErrRS_reg02[25].CLK
clkq => s_ErrRS_reg02[26].CLK
clkq => s_ErrRS_reg02[27].CLK
clkq => s_ErrRS_reg02[28].CLK
clkq => s_ErrRS_reg02[29].CLK
clkq => s_ErrRS_reg02[30].CLK
clkq => s_ErrRS_reg02[31].CLK
clkq => reset_with_sync_with_full.CLK
clkq => reset_with_sync.CLK
clkq => rs_reset_i_byclkq2.CLK
clkq => reset_by_RSmode.CLK
clkq => useRS_w2.CLK
clkq => useRS_w1.CLK
clkq => data_in_shift_w1[0].CLK
clkq => data_in_shift_w1[1].CLK
clkq => data_in_shift_w1[2].CLK
clkq => data_in_shift_w1[3].CLK
clkq => data_in_shift_w1[4].CLK
clkq => data_in_shift_w1[5].CLK
clkq => data_in_shift_w1[6].CLK
clkq => data_in_shift_w1[7].CLK
clkq => start_frame_p1_w2.CLK
clkq => start_frame_p1_w1.CLK
clkq => start_correct~reg0.CLK
clkq => scr_ce.CLK
clkq => new_start.CLK
clkq => cnt_for_ce2[0].CLK
clkq => cnt_for_ce2[1].CLK
clkq => cnt_for_ce2[2].CLK
clkq => cnt_for_ce2[3].CLK
clkq => cnt_for_ce2[4].CLK
clkq => cnt_for_ce2[5].CLK
clkq => cnt_for_ce2[6].CLK
clkq => cnt_for_ce2[7].CLK
clkq => cnt_for_ce2[8].CLK
clkq => d_to_design[0].CLK
clkq => d_to_design[1].CLK
clkq => d_to_design[2].CLK
clkq => d_to_design[3].CLK
clkq => d_to_design[4].CLK
clkq => d_to_design[5].CLK
clkq => d_to_design[6].CLK
clkq => d_to_design[7].CLK
clkq => reset_with_sync_w1.CLK
clkq => reset_by_fifofull_byclkq.CLK
clkq => rs_reset_i_byclkq.CLK
clkq => SyncFindLED~reg0.CLK
clkq => ce_in_w2.CLK
clkq => ce_in_w1.CLK
clkq => find_synchro:synccc.clk
clkq => shift_finder:shifyff.clk
clkq => self_descrambler:scr_inst.clk
clkq => find_synchro:synccc_test.clk
clkq => rs_decoder:RS_altera.clk
clkq => block2ip_frame:block2ipf_inst.clk
clkq => changer_freq_tx:changer_freq_tx_inst.clk
clkq => from_hdlc:from_hdlc_inst.clk
clkq => frame_fifo:frame_fifo_inst.wrclk
clkq => stob_scale:stob_scale_inst.clk
rs_reset_i => rs_reset_i_byclkq.DATAIN
clkq_more_than_clk125 => ~NO_FANOUT~
need_to_clkq_big <= changer_freq_tx:changer_freq_tx_inst.need_to_clkq_big
Tx_er <= simple_mac_tx:MAC_inst.tx_er
Tx_en <= simple_mac_tx:MAC_inst.tx_en
Txd[0] <= simple_mac_tx:MAC_inst.txd[0]
Txd[1] <= simple_mac_tx:MAC_inst.txd[1]
Txd[2] <= simple_mac_tx:MAC_inst.txd[2]
Txd[3] <= simple_mac_tx:MAC_inst.txd[3]
Txd[4] <= simple_mac_tx:MAC_inst.txd[4]
Txd[5] <= simple_mac_tx:MAC_inst.txd[5]
Txd[6] <= simple_mac_tx:MAC_inst.txd[6]
Txd[7] <= simple_mac_tx:MAC_inst.txd[7]
Crs => ~NO_FANOUT~
Col => ~NO_FANOUT~
tp[0] <= tp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tp[1] <= tp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tp[2] <= from_hdlc:from_hdlc_inst.fifo_full
tp[3] <= tp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tp[4] <= tp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tp[5] <= <GND>
tp[6] <= <GND>
tp[7] <= <GND>
write_irq <= from_hdlc:from_hdlc_inst.write_irq
spi_clk <= from_hdlc:from_hdlc_inst.spi_clk
spi_ce <= from_hdlc:from_hdlc_inst.spi_ce
spi_data <= from_hdlc:from_hdlc_inst.spi_data
fifo_going_full <= fifo_going_full~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_full <= <GND>
flow_ctrl_req => flow_ctrl_req_1w.DATAIN
flow_ctrl_ok => flow_ctrl_ok_1w.DATAIN
flow_ctrl_req_a <= flow_ctrl_req_a~reg0.DB_MAX_OUTPUT_PORT_TYPE
flow_ctrl_ok_a <= flow_ctrl_ok_a~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_mode_o <= pause_mode_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
flow_a_get => mkstat.IN1
flow_a_get => mkstat.IN1
dv_in => ~NO_FANOUT~
flow_ctrl_answer <= changer_freq_tx:changer_freq_tx_inst.answer
useRS => start_frame_p1_rs.OUTPUTSELECT
useRS => d_to_design.OUTPUTSELECT
useRS => d_to_design.OUTPUTSELECT
useRS => d_to_design.OUTPUTSELECT
useRS => d_to_design.OUTPUTSELECT
useRS => d_to_design.OUTPUTSELECT
useRS => d_to_design.OUTPUTSELECT
useRS => d_to_design.OUTPUTSELECT
useRS => d_to_design.OUTPUTSELECT
useRS => cnt_for_ce2.OUTPUTSELECT
useRS => cnt_for_ce2.OUTPUTSELECT
useRS => cnt_for_ce2.OUTPUTSELECT
useRS => cnt_for_ce2.OUTPUTSELECT
useRS => cnt_for_ce2.OUTPUTSELECT
useRS => cnt_for_ce2.OUTPUTSELECT
useRS => cnt_for_ce2.OUTPUTSELECT
useRS => cnt_for_ce2.OUTPUTSELECT
useRS => cnt_for_ce2.OUTPUTSELECT
useRS => useRS_w1.DATAIN
frames_reg01[0] <= frame_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[1] <= frame_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[2] <= frame_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[3] <= frame_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[4] <= frame_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[5] <= frame_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[6] <= frame_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[7] <= frame_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[8] <= frame_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[9] <= frame_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[10] <= frame_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[11] <= frame_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[12] <= frame_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[13] <= frame_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[14] <= frame_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[15] <= frame_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[16] <= frame_cnt[16].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[17] <= frame_cnt[17].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[18] <= frame_cnt[18].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[19] <= frame_cnt[19].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[20] <= frame_cnt[20].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[21] <= frame_cnt[21].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[22] <= frame_cnt[22].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[23] <= frame_cnt[23].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[24] <= frame_cnt[24].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[25] <= frame_cnt[25].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[26] <= frame_cnt[26].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[27] <= frame_cnt[27].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[28] <= frame_cnt[28].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[29] <= frame_cnt[29].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[30] <= frame_cnt[30].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[31] <= frame_cnt[31].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[32] <= frame_cnt[32].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[33] <= frame_cnt[33].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[34] <= frame_cnt[34].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[35] <= frame_cnt[35].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[36] <= frame_cnt[36].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[37] <= frame_cnt[37].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[38] <= frame_cnt[38].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[39] <= frame_cnt[39].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[40] <= frame_cnt[40].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[41] <= frame_cnt[41].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[42] <= frame_cnt[42].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[43] <= frame_cnt[43].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[44] <= frame_cnt[44].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[45] <= frame_cnt[45].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[46] <= frame_cnt[46].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[47] <= frame_cnt[47].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[48] <= frame_cnt[48].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[49] <= frame_cnt[49].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[50] <= frame_cnt[50].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[51] <= frame_cnt[51].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[52] <= frame_cnt[52].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[53] <= frame_cnt[53].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[54] <= frame_cnt[54].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[55] <= frame_cnt[55].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[56] <= frame_cnt[56].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[57] <= frame_cnt[57].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[58] <= frame_cnt[58].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[59] <= frame_cnt[59].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[60] <= frame_cnt[60].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[61] <= frame_cnt[61].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[62] <= frame_cnt[62].DB_MAX_OUTPUT_PORT_TYPE
frames_reg01[63] <= frame_cnt[63].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[0] <= s_ErrRS_reg02[0].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[1] <= s_ErrRS_reg02[1].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[2] <= s_ErrRS_reg02[2].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[3] <= s_ErrRS_reg02[3].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[4] <= s_ErrRS_reg02[4].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[5] <= s_ErrRS_reg02[5].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[6] <= s_ErrRS_reg02[6].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[7] <= s_ErrRS_reg02[7].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[8] <= s_ErrRS_reg02[8].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[9] <= s_ErrRS_reg02[9].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[10] <= s_ErrRS_reg02[10].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[11] <= s_ErrRS_reg02[11].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[12] <= s_ErrRS_reg02[12].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[13] <= s_ErrRS_reg02[13].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[14] <= s_ErrRS_reg02[14].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[15] <= s_ErrRS_reg02[15].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[16] <= s_ErrRS_reg02[16].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[17] <= s_ErrRS_reg02[17].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[18] <= s_ErrRS_reg02[18].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[19] <= s_ErrRS_reg02[19].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[20] <= s_ErrRS_reg02[20].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[21] <= s_ErrRS_reg02[21].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[22] <= s_ErrRS_reg02[22].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[23] <= s_ErrRS_reg02[23].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[24] <= s_ErrRS_reg02[24].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[25] <= s_ErrRS_reg02[25].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[26] <= s_ErrRS_reg02[26].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[27] <= s_ErrRS_reg02[27].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[28] <= s_ErrRS_reg02[28].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[29] <= s_ErrRS_reg02[29].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[30] <= s_ErrRS_reg02[30].DB_MAX_OUTPUT_PORT_TYPE
ErrRS_reg02[31] <= s_ErrRS_reg02[31].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[0] <= s_failRS_reg03[0].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[1] <= s_failRS_reg03[1].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[2] <= s_failRS_reg03[2].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[3] <= s_failRS_reg03[3].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[4] <= s_failRS_reg03[4].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[5] <= s_failRS_reg03[5].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[6] <= s_failRS_reg03[6].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[7] <= s_failRS_reg03[7].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[8] <= s_failRS_reg03[8].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[9] <= s_failRS_reg03[9].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[10] <= s_failRS_reg03[10].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[11] <= s_failRS_reg03[11].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[12] <= s_failRS_reg03[12].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[13] <= s_failRS_reg03[13].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[14] <= s_failRS_reg03[14].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[15] <= s_failRS_reg03[15].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[16] <= s_failRS_reg03[16].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[17] <= s_failRS_reg03[17].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[18] <= s_failRS_reg03[18].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[19] <= s_failRS_reg03[19].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[20] <= s_failRS_reg03[20].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[21] <= s_failRS_reg03[21].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[22] <= s_failRS_reg03[22].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[23] <= s_failRS_reg03[23].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[24] <= s_failRS_reg03[24].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[25] <= s_failRS_reg03[25].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[26] <= s_failRS_reg03[26].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[27] <= s_failRS_reg03[27].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[28] <= s_failRS_reg03[28].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[29] <= s_failRS_reg03[29].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[30] <= s_failRS_reg03[30].DB_MAX_OUTPUT_PORT_TYPE
failRS_reg03[31] <= s_failRS_reg03[31].DB_MAX_OUTPUT_PORT_TYPE
SyncFindLED <= SyncFindLED~reg0.DB_MAX_OUTPUT_PORT_TYPE
bad_channelLED <= stob_scale:stob_scale_inst.strob_out
start_correct <= start_correct~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_for_test <= find_synchro:synccc_test.SyncFind
data_in[0] => flowbyte_shifter:shifit_it.datain[0]
data_in[1] => flowbyte_shifter:shifit_it.datain[1]
data_in[2] => flowbyte_shifter:shifit_it.datain[2]
data_in[3] => flowbyte_shifter:shifit_it.datain[3]
data_in[4] => flowbyte_shifter:shifit_it.datain[4]
data_in[5] => flowbyte_shifter:shifit_it.datain[5]
data_in[6] => flowbyte_shifter:shifit_it.datain[6]
data_in[7] => flowbyte_shifter:shifit_it.datain[7]
ce_in => flowbyte_shifter:shifit_it.ce
ce_in => ce_in_w1.DATAIN


|Modem_Elanus|mac_frame_tx_ver2:inst3|simple_mac_tx:MAC_inst
clk => xorframe:xorframe12_inst.clk
clk => tx_er~reg0.CLK
useit => ~NO_FANOUT~
frame_ce => xorframe:xorframe12_inst.dv_i
data_in[0] => xorframe:xorframe12_inst.data_i[0]
data_in[1] => xorframe:xorframe12_inst.data_i[1]
data_in[2] => xorframe:xorframe12_inst.data_i[2]
data_in[3] => xorframe:xorframe12_inst.data_i[3]
data_in[4] => xorframe:xorframe12_inst.data_i[4]
data_in[5] => xorframe:xorframe12_inst.data_i[5]
data_in[6] => xorframe:xorframe12_inst.data_i[6]
data_in[7] => xorframe:xorframe12_inst.data_i[7]
tx_en <= xorframe:xorframe12_inst.dv_o
tx_er <= tx_er~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd[0] <= xorframe:xorframe12_inst.data_o[0]
txd[1] <= xorframe:xorframe12_inst.data_o[1]
txd[2] <= xorframe:xorframe12_inst.data_o[2]
txd[3] <= xorframe:xorframe12_inst.data_o[3]
txd[4] <= xorframe:xorframe12_inst.data_o[4]
txd[5] <= xorframe:xorframe12_inst.data_o[5]
txd[6] <= xorframe:xorframe12_inst.data_o[6]
txd[7] <= xorframe:xorframe12_inst.data_o[7]


|Modem_Elanus|mac_frame_tx_ver2:inst3|simple_mac_tx:MAC_inst|xorframe:xorframe12_inst
clk => lfsr_reg[0].CLK
clk => lfsr_reg[1].CLK
clk => lfsr_reg[2].CLK
clk => lfsr_reg[3].CLK
clk => lfsr_reg[4].CLK
clk => lfsr_reg[5].CLK
clk => lfsr_reg[6].CLK
clk => lfsr_reg[7].CLK
clk => lfsr_reg[8].CLK
clk => lfsr_reg[9].CLK
clk => lfsr_reg[10].CLK
clk => lfsr_reg[11].CLK
clk => lfsr_reg[12].CLK
clk => lfsr_reg[13].CLK
clk => lfsr_reg[14].CLK
clk => lfsr_reg[15].CLK
clk => lfsr_reg[16].CLK
clk => lfsr_reg[17].CLK
clk => lfsr_reg[18].CLK
clk => lfsr_reg[19].CLK
clk => lfsr_reg[20].CLK
clk => lfsr_reg[21].CLK
clk => lfsr_reg[22].CLK
clk => lfsr_reg[23].CLK
clk => lfsr_reg[24].CLK
clk => lfsr_reg[25].CLK
clk => lfsr_reg[26].CLK
clk => lfsr_reg[27].CLK
clk => lfsr_reg[28].CLK
clk => lfsr_reg[29].CLK
clk => lfsr_reg[30].CLK
clk => lfsr_reg[31].CLK
clk => data_o[0]~reg0.CLK
clk => data_o[1]~reg0.CLK
clk => data_o[2]~reg0.CLK
clk => data_o[3]~reg0.CLK
clk => data_o[4]~reg0.CLK
clk => data_o[5]~reg0.CLK
clk => data_o[6]~reg0.CLK
clk => data_o[7]~reg0.CLK
clk => dv_o~reg0.CLK
useit => data_o.OUTPUTSELECT
useit => data_o.OUTPUTSELECT
useit => data_o.OUTPUTSELECT
useit => data_o.OUTPUTSELECT
useit => data_o.OUTPUTSELECT
useit => data_o.OUTPUTSELECT
useit => data_o.OUTPUTSELECT
useit => data_o.OUTPUTSELECT
useit => lfsr_reg[0].ENA
useit => lfsr_reg[1].ENA
useit => lfsr_reg[2].ENA
useit => lfsr_reg[3].ENA
useit => lfsr_reg[4].ENA
useit => lfsr_reg[5].ENA
useit => lfsr_reg[6].ENA
useit => lfsr_reg[7].ENA
useit => lfsr_reg[8].ENA
useit => lfsr_reg[9].ENA
useit => lfsr_reg[10].ENA
useit => lfsr_reg[11].ENA
useit => lfsr_reg[12].ENA
useit => lfsr_reg[13].ENA
useit => lfsr_reg[14].ENA
useit => lfsr_reg[15].ENA
useit => lfsr_reg[16].ENA
useit => lfsr_reg[17].ENA
useit => lfsr_reg[18].ENA
useit => lfsr_reg[19].ENA
useit => lfsr_reg[20].ENA
useit => lfsr_reg[21].ENA
useit => lfsr_reg[22].ENA
useit => lfsr_reg[23].ENA
useit => lfsr_reg[24].ENA
useit => lfsr_reg[25].ENA
useit => lfsr_reg[26].ENA
useit => lfsr_reg[27].ENA
useit => lfsr_reg[28].ENA
useit => lfsr_reg[29].ENA
useit => lfsr_reg[30].ENA
useit => lfsr_reg[31].ENA
dv_i => dv_o~reg0.DATAIN
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
data_i[0] => data_o.IN1
data_i[0] => data_o.DATAB
data_i[1] => data_o.IN1
data_i[1] => data_o.DATAB
data_i[2] => data_o.IN1
data_i[2] => data_o.DATAB
data_i[3] => data_o.IN1
data_i[3] => data_o.DATAB
data_i[4] => data_o.IN1
data_i[4] => data_o.DATAB
data_i[5] => data_o.IN1
data_i[5] => data_o.DATAB
data_i[6] => data_o.IN1
data_i[6] => data_o.DATAB
data_i[7] => data_o.IN1
data_i[7] => data_o.DATAB
dv_o <= dv_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|flowbyte_shifter:shifit_it
clk => reg[0].CLK
clk => reg[1].CLK
clk => reg[2].CLK
clk => reg[3].CLK
clk => reg[4].CLK
clk => reg[5].CLK
clk => reg[6].CLK
clk => reg[7].CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
ce => reg[0].ENA
ce => reg[1].ENA
ce => reg[2].ENA
ce => reg[3].ENA
ce => reg[4].ENA
ce => reg[5].ENA
ce => reg[6].ENA
ce => reg[7].ENA
ce => dataout[0]~reg0.ENA
ce => dataout[1]~reg0.ENA
ce => dataout[2]~reg0.ENA
ce => dataout[3]~reg0.ENA
ce => dataout[4]~reg0.ENA
ce => dataout[5]~reg0.ENA
ce => dataout[6]~reg0.ENA
ce => dataout[7]~reg0.ENA
datain[0] => reg.DATAB
datain[0] => reg.DATAB
datain[0] => reg.DATAB
datain[0] => reg.DATAB
datain[0] => reg.DATAB
datain[0] => reg.DATAB
datain[0] => reg.DATAB
datain[0] => reg.DATAB
datain[1] => reg.DATAB
datain[1] => reg.DATAB
datain[1] => reg.DATAB
datain[1] => reg.DATAB
datain[1] => reg.DATAB
datain[1] => reg.DATAB
datain[1] => reg.DATAB
datain[1] => dataout.DATAB
datain[2] => reg.DATAB
datain[2] => reg.DATAB
datain[2] => reg.DATAB
datain[2] => reg.DATAB
datain[2] => reg.DATAB
datain[2] => reg.DATAB
datain[2] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => reg.DATAB
datain[3] => reg.DATAB
datain[3] => reg.DATAB
datain[3] => reg.DATAB
datain[3] => reg.DATAB
datain[3] => dataout.DATAB
datain[3] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => reg.DATAB
datain[4] => reg.DATAB
datain[4] => reg.DATAB
datain[4] => reg.DATAB
datain[4] => dataout.DATAB
datain[4] => dataout.DATAB
datain[4] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => reg.DATAB
datain[5] => reg.DATAB
datain[5] => reg.DATAB
datain[5] => dataout.DATAB
datain[5] => dataout.DATAB
datain[5] => dataout.DATAB
datain[5] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => reg.DATAB
datain[6] => reg.DATAB
datain[6] => dataout.DATAB
datain[6] => dataout.DATAB
datain[6] => dataout.DATAB
datain[6] => dataout.DATAB
datain[6] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => reg.DATAB
datain[7] => dataout.DATAB
datain[7] => dataout.DATAB
datain[7] => dataout.DATAB
datain[7] => dataout.DATAB
datain[7] => dataout.DATAB
datain[7] => dataout.DATAB
datain[7] => dataout.DATAB
shift[0] => Equal0.IN2
shift[0] => Equal1.IN2
shift[0] => Equal2.IN1
shift[0] => Equal3.IN2
shift[0] => Equal4.IN1
shift[0] => Equal5.IN2
shift[0] => Equal6.IN0
shift[0] => Equal7.IN2
shift[1] => Equal0.IN1
shift[1] => Equal1.IN1
shift[1] => Equal2.IN2
shift[1] => Equal3.IN1
shift[1] => Equal4.IN0
shift[1] => Equal5.IN0
shift[1] => Equal6.IN2
shift[1] => Equal7.IN1
shift[2] => Equal0.IN0
shift[2] => Equal1.IN0
shift[2] => Equal2.IN0
shift[2] => Equal3.IN0
shift[2] => Equal4.IN2
shift[2] => Equal5.IN1
shift[2] => Equal6.IN1
shift[2] => Equal7.IN0
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|find_synchro:synccc
clk => start_frame_p1~reg0.CLK
clk => start_frame~reg0.CLK
clk => sync.CLK
clk => local_reset.CLK
clk => sync_extended.CLK
clk => cnt_b8[0].CLK
clk => cnt_b8[1].CLK
clk => cnt_b8[2].CLK
clk => SyncFind~reg0.CLK
clk => sync_cnt[0].CLK
clk => sync_cnt[1].CLK
clk => sync_cnt[2].CLK
clk => sync_cnt[3].CLK
clk => sync_cnt[4].CLK
clk => sync_cnt[5].CLK
clk => sync_cnt[6].CLK
clk => sync_cnt[7].CLK
clk => cnt204[0].CLK
clk => cnt204[1].CLK
clk => cnt204[2].CLK
clk => cnt204[3].CLK
clk => cnt204[4].CLK
clk => cnt204[5].CLK
clk => cnt204[6].CLK
clk => cnt204[7].CLK
clk => stm~7.DATAIN
clk => stm_w1~1.DATAIN
reset => cnt204.OUTPUTSELECT
reset => cnt204.OUTPUTSELECT
reset => cnt204.OUTPUTSELECT
reset => cnt204.OUTPUTSELECT
reset => cnt204.OUTPUTSELECT
reset => cnt204.OUTPUTSELECT
reset => cnt204.OUTPUTSELECT
reset => cnt204.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => SyncFind.OUTPUTSELECT
reset => cnt_b8.OUTPUTSELECT
reset => cnt_b8.OUTPUTSELECT
reset => cnt_b8.OUTPUTSELECT
reset => sync_extended.OUTPUTSELECT
reset => local_reset.ENA
reset => sync.ENA
reset => start_frame~reg0.ENA
reset => start_frame_p1~reg0.ENA
ce => ~NO_FANOUT~
datain[0] => Equal2.IN15
datain[0] => Equal3.IN15
datain[1] => Equal2.IN14
datain[1] => Equal3.IN14
datain[2] => Equal2.IN13
datain[2] => Equal3.IN13
datain[3] => Equal2.IN12
datain[3] => Equal3.IN12
datain[4] => Equal2.IN11
datain[4] => Equal3.IN11
datain[5] => Equal2.IN10
datain[5] => Equal3.IN10
datain[6] => Equal2.IN9
datain[6] => Equal3.IN9
datain[7] => Equal2.IN8
datain[7] => Equal3.IN8
start_frame_n <= comb.DB_MAX_OUTPUT_PORT_TYPE
start_frame <= start_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_frame_p1 <= start_frame_p1~reg0.DB_MAX_OUTPUT_PORT_TYPE
SyncFind <= SyncFind~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|shift_finder:shifyff
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => s_shift[0].CLK
clk => s_shift[1].CLK
clk => s_shift[2].CLK
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => cnt.OUTPUTSELECT
ce => s_shift.OUTPUTSELECT
ce => s_shift.OUTPUTSELECT
ce => s_shift.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => cnt.OUTPUTSELECT
SyncFind => s_shift.OUTPUTSELECT
SyncFind => s_shift.OUTPUTSELECT
SyncFind => s_shift.OUTPUTSELECT
reset => s_shift.OUTPUTSELECT
reset => s_shift.OUTPUTSELECT
reset => s_shift.OUTPUTSELECT
reset => cnt[2].ENA
reset => cnt[1].ENA
reset => cnt[0].ENA
reset => cnt[3].ENA
reset => cnt[4].ENA
reset => cnt[5].ENA
reset => cnt[6].ENA
reset => cnt[7].ENA
reset => cnt[8].ENA
reset => cnt[9].ENA
reset => cnt[10].ENA
reset => cnt[11].ENA
reset => cnt[12].ENA
reset => cnt[13].ENA
reset => cnt[14].ENA
reset => cnt[15].ENA
reset => cnt[16].ENA
reset => cnt[17].ENA
reset => cnt[18].ENA
shift[0] <= s_shift[0].DB_MAX_OUTPUT_PORT_TYPE
shift[1] <= s_shift[1].DB_MAX_OUTPUT_PORT_TYPE
shift[2] <= s_shift[2].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|self_descrambler:scr_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => lfsr_c[0].CLK
clk => lfsr_c[1].CLK
clk => lfsr_c[2].CLK
clk => lfsr_c[3].CLK
clk => lfsr_c[4].CLK
clk => lfsr_c[5].CLK
clk => lfsr_c[6].CLK
clk => lfsr_c[7].CLK
clk => lfsr_c[8].CLK
clk => lfsr_c[9].CLK
clk => lfsr_c[10].CLK
clk => lfsr_c[11].CLK
clk => lfsr_c[12].CLK
clk => lfsr_c[13].CLK
clk => lfsr_c[14].CLK
clk => lfsr_c[15].CLK
clk => lfsr_c[16].CLK
clk => lfsr_c[17].CLK
clk => lfsr_c[18].CLK
clk => lfsr_c[19].CLK
clk => lfsr_c[20].CLK
clk => lfsr_c[21].CLK
clk => lfsr_c[22].CLK
clk => lfsr_c[23].CLK
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => data_out[7]~reg0.ENA
reset => data_out[6]~reg0.ENA
reset => data_out[5]~reg0.ENA
reset => data_out[4]~reg0.ENA
reset => data_out[3]~reg0.ENA
reset => data_out[2]~reg0.ENA
reset => data_out[1]~reg0.ENA
reset => data_out[0]~reg0.ENA
mux_ce => data_out.OUTPUTSELECT
mux_ce => data_out.OUTPUTSELECT
mux_ce => data_out.OUTPUTSELECT
mux_ce => data_out.OUTPUTSELECT
mux_ce => data_out.OUTPUTSELECT
mux_ce => data_out.OUTPUTSELECT
mux_ce => data_out.OUTPUTSELECT
mux_ce => data_out.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
data_in[0] => xored.IN1
data_in[0] => data_out.DATAB
data_in[1] => xored.IN1
data_in[1] => data_out.DATAB
data_in[2] => xored.IN1
data_in[2] => data_out.DATAB
data_in[3] => xored.IN1
data_in[3] => data_out.DATAB
data_in[4] => xored.IN1
data_in[4] => data_out.DATAB
data_in[5] => xored.IN1
data_in[5] => data_out.DATAB
data_in[6] => xored.IN1
data_in[6] => data_out.DATAB
data_in[7] => xored.IN1
data_in[7] => data_out.DATAB
data_in[7] => lfsr_c.DATAA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|find_synchro:synccc_test
clk => start_frame_p1~reg0.CLK
clk => start_frame~reg0.CLK
clk => sync.CLK
clk => local_reset.CLK
clk => sync_extended.CLK
clk => cnt_b8[0].CLK
clk => cnt_b8[1].CLK
clk => cnt_b8[2].CLK
clk => SyncFind~reg0.CLK
clk => sync_cnt[0].CLK
clk => sync_cnt[1].CLK
clk => sync_cnt[2].CLK
clk => sync_cnt[3].CLK
clk => sync_cnt[4].CLK
clk => sync_cnt[5].CLK
clk => sync_cnt[6].CLK
clk => sync_cnt[7].CLK
clk => cnt204[0].CLK
clk => cnt204[1].CLK
clk => cnt204[2].CLK
clk => cnt204[3].CLK
clk => cnt204[4].CLK
clk => cnt204[5].CLK
clk => cnt204[6].CLK
clk => cnt204[7].CLK
clk => stm~7.DATAIN
clk => stm_w1~1.DATAIN
reset => cnt204.OUTPUTSELECT
reset => cnt204.OUTPUTSELECT
reset => cnt204.OUTPUTSELECT
reset => cnt204.OUTPUTSELECT
reset => cnt204.OUTPUTSELECT
reset => cnt204.OUTPUTSELECT
reset => cnt204.OUTPUTSELECT
reset => cnt204.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => sync_cnt.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => SyncFind.OUTPUTSELECT
reset => cnt_b8.OUTPUTSELECT
reset => cnt_b8.OUTPUTSELECT
reset => cnt_b8.OUTPUTSELECT
reset => sync_extended.OUTPUTSELECT
reset => local_reset.ENA
reset => sync.ENA
reset => start_frame~reg0.ENA
reset => start_frame_p1~reg0.ENA
ce => ~NO_FANOUT~
datain[0] => Equal2.IN15
datain[0] => Equal3.IN15
datain[1] => Equal2.IN14
datain[1] => Equal3.IN14
datain[2] => Equal2.IN13
datain[2] => Equal3.IN13
datain[3] => Equal2.IN12
datain[3] => Equal3.IN12
datain[4] => Equal2.IN11
datain[4] => Equal3.IN11
datain[5] => Equal2.IN10
datain[5] => Equal3.IN10
datain[6] => Equal2.IN9
datain[6] => Equal3.IN9
datain[7] => Equal2.IN8
datain[7] => Equal3.IN8
start_frame_n <= comb.DB_MAX_OUTPUT_PORT_TYPE
start_frame <= start_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_frame_p1 <= start_frame_p1~reg0.DB_MAX_OUTPUT_PORT_TYPE
SyncFind <= SyncFind~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera
clk => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.clk
reset => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.reset
rsin[1] => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsin[1]
rsin[2] => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsin[2]
rsin[3] => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsin[3]
rsin[4] => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsin[4]
rsin[5] => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsin[5]
rsin[6] => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsin[6]
rsin[7] => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsin[7]
rsin[8] => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsin[8]
sink_val => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.sink_val
sink_sop => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.sink_sop
sink_eop => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.sink_eop
source_ena => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.source_ena
bypass => auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.bypass
rsout[1] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout[1]
rsout[2] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout[2]
rsout[3] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout[3]
rsout[4] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout[4]
rsout[5] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout[5]
rsout[6] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout[6]
rsout[7] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout[7]
rsout[8] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.rsout[8]
sink_ena <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.sink_ena
source_val <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.source_val
source_sop <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.source_sop
source_eop <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.source_eop
decfail <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.decfail
num_err_sym[1] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_sym[1]
num_err_sym[2] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_sym[2]
num_err_sym[3] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_sym[3]
num_err_sym[4] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_sym[4]
num_err_sym[5] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_sym[5]
num_err_bit0[1] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_bit0[1]
num_err_bit0[2] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_bit0[2]
num_err_bit0[3] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_bit0[3]
num_err_bit0[4] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_bit0[4]
num_err_bit0[5] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_bit0[5]
num_err_bit0[6] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_bit0[6]
num_err_bit0[7] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_bit0[7]
num_err_bit1[1] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_bit1[1]
num_err_bit1[2] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_bit1[2]
num_err_bit1[3] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_bit1[3]
num_err_bit1[4] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_bit1[4]
num_err_bit1[5] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_bit1[5]
num_err_bit1[6] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_bit1[6]
num_err_bit1[7] <= auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst.num_err_bit1[7]


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst
clk => auk_rs_syn_atl:syn.clk
clk => rsin_shunt[1].CLK
clk => rsin_shunt[2].CLK
clk => rsin_shunt[3].CLK
clk => rsin_shunt[4].CLK
clk => rsin_shunt[5].CLK
clk => rsin_shunt[6].CLK
clk => rsin_shunt[7].CLK
clk => rsin_shunt[8].CLK
clk => rsin_q[1].CLK
clk => rsin_q[2].CLK
clk => rsin_q[3].CLK
clk => rsin_q[4].CLK
clk => rsin_q[5].CLK
clk => rsin_q[6].CLK
clk => rsin_q[7].CLK
clk => rsin_q[8].CLK
clk => bypass_q.CLK
clk => eras_sym_q.CLK
clk => eras_sym_shunt.CLK
clk => sink_val_q.CLK
clk => sink_eop_q.CLK
clk => sink_sop_shunt.CLK
clk => sink_sop_q.CLK
clk => auk_rs_bms_atl:key_half:key.clk
clk => auk_rs_chn_atl:chnr.clk
clk => auk_rs_mem_atl:mem_ctrl.clk
reset => auk_rs_syn_atl:syn.reset
reset => rsin_shunt[1].ACLR
reset => rsin_shunt[2].ACLR
reset => rsin_shunt[3].ACLR
reset => rsin_shunt[4].ACLR
reset => rsin_shunt[5].ACLR
reset => rsin_shunt[6].ACLR
reset => rsin_shunt[7].ACLR
reset => rsin_shunt[8].ACLR
reset => rsin_q[1].ACLR
reset => rsin_q[2].ACLR
reset => rsin_q[3].ACLR
reset => rsin_q[4].ACLR
reset => rsin_q[5].ACLR
reset => rsin_q[6].ACLR
reset => rsin_q[7].ACLR
reset => rsin_q[8].ACLR
reset => bypass_q.ACLR
reset => eras_sym_q.ACLR
reset => eras_sym_shunt.ACLR
reset => sink_val_q.ACLR
reset => sink_eop_q.ACLR
reset => sink_sop_shunt.ACLR
reset => sink_sop_q.ACLR
reset => auk_rs_bms_atl:key_half:key.reset
reset => auk_rs_chn_atl:chnr.reset
reset => auk_rs_mem_atl:mem_ctrl.reset
bypass => bypass_q.DATAIN
numcheck[1] => ~NO_FANOUT~
numcheck[2] => ~NO_FANOUT~
numcheck[3] => ~NO_FANOUT~
numcheck[4] => ~NO_FANOUT~
numcheck[5] => ~NO_FANOUT~
numn[1] => auk_rs_syn_atl:syn.numn[1]
numn[2] => auk_rs_syn_atl:syn.numn[2]
numn[3] => auk_rs_syn_atl:syn.numn[3]
numn[4] => auk_rs_syn_atl:syn.numn[4]
numn[5] => auk_rs_syn_atl:syn.numn[5]
numn[6] => auk_rs_syn_atl:syn.numn[6]
numn[7] => auk_rs_syn_atl:syn.numn[7]
numn[8] => auk_rs_syn_atl:syn.numn[8]
rsin[1] => rsin_q.IN0
rsin[1] => rsin_shunt[1].DATAIN
rsin[2] => rsin_q.IN0
rsin[2] => rsin_shunt[2].DATAIN
rsin[3] => rsin_q.IN0
rsin[3] => rsin_shunt[3].DATAIN
rsin[4] => rsin_q.IN0
rsin[4] => rsin_shunt[4].DATAIN
rsin[5] => rsin_q.IN0
rsin[5] => rsin_shunt[5].DATAIN
rsin[6] => rsin_q.IN0
rsin[6] => rsin_shunt[6].DATAIN
rsin[7] => rsin_q.IN0
rsin[7] => rsin_shunt[7].DATAIN
rsin[8] => rsin_q.IN0
rsin[8] => rsin_shunt[8].DATAIN
eras_sym => eras_sym_q.IN0
eras_sym => eras_sym_shunt.DATAIN
sink_ena <= auk_rs_mem_atl:mem_ctrl.sink_ena_master
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => eras_sym_q.IN1
sink_val => sink_sop_q.IN0
sink_val => sink_eop_q.OUTPUTSELECT
sink_val => auk_rs_mem_atl:mem_ctrl.sink_val
sink_val => sink_val_q.DATAIN
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => rsin_q.IN1
sink_val => sink_sop_q.IN1
sink_val => eras_sym_q.IN1
sink_val => rsin_shunt[1].ENA
sink_val => sink_sop_shunt.ENA
sink_val => eras_sym_shunt.ENA
sink_val => rsin_shunt[8].ENA
sink_val => rsin_shunt[7].ENA
sink_val => rsin_shunt[6].ENA
sink_val => rsin_shunt[5].ENA
sink_val => rsin_shunt[4].ENA
sink_val => rsin_shunt[3].ENA
sink_val => rsin_shunt[2].ENA
sink_sop => sink_sop_q.IN1
sink_sop => auk_rs_syn_atl:syn.sink_sop
sink_sop => auk_rs_mem_atl:mem_ctrl.sink_sop
sink_sop => sink_sop_shunt.DATAIN
sink_eop => sink_eop_q.DATAB
sink_eop => auk_rs_mem_atl:mem_ctrl.sink_eop
rsout[1] <= auk_rs_mem_atl:mem_ctrl.rsout[1]
rsout[2] <= auk_rs_mem_atl:mem_ctrl.rsout[2]
rsout[3] <= auk_rs_mem_atl:mem_ctrl.rsout[3]
rsout[4] <= auk_rs_mem_atl:mem_ctrl.rsout[4]
rsout[5] <= auk_rs_mem_atl:mem_ctrl.rsout[5]
rsout[6] <= auk_rs_mem_atl:mem_ctrl.rsout[6]
rsout[7] <= auk_rs_mem_atl:mem_ctrl.rsout[7]
rsout[8] <= auk_rs_mem_atl:mem_ctrl.rsout[8]
rserr[1] <= auk_rs_mem_atl:mem_ctrl.rserr[1]
rserr[2] <= auk_rs_mem_atl:mem_ctrl.rserr[2]
rserr[3] <= auk_rs_mem_atl:mem_ctrl.rserr[3]
rserr[4] <= auk_rs_mem_atl:mem_ctrl.rserr[4]
rserr[5] <= auk_rs_mem_atl:mem_ctrl.rserr[5]
rserr[6] <= auk_rs_mem_atl:mem_ctrl.rserr[6]
rserr[7] <= auk_rs_mem_atl:mem_ctrl.rserr[7]
rserr[8] <= auk_rs_mem_atl:mem_ctrl.rserr[8]
num_err_sym[1] <= auk_rs_mem_atl:mem_ctrl.num_err_sym[1]
num_err_sym[2] <= auk_rs_mem_atl:mem_ctrl.num_err_sym[2]
num_err_sym[3] <= auk_rs_mem_atl:mem_ctrl.num_err_sym[3]
num_err_sym[4] <= auk_rs_mem_atl:mem_ctrl.num_err_sym[4]
num_err_sym[5] <= auk_rs_mem_atl:mem_ctrl.num_err_sym[5]
num_err_bit[1] <= auk_rs_mem_atl:mem_ctrl.num_err_bit[1]
num_err_bit[2] <= auk_rs_mem_atl:mem_ctrl.num_err_bit[2]
num_err_bit[3] <= auk_rs_mem_atl:mem_ctrl.num_err_bit[3]
num_err_bit[4] <= auk_rs_mem_atl:mem_ctrl.num_err_bit[4]
num_err_bit[5] <= auk_rs_mem_atl:mem_ctrl.num_err_bit[5]
num_err_bit[6] <= auk_rs_mem_atl:mem_ctrl.num_err_bit[6]
num_err_bit[7] <= auk_rs_mem_atl:mem_ctrl.num_err_bit[7]
num_err_bit0[1] <= auk_rs_mem_atl:mem_ctrl.num_err_bit0[1]
num_err_bit0[2] <= auk_rs_mem_atl:mem_ctrl.num_err_bit0[2]
num_err_bit0[3] <= auk_rs_mem_atl:mem_ctrl.num_err_bit0[3]
num_err_bit0[4] <= auk_rs_mem_atl:mem_ctrl.num_err_bit0[4]
num_err_bit0[5] <= auk_rs_mem_atl:mem_ctrl.num_err_bit0[5]
num_err_bit0[6] <= auk_rs_mem_atl:mem_ctrl.num_err_bit0[6]
num_err_bit0[7] <= auk_rs_mem_atl:mem_ctrl.num_err_bit0[7]
num_err_bit1[1] <= auk_rs_mem_atl:mem_ctrl.num_err_bit1[1]
num_err_bit1[2] <= auk_rs_mem_atl:mem_ctrl.num_err_bit1[2]
num_err_bit1[3] <= auk_rs_mem_atl:mem_ctrl.num_err_bit1[3]
num_err_bit1[4] <= auk_rs_mem_atl:mem_ctrl.num_err_bit1[4]
num_err_bit1[5] <= auk_rs_mem_atl:mem_ctrl.num_err_bit1[5]
num_err_bit1[6] <= auk_rs_mem_atl:mem_ctrl.num_err_bit1[6]
num_err_bit1[7] <= auk_rs_mem_atl:mem_ctrl.num_err_bit1[7]
decfail <= auk_rs_mem_atl:mem_ctrl.decfail
source_ena => auk_rs_mem_atl:mem_ctrl.source_ena
source_val <= auk_rs_mem_atl:mem_ctrl.source_val
source_sop <= auk_rs_mem_atl:mem_ctrl.source_sop
source_eop <= auk_rs_mem_atl:mem_ctrl.source_eop


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn
clk => reg_q[16][1].CLK
clk => reg_q[16][2].CLK
clk => reg_q[16][3].CLK
clk => reg_q[16][4].CLK
clk => reg_q[16][5].CLK
clk => reg_q[16][6].CLK
clk => reg_q[16][7].CLK
clk => reg_q[16][8].CLK
clk => reg_q[15][1].CLK
clk => reg_q[15][2].CLK
clk => reg_q[15][3].CLK
clk => reg_q[15][4].CLK
clk => reg_q[15][5].CLK
clk => reg_q[15][6].CLK
clk => reg_q[15][7].CLK
clk => reg_q[15][8].CLK
clk => reg_q[14][1].CLK
clk => reg_q[14][2].CLK
clk => reg_q[14][3].CLK
clk => reg_q[14][4].CLK
clk => reg_q[14][5].CLK
clk => reg_q[14][6].CLK
clk => reg_q[14][7].CLK
clk => reg_q[14][8].CLK
clk => reg_q[13][1].CLK
clk => reg_q[13][2].CLK
clk => reg_q[13][3].CLK
clk => reg_q[13][4].CLK
clk => reg_q[13][5].CLK
clk => reg_q[13][6].CLK
clk => reg_q[13][7].CLK
clk => reg_q[13][8].CLK
clk => reg_q[12][1].CLK
clk => reg_q[12][2].CLK
clk => reg_q[12][3].CLK
clk => reg_q[12][4].CLK
clk => reg_q[12][5].CLK
clk => reg_q[12][6].CLK
clk => reg_q[12][7].CLK
clk => reg_q[12][8].CLK
clk => reg_q[11][1].CLK
clk => reg_q[11][2].CLK
clk => reg_q[11][3].CLK
clk => reg_q[11][4].CLK
clk => reg_q[11][5].CLK
clk => reg_q[11][6].CLK
clk => reg_q[11][7].CLK
clk => reg_q[11][8].CLK
clk => reg_q[10][1].CLK
clk => reg_q[10][2].CLK
clk => reg_q[10][3].CLK
clk => reg_q[10][4].CLK
clk => reg_q[10][5].CLK
clk => reg_q[10][6].CLK
clk => reg_q[10][7].CLK
clk => reg_q[10][8].CLK
clk => reg_q[9][1].CLK
clk => reg_q[9][2].CLK
clk => reg_q[9][3].CLK
clk => reg_q[9][4].CLK
clk => reg_q[9][5].CLK
clk => reg_q[9][6].CLK
clk => reg_q[9][7].CLK
clk => reg_q[9][8].CLK
clk => reg_q[8][1].CLK
clk => reg_q[8][2].CLK
clk => reg_q[8][3].CLK
clk => reg_q[8][4].CLK
clk => reg_q[8][5].CLK
clk => reg_q[8][6].CLK
clk => reg_q[8][7].CLK
clk => reg_q[8][8].CLK
clk => reg_q[7][1].CLK
clk => reg_q[7][2].CLK
clk => reg_q[7][3].CLK
clk => reg_q[7][4].CLK
clk => reg_q[7][5].CLK
clk => reg_q[7][6].CLK
clk => reg_q[7][7].CLK
clk => reg_q[7][8].CLK
clk => reg_q[6][1].CLK
clk => reg_q[6][2].CLK
clk => reg_q[6][3].CLK
clk => reg_q[6][4].CLK
clk => reg_q[6][5].CLK
clk => reg_q[6][6].CLK
clk => reg_q[6][7].CLK
clk => reg_q[6][8].CLK
clk => reg_q[5][1].CLK
clk => reg_q[5][2].CLK
clk => reg_q[5][3].CLK
clk => reg_q[5][4].CLK
clk => reg_q[5][5].CLK
clk => reg_q[5][6].CLK
clk => reg_q[5][7].CLK
clk => reg_q[5][8].CLK
clk => reg_q[4][1].CLK
clk => reg_q[4][2].CLK
clk => reg_q[4][3].CLK
clk => reg_q[4][4].CLK
clk => reg_q[4][5].CLK
clk => reg_q[4][6].CLK
clk => reg_q[4][7].CLK
clk => reg_q[4][8].CLK
clk => reg_q[3][1].CLK
clk => reg_q[3][2].CLK
clk => reg_q[3][3].CLK
clk => reg_q[3][4].CLK
clk => reg_q[3][5].CLK
clk => reg_q[3][6].CLK
clk => reg_q[3][7].CLK
clk => reg_q[3][8].CLK
clk => reg_q[2][1].CLK
clk => reg_q[2][2].CLK
clk => reg_q[2][3].CLK
clk => reg_q[2][4].CLK
clk => reg_q[2][5].CLK
clk => reg_q[2][6].CLK
clk => reg_q[2][7].CLK
clk => reg_q[2][8].CLK
clk => reg_q[1][1].CLK
clk => reg_q[1][2].CLK
clk => reg_q[1][3].CLK
clk => reg_q[1][4].CLK
clk => reg_q[1][5].CLK
clk => reg_q[1][6].CLK
clk => reg_q[1][7].CLK
clk => reg_q[1][8].CLK
ena => reg_q[16][1].ENA
ena => reg_q[1][8].ENA
ena => reg_q[1][7].ENA
ena => reg_q[1][6].ENA
ena => reg_q[1][5].ENA
ena => reg_q[1][4].ENA
ena => reg_q[1][3].ENA
ena => reg_q[1][2].ENA
ena => reg_q[1][1].ENA
ena => reg_q[2][8].ENA
ena => reg_q[2][7].ENA
ena => reg_q[2][6].ENA
ena => reg_q[2][5].ENA
ena => reg_q[2][4].ENA
ena => reg_q[2][3].ENA
ena => reg_q[2][2].ENA
ena => reg_q[2][1].ENA
ena => reg_q[3][8].ENA
ena => reg_q[3][7].ENA
ena => reg_q[3][6].ENA
ena => reg_q[3][5].ENA
ena => reg_q[3][4].ENA
ena => reg_q[3][3].ENA
ena => reg_q[3][2].ENA
ena => reg_q[3][1].ENA
ena => reg_q[4][8].ENA
ena => reg_q[4][7].ENA
ena => reg_q[4][6].ENA
ena => reg_q[4][5].ENA
ena => reg_q[4][4].ENA
ena => reg_q[4][3].ENA
ena => reg_q[4][2].ENA
ena => reg_q[4][1].ENA
ena => reg_q[5][8].ENA
ena => reg_q[5][7].ENA
ena => reg_q[5][6].ENA
ena => reg_q[5][5].ENA
ena => reg_q[5][4].ENA
ena => reg_q[5][3].ENA
ena => reg_q[5][2].ENA
ena => reg_q[5][1].ENA
ena => reg_q[6][8].ENA
ena => reg_q[6][7].ENA
ena => reg_q[6][6].ENA
ena => reg_q[6][5].ENA
ena => reg_q[6][4].ENA
ena => reg_q[6][3].ENA
ena => reg_q[6][2].ENA
ena => reg_q[6][1].ENA
ena => reg_q[7][8].ENA
ena => reg_q[7][7].ENA
ena => reg_q[7][6].ENA
ena => reg_q[7][5].ENA
ena => reg_q[7][4].ENA
ena => reg_q[7][3].ENA
ena => reg_q[7][2].ENA
ena => reg_q[7][1].ENA
ena => reg_q[8][8].ENA
ena => reg_q[8][7].ENA
ena => reg_q[8][6].ENA
ena => reg_q[8][5].ENA
ena => reg_q[8][4].ENA
ena => reg_q[8][3].ENA
ena => reg_q[8][2].ENA
ena => reg_q[8][1].ENA
ena => reg_q[9][8].ENA
ena => reg_q[9][7].ENA
ena => reg_q[9][6].ENA
ena => reg_q[9][5].ENA
ena => reg_q[9][4].ENA
ena => reg_q[9][3].ENA
ena => reg_q[9][2].ENA
ena => reg_q[9][1].ENA
ena => reg_q[10][8].ENA
ena => reg_q[10][7].ENA
ena => reg_q[10][6].ENA
ena => reg_q[10][5].ENA
ena => reg_q[10][4].ENA
ena => reg_q[10][3].ENA
ena => reg_q[10][2].ENA
ena => reg_q[10][1].ENA
ena => reg_q[11][8].ENA
ena => reg_q[11][7].ENA
ena => reg_q[11][6].ENA
ena => reg_q[11][5].ENA
ena => reg_q[11][4].ENA
ena => reg_q[11][3].ENA
ena => reg_q[11][2].ENA
ena => reg_q[11][1].ENA
ena => reg_q[12][8].ENA
ena => reg_q[12][7].ENA
ena => reg_q[12][6].ENA
ena => reg_q[12][5].ENA
ena => reg_q[12][4].ENA
ena => reg_q[12][3].ENA
ena => reg_q[12][2].ENA
ena => reg_q[12][1].ENA
ena => reg_q[13][8].ENA
ena => reg_q[13][7].ENA
ena => reg_q[13][6].ENA
ena => reg_q[13][5].ENA
ena => reg_q[13][4].ENA
ena => reg_q[13][3].ENA
ena => reg_q[13][2].ENA
ena => reg_q[13][1].ENA
ena => reg_q[14][8].ENA
ena => reg_q[14][7].ENA
ena => reg_q[14][6].ENA
ena => reg_q[14][5].ENA
ena => reg_q[14][4].ENA
ena => reg_q[14][3].ENA
ena => reg_q[14][2].ENA
ena => reg_q[14][1].ENA
ena => reg_q[15][8].ENA
ena => reg_q[15][7].ENA
ena => reg_q[15][6].ENA
ena => reg_q[15][5].ENA
ena => reg_q[15][4].ENA
ena => reg_q[15][3].ENA
ena => reg_q[15][2].ENA
ena => reg_q[15][1].ENA
ena => reg_q[16][8].ENA
ena => reg_q[16][7].ENA
ena => reg_q[16][6].ENA
ena => reg_q[16][5].ENA
ena => reg_q[16][4].ENA
ena => reg_q[16][3].ENA
ena => reg_q[16][2].ENA
ena_q => ~NO_FANOUT~
reset => reg_q[16][1].ACLR
reset => reg_q[16][2].ACLR
reset => reg_q[16][3].ACLR
reset => reg_q[16][4].ACLR
reset => reg_q[16][5].ACLR
reset => reg_q[16][6].ACLR
reset => reg_q[16][7].ACLR
reset => reg_q[16][8].ACLR
reset => reg_q[15][1].ACLR
reset => reg_q[15][2].ACLR
reset => reg_q[15][3].ACLR
reset => reg_q[15][4].ACLR
reset => reg_q[15][5].ACLR
reset => reg_q[15][6].ACLR
reset => reg_q[15][7].ACLR
reset => reg_q[15][8].ACLR
reset => reg_q[14][1].ACLR
reset => reg_q[14][2].ACLR
reset => reg_q[14][3].ACLR
reset => reg_q[14][4].ACLR
reset => reg_q[14][5].ACLR
reset => reg_q[14][6].ACLR
reset => reg_q[14][7].ACLR
reset => reg_q[14][8].ACLR
reset => reg_q[13][1].ACLR
reset => reg_q[13][2].ACLR
reset => reg_q[13][3].ACLR
reset => reg_q[13][4].ACLR
reset => reg_q[13][5].ACLR
reset => reg_q[13][6].ACLR
reset => reg_q[13][7].ACLR
reset => reg_q[13][8].ACLR
reset => reg_q[12][1].ACLR
reset => reg_q[12][2].ACLR
reset => reg_q[12][3].ACLR
reset => reg_q[12][4].ACLR
reset => reg_q[12][5].ACLR
reset => reg_q[12][6].ACLR
reset => reg_q[12][7].ACLR
reset => reg_q[12][8].ACLR
reset => reg_q[11][1].ACLR
reset => reg_q[11][2].ACLR
reset => reg_q[11][3].ACLR
reset => reg_q[11][4].ACLR
reset => reg_q[11][5].ACLR
reset => reg_q[11][6].ACLR
reset => reg_q[11][7].ACLR
reset => reg_q[11][8].ACLR
reset => reg_q[10][1].ACLR
reset => reg_q[10][2].ACLR
reset => reg_q[10][3].ACLR
reset => reg_q[10][4].ACLR
reset => reg_q[10][5].ACLR
reset => reg_q[10][6].ACLR
reset => reg_q[10][7].ACLR
reset => reg_q[10][8].ACLR
reset => reg_q[9][1].ACLR
reset => reg_q[9][2].ACLR
reset => reg_q[9][3].ACLR
reset => reg_q[9][4].ACLR
reset => reg_q[9][5].ACLR
reset => reg_q[9][6].ACLR
reset => reg_q[9][7].ACLR
reset => reg_q[9][8].ACLR
reset => reg_q[8][1].ACLR
reset => reg_q[8][2].ACLR
reset => reg_q[8][3].ACLR
reset => reg_q[8][4].ACLR
reset => reg_q[8][5].ACLR
reset => reg_q[8][6].ACLR
reset => reg_q[8][7].ACLR
reset => reg_q[8][8].ACLR
reset => reg_q[7][1].ACLR
reset => reg_q[7][2].ACLR
reset => reg_q[7][3].ACLR
reset => reg_q[7][4].ACLR
reset => reg_q[7][5].ACLR
reset => reg_q[7][6].ACLR
reset => reg_q[7][7].ACLR
reset => reg_q[7][8].ACLR
reset => reg_q[6][1].ACLR
reset => reg_q[6][2].ACLR
reset => reg_q[6][3].ACLR
reset => reg_q[6][4].ACLR
reset => reg_q[6][5].ACLR
reset => reg_q[6][6].ACLR
reset => reg_q[6][7].ACLR
reset => reg_q[6][8].ACLR
reset => reg_q[5][1].ACLR
reset => reg_q[5][2].ACLR
reset => reg_q[5][3].ACLR
reset => reg_q[5][4].ACLR
reset => reg_q[5][5].ACLR
reset => reg_q[5][6].ACLR
reset => reg_q[5][7].ACLR
reset => reg_q[5][8].ACLR
reset => reg_q[4][1].ACLR
reset => reg_q[4][2].ACLR
reset => reg_q[4][3].ACLR
reset => reg_q[4][4].ACLR
reset => reg_q[4][5].ACLR
reset => reg_q[4][6].ACLR
reset => reg_q[4][7].ACLR
reset => reg_q[4][8].ACLR
reset => reg_q[3][1].ACLR
reset => reg_q[3][2].ACLR
reset => reg_q[3][3].ACLR
reset => reg_q[3][4].ACLR
reset => reg_q[3][5].ACLR
reset => reg_q[3][6].ACLR
reset => reg_q[3][7].ACLR
reset => reg_q[3][8].ACLR
reset => reg_q[2][1].ACLR
reset => reg_q[2][2].ACLR
reset => reg_q[2][3].ACLR
reset => reg_q[2][4].ACLR
reset => reg_q[2][5].ACLR
reset => reg_q[2][6].ACLR
reset => reg_q[2][7].ACLR
reset => reg_q[2][8].ACLR
reset => reg_q[1][1].ACLR
reset => reg_q[1][2].ACLR
reset => reg_q[1][3].ACLR
reset => reg_q[1][4].ACLR
reset => reg_q[1][5].ACLR
reset => reg_q[1][6].ACLR
reset => reg_q[1][7].ACLR
reset => reg_q[1][8].ACLR
eras_sym => ~NO_FANOUT~
sink_val => ~NO_FANOUT~
sink_sop => ~NO_FANOUT~
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_sop_q => synin.IN1
sink_eop => ~NO_FANOUT~
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[1] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[2] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[3] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[4] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[5] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[6] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[7] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
rsin[8] => synin.IN1
numn[1] => ~NO_FANOUT~
numn[2] => ~NO_FANOUT~
numn[3] => ~NO_FANOUT~
numn[4] => ~NO_FANOUT~
numn[5] => ~NO_FANOUT~
numn[6] => ~NO_FANOUT~
numn[7] => ~NO_FANOUT~
numn[8] => ~NO_FANOUT~
num_eras[1] <= <GND>
num_eras[2] <= <GND>
num_eras[3] <= <GND>
num_eras[4] <= <GND>
num_eras[5] <= <GND>
syn[1][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[1][9] <= <GND>
syn[1][10] <= <GND>
syn[1][11] <= <GND>
syn[1][12] <= <GND>
syn[2][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[2][9] <= <GND>
syn[2][10] <= <GND>
syn[2][11] <= <GND>
syn[2][12] <= <GND>
syn[3][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[3][9] <= <GND>
syn[3][10] <= <GND>
syn[3][11] <= <GND>
syn[3][12] <= <GND>
syn[4][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[4][9] <= <GND>
syn[4][10] <= <GND>
syn[4][11] <= <GND>
syn[4][12] <= <GND>
syn[5][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[5][9] <= <GND>
syn[5][10] <= <GND>
syn[5][11] <= <GND>
syn[5][12] <= <GND>
syn[6][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[6][9] <= <GND>
syn[6][10] <= <GND>
syn[6][11] <= <GND>
syn[6][12] <= <GND>
syn[7][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[7][9] <= <GND>
syn[7][10] <= <GND>
syn[7][11] <= <GND>
syn[7][12] <= <GND>
syn[8][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[8][9] <= <GND>
syn[8][10] <= <GND>
syn[8][11] <= <GND>
syn[8][12] <= <GND>
syn[9][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[9][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[9][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[9][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[9][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[9][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[9][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[9][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[9][9] <= <GND>
syn[9][10] <= <GND>
syn[9][11] <= <GND>
syn[9][12] <= <GND>
syn[10][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[10][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[10][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[10][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[10][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[10][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[10][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[10][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[10][9] <= <GND>
syn[10][10] <= <GND>
syn[10][11] <= <GND>
syn[10][12] <= <GND>
syn[11][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[11][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[11][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[11][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[11][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[11][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[11][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[11][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[11][9] <= <GND>
syn[11][10] <= <GND>
syn[11][11] <= <GND>
syn[11][12] <= <GND>
syn[12][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[12][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[12][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[12][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[12][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[12][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[12][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[12][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[12][9] <= <GND>
syn[12][10] <= <GND>
syn[12][11] <= <GND>
syn[12][12] <= <GND>
syn[13][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[13][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[13][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[13][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[13][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[13][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[13][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[13][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[13][9] <= <GND>
syn[13][10] <= <GND>
syn[13][11] <= <GND>
syn[13][12] <= <GND>
syn[14][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[14][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[14][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[14][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[14][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[14][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[14][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[14][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[14][9] <= <GND>
syn[14][10] <= <GND>
syn[14][11] <= <GND>
syn[14][12] <= <GND>
syn[15][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[15][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[15][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[15][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[15][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[15][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[15][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[15][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[15][9] <= <GND>
syn[15][10] <= <GND>
syn[15][11] <= <GND>
syn[15][12] <= <GND>
syn[16][1] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[16][2] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[16][3] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[16][4] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[16][5] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[16][6] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[16][7] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[16][8] <= synin.DB_MAX_OUTPUT_PORT_TYPE
syn[16][9] <= <GND>
syn[16][10] <= <GND>
syn[16][11] <= <GND>
syn[16][12] <= <GND>
eras_roots[1][1] <= eras_roots[1][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][2] <= eras_roots[1][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][3] <= eras_roots[1][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][4] <= eras_roots[1][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][5] <= eras_roots[1][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][6] <= eras_roots[1][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][7] <= eras_roots[1][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][8] <= eras_roots[1][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[1][9] <= <GND>
eras_roots[1][10] <= <GND>
eras_roots[1][11] <= <GND>
eras_roots[1][12] <= <GND>
eras_roots[2][1] <= eras_roots[2][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][2] <= eras_roots[2][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][3] <= eras_roots[2][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][4] <= eras_roots[2][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][5] <= eras_roots[2][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][6] <= eras_roots[2][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][7] <= eras_roots[2][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][8] <= eras_roots[2][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[2][9] <= <GND>
eras_roots[2][10] <= <GND>
eras_roots[2][11] <= <GND>
eras_roots[2][12] <= <GND>
eras_roots[3][1] <= eras_roots[3][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][2] <= eras_roots[3][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][3] <= eras_roots[3][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][4] <= eras_roots[3][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][5] <= eras_roots[3][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][6] <= eras_roots[3][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][7] <= eras_roots[3][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][8] <= eras_roots[3][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[3][9] <= <GND>
eras_roots[3][10] <= <GND>
eras_roots[3][11] <= <GND>
eras_roots[3][12] <= <GND>
eras_roots[4][1] <= eras_roots[4][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][2] <= eras_roots[4][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][3] <= eras_roots[4][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][4] <= eras_roots[4][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][5] <= eras_roots[4][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][6] <= eras_roots[4][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][7] <= eras_roots[4][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][8] <= eras_roots[4][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[4][9] <= <GND>
eras_roots[4][10] <= <GND>
eras_roots[4][11] <= <GND>
eras_roots[4][12] <= <GND>
eras_roots[5][1] <= eras_roots[5][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][2] <= eras_roots[5][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][3] <= eras_roots[5][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][4] <= eras_roots[5][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][5] <= eras_roots[5][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][6] <= eras_roots[5][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][7] <= eras_roots[5][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][8] <= eras_roots[5][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[5][9] <= <GND>
eras_roots[5][10] <= <GND>
eras_roots[5][11] <= <GND>
eras_roots[5][12] <= <GND>
eras_roots[6][1] <= eras_roots[6][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][2] <= eras_roots[6][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][3] <= eras_roots[6][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][4] <= eras_roots[6][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][5] <= eras_roots[6][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][6] <= eras_roots[6][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][7] <= eras_roots[6][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][8] <= eras_roots[6][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[6][9] <= <GND>
eras_roots[6][10] <= <GND>
eras_roots[6][11] <= <GND>
eras_roots[6][12] <= <GND>
eras_roots[7][1] <= eras_roots[7][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][2] <= eras_roots[7][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][3] <= eras_roots[7][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][4] <= eras_roots[7][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][5] <= eras_roots[7][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][6] <= eras_roots[7][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][7] <= eras_roots[7][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][8] <= eras_roots[7][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[7][9] <= <GND>
eras_roots[7][10] <= <GND>
eras_roots[7][11] <= <GND>
eras_roots[7][12] <= <GND>
eras_roots[8][1] <= eras_roots[8][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][2] <= eras_roots[8][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][3] <= eras_roots[8][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][4] <= eras_roots[8][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][5] <= eras_roots[8][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][6] <= eras_roots[8][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][7] <= eras_roots[8][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][8] <= eras_roots[8][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[8][9] <= <GND>
eras_roots[8][10] <= <GND>
eras_roots[8][11] <= <GND>
eras_roots[8][12] <= <GND>
eras_roots[9][1] <= eras_roots[9][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[9][2] <= eras_roots[9][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[9][3] <= eras_roots[9][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[9][4] <= eras_roots[9][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[9][5] <= eras_roots[9][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[9][6] <= eras_roots[9][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[9][7] <= eras_roots[9][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[9][8] <= eras_roots[9][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[9][9] <= <GND>
eras_roots[9][10] <= <GND>
eras_roots[9][11] <= <GND>
eras_roots[9][12] <= <GND>
eras_roots[10][1] <= eras_roots[10][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[10][2] <= eras_roots[10][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[10][3] <= eras_roots[10][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[10][4] <= eras_roots[10][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[10][5] <= eras_roots[10][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[10][6] <= eras_roots[10][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[10][7] <= eras_roots[10][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[10][8] <= eras_roots[10][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[10][9] <= <GND>
eras_roots[10][10] <= <GND>
eras_roots[10][11] <= <GND>
eras_roots[10][12] <= <GND>
eras_roots[11][1] <= eras_roots[11][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[11][2] <= eras_roots[11][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[11][3] <= eras_roots[11][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[11][4] <= eras_roots[11][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[11][5] <= eras_roots[11][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[11][6] <= eras_roots[11][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[11][7] <= eras_roots[11][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[11][8] <= eras_roots[11][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[11][9] <= <GND>
eras_roots[11][10] <= <GND>
eras_roots[11][11] <= <GND>
eras_roots[11][12] <= <GND>
eras_roots[12][1] <= eras_roots[12][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[12][2] <= eras_roots[12][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[12][3] <= eras_roots[12][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[12][4] <= eras_roots[12][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[12][5] <= eras_roots[12][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[12][6] <= eras_roots[12][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[12][7] <= eras_roots[12][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[12][8] <= eras_roots[12][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[12][9] <= <GND>
eras_roots[12][10] <= <GND>
eras_roots[12][11] <= <GND>
eras_roots[12][12] <= <GND>
eras_roots[13][1] <= eras_roots[13][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[13][2] <= eras_roots[13][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[13][3] <= eras_roots[13][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[13][4] <= eras_roots[13][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[13][5] <= eras_roots[13][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[13][6] <= eras_roots[13][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[13][7] <= eras_roots[13][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[13][8] <= eras_roots[13][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[13][9] <= <GND>
eras_roots[13][10] <= <GND>
eras_roots[13][11] <= <GND>
eras_roots[13][12] <= <GND>
eras_roots[14][1] <= eras_roots[14][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[14][2] <= eras_roots[14][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[14][3] <= eras_roots[14][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[14][4] <= eras_roots[14][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[14][5] <= eras_roots[14][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[14][6] <= eras_roots[14][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[14][7] <= eras_roots[14][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[14][8] <= eras_roots[14][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[14][9] <= <GND>
eras_roots[14][10] <= <GND>
eras_roots[14][11] <= <GND>
eras_roots[14][12] <= <GND>
eras_roots[15][1] <= eras_roots[15][1].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[15][2] <= eras_roots[15][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[15][3] <= eras_roots[15][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[15][4] <= eras_roots[15][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[15][5] <= eras_roots[15][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[15][6] <= eras_roots[15][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[15][7] <= eras_roots[15][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[15][8] <= eras_roots[15][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[15][9] <= <GND>
eras_roots[15][10] <= <GND>
eras_roots[15][11] <= <GND>
eras_roots[15][12] <= <GND>
eras_roots[16][1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
eras_roots[16][2] <= eras_roots[16][2].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[16][3] <= eras_roots[16][3].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[16][4] <= eras_roots[16][4].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[16][5] <= eras_roots[16][5].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[16][6] <= eras_roots[16][6].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[16][7] <= eras_roots[16][7].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[16][8] <= eras_roots[16][8].DB_MAX_OUTPUT_PORT_TYPE
eras_roots[16][9] <= <GND>
eras_roots[16][10] <= <GND>
eras_roots[16][11] <= <GND>
eras_roots[16][12] <= <GND>


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:1:gf_mul1
a[1] => c[1].DATAIN
a[2] => c[2].DATAIN
a[3] => c[3].DATAIN
a[4] => c[4].DATAIN
a[5] => c[5].DATAIN
a[6] => c[6].DATAIN
a[7] => c[7].DATAIN
a[8] => c[8].DATAIN
c[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
c[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:2:gf_mul1
a[1] => c[2].DATAIN
a[2] => temp_c.IN0
a[3] => temp_c.IN0
a[4] => temp_c.IN0
a[5] => c[6].DATAIN
a[6] => c[7].DATAIN
a[7] => c[8].DATAIN
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => c[1].DATAIN
c[1] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[7].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:3:gf_mul1
a[1] => temp_c.IN0
a[2] => \logic:temp_c[7][4].IN0
a[3] => \logic:temp_c[7][5].IN0
a[4] => temp_c.IN0
a[5] => c[7].DATAIN
a[6] => c[8].DATAIN
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][4].IN1
a[7] => \logic:temp_c[7][5].IN1
a[7] => c[1].DATAIN
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => c[2].DATAIN
c[1] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[6].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:4:gf_mul1
a[1] => \logic:temp_c[6][4].IN0
a[2] => \logic:temp_c[6][5].IN0
a[3] => \logic:temp_c[7][6].IN0
a[4] => temp_c.IN0
a[5] => c[8].DATAIN
a[6] => \logic:temp_c[6][4].IN1
a[6] => \logic:temp_c[6][5].IN1
a[6] => temp_c.IN0
a[6] => c[1].DATAIN
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][5].IN1
a[7] => \logic:temp_c[7][6].IN1
a[7] => c[2].DATAIN
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[5].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:5:gf_mul1
a[1] => \logic:temp_c[5][5].IN0
a[2] => \logic:temp_c[6][6].IN0
a[3] => \logic:temp_c[7][7].IN0
a[4] => temp_c.IN0
a[5] => \logic:temp_c[5][5].IN1
a[5] => \logic:temp_c[7][4].IN0
a[5] => temp_c.IN0
a[5] => c[1].DATAIN
a[6] => \logic:temp_c[7][4].IN1
a[6] => \logic:temp_c[6][5].IN1
a[6] => \logic:temp_c[6][6].IN1
a[6] => c[2].DATAIN
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][6].IN1
a[7] => \logic:temp_c[7][7].IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:6:gf_mul1
a[1] => \logic:temp_c[5][6].IN0
a[2] => \logic:temp_c[6][7].IN0
a[3] => \logic:temp_c[7][8].IN0
a[4] => \logic:temp_c[6][4].IN0
a[4] => \logic:temp_c[5][5].IN0
a[4] => \logic:temp_c[7][3].IN0
a[4] => temp_c.IN0
a[5] => \logic:temp_c[6][4].IN1
a[5] => \logic:temp_c[5][5].IN1
a[5] => \logic:temp_c[5][6].IN1
a[5] => c[2].DATAIN
a[6] => \logic:temp_c[7][3].IN1
a[6] => temp_c.IN1
a[6] => \logic:temp_c[6][6].IN1
a[6] => \logic:temp_c[6][7].IN1
a[7] => \logic:temp_c[7][4].IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][7].IN1
a[7] => \logic:temp_c[7][8].IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:7:gf_mul1
a[1] => \logic:temp_c[5][7].IN0
a[2] => \logic:temp_c[6][8].IN0
a[3] => \logic:temp_c[5][4].IN0
a[3] => \logic:temp_c[4][5].IN0
a[3] => \logic:temp_c[6][3].IN0
a[3] => \logic:temp_c[7][1].IN0
a[4] => \logic:temp_c[5][4].IN1
a[4] => \logic:temp_c[4][5].IN1
a[4] => \logic:temp_c[5][6].IN0
a[4] => temp_c.IN0
a[5] => \logic:temp_c[6][3].IN1
a[5] => temp_c.IN1
a[5] => \logic:temp_c[5][6].IN1
a[5] => \logic:temp_c[5][7].IN1
a[6] => \logic:temp_c[6][4].IN1
a[6] => temp_c.IN1
a[6] => \logic:temp_c[6][7].IN1
a[6] => \logic:temp_c[6][8].IN1
a[7] => \logic:temp_c[7][1].IN1
a[7] => \logic:temp_c[7][3].IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][8].IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:8:gf_mul1
a[1] => \logic:temp_c[5][8].IN0
a[2] => \logic:temp_c[4][4].IN0
a[2] => \logic:temp_c[3][5].IN0
a[2] => \logic:temp_c[5][3].IN0
a[2] => \logic:temp_c[6][1].IN0
a[3] => \logic:temp_c[4][4].IN1
a[3] => \logic:temp_c[3][5].IN1
a[3] => \logic:temp_c[4][6].IN0
a[3] => \logic:temp_c[7][2].IN0
a[4] => \logic:temp_c[5][3].IN1
a[4] => \logic:temp_c[7][5].IN1
a[4] => \logic:temp_c[4][6].IN1
a[4] => \logic:temp_c[5][7].IN0
a[5] => \logic:temp_c[5][4].IN1
a[5] => temp_c.IN1
a[5] => \logic:temp_c[5][7].IN1
a[5] => \logic:temp_c[5][8].IN1
a[6] => \logic:temp_c[6][1].IN1
a[6] => \logic:temp_c[6][3].IN1
a[6] => temp_c.IN1
a[6] => temp_c.IN1
a[6] => \logic:temp_c[6][8].IN1
a[7] => \logic:temp_c[7][1].IN1
a[7] => \logic:temp_c[7][2].IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:9:gf_mul1
a[1] => \logic:temp_c[3][4].IN0
a[1] => \logic:temp_c[2][5].IN0
a[1] => \logic:temp_c[4][3].IN0
a[1] => \logic:temp_c[5][1].IN0
a[2] => \logic:temp_c[3][4].IN1
a[2] => \logic:temp_c[2][5].IN1
a[2] => \logic:temp_c[3][6].IN0
a[2] => \logic:temp_c[6][2].IN0
a[3] => \logic:temp_c[4][3].IN1
a[3] => \logic:temp_c[6][5].IN1
a[3] => \logic:temp_c[3][6].IN1
a[3] => \logic:temp_c[4][7].IN0
a[4] => \logic:temp_c[4][4].IN1
a[4] => \logic:temp_c[7][6].IN1
a[4] => \logic:temp_c[4][7].IN1
a[4] => \logic:temp_c[5][8].IN0
a[5] => \logic:temp_c[5][1].IN1
a[5] => \logic:temp_c[5][3].IN1
a[5] => temp_c.IN1
a[5] => temp_c.IN1
a[5] => \logic:temp_c[5][8].IN1
a[6] => \logic:temp_c[6][1].IN1
a[6] => \logic:temp_c[6][2].IN1
a[6] => \logic:temp_c[7][3].IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][2].IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:10:gf_mul1
a[1] => \logic:temp_c[5][5].IN0
a[1] => \logic:temp_c[2][6].IN0
a[1] => \logic:temp_c[3][4].IN0
a[1] => \logic:temp_c[5][2].IN0
a[2] => \logic:temp_c[5][5].IN1
a[2] => \logic:temp_c[2][6].IN1
a[2] => \logic:temp_c[3][7].IN0
a[2] => \logic:temp_c[4][3].IN0
a[3] => \logic:temp_c[3][4].IN1
a[3] => \logic:temp_c[6][6].IN1
a[3] => \logic:temp_c[3][7].IN1
a[3] => \logic:temp_c[4][8].IN0
a[4] => \logic:temp_c[4][3].IN1
a[4] => \logic:temp_c[7][4].IN1
a[4] => \logic:temp_c[7][7].IN1
a[4] => \logic:temp_c[4][8].IN1
a[4] => \logic:temp_c[5][1].IN0
a[5] => \logic:temp_c[5][1].IN1
a[5] => \logic:temp_c[5][2].IN1
a[5] => \logic:temp_c[6][3].IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[6] => \logic:temp_c[6][2].IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][3].IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:11:gf_mul1
a[1] => \logic:temp_c[5][6].IN0
a[1] => \logic:temp_c[2][7].IN0
a[1] => \logic:temp_c[3][3].IN0
a[1] => \logic:temp_c[7][5].IN0
a[2] => \logic:temp_c[5][6].IN1
a[2] => \logic:temp_c[2][7].IN1
a[2] => \logic:temp_c[6][4].IN0
a[2] => \logic:temp_c[3][8].IN0
a[3] => \logic:temp_c[3][3].IN1
a[3] => \logic:temp_c[6][4].IN1
a[3] => \logic:temp_c[6][7].IN1
a[3] => \logic:temp_c[3][8].IN1
a[3] => \logic:temp_c[4][1].IN0
a[4] => \logic:temp_c[4][1].IN1
a[4] => \logic:temp_c[5][3].IN1
a[4] => \logic:temp_c[7][8].IN1
a[4] => \logic:temp_c[5][2].IN0
a[5] => temp_c.IN1
a[5] => \logic:temp_c[5][2].IN1
a[5] => \logic:temp_c[7][5].IN1
a[6] => temp_c.IN1
a[6] => \logic:temp_c[6][3].IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][4].IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:12:gf_mul1
a[1] => \logic:temp_c[5][4].IN0
a[1] => \logic:temp_c[5][7].IN0
a[1] => \logic:temp_c[2][8].IN0
a[1] => \logic:temp_c[7][6].IN0
a[2] => \logic:temp_c[5][4].IN1
a[2] => \logic:temp_c[5][7].IN1
a[2] => \logic:temp_c[2][8].IN1
a[2] => \logic:temp_c[3][1].IN0
a[2] => \logic:temp_c[4][3].IN0
a[3] => \logic:temp_c[3][1].IN1
a[3] => \logic:temp_c[4][3].IN1
a[3] => \logic:temp_c[6][8].IN1
a[3] => \logic:temp_c[4][2].IN0
a[4] => \logic:temp_c[7][1].IN1
a[4] => \logic:temp_c[4][2].IN1
a[4] => temp_c.IN0
a[5] => temp_c.IN1
a[5] => \logic:temp_c[5][3].IN1
a[5] => \logic:temp_c[7][6].IN1
a[6] => \logic:temp_c[7][3].IN1
a[6] => \logic:temp_c[6][4].IN1
a[6] => temp_c.IN1
a[7] => \logic:temp_c[7][4].IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:13:gf_mul1
a[1] => \logic:temp_c[2][1].IN0
a[1] => \logic:temp_c[3][3].IN0
a[1] => \logic:temp_c[5][8].IN0
a[1] => \logic:temp_c[5][4].IN0
a[1] => \logic:temp_c[7][7].IN0
a[2] => \logic:temp_c[2][1].IN1
a[2] => \logic:temp_c[3][3].IN1
a[2] => \logic:temp_c[5][8].IN1
a[2] => \logic:temp_c[3][2].IN0
a[3] => \logic:temp_c[6][1].IN1
a[3] => \logic:temp_c[3][2].IN1
a[3] => \logic:temp_c[7][5].IN0
a[4] => \logic:temp_c[7][2].IN1
a[4] => \logic:temp_c[4][3].IN1
a[4] => temp_c.IN0
a[5] => \logic:temp_c[6][3].IN1
a[5] => \logic:temp_c[5][4].IN1
a[5] => \logic:temp_c[7][7].IN1
a[6] => \logic:temp_c[6][4].IN1
a[6] => \logic:temp_c[7][5].IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][4].IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:14:gf_mul1
a[1] => \logic:temp_c[5][1].IN0
a[1] => \logic:temp_c[2][2].IN0
a[1] => \logic:temp_c[3][3].IN0
a[1] => \logic:temp_c[7][8].IN0
a[2] => \logic:temp_c[5][1].IN1
a[2] => \logic:temp_c[2][2].IN1
a[2] => \logic:temp_c[6][5].IN0
a[3] => \logic:temp_c[6][2].IN1
a[3] => \logic:temp_c[3][3].IN1
a[3] => \logic:temp_c[7][6].IN0
a[4] => \logic:temp_c[5][3].IN1
a[4] => \logic:temp_c[5][4].IN0
a[4] => temp_c.IN0
a[5] => \logic:temp_c[5][4].IN1
a[5] => \logic:temp_c[6][5].IN1
a[5] => \logic:temp_c[7][8].IN1
a[6] => temp_c.IN1
a[6] => \logic:temp_c[7][3].IN1
a[6] => \logic:temp_c[6][4].IN1
a[6] => \logic:temp_c[7][6].IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][5].IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:15:gf_mul1
a[1] => \logic:temp_c[5][2].IN0
a[1] => \logic:temp_c[5][5].IN0
a[1] => \logic:temp_c[7][1].IN0
a[2] => \logic:temp_c[5][2].IN1
a[2] => \logic:temp_c[4][3].IN0
a[2] => \logic:temp_c[6][6].IN0
a[3] => \logic:temp_c[4][3].IN1
a[3] => \logic:temp_c[4][4].IN0
a[3] => \logic:temp_c[7][7].IN0
a[4] => \logic:temp_c[4][4].IN1
a[4] => \logic:temp_c[5][5].IN1
a[4] => temp_c.IN0
a[5] => \logic:temp_c[7][1].IN1
a[5] => \logic:temp_c[6][3].IN1
a[5] => \logic:temp_c[5][4].IN1
a[5] => \logic:temp_c[6][6].IN1
a[6] => temp_c.IN1
a[6] => temp_c.IN1
a[6] => \logic:temp_c[6][5].IN1
a[6] => \logic:temp_c[7][7].IN1
a[7] => \logic:temp_c[7][3].IN1
a[7] => \logic:temp_c[7][5].IN1
a[7] => \logic:temp_c[7][6].IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_syn_atl:syn|auk_rs_gfmul_cnt:\g1:16:gf_mul1
a[1] => \logic:temp_c[3][3].IN0
a[1] => \logic:temp_c[5][6].IN0
a[1] => \logic:temp_c[7][2].IN0
a[2] => \logic:temp_c[3][3].IN1
a[2] => \logic:temp_c[3][4].IN0
a[2] => \logic:temp_c[6][7].IN0
a[3] => \logic:temp_c[3][4].IN1
a[3] => \logic:temp_c[5][5].IN0
a[3] => \logic:temp_c[7][8].IN0
a[4] => \logic:temp_c[5][3].IN1
a[4] => \logic:temp_c[4][4].IN1
a[4] => \logic:temp_c[5][6].IN1
a[4] => temp_c.IN0
a[5] => \logic:temp_c[7][2].IN1
a[5] => \logic:temp_c[7][4].IN1
a[5] => \logic:temp_c[5][5].IN1
a[5] => \logic:temp_c[6][7].IN1
a[6] => \logic:temp_c[6][3].IN1
a[6] => \logic:temp_c[6][5].IN1
a[6] => \logic:temp_c[6][6].IN1
a[6] => \logic:temp_c[7][8].IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][6].IN1
a[7] => \logic:temp_c[7][7].IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key
clk => auk_rs_gfdiv:gf_div1.clk
clk => omsel[8].CLK
clk => omsel[7].CLK
clk => omsel[6].CLK
clk => omsel[5].CLK
clk => omsel[4].CLK
clk => omsel[3].CLK
clk => omsel[2].CLK
clk => omsel[1].CLK
clk => omegaloop[1].CLK
clk => omegaloop[2].CLK
clk => omegaloop[3].CLK
clk => omegaloop[4].CLK
clk => omegaloop[5].CLK
clk => llnum_q[1].CLK
clk => llnum_q[2].CLK
clk => llnum_q[3].CLK
clk => llnum_q[4].CLK
clk => llnum_q[5].CLK
clk => mloop[1].CLK
clk => mloop[2].CLK
clk => mloop[3].CLK
clk => mloop[4].CLK
clk => mloop[5].CLK
clk => deltamult_q[1].CLK
clk => deltamult_q[2].CLK
clk => deltamult_q[3].CLK
clk => deltamult_q[4].CLK
clk => deltamult_q[5].CLK
clk => deltamult_q[6].CLK
clk => deltamult_q[7].CLK
clk => deltamult_q[8].CLK
clk => delta_q[1].CLK
clk => delta_q[2].CLK
clk => delta_q[3].CLK
clk => delta_q[4].CLK
clk => delta_q[5].CLK
clk => delta_q[6].CLK
clk => delta_q[7].CLK
clk => delta_q[8].CLK
clk => predelta_q[1].CLK
clk => predelta_q[2].CLK
clk => predelta_q[3].CLK
clk => predelta_q[4].CLK
clk => predelta_q[5].CLK
clk => predelta_q[6].CLK
clk => predelta_q[7].CLK
clk => predelta_q[8].CLK
clk => mulright_q[4][1].CLK
clk => mulright_q[4][2].CLK
clk => mulright_q[4][3].CLK
clk => mulright_q[4][4].CLK
clk => mulright_q[4][5].CLK
clk => mulright_q[4][6].CLK
clk => mulright_q[4][7].CLK
clk => mulright_q[4][8].CLK
clk => mulleft_q[4][1].CLK
clk => mulleft_q[4][2].CLK
clk => mulleft_q[4][3].CLK
clk => mulleft_q[4][4].CLK
clk => mulleft_q[4][5].CLK
clk => mulleft_q[4][6].CLK
clk => mulleft_q[4][7].CLK
clk => mulleft_q[4][8].CLK
clk => mulright_q[3][1].CLK
clk => mulright_q[3][2].CLK
clk => mulright_q[3][3].CLK
clk => mulright_q[3][4].CLK
clk => mulright_q[3][5].CLK
clk => mulright_q[3][6].CLK
clk => mulright_q[3][7].CLK
clk => mulright_q[3][8].CLK
clk => mulleft_q[3][1].CLK
clk => mulleft_q[3][2].CLK
clk => mulleft_q[3][3].CLK
clk => mulleft_q[3][4].CLK
clk => mulleft_q[3][5].CLK
clk => mulleft_q[3][6].CLK
clk => mulleft_q[3][7].CLK
clk => mulleft_q[3][8].CLK
clk => mulright_q[2][1].CLK
clk => mulright_q[2][2].CLK
clk => mulright_q[2][3].CLK
clk => mulright_q[2][4].CLK
clk => mulright_q[2][5].CLK
clk => mulright_q[2][6].CLK
clk => mulright_q[2][7].CLK
clk => mulright_q[2][8].CLK
clk => mulleft_q[2][1].CLK
clk => mulleft_q[2][2].CLK
clk => mulleft_q[2][3].CLK
clk => mulleft_q[2][4].CLK
clk => mulleft_q[2][5].CLK
clk => mulleft_q[2][6].CLK
clk => mulleft_q[2][7].CLK
clk => mulleft_q[2][8].CLK
clk => mulright_q[1][1].CLK
clk => mulright_q[1][2].CLK
clk => mulright_q[1][3].CLK
clk => mulright_q[1][4].CLK
clk => mulright_q[1][5].CLK
clk => mulright_q[1][6].CLK
clk => mulright_q[1][7].CLK
clk => mulright_q[1][8].CLK
clk => mulleft_q[1][1].CLK
clk => mulleft_q[1][2].CLK
clk => mulleft_q[1][3].CLK
clk => mulleft_q[1][4].CLK
clk => mulleft_q[1][5].CLK
clk => mulleft_q[1][6].CLK
clk => mulleft_q[1][7].CLK
clk => mulleft_q[1][8].CLK
clk => bdtemp_q[8][1].CLK
clk => bdtemp_q[8][2].CLK
clk => bdtemp_q[8][3].CLK
clk => bdtemp_q[8][4].CLK
clk => bdtemp_q[8][5].CLK
clk => bdtemp_q[8][6].CLK
clk => bdtemp_q[8][7].CLK
clk => bdtemp_q[8][8].CLK
clk => bdprev_q[8][1].CLK
clk => bdprev_q[8][2].CLK
clk => bdprev_q[8][3].CLK
clk => bdprev_q[8][4].CLK
clk => bdprev_q[8][5].CLK
clk => bdprev_q[8][6].CLK
clk => bdprev_q[8][7].CLK
clk => bdprev_q[8][8].CLK
clk => bdtemp_q[7][1].CLK
clk => bdtemp_q[7][2].CLK
clk => bdtemp_q[7][3].CLK
clk => bdtemp_q[7][4].CLK
clk => bdtemp_q[7][5].CLK
clk => bdtemp_q[7][6].CLK
clk => bdtemp_q[7][7].CLK
clk => bdtemp_q[7][8].CLK
clk => bdprev_q[7][1].CLK
clk => bdprev_q[7][2].CLK
clk => bdprev_q[7][3].CLK
clk => bdprev_q[7][4].CLK
clk => bdprev_q[7][5].CLK
clk => bdprev_q[7][6].CLK
clk => bdprev_q[7][7].CLK
clk => bdprev_q[7][8].CLK
clk => bdtemp_q[6][1].CLK
clk => bdtemp_q[6][2].CLK
clk => bdtemp_q[6][3].CLK
clk => bdtemp_q[6][4].CLK
clk => bdtemp_q[6][5].CLK
clk => bdtemp_q[6][6].CLK
clk => bdtemp_q[6][7].CLK
clk => bdtemp_q[6][8].CLK
clk => bdprev_q[6][1].CLK
clk => bdprev_q[6][2].CLK
clk => bdprev_q[6][3].CLK
clk => bdprev_q[6][4].CLK
clk => bdprev_q[6][5].CLK
clk => bdprev_q[6][6].CLK
clk => bdprev_q[6][7].CLK
clk => bdprev_q[6][8].CLK
clk => bdtemp_q[5][1].CLK
clk => bdtemp_q[5][2].CLK
clk => bdtemp_q[5][3].CLK
clk => bdtemp_q[5][4].CLK
clk => bdtemp_q[5][5].CLK
clk => bdtemp_q[5][6].CLK
clk => bdtemp_q[5][7].CLK
clk => bdtemp_q[5][8].CLK
clk => bdprev_q[5][1].CLK
clk => bdprev_q[5][2].CLK
clk => bdprev_q[5][3].CLK
clk => bdprev_q[5][4].CLK
clk => bdprev_q[5][5].CLK
clk => bdprev_q[5][6].CLK
clk => bdprev_q[5][7].CLK
clk => bdprev_q[5][8].CLK
clk => bdtemp_q[4][1].CLK
clk => bdtemp_q[4][2].CLK
clk => bdtemp_q[4][3].CLK
clk => bdtemp_q[4][4].CLK
clk => bdtemp_q[4][5].CLK
clk => bdtemp_q[4][6].CLK
clk => bdtemp_q[4][7].CLK
clk => bdtemp_q[4][8].CLK
clk => bdprev_q[4][1].CLK
clk => bdprev_q[4][2].CLK
clk => bdprev_q[4][3].CLK
clk => bdprev_q[4][4].CLK
clk => bdprev_q[4][5].CLK
clk => bdprev_q[4][6].CLK
clk => bdprev_q[4][7].CLK
clk => bdprev_q[4][8].CLK
clk => bdtemp_q[3][1].CLK
clk => bdtemp_q[3][2].CLK
clk => bdtemp_q[3][3].CLK
clk => bdtemp_q[3][4].CLK
clk => bdtemp_q[3][5].CLK
clk => bdtemp_q[3][6].CLK
clk => bdtemp_q[3][7].CLK
clk => bdtemp_q[3][8].CLK
clk => bdprev_q[3][1].CLK
clk => bdprev_q[3][2].CLK
clk => bdprev_q[3][3].CLK
clk => bdprev_q[3][4].CLK
clk => bdprev_q[3][5].CLK
clk => bdprev_q[3][6].CLK
clk => bdprev_q[3][7].CLK
clk => bdprev_q[3][8].CLK
clk => bdtemp_q[2][1].CLK
clk => bdtemp_q[2][2].CLK
clk => bdtemp_q[2][3].CLK
clk => bdtemp_q[2][4].CLK
clk => bdtemp_q[2][5].CLK
clk => bdtemp_q[2][6].CLK
clk => bdtemp_q[2][7].CLK
clk => bdtemp_q[2][8].CLK
clk => bdprev_q[2][1].CLK
clk => bdprev_q[2][2].CLK
clk => bdprev_q[2][3].CLK
clk => bdprev_q[2][4].CLK
clk => bdprev_q[2][5].CLK
clk => bdprev_q[2][6].CLK
clk => bdprev_q[2][7].CLK
clk => bdprev_q[2][8].CLK
clk => bdtemp_q[1][1].CLK
clk => bdtemp_q[1][2].CLK
clk => bdtemp_q[1][3].CLK
clk => bdtemp_q[1][4].CLK
clk => bdtemp_q[1][5].CLK
clk => bdtemp_q[1][6].CLK
clk => bdtemp_q[1][7].CLK
clk => bdtemp_q[1][8].CLK
clk => bdprev_q[1][1].CLK
clk => bdprev_q[1][2].CLK
clk => bdprev_q[1][3].CLK
clk => bdprev_q[1][4].CLK
clk => bdprev_q[1][5].CLK
clk => bdprev_q[1][6].CLK
clk => bdprev_q[1][7].CLK
clk => bdprev_q[1][8].CLK
clk => bd_q[8][1].CLK
clk => bd_q[8][2].CLK
clk => bd_q[8][3].CLK
clk => bd_q[8][4].CLK
clk => bd_q[8][5].CLK
clk => bd_q[8][6].CLK
clk => bd_q[8][7].CLK
clk => bd_q[8][8].CLK
clk => bd_q[7][1].CLK
clk => bd_q[7][2].CLK
clk => bd_q[7][3].CLK
clk => bd_q[7][4].CLK
clk => bd_q[7][5].CLK
clk => bd_q[7][6].CLK
clk => bd_q[7][7].CLK
clk => bd_q[7][8].CLK
clk => bd_q[6][1].CLK
clk => bd_q[6][2].CLK
clk => bd_q[6][3].CLK
clk => bd_q[6][4].CLK
clk => bd_q[6][5].CLK
clk => bd_q[6][6].CLK
clk => bd_q[6][7].CLK
clk => bd_q[6][8].CLK
clk => bd_q[5][1].CLK
clk => bd_q[5][2].CLK
clk => bd_q[5][3].CLK
clk => bd_q[5][4].CLK
clk => bd_q[5][5].CLK
clk => bd_q[5][6].CLK
clk => bd_q[5][7].CLK
clk => bd_q[5][8].CLK
clk => bd_q[4][1].CLK
clk => bd_q[4][2].CLK
clk => bd_q[4][3].CLK
clk => bd_q[4][4].CLK
clk => bd_q[4][5].CLK
clk => bd_q[4][6].CLK
clk => bd_q[4][7].CLK
clk => bd_q[4][8].CLK
clk => bd_q[3][1].CLK
clk => bd_q[3][2].CLK
clk => bd_q[3][3].CLK
clk => bd_q[3][4].CLK
clk => bd_q[3][5].CLK
clk => bd_q[3][6].CLK
clk => bd_q[3][7].CLK
clk => bd_q[3][8].CLK
clk => bd_q[2][1].CLK
clk => bd_q[2][2].CLK
clk => bd_q[2][3].CLK
clk => bd_q[2][4].CLK
clk => bd_q[2][5].CLK
clk => bd_q[2][6].CLK
clk => bd_q[2][7].CLK
clk => bd_q[2][8].CLK
clk => bd_q[1][1].CLK
clk => bd_q[1][2].CLK
clk => bd_q[1][3].CLK
clk => bd_q[1][4].CLK
clk => bd_q[1][5].CLK
clk => bd_q[1][6].CLK
clk => bd_q[1][7].CLK
clk => bd_q[1][8].CLK
clk => onereg_q.CLK
clk => synreg_q[16][1].CLK
clk => synreg_q[16][2].CLK
clk => synreg_q[16][3].CLK
clk => synreg_q[16][4].CLK
clk => synreg_q[16][5].CLK
clk => synreg_q[16][6].CLK
clk => synreg_q[16][7].CLK
clk => synreg_q[16][8].CLK
clk => synreg_q[15][1].CLK
clk => synreg_q[15][2].CLK
clk => synreg_q[15][3].CLK
clk => synreg_q[15][4].CLK
clk => synreg_q[15][5].CLK
clk => synreg_q[15][6].CLK
clk => synreg_q[15][7].CLK
clk => synreg_q[15][8].CLK
clk => synreg_q[14][1].CLK
clk => synreg_q[14][2].CLK
clk => synreg_q[14][3].CLK
clk => synreg_q[14][4].CLK
clk => synreg_q[14][5].CLK
clk => synreg_q[14][6].CLK
clk => synreg_q[14][7].CLK
clk => synreg_q[14][8].CLK
clk => synreg_q[13][1].CLK
clk => synreg_q[13][2].CLK
clk => synreg_q[13][3].CLK
clk => synreg_q[13][4].CLK
clk => synreg_q[13][5].CLK
clk => synreg_q[13][6].CLK
clk => synreg_q[13][7].CLK
clk => synreg_q[13][8].CLK
clk => synreg_q[12][1].CLK
clk => synreg_q[12][2].CLK
clk => synreg_q[12][3].CLK
clk => synreg_q[12][4].CLK
clk => synreg_q[12][5].CLK
clk => synreg_q[12][6].CLK
clk => synreg_q[12][7].CLK
clk => synreg_q[12][8].CLK
clk => synreg_q[11][1].CLK
clk => synreg_q[11][2].CLK
clk => synreg_q[11][3].CLK
clk => synreg_q[11][4].CLK
clk => synreg_q[11][5].CLK
clk => synreg_q[11][6].CLK
clk => synreg_q[11][7].CLK
clk => synreg_q[11][8].CLK
clk => synreg_q[10][1].CLK
clk => synreg_q[10][2].CLK
clk => synreg_q[10][3].CLK
clk => synreg_q[10][4].CLK
clk => synreg_q[10][5].CLK
clk => synreg_q[10][6].CLK
clk => synreg_q[10][7].CLK
clk => synreg_q[10][8].CLK
clk => synreg_q[9][1].CLK
clk => synreg_q[9][2].CLK
clk => synreg_q[9][3].CLK
clk => synreg_q[9][4].CLK
clk => synreg_q[9][5].CLK
clk => synreg_q[9][6].CLK
clk => synreg_q[9][7].CLK
clk => synreg_q[9][8].CLK
clk => synreg_q[8][1].CLK
clk => synreg_q[8][2].CLK
clk => synreg_q[8][3].CLK
clk => synreg_q[8][4].CLK
clk => synreg_q[8][5].CLK
clk => synreg_q[8][6].CLK
clk => synreg_q[8][7].CLK
clk => synreg_q[8][8].CLK
clk => synreg_q[7][1].CLK
clk => synreg_q[7][2].CLK
clk => synreg_q[7][3].CLK
clk => synreg_q[7][4].CLK
clk => synreg_q[7][5].CLK
clk => synreg_q[7][6].CLK
clk => synreg_q[7][7].CLK
clk => synreg_q[7][8].CLK
clk => synreg_q[6][1].CLK
clk => synreg_q[6][2].CLK
clk => synreg_q[6][3].CLK
clk => synreg_q[6][4].CLK
clk => synreg_q[6][5].CLK
clk => synreg_q[6][6].CLK
clk => synreg_q[6][7].CLK
clk => synreg_q[6][8].CLK
clk => synreg_q[5][1].CLK
clk => synreg_q[5][2].CLK
clk => synreg_q[5][3].CLK
clk => synreg_q[5][4].CLK
clk => synreg_q[5][5].CLK
clk => synreg_q[5][6].CLK
clk => synreg_q[5][7].CLK
clk => synreg_q[5][8].CLK
clk => synreg_q[4][1].CLK
clk => synreg_q[4][2].CLK
clk => synreg_q[4][3].CLK
clk => synreg_q[4][4].CLK
clk => synreg_q[4][5].CLK
clk => synreg_q[4][6].CLK
clk => synreg_q[4][7].CLK
clk => synreg_q[4][8].CLK
clk => synreg_q[3][1].CLK
clk => synreg_q[3][2].CLK
clk => synreg_q[3][3].CLK
clk => synreg_q[3][4].CLK
clk => synreg_q[3][5].CLK
clk => synreg_q[3][6].CLK
clk => synreg_q[3][7].CLK
clk => synreg_q[3][8].CLK
clk => synreg_q[2][1].CLK
clk => synreg_q[2][2].CLK
clk => synreg_q[2][3].CLK
clk => synreg_q[2][4].CLK
clk => synreg_q[2][5].CLK
clk => synreg_q[2][6].CLK
clk => synreg_q[2][7].CLK
clk => synreg_q[2][8].CLK
clk => synreg_q[1][1].CLK
clk => synreg_q[1][2].CLK
clk => synreg_q[1][3].CLK
clk => synreg_q[1][4].CLK
clk => synreg_q[1][5].CLK
clk => synreg_q[1][6].CLK
clk => synreg_q[1][7].CLK
clk => synreg_q[1][8].CLK
clk => state~1.DATAIN
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => synreg_1.IN0
ena => omsel[8].ENA
ena => onereg_q.ENA
ena => bd_q[1][8].ENA
ena => bd_q[1][7].ENA
ena => bd_q[1][6].ENA
ena => bd_q[1][5].ENA
ena => bd_q[1][4].ENA
ena => bd_q[1][3].ENA
ena => bd_q[1][2].ENA
ena => bd_q[1][1].ENA
ena => bd_q[2][8].ENA
ena => bd_q[2][7].ENA
ena => bd_q[2][6].ENA
ena => bd_q[2][5].ENA
ena => bd_q[2][4].ENA
ena => bd_q[2][3].ENA
ena => bd_q[2][2].ENA
ena => bd_q[2][1].ENA
ena => bd_q[3][8].ENA
ena => bd_q[3][7].ENA
ena => bd_q[3][6].ENA
ena => bd_q[3][5].ENA
ena => bd_q[3][4].ENA
ena => bd_q[3][3].ENA
ena => bd_q[3][2].ENA
ena => bd_q[3][1].ENA
ena => bd_q[4][8].ENA
ena => bd_q[4][7].ENA
ena => bd_q[4][6].ENA
ena => bd_q[4][5].ENA
ena => bd_q[4][4].ENA
ena => bd_q[4][3].ENA
ena => bd_q[4][2].ENA
ena => bd_q[4][1].ENA
ena => bd_q[5][8].ENA
ena => bd_q[5][7].ENA
ena => bd_q[5][6].ENA
ena => bd_q[5][5].ENA
ena => bd_q[5][4].ENA
ena => bd_q[5][3].ENA
ena => bd_q[5][2].ENA
ena => bd_q[5][1].ENA
ena => bd_q[6][8].ENA
ena => bd_q[6][7].ENA
ena => bd_q[6][6].ENA
ena => bd_q[6][5].ENA
ena => bd_q[6][4].ENA
ena => bd_q[6][3].ENA
ena => bd_q[6][2].ENA
ena => bd_q[6][1].ENA
ena => bd_q[7][8].ENA
ena => bd_q[7][7].ENA
ena => bd_q[7][6].ENA
ena => bd_q[7][5].ENA
ena => bd_q[7][4].ENA
ena => bd_q[7][3].ENA
ena => bd_q[7][2].ENA
ena => bd_q[7][1].ENA
ena => bd_q[8][8].ENA
ena => bd_q[8][7].ENA
ena => bd_q[8][6].ENA
ena => bd_q[8][5].ENA
ena => bd_q[8][4].ENA
ena => bd_q[8][3].ENA
ena => bd_q[8][2].ENA
ena => bd_q[8][1].ENA
ena => bdprev_q[1][8].ENA
ena => bdprev_q[1][7].ENA
ena => bdprev_q[1][6].ENA
ena => bdprev_q[1][5].ENA
ena => bdprev_q[1][4].ENA
ena => bdprev_q[1][3].ENA
ena => bdprev_q[1][2].ENA
ena => bdprev_q[1][1].ENA
ena => bdtemp_q[1][8].ENA
ena => bdtemp_q[1][7].ENA
ena => bdtemp_q[1][6].ENA
ena => bdtemp_q[1][5].ENA
ena => bdtemp_q[1][4].ENA
ena => bdtemp_q[1][3].ENA
ena => bdtemp_q[1][2].ENA
ena => bdtemp_q[1][1].ENA
ena => bdprev_q[2][8].ENA
ena => bdprev_q[2][7].ENA
ena => bdprev_q[2][6].ENA
ena => bdprev_q[2][5].ENA
ena => bdprev_q[2][4].ENA
ena => bdprev_q[2][3].ENA
ena => bdprev_q[2][2].ENA
ena => bdprev_q[2][1].ENA
ena => bdtemp_q[2][8].ENA
ena => bdtemp_q[2][7].ENA
ena => bdtemp_q[2][6].ENA
ena => bdtemp_q[2][5].ENA
ena => bdtemp_q[2][4].ENA
ena => bdtemp_q[2][3].ENA
ena => bdtemp_q[2][2].ENA
ena => bdtemp_q[2][1].ENA
ena => bdprev_q[3][8].ENA
ena => bdprev_q[3][7].ENA
ena => bdprev_q[3][6].ENA
ena => bdprev_q[3][5].ENA
ena => bdprev_q[3][4].ENA
ena => bdprev_q[3][3].ENA
ena => bdprev_q[3][2].ENA
ena => bdprev_q[3][1].ENA
ena => bdtemp_q[3][8].ENA
ena => bdtemp_q[3][7].ENA
ena => bdtemp_q[3][6].ENA
ena => bdtemp_q[3][5].ENA
ena => bdtemp_q[3][4].ENA
ena => bdtemp_q[3][3].ENA
ena => bdtemp_q[3][2].ENA
ena => bdtemp_q[3][1].ENA
ena => bdprev_q[4][8].ENA
ena => bdprev_q[4][7].ENA
ena => bdprev_q[4][6].ENA
ena => bdprev_q[4][5].ENA
ena => bdprev_q[4][4].ENA
ena => bdprev_q[4][3].ENA
ena => bdprev_q[4][2].ENA
ena => bdprev_q[4][1].ENA
ena => bdtemp_q[4][8].ENA
ena => bdtemp_q[4][7].ENA
ena => bdtemp_q[4][6].ENA
ena => bdtemp_q[4][5].ENA
ena => bdtemp_q[4][4].ENA
ena => bdtemp_q[4][3].ENA
ena => bdtemp_q[4][2].ENA
ena => bdtemp_q[4][1].ENA
ena => bdprev_q[5][8].ENA
ena => bdprev_q[5][7].ENA
ena => bdprev_q[5][6].ENA
ena => bdprev_q[5][5].ENA
ena => bdprev_q[5][4].ENA
ena => bdprev_q[5][3].ENA
ena => bdprev_q[5][2].ENA
ena => bdprev_q[5][1].ENA
ena => bdtemp_q[5][8].ENA
ena => bdtemp_q[5][7].ENA
ena => bdtemp_q[5][6].ENA
ena => bdtemp_q[5][5].ENA
ena => bdtemp_q[5][4].ENA
ena => bdtemp_q[5][3].ENA
ena => bdtemp_q[5][2].ENA
ena => bdtemp_q[5][1].ENA
ena => bdprev_q[6][8].ENA
ena => bdprev_q[6][7].ENA
ena => bdprev_q[6][6].ENA
ena => bdprev_q[6][5].ENA
ena => bdprev_q[6][4].ENA
ena => bdprev_q[6][3].ENA
ena => bdprev_q[6][2].ENA
ena => bdprev_q[6][1].ENA
ena => bdtemp_q[6][8].ENA
ena => bdtemp_q[6][7].ENA
ena => bdtemp_q[6][6].ENA
ena => bdtemp_q[6][5].ENA
ena => bdtemp_q[6][4].ENA
ena => bdtemp_q[6][3].ENA
ena => bdtemp_q[6][2].ENA
ena => bdtemp_q[6][1].ENA
ena => bdprev_q[7][8].ENA
ena => bdprev_q[7][7].ENA
ena => bdprev_q[7][6].ENA
ena => bdprev_q[7][5].ENA
ena => bdprev_q[7][4].ENA
ena => bdprev_q[7][3].ENA
ena => bdprev_q[7][2].ENA
ena => bdprev_q[7][1].ENA
ena => bdtemp_q[7][8].ENA
ena => bdtemp_q[7][7].ENA
ena => bdtemp_q[7][6].ENA
ena => bdtemp_q[7][5].ENA
ena => bdtemp_q[7][4].ENA
ena => bdtemp_q[7][3].ENA
ena => bdtemp_q[7][2].ENA
ena => bdtemp_q[7][1].ENA
ena => bdprev_q[8][8].ENA
ena => bdprev_q[8][7].ENA
ena => bdprev_q[8][6].ENA
ena => bdprev_q[8][5].ENA
ena => bdprev_q[8][4].ENA
ena => bdprev_q[8][3].ENA
ena => bdprev_q[8][2].ENA
ena => bdprev_q[8][1].ENA
ena => bdtemp_q[8][8].ENA
ena => bdtemp_q[8][7].ENA
ena => bdtemp_q[8][6].ENA
ena => bdtemp_q[8][5].ENA
ena => bdtemp_q[8][4].ENA
ena => bdtemp_q[8][3].ENA
ena => bdtemp_q[8][2].ENA
ena => bdtemp_q[8][1].ENA
ena => mulleft_q[1][8].ENA
ena => mulleft_q[1][7].ENA
ena => mulleft_q[1][6].ENA
ena => mulleft_q[1][5].ENA
ena => mulleft_q[1][4].ENA
ena => mulleft_q[1][3].ENA
ena => mulleft_q[1][2].ENA
ena => mulleft_q[1][1].ENA
ena => mulright_q[1][8].ENA
ena => mulright_q[1][7].ENA
ena => mulright_q[1][6].ENA
ena => mulright_q[1][5].ENA
ena => mulright_q[1][4].ENA
ena => mulright_q[1][3].ENA
ena => mulright_q[1][2].ENA
ena => mulright_q[1][1].ENA
ena => mulleft_q[2][8].ENA
ena => mulleft_q[2][7].ENA
ena => mulleft_q[2][6].ENA
ena => mulleft_q[2][5].ENA
ena => mulleft_q[2][4].ENA
ena => mulleft_q[2][3].ENA
ena => mulleft_q[2][2].ENA
ena => mulleft_q[2][1].ENA
ena => mulright_q[2][8].ENA
ena => mulright_q[2][7].ENA
ena => mulright_q[2][6].ENA
ena => mulright_q[2][5].ENA
ena => mulright_q[2][4].ENA
ena => mulright_q[2][3].ENA
ena => mulright_q[2][2].ENA
ena => mulright_q[2][1].ENA
ena => mulleft_q[3][8].ENA
ena => mulleft_q[3][7].ENA
ena => mulleft_q[3][6].ENA
ena => mulleft_q[3][5].ENA
ena => mulleft_q[3][4].ENA
ena => mulleft_q[3][3].ENA
ena => mulleft_q[3][2].ENA
ena => mulleft_q[3][1].ENA
ena => mulright_q[3][8].ENA
ena => mulright_q[3][7].ENA
ena => mulright_q[3][6].ENA
ena => mulright_q[3][5].ENA
ena => mulright_q[3][4].ENA
ena => mulright_q[3][3].ENA
ena => mulright_q[3][2].ENA
ena => mulright_q[3][1].ENA
ena => mulleft_q[4][8].ENA
ena => mulleft_q[4][7].ENA
ena => mulleft_q[4][6].ENA
ena => mulleft_q[4][5].ENA
ena => mulleft_q[4][4].ENA
ena => mulleft_q[4][3].ENA
ena => mulleft_q[4][2].ENA
ena => mulleft_q[4][1].ENA
ena => mulright_q[4][8].ENA
ena => mulright_q[4][7].ENA
ena => mulright_q[4][6].ENA
ena => mulright_q[4][5].ENA
ena => mulright_q[4][4].ENA
ena => mulright_q[4][3].ENA
ena => mulright_q[4][2].ENA
ena => mulright_q[4][1].ENA
ena => predelta_q[8].ENA
ena => predelta_q[7].ENA
ena => predelta_q[6].ENA
ena => predelta_q[5].ENA
ena => predelta_q[4].ENA
ena => predelta_q[3].ENA
ena => predelta_q[2].ENA
ena => predelta_q[1].ENA
ena => delta_q[8].ENA
ena => delta_q[7].ENA
ena => delta_q[6].ENA
ena => delta_q[5].ENA
ena => delta_q[4].ENA
ena => delta_q[3].ENA
ena => delta_q[2].ENA
ena => delta_q[1].ENA
ena => deltamult_q[8].ENA
ena => deltamult_q[7].ENA
ena => deltamult_q[6].ENA
ena => deltamult_q[5].ENA
ena => deltamult_q[4].ENA
ena => deltamult_q[3].ENA
ena => deltamult_q[2].ENA
ena => deltamult_q[1].ENA
ena => mloop[5].ENA
ena => mloop[4].ENA
ena => mloop[3].ENA
ena => mloop[2].ENA
ena => mloop[1].ENA
ena => llnum_q[5].ENA
ena => llnum_q[4].ENA
ena => llnum_q[3].ENA
ena => llnum_q[2].ENA
ena => llnum_q[1].ENA
ena => omegaloop[5].ENA
ena => omegaloop[4].ENA
ena => omegaloop[3].ENA
ena => omegaloop[2].ENA
ena => omegaloop[1].ENA
ena => omsel[1].ENA
ena => omsel[2].ENA
ena => omsel[3].ENA
ena => omsel[4].ENA
ena => omsel[5].ENA
ena => omsel[6].ENA
ena => omsel[7].ENA
ena_ng => deltaprev_ena.IN1
ena_ng => auk_rs_gfdiv:gf_div1.ena_two
reset => auk_rs_gfdiv:gf_div1.reset
reset => omsel[8].ACLR
reset => omsel[7].ACLR
reset => omsel[6].ACLR
reset => omsel[5].ACLR
reset => omsel[4].ACLR
reset => omsel[3].ACLR
reset => omsel[2].ACLR
reset => omsel[1].PRESET
reset => omegaloop[1].ACLR
reset => omegaloop[2].ACLR
reset => omegaloop[3].ACLR
reset => omegaloop[4].ACLR
reset => omegaloop[5].ACLR
reset => llnum_q[1].ACLR
reset => llnum_q[2].ACLR
reset => llnum_q[3].ACLR
reset => llnum_q[4].ACLR
reset => llnum_q[5].ACLR
reset => mloop[1].ACLR
reset => mloop[2].ACLR
reset => mloop[3].ACLR
reset => mloop[4].ACLR
reset => mloop[5].ACLR
reset => deltamult_q[1].ACLR
reset => deltamult_q[2].ACLR
reset => deltamult_q[3].ACLR
reset => deltamult_q[4].ACLR
reset => deltamult_q[5].ACLR
reset => deltamult_q[6].ACLR
reset => deltamult_q[7].ACLR
reset => deltamult_q[8].ACLR
reset => delta_q[1].ACLR
reset => delta_q[2].ACLR
reset => delta_q[3].ACLR
reset => delta_q[4].ACLR
reset => delta_q[5].ACLR
reset => delta_q[6].ACLR
reset => delta_q[7].ACLR
reset => delta_q[8].ACLR
reset => predelta_q[1].ACLR
reset => predelta_q[2].ACLR
reset => predelta_q[3].ACLR
reset => predelta_q[4].ACLR
reset => predelta_q[5].ACLR
reset => predelta_q[6].ACLR
reset => predelta_q[7].ACLR
reset => predelta_q[8].ACLR
reset => mulright_q[4][1].ACLR
reset => mulright_q[4][2].ACLR
reset => mulright_q[4][3].ACLR
reset => mulright_q[4][4].ACLR
reset => mulright_q[4][5].ACLR
reset => mulright_q[4][6].ACLR
reset => mulright_q[4][7].ACLR
reset => mulright_q[4][8].ACLR
reset => mulleft_q[4][1].ACLR
reset => mulleft_q[4][2].ACLR
reset => mulleft_q[4][3].ACLR
reset => mulleft_q[4][4].ACLR
reset => mulleft_q[4][5].ACLR
reset => mulleft_q[4][6].ACLR
reset => mulleft_q[4][7].ACLR
reset => mulleft_q[4][8].ACLR
reset => mulright_q[3][1].ACLR
reset => mulright_q[3][2].ACLR
reset => mulright_q[3][3].ACLR
reset => mulright_q[3][4].ACLR
reset => mulright_q[3][5].ACLR
reset => mulright_q[3][6].ACLR
reset => mulright_q[3][7].ACLR
reset => mulright_q[3][8].ACLR
reset => mulleft_q[3][1].ACLR
reset => mulleft_q[3][2].ACLR
reset => mulleft_q[3][3].ACLR
reset => mulleft_q[3][4].ACLR
reset => mulleft_q[3][5].ACLR
reset => mulleft_q[3][6].ACLR
reset => mulleft_q[3][7].ACLR
reset => mulleft_q[3][8].ACLR
reset => mulright_q[2][1].ACLR
reset => mulright_q[2][2].ACLR
reset => mulright_q[2][3].ACLR
reset => mulright_q[2][4].ACLR
reset => mulright_q[2][5].ACLR
reset => mulright_q[2][6].ACLR
reset => mulright_q[2][7].ACLR
reset => mulright_q[2][8].ACLR
reset => mulleft_q[2][1].ACLR
reset => mulleft_q[2][2].ACLR
reset => mulleft_q[2][3].ACLR
reset => mulleft_q[2][4].ACLR
reset => mulleft_q[2][5].ACLR
reset => mulleft_q[2][6].ACLR
reset => mulleft_q[2][7].ACLR
reset => mulleft_q[2][8].ACLR
reset => mulright_q[1][1].ACLR
reset => mulright_q[1][2].ACLR
reset => mulright_q[1][3].ACLR
reset => mulright_q[1][4].ACLR
reset => mulright_q[1][5].ACLR
reset => mulright_q[1][6].ACLR
reset => mulright_q[1][7].ACLR
reset => mulright_q[1][8].ACLR
reset => mulleft_q[1][1].ACLR
reset => mulleft_q[1][2].ACLR
reset => mulleft_q[1][3].ACLR
reset => mulleft_q[1][4].ACLR
reset => mulleft_q[1][5].ACLR
reset => mulleft_q[1][6].ACLR
reset => mulleft_q[1][7].ACLR
reset => mulleft_q[1][8].ACLR
reset => bdtemp_q[8][1].ACLR
reset => bdtemp_q[8][2].ACLR
reset => bdtemp_q[8][3].ACLR
reset => bdtemp_q[8][4].ACLR
reset => bdtemp_q[8][5].ACLR
reset => bdtemp_q[8][6].ACLR
reset => bdtemp_q[8][7].ACLR
reset => bdtemp_q[8][8].ACLR
reset => bdprev_q[8][1].ACLR
reset => bdprev_q[8][2].ACLR
reset => bdprev_q[8][3].ACLR
reset => bdprev_q[8][4].ACLR
reset => bdprev_q[8][5].ACLR
reset => bdprev_q[8][6].ACLR
reset => bdprev_q[8][7].ACLR
reset => bdprev_q[8][8].ACLR
reset => bdtemp_q[7][1].ACLR
reset => bdtemp_q[7][2].ACLR
reset => bdtemp_q[7][3].ACLR
reset => bdtemp_q[7][4].ACLR
reset => bdtemp_q[7][5].ACLR
reset => bdtemp_q[7][6].ACLR
reset => bdtemp_q[7][7].ACLR
reset => bdtemp_q[7][8].ACLR
reset => bdprev_q[7][1].ACLR
reset => bdprev_q[7][2].ACLR
reset => bdprev_q[7][3].ACLR
reset => bdprev_q[7][4].ACLR
reset => bdprev_q[7][5].ACLR
reset => bdprev_q[7][6].ACLR
reset => bdprev_q[7][7].ACLR
reset => bdprev_q[7][8].ACLR
reset => bdtemp_q[6][1].ACLR
reset => bdtemp_q[6][2].ACLR
reset => bdtemp_q[6][3].ACLR
reset => bdtemp_q[6][4].ACLR
reset => bdtemp_q[6][5].ACLR
reset => bdtemp_q[6][6].ACLR
reset => bdtemp_q[6][7].ACLR
reset => bdtemp_q[6][8].ACLR
reset => bdprev_q[6][1].ACLR
reset => bdprev_q[6][2].ACLR
reset => bdprev_q[6][3].ACLR
reset => bdprev_q[6][4].ACLR
reset => bdprev_q[6][5].ACLR
reset => bdprev_q[6][6].ACLR
reset => bdprev_q[6][7].ACLR
reset => bdprev_q[6][8].ACLR
reset => bdtemp_q[5][1].ACLR
reset => bdtemp_q[5][2].ACLR
reset => bdtemp_q[5][3].ACLR
reset => bdtemp_q[5][4].ACLR
reset => bdtemp_q[5][5].ACLR
reset => bdtemp_q[5][6].ACLR
reset => bdtemp_q[5][7].ACLR
reset => bdtemp_q[5][8].ACLR
reset => bdprev_q[5][1].ACLR
reset => bdprev_q[5][2].ACLR
reset => bdprev_q[5][3].ACLR
reset => bdprev_q[5][4].ACLR
reset => bdprev_q[5][5].ACLR
reset => bdprev_q[5][6].ACLR
reset => bdprev_q[5][7].ACLR
reset => bdprev_q[5][8].ACLR
reset => bdtemp_q[4][1].ACLR
reset => bdtemp_q[4][2].ACLR
reset => bdtemp_q[4][3].ACLR
reset => bdtemp_q[4][4].ACLR
reset => bdtemp_q[4][5].ACLR
reset => bdtemp_q[4][6].ACLR
reset => bdtemp_q[4][7].ACLR
reset => bdtemp_q[4][8].ACLR
reset => bdprev_q[4][1].ACLR
reset => bdprev_q[4][2].ACLR
reset => bdprev_q[4][3].ACLR
reset => bdprev_q[4][4].ACLR
reset => bdprev_q[4][5].ACLR
reset => bdprev_q[4][6].ACLR
reset => bdprev_q[4][7].ACLR
reset => bdprev_q[4][8].ACLR
reset => bdtemp_q[3][1].ACLR
reset => bdtemp_q[3][2].ACLR
reset => bdtemp_q[3][3].ACLR
reset => bdtemp_q[3][4].ACLR
reset => bdtemp_q[3][5].ACLR
reset => bdtemp_q[3][6].ACLR
reset => bdtemp_q[3][7].ACLR
reset => bdtemp_q[3][8].ACLR
reset => bdprev_q[3][1].ACLR
reset => bdprev_q[3][2].ACLR
reset => bdprev_q[3][3].ACLR
reset => bdprev_q[3][4].ACLR
reset => bdprev_q[3][5].ACLR
reset => bdprev_q[3][6].ACLR
reset => bdprev_q[3][7].ACLR
reset => bdprev_q[3][8].ACLR
reset => bdtemp_q[2][1].ACLR
reset => bdtemp_q[2][2].ACLR
reset => bdtemp_q[2][3].ACLR
reset => bdtemp_q[2][4].ACLR
reset => bdtemp_q[2][5].ACLR
reset => bdtemp_q[2][6].ACLR
reset => bdtemp_q[2][7].ACLR
reset => bdtemp_q[2][8].ACLR
reset => bdprev_q[2][1].ACLR
reset => bdprev_q[2][2].ACLR
reset => bdprev_q[2][3].ACLR
reset => bdprev_q[2][4].ACLR
reset => bdprev_q[2][5].ACLR
reset => bdprev_q[2][6].ACLR
reset => bdprev_q[2][7].ACLR
reset => bdprev_q[2][8].ACLR
reset => bdtemp_q[1][1].ACLR
reset => bdtemp_q[1][2].ACLR
reset => bdtemp_q[1][3].ACLR
reset => bdtemp_q[1][4].ACLR
reset => bdtemp_q[1][5].ACLR
reset => bdtemp_q[1][6].ACLR
reset => bdtemp_q[1][7].ACLR
reset => bdtemp_q[1][8].ACLR
reset => bdprev_q[1][1].ACLR
reset => bdprev_q[1][2].ACLR
reset => bdprev_q[1][3].ACLR
reset => bdprev_q[1][4].ACLR
reset => bdprev_q[1][5].ACLR
reset => bdprev_q[1][6].ACLR
reset => bdprev_q[1][7].ACLR
reset => bdprev_q[1][8].ACLR
reset => bd_q[8][1].ACLR
reset => bd_q[8][2].ACLR
reset => bd_q[8][3].ACLR
reset => bd_q[8][4].ACLR
reset => bd_q[8][5].ACLR
reset => bd_q[8][6].ACLR
reset => bd_q[8][7].ACLR
reset => bd_q[8][8].ACLR
reset => bd_q[7][1].ACLR
reset => bd_q[7][2].ACLR
reset => bd_q[7][3].ACLR
reset => bd_q[7][4].ACLR
reset => bd_q[7][5].ACLR
reset => bd_q[7][6].ACLR
reset => bd_q[7][7].ACLR
reset => bd_q[7][8].ACLR
reset => bd_q[6][1].ACLR
reset => bd_q[6][2].ACLR
reset => bd_q[6][3].ACLR
reset => bd_q[6][4].ACLR
reset => bd_q[6][5].ACLR
reset => bd_q[6][6].ACLR
reset => bd_q[6][7].ACLR
reset => bd_q[6][8].ACLR
reset => bd_q[5][1].ACLR
reset => bd_q[5][2].ACLR
reset => bd_q[5][3].ACLR
reset => bd_q[5][4].ACLR
reset => bd_q[5][5].ACLR
reset => bd_q[5][6].ACLR
reset => bd_q[5][7].ACLR
reset => bd_q[5][8].ACLR
reset => bd_q[4][1].ACLR
reset => bd_q[4][2].ACLR
reset => bd_q[4][3].ACLR
reset => bd_q[4][4].ACLR
reset => bd_q[4][5].ACLR
reset => bd_q[4][6].ACLR
reset => bd_q[4][7].ACLR
reset => bd_q[4][8].ACLR
reset => bd_q[3][1].ACLR
reset => bd_q[3][2].ACLR
reset => bd_q[3][3].ACLR
reset => bd_q[3][4].ACLR
reset => bd_q[3][5].ACLR
reset => bd_q[3][6].ACLR
reset => bd_q[3][7].ACLR
reset => bd_q[3][8].ACLR
reset => bd_q[2][1].ACLR
reset => bd_q[2][2].ACLR
reset => bd_q[2][3].ACLR
reset => bd_q[2][4].ACLR
reset => bd_q[2][5].ACLR
reset => bd_q[2][6].ACLR
reset => bd_q[2][7].ACLR
reset => bd_q[2][8].ACLR
reset => bd_q[1][1].ACLR
reset => bd_q[1][2].ACLR
reset => bd_q[1][3].ACLR
reset => bd_q[1][4].ACLR
reset => bd_q[1][5].ACLR
reset => bd_q[1][6].ACLR
reset => bd_q[1][7].ACLR
reset => bd_q[1][8].ACLR
reset => onereg_q.ACLR
reset => synreg_q[16][1].ACLR
reset => synreg_q[16][2].ACLR
reset => synreg_q[16][3].ACLR
reset => synreg_q[16][4].ACLR
reset => synreg_q[16][5].ACLR
reset => synreg_q[16][6].ACLR
reset => synreg_q[16][7].ACLR
reset => synreg_q[16][8].ACLR
reset => synreg_q[15][1].ACLR
reset => synreg_q[15][2].ACLR
reset => synreg_q[15][3].ACLR
reset => synreg_q[15][4].ACLR
reset => synreg_q[15][5].ACLR
reset => synreg_q[15][6].ACLR
reset => synreg_q[15][7].ACLR
reset => synreg_q[15][8].ACLR
reset => synreg_q[14][1].ACLR
reset => synreg_q[14][2].ACLR
reset => synreg_q[14][3].ACLR
reset => synreg_q[14][4].ACLR
reset => synreg_q[14][5].ACLR
reset => synreg_q[14][6].ACLR
reset => synreg_q[14][7].ACLR
reset => synreg_q[14][8].ACLR
reset => synreg_q[13][1].ACLR
reset => synreg_q[13][2].ACLR
reset => synreg_q[13][3].ACLR
reset => synreg_q[13][4].ACLR
reset => synreg_q[13][5].ACLR
reset => synreg_q[13][6].ACLR
reset => synreg_q[13][7].ACLR
reset => synreg_q[13][8].ACLR
reset => synreg_q[12][1].ACLR
reset => synreg_q[12][2].ACLR
reset => synreg_q[12][3].ACLR
reset => synreg_q[12][4].ACLR
reset => synreg_q[12][5].ACLR
reset => synreg_q[12][6].ACLR
reset => synreg_q[12][7].ACLR
reset => synreg_q[12][8].ACLR
reset => synreg_q[11][1].ACLR
reset => synreg_q[11][2].ACLR
reset => synreg_q[11][3].ACLR
reset => synreg_q[11][4].ACLR
reset => synreg_q[11][5].ACLR
reset => synreg_q[11][6].ACLR
reset => synreg_q[11][7].ACLR
reset => synreg_q[11][8].ACLR
reset => synreg_q[10][1].ACLR
reset => synreg_q[10][2].ACLR
reset => synreg_q[10][3].ACLR
reset => synreg_q[10][4].ACLR
reset => synreg_q[10][5].ACLR
reset => synreg_q[10][6].ACLR
reset => synreg_q[10][7].ACLR
reset => synreg_q[10][8].ACLR
reset => synreg_q[9][1].ACLR
reset => synreg_q[9][2].ACLR
reset => synreg_q[9][3].ACLR
reset => synreg_q[9][4].ACLR
reset => synreg_q[9][5].ACLR
reset => synreg_q[9][6].ACLR
reset => synreg_q[9][7].ACLR
reset => synreg_q[9][8].ACLR
reset => synreg_q[8][1].ACLR
reset => synreg_q[8][2].ACLR
reset => synreg_q[8][3].ACLR
reset => synreg_q[8][4].ACLR
reset => synreg_q[8][5].ACLR
reset => synreg_q[8][6].ACLR
reset => synreg_q[8][7].ACLR
reset => synreg_q[8][8].ACLR
reset => synreg_q[7][1].ACLR
reset => synreg_q[7][2].ACLR
reset => synreg_q[7][3].ACLR
reset => synreg_q[7][4].ACLR
reset => synreg_q[7][5].ACLR
reset => synreg_q[7][6].ACLR
reset => synreg_q[7][7].ACLR
reset => synreg_q[7][8].ACLR
reset => synreg_q[6][1].ACLR
reset => synreg_q[6][2].ACLR
reset => synreg_q[6][3].ACLR
reset => synreg_q[6][4].ACLR
reset => synreg_q[6][5].ACLR
reset => synreg_q[6][6].ACLR
reset => synreg_q[6][7].ACLR
reset => synreg_q[6][8].ACLR
reset => synreg_q[5][1].ACLR
reset => synreg_q[5][2].ACLR
reset => synreg_q[5][3].ACLR
reset => synreg_q[5][4].ACLR
reset => synreg_q[5][5].ACLR
reset => synreg_q[5][6].ACLR
reset => synreg_q[5][7].ACLR
reset => synreg_q[5][8].ACLR
reset => synreg_q[4][1].ACLR
reset => synreg_q[4][2].ACLR
reset => synreg_q[4][3].ACLR
reset => synreg_q[4][4].ACLR
reset => synreg_q[4][5].ACLR
reset => synreg_q[4][6].ACLR
reset => synreg_q[4][7].ACLR
reset => synreg_q[4][8].ACLR
reset => synreg_q[3][1].ACLR
reset => synreg_q[3][2].ACLR
reset => synreg_q[3][3].ACLR
reset => synreg_q[3][4].ACLR
reset => synreg_q[3][5].ACLR
reset => synreg_q[3][6].ACLR
reset => synreg_q[3][7].ACLR
reset => synreg_q[3][8].ACLR
reset => synreg_q[2][1].ACLR
reset => synreg_q[2][2].ACLR
reset => synreg_q[2][3].ACLR
reset => synreg_q[2][4].ACLR
reset => synreg_q[2][5].ACLR
reset => synreg_q[2][6].ACLR
reset => synreg_q[2][7].ACLR
reset => synreg_q[2][8].ACLR
reset => synreg_q[1][1].ACLR
reset => synreg_q[1][2].ACLR
reset => synreg_q[1][3].ACLR
reset => synreg_q[1][4].ACLR
reset => synreg_q[1][5].ACLR
reset => synreg_q[1][6].ACLR
reset => synreg_q[1][7].ACLR
reset => synreg_q[1][8].ACLR
reset => state~3.DATAIN
load_syn => synreg_1.IN1
load_syn => synreg_1.IN1
bms_clear => FSM.IN0
bms_clear => FSM.IN0
bms_clear => Selector2.IN5
bms_clear => onereg.IN1
bms_clear => onereg_q.IN1
bms_clear => bd_1.IN1
bms_clear => bd_1.IN1
bms_clear => bd_1.IN1
bms_clear => bd_1.IN1
bms_clear => bd_2.IN1
bms_clear => bd_2.IN1
bms_clear => bd_2.IN1
bms_clear => bd_2.IN1
bms_clear => bdprev.IN1
bms_clear => deltaprev_d[1].IN1
bms_clear => deltaprev_ena.IN1
bms_clear => cnt_mloop.IN1
bms_clear => llnum.IN1
bms_clear => sh_omsel.IN1
bms_clear => omsel.OUTPUTSELECT
bms_clear => omsel.OUTPUTSELECT
bms_clear => omsel.OUTPUTSELECT
bms_clear => omsel.OUTPUTSELECT
bms_clear => omsel.OUTPUTSELECT
bms_clear => omsel.OUTPUTSELECT
bms_clear => omsel.OUTPUTSELECT
bms_clear => bdprev_d[8][1].IN1
bms_clear => bdprev_d[8][2].IN1
bms_clear => bdprev_d[8][3].IN1
bms_clear => bdprev_d[8][4].IN1
bms_clear => bdprev_d[8][5].IN1
bms_clear => bdprev_d[8][6].IN1
bms_clear => bdprev_d[8][7].IN1
bms_clear => bdprev_d[8][8].IN1
bms_clear => bdprev_d[7][1].IN1
bms_clear => bdprev_d[7][2].IN1
bms_clear => bdprev_d[7][3].IN1
bms_clear => bdprev_d[7][4].IN1
bms_clear => bdprev_d[7][5].IN1
bms_clear => bdprev_d[7][6].IN1
bms_clear => bdprev_d[7][7].IN1
bms_clear => bdprev_d[7][8].IN1
bms_clear => bdprev_d[6][1].IN1
bms_clear => bdprev_d[6][2].IN1
bms_clear => bdprev_d[6][3].IN1
bms_clear => bdprev_d[6][4].IN1
bms_clear => bdprev_d[6][5].IN1
bms_clear => bdprev_d[6][6].IN1
bms_clear => bdprev_d[6][7].IN1
bms_clear => bdprev_d[6][8].IN1
bms_clear => bdprev_d[5][1].IN1
bms_clear => bdprev_d[5][2].IN1
bms_clear => bdprev_d[5][3].IN1
bms_clear => bdprev_d[5][4].IN1
bms_clear => bdprev_d[5][5].IN1
bms_clear => bdprev_d[5][6].IN1
bms_clear => bdprev_d[5][7].IN1
bms_clear => bdprev_d[5][8].IN1
bms_clear => bdprev_d[4][1].IN1
bms_clear => bdprev_d[4][2].IN1
bms_clear => bdprev_d[4][3].IN1
bms_clear => bdprev_d[4][4].IN1
bms_clear => bdprev_d[4][5].IN1
bms_clear => bdprev_d[4][6].IN1
bms_clear => bdprev_d[4][7].IN1
bms_clear => bdprev_d[4][8].IN1
bms_clear => bdprev_d[3][1].IN1
bms_clear => bdprev_d[3][2].IN1
bms_clear => bdprev_d[3][3].IN1
bms_clear => bdprev_d[3][4].IN1
bms_clear => bdprev_d[3][5].IN1
bms_clear => bdprev_d[3][6].IN1
bms_clear => bdprev_d[3][7].IN1
bms_clear => bdprev_d[3][8].IN1
bms_clear => bdprev_d[2][1].IN1
bms_clear => bdprev_d[2][2].IN1
bms_clear => bdprev_d[2][3].IN1
bms_clear => bdprev_d[2][4].IN1
bms_clear => bdprev_d[2][5].IN1
bms_clear => bdprev_d[2][6].IN1
bms_clear => bdprev_d[2][7].IN1
bms_clear => bdprev_d[2][8].IN1
bms_clear => bdprev_d[1][1].IN1
bms_clear => bdprev_d[1][2].IN1
bms_clear => bdprev_d[1][3].IN1
bms_clear => bdprev_d[1][4].IN1
bms_clear => bdprev_d[1][5].IN1
bms_clear => bdprev_d[1][6].IN1
bms_clear => bdprev_d[1][7].IN1
bms_clear => bdprev_d[1][8].IN1
bms_clear => bd_d[8][1].IN1
bms_clear => bd_d[8][2].IN1
bms_clear => bd_d[8][3].IN1
bms_clear => bd_d[8][4].IN1
bms_clear => bd_d[8][5].IN1
bms_clear => bd_d[8][6].IN1
bms_clear => bd_d[8][7].IN1
bms_clear => bd_d[8][8].IN1
bms_clear => bd_d[7][1].IN1
bms_clear => bd_d[7][2].IN1
bms_clear => bd_d[7][3].IN1
bms_clear => bd_d[7][4].IN1
bms_clear => bd_d[7][5].IN1
bms_clear => bd_d[7][6].IN1
bms_clear => bd_d[7][7].IN1
bms_clear => bd_d[7][8].IN1
bms_clear => bd_d[6][1].IN1
bms_clear => bd_d[6][2].IN1
bms_clear => bd_d[6][3].IN1
bms_clear => bd_d[6][4].IN1
bms_clear => bd_d[6][5].IN1
bms_clear => bd_d[6][6].IN1
bms_clear => bd_d[6][7].IN1
bms_clear => bd_d[6][8].IN1
bms_clear => bd_d[5][1].IN1
bms_clear => bd_d[5][2].IN1
bms_clear => bd_d[5][3].IN1
bms_clear => bd_d[5][4].IN1
bms_clear => bd_d[5][5].IN1
bms_clear => bd_d[5][6].IN1
bms_clear => bd_d[5][7].IN1
bms_clear => bd_d[5][8].IN1
bms_clear => bd_d[4][1].IN1
bms_clear => bd_d[4][2].IN1
bms_clear => bd_d[4][3].IN1
bms_clear => bd_d[4][4].IN1
bms_clear => bd_d[4][5].IN1
bms_clear => bd_d[4][6].IN1
bms_clear => bd_d[4][7].IN1
bms_clear => bd_d[4][8].IN1
bms_clear => bd_d[3][1].IN1
bms_clear => bd_d[3][2].IN1
bms_clear => bd_d[3][3].IN1
bms_clear => bd_d[3][4].IN1
bms_clear => bd_d[3][5].IN1
bms_clear => bd_d[3][6].IN1
bms_clear => bd_d[3][7].IN1
bms_clear => bd_d[3][8].IN1
bms_clear => bd_d[2][1].IN1
bms_clear => bd_d[2][2].IN1
bms_clear => bd_d[2][3].IN1
bms_clear => bd_d[2][4].IN1
bms_clear => bd_d[2][5].IN1
bms_clear => bd_d[2][6].IN1
bms_clear => bd_d[2][7].IN1
bms_clear => bd_d[2][8].IN1
bms_clear => bd_d[1][1].IN1
bms_clear => bd_d[1][2].IN1
bms_clear => bd_d[1][3].IN1
bms_clear => bd_d[1][4].IN1
bms_clear => bd_d[1][5].IN1
bms_clear => bd_d[1][6].IN1
bms_clear => bd_d[1][7].IN1
bms_clear => bd_d[1][8].IN1
bms_clear => llnum_d[1].IN1
bms_clear => llnum_d[2].IN1
bms_clear => llnum_d[3].IN1
bms_clear => llnum_d[4].IN1
bms_clear => llnum_d[5].IN1
bms_clear => Selector0.IN4
bms_clear => FSM.IN0
bms_clear => mloop.OUTPUTSELECT
bms_clear => mloop.OUTPUTSELECT
bms_clear => mloop.OUTPUTSELECT
bms_clear => mloop.OUTPUTSELECT
bms_clear => mloop.OUTPUTSELECT
bms_clear => omegaloop.OUTPUTSELECT
bms_clear => omegaloop.OUTPUTSELECT
bms_clear => omegaloop.OUTPUTSELECT
bms_clear => omegaloop.OUTPUTSELECT
bms_clear => omegaloop.OUTPUTSELECT
bms_clear => omsel.DATAB
bms_clear => deltaprev_d[2].IN1
bms_clear => deltaprev_d[3].IN1
bms_clear => deltaprev_d[4].IN1
bms_clear => deltaprev_d[5].IN1
bms_clear => deltaprev_d[6].IN1
bms_clear => deltaprev_d[7].IN1
bms_clear => deltaprev_d[8].IN1
load_chn => FSM.IN1
load_chn => FSM.IN1
load_chn => Selector2.IN6
load_chn => Selector1.IN1
load_chn => FSM.IN1
numcheck[1] => ~NO_FANOUT~
numcheck[2] => ~NO_FANOUT~
numcheck[3] => ~NO_FANOUT~
numcheck[4] => ~NO_FANOUT~
numcheck[5] => ~NO_FANOUT~
syn[1][1] => synreg_d.IN1
syn[1][2] => synreg_d.IN1
syn[1][3] => synreg_d.IN1
syn[1][4] => synreg_d.IN1
syn[1][5] => synreg_d.IN1
syn[1][6] => synreg_d.IN1
syn[1][7] => synreg_d.IN1
syn[1][8] => synreg_d.IN1
syn[1][9] => ~NO_FANOUT~
syn[1][10] => ~NO_FANOUT~
syn[1][11] => ~NO_FANOUT~
syn[1][12] => ~NO_FANOUT~
syn[2][1] => synreg_d.IN1
syn[2][2] => synreg_d.IN1
syn[2][3] => synreg_d.IN1
syn[2][4] => synreg_d.IN1
syn[2][5] => synreg_d.IN1
syn[2][6] => synreg_d.IN1
syn[2][7] => synreg_d.IN1
syn[2][8] => synreg_d.IN1
syn[2][9] => ~NO_FANOUT~
syn[2][10] => ~NO_FANOUT~
syn[2][11] => ~NO_FANOUT~
syn[2][12] => ~NO_FANOUT~
syn[3][1] => synreg_d.IN1
syn[3][2] => synreg_d.IN1
syn[3][3] => synreg_d.IN1
syn[3][4] => synreg_d.IN1
syn[3][5] => synreg_d.IN1
syn[3][6] => synreg_d.IN1
syn[3][7] => synreg_d.IN1
syn[3][8] => synreg_d.IN1
syn[3][9] => ~NO_FANOUT~
syn[3][10] => ~NO_FANOUT~
syn[3][11] => ~NO_FANOUT~
syn[3][12] => ~NO_FANOUT~
syn[4][1] => synreg_d.IN1
syn[4][2] => synreg_d.IN1
syn[4][3] => synreg_d.IN1
syn[4][4] => synreg_d.IN1
syn[4][5] => synreg_d.IN1
syn[4][6] => synreg_d.IN1
syn[4][7] => synreg_d.IN1
syn[4][8] => synreg_d.IN1
syn[4][9] => ~NO_FANOUT~
syn[4][10] => ~NO_FANOUT~
syn[4][11] => ~NO_FANOUT~
syn[4][12] => ~NO_FANOUT~
syn[5][1] => synreg_d.IN1
syn[5][2] => synreg_d.IN1
syn[5][3] => synreg_d.IN1
syn[5][4] => synreg_d.IN1
syn[5][5] => synreg_d.IN1
syn[5][6] => synreg_d.IN1
syn[5][7] => synreg_d.IN1
syn[5][8] => synreg_d.IN1
syn[5][9] => ~NO_FANOUT~
syn[5][10] => ~NO_FANOUT~
syn[5][11] => ~NO_FANOUT~
syn[5][12] => ~NO_FANOUT~
syn[6][1] => synreg_d.IN1
syn[6][2] => synreg_d.IN1
syn[6][3] => synreg_d.IN1
syn[6][4] => synreg_d.IN1
syn[6][5] => synreg_d.IN1
syn[6][6] => synreg_d.IN1
syn[6][7] => synreg_d.IN1
syn[6][8] => synreg_d.IN1
syn[6][9] => ~NO_FANOUT~
syn[6][10] => ~NO_FANOUT~
syn[6][11] => ~NO_FANOUT~
syn[6][12] => ~NO_FANOUT~
syn[7][1] => synreg_d.IN1
syn[7][2] => synreg_d.IN1
syn[7][3] => synreg_d.IN1
syn[7][4] => synreg_d.IN1
syn[7][5] => synreg_d.IN1
syn[7][6] => synreg_d.IN1
syn[7][7] => synreg_d.IN1
syn[7][8] => synreg_d.IN1
syn[7][9] => ~NO_FANOUT~
syn[7][10] => ~NO_FANOUT~
syn[7][11] => ~NO_FANOUT~
syn[7][12] => ~NO_FANOUT~
syn[8][1] => synreg_d.IN1
syn[8][2] => synreg_d.IN1
syn[8][3] => synreg_d.IN1
syn[8][4] => synreg_d.IN1
syn[8][5] => synreg_d.IN1
syn[8][6] => synreg_d.IN1
syn[8][7] => synreg_d.IN1
syn[8][8] => synreg_d.IN1
syn[8][9] => ~NO_FANOUT~
syn[8][10] => ~NO_FANOUT~
syn[8][11] => ~NO_FANOUT~
syn[8][12] => ~NO_FANOUT~
syn[9][1] => synreg_d.IN1
syn[9][2] => synreg_d.IN1
syn[9][3] => synreg_d.IN1
syn[9][4] => synreg_d.IN1
syn[9][5] => synreg_d.IN1
syn[9][6] => synreg_d.IN1
syn[9][7] => synreg_d.IN1
syn[9][8] => synreg_d.IN1
syn[9][9] => ~NO_FANOUT~
syn[9][10] => ~NO_FANOUT~
syn[9][11] => ~NO_FANOUT~
syn[9][12] => ~NO_FANOUT~
syn[10][1] => synreg_d.IN1
syn[10][2] => synreg_d.IN1
syn[10][3] => synreg_d.IN1
syn[10][4] => synreg_d.IN1
syn[10][5] => synreg_d.IN1
syn[10][6] => synreg_d.IN1
syn[10][7] => synreg_d.IN1
syn[10][8] => synreg_d.IN1
syn[10][9] => ~NO_FANOUT~
syn[10][10] => ~NO_FANOUT~
syn[10][11] => ~NO_FANOUT~
syn[10][12] => ~NO_FANOUT~
syn[11][1] => synreg_d.IN1
syn[11][2] => synreg_d.IN1
syn[11][3] => synreg_d.IN1
syn[11][4] => synreg_d.IN1
syn[11][5] => synreg_d.IN1
syn[11][6] => synreg_d.IN1
syn[11][7] => synreg_d.IN1
syn[11][8] => synreg_d.IN1
syn[11][9] => ~NO_FANOUT~
syn[11][10] => ~NO_FANOUT~
syn[11][11] => ~NO_FANOUT~
syn[11][12] => ~NO_FANOUT~
syn[12][1] => synreg_d.IN1
syn[12][2] => synreg_d.IN1
syn[12][3] => synreg_d.IN1
syn[12][4] => synreg_d.IN1
syn[12][5] => synreg_d.IN1
syn[12][6] => synreg_d.IN1
syn[12][7] => synreg_d.IN1
syn[12][8] => synreg_d.IN1
syn[12][9] => ~NO_FANOUT~
syn[12][10] => ~NO_FANOUT~
syn[12][11] => ~NO_FANOUT~
syn[12][12] => ~NO_FANOUT~
syn[13][1] => synreg_d.IN1
syn[13][2] => synreg_d.IN1
syn[13][3] => synreg_d.IN1
syn[13][4] => synreg_d.IN1
syn[13][5] => synreg_d.IN1
syn[13][6] => synreg_d.IN1
syn[13][7] => synreg_d.IN1
syn[13][8] => synreg_d.IN1
syn[13][9] => ~NO_FANOUT~
syn[13][10] => ~NO_FANOUT~
syn[13][11] => ~NO_FANOUT~
syn[13][12] => ~NO_FANOUT~
syn[14][1] => synreg_d.IN1
syn[14][2] => synreg_d.IN1
syn[14][3] => synreg_d.IN1
syn[14][4] => synreg_d.IN1
syn[14][5] => synreg_d.IN1
syn[14][6] => synreg_d.IN1
syn[14][7] => synreg_d.IN1
syn[14][8] => synreg_d.IN1
syn[14][9] => ~NO_FANOUT~
syn[14][10] => ~NO_FANOUT~
syn[14][11] => ~NO_FANOUT~
syn[14][12] => ~NO_FANOUT~
syn[15][1] => synreg_d.IN1
syn[15][2] => synreg_d.IN1
syn[15][3] => synreg_d.IN1
syn[15][4] => synreg_d.IN1
syn[15][5] => synreg_d.IN1
syn[15][6] => synreg_d.IN1
syn[15][7] => synreg_d.IN1
syn[15][8] => synreg_d.IN1
syn[15][9] => ~NO_FANOUT~
syn[15][10] => ~NO_FANOUT~
syn[15][11] => ~NO_FANOUT~
syn[15][12] => ~NO_FANOUT~
syn[16][1] => synreg_d.IN1
syn[16][2] => synreg_d.IN1
syn[16][3] => synreg_d.IN1
syn[16][4] => synreg_d.IN1
syn[16][5] => synreg_d.IN1
syn[16][6] => synreg_d.IN1
syn[16][7] => synreg_d.IN1
syn[16][8] => synreg_d.IN1
syn[16][9] => ~NO_FANOUT~
syn[16][10] => ~NO_FANOUT~
syn[16][11] => ~NO_FANOUT~
syn[16][12] => ~NO_FANOUT~
num_eras[1] => ~NO_FANOUT~
num_eras[2] => ~NO_FANOUT~
num_eras[3] => ~NO_FANOUT~
num_eras[4] => ~NO_FANOUT~
num_eras[5] => ~NO_FANOUT~
eras_pos[1][1] => ~NO_FANOUT~
eras_pos[1][2] => ~NO_FANOUT~
eras_pos[1][3] => ~NO_FANOUT~
eras_pos[1][4] => ~NO_FANOUT~
eras_pos[1][5] => ~NO_FANOUT~
eras_pos[1][6] => ~NO_FANOUT~
eras_pos[1][7] => ~NO_FANOUT~
eras_pos[1][8] => ~NO_FANOUT~
eras_pos[1][9] => ~NO_FANOUT~
eras_pos[1][10] => ~NO_FANOUT~
eras_pos[1][11] => ~NO_FANOUT~
eras_pos[1][12] => ~NO_FANOUT~
eras_pos[2][1] => ~NO_FANOUT~
eras_pos[2][2] => ~NO_FANOUT~
eras_pos[2][3] => ~NO_FANOUT~
eras_pos[2][4] => ~NO_FANOUT~
eras_pos[2][5] => ~NO_FANOUT~
eras_pos[2][6] => ~NO_FANOUT~
eras_pos[2][7] => ~NO_FANOUT~
eras_pos[2][8] => ~NO_FANOUT~
eras_pos[2][9] => ~NO_FANOUT~
eras_pos[2][10] => ~NO_FANOUT~
eras_pos[2][11] => ~NO_FANOUT~
eras_pos[2][12] => ~NO_FANOUT~
eras_pos[3][1] => ~NO_FANOUT~
eras_pos[3][2] => ~NO_FANOUT~
eras_pos[3][3] => ~NO_FANOUT~
eras_pos[3][4] => ~NO_FANOUT~
eras_pos[3][5] => ~NO_FANOUT~
eras_pos[3][6] => ~NO_FANOUT~
eras_pos[3][7] => ~NO_FANOUT~
eras_pos[3][8] => ~NO_FANOUT~
eras_pos[3][9] => ~NO_FANOUT~
eras_pos[3][10] => ~NO_FANOUT~
eras_pos[3][11] => ~NO_FANOUT~
eras_pos[3][12] => ~NO_FANOUT~
eras_pos[4][1] => ~NO_FANOUT~
eras_pos[4][2] => ~NO_FANOUT~
eras_pos[4][3] => ~NO_FANOUT~
eras_pos[4][4] => ~NO_FANOUT~
eras_pos[4][5] => ~NO_FANOUT~
eras_pos[4][6] => ~NO_FANOUT~
eras_pos[4][7] => ~NO_FANOUT~
eras_pos[4][8] => ~NO_FANOUT~
eras_pos[4][9] => ~NO_FANOUT~
eras_pos[4][10] => ~NO_FANOUT~
eras_pos[4][11] => ~NO_FANOUT~
eras_pos[4][12] => ~NO_FANOUT~
eras_pos[5][1] => ~NO_FANOUT~
eras_pos[5][2] => ~NO_FANOUT~
eras_pos[5][3] => ~NO_FANOUT~
eras_pos[5][4] => ~NO_FANOUT~
eras_pos[5][5] => ~NO_FANOUT~
eras_pos[5][6] => ~NO_FANOUT~
eras_pos[5][7] => ~NO_FANOUT~
eras_pos[5][8] => ~NO_FANOUT~
eras_pos[5][9] => ~NO_FANOUT~
eras_pos[5][10] => ~NO_FANOUT~
eras_pos[5][11] => ~NO_FANOUT~
eras_pos[5][12] => ~NO_FANOUT~
eras_pos[6][1] => ~NO_FANOUT~
eras_pos[6][2] => ~NO_FANOUT~
eras_pos[6][3] => ~NO_FANOUT~
eras_pos[6][4] => ~NO_FANOUT~
eras_pos[6][5] => ~NO_FANOUT~
eras_pos[6][6] => ~NO_FANOUT~
eras_pos[6][7] => ~NO_FANOUT~
eras_pos[6][8] => ~NO_FANOUT~
eras_pos[6][9] => ~NO_FANOUT~
eras_pos[6][10] => ~NO_FANOUT~
eras_pos[6][11] => ~NO_FANOUT~
eras_pos[6][12] => ~NO_FANOUT~
eras_pos[7][1] => ~NO_FANOUT~
eras_pos[7][2] => ~NO_FANOUT~
eras_pos[7][3] => ~NO_FANOUT~
eras_pos[7][4] => ~NO_FANOUT~
eras_pos[7][5] => ~NO_FANOUT~
eras_pos[7][6] => ~NO_FANOUT~
eras_pos[7][7] => ~NO_FANOUT~
eras_pos[7][8] => ~NO_FANOUT~
eras_pos[7][9] => ~NO_FANOUT~
eras_pos[7][10] => ~NO_FANOUT~
eras_pos[7][11] => ~NO_FANOUT~
eras_pos[7][12] => ~NO_FANOUT~
eras_pos[8][1] => ~NO_FANOUT~
eras_pos[8][2] => ~NO_FANOUT~
eras_pos[8][3] => ~NO_FANOUT~
eras_pos[8][4] => ~NO_FANOUT~
eras_pos[8][5] => ~NO_FANOUT~
eras_pos[8][6] => ~NO_FANOUT~
eras_pos[8][7] => ~NO_FANOUT~
eras_pos[8][8] => ~NO_FANOUT~
eras_pos[8][9] => ~NO_FANOUT~
eras_pos[8][10] => ~NO_FANOUT~
eras_pos[8][11] => ~NO_FANOUT~
eras_pos[8][12] => ~NO_FANOUT~
eras_pos[9][1] => ~NO_FANOUT~
eras_pos[9][2] => ~NO_FANOUT~
eras_pos[9][3] => ~NO_FANOUT~
eras_pos[9][4] => ~NO_FANOUT~
eras_pos[9][5] => ~NO_FANOUT~
eras_pos[9][6] => ~NO_FANOUT~
eras_pos[9][7] => ~NO_FANOUT~
eras_pos[9][8] => ~NO_FANOUT~
eras_pos[9][9] => ~NO_FANOUT~
eras_pos[9][10] => ~NO_FANOUT~
eras_pos[9][11] => ~NO_FANOUT~
eras_pos[9][12] => ~NO_FANOUT~
eras_pos[10][1] => ~NO_FANOUT~
eras_pos[10][2] => ~NO_FANOUT~
eras_pos[10][3] => ~NO_FANOUT~
eras_pos[10][4] => ~NO_FANOUT~
eras_pos[10][5] => ~NO_FANOUT~
eras_pos[10][6] => ~NO_FANOUT~
eras_pos[10][7] => ~NO_FANOUT~
eras_pos[10][8] => ~NO_FANOUT~
eras_pos[10][9] => ~NO_FANOUT~
eras_pos[10][10] => ~NO_FANOUT~
eras_pos[10][11] => ~NO_FANOUT~
eras_pos[10][12] => ~NO_FANOUT~
eras_pos[11][1] => ~NO_FANOUT~
eras_pos[11][2] => ~NO_FANOUT~
eras_pos[11][3] => ~NO_FANOUT~
eras_pos[11][4] => ~NO_FANOUT~
eras_pos[11][5] => ~NO_FANOUT~
eras_pos[11][6] => ~NO_FANOUT~
eras_pos[11][7] => ~NO_FANOUT~
eras_pos[11][8] => ~NO_FANOUT~
eras_pos[11][9] => ~NO_FANOUT~
eras_pos[11][10] => ~NO_FANOUT~
eras_pos[11][11] => ~NO_FANOUT~
eras_pos[11][12] => ~NO_FANOUT~
eras_pos[12][1] => ~NO_FANOUT~
eras_pos[12][2] => ~NO_FANOUT~
eras_pos[12][3] => ~NO_FANOUT~
eras_pos[12][4] => ~NO_FANOUT~
eras_pos[12][5] => ~NO_FANOUT~
eras_pos[12][6] => ~NO_FANOUT~
eras_pos[12][7] => ~NO_FANOUT~
eras_pos[12][8] => ~NO_FANOUT~
eras_pos[12][9] => ~NO_FANOUT~
eras_pos[12][10] => ~NO_FANOUT~
eras_pos[12][11] => ~NO_FANOUT~
eras_pos[12][12] => ~NO_FANOUT~
eras_pos[13][1] => ~NO_FANOUT~
eras_pos[13][2] => ~NO_FANOUT~
eras_pos[13][3] => ~NO_FANOUT~
eras_pos[13][4] => ~NO_FANOUT~
eras_pos[13][5] => ~NO_FANOUT~
eras_pos[13][6] => ~NO_FANOUT~
eras_pos[13][7] => ~NO_FANOUT~
eras_pos[13][8] => ~NO_FANOUT~
eras_pos[13][9] => ~NO_FANOUT~
eras_pos[13][10] => ~NO_FANOUT~
eras_pos[13][11] => ~NO_FANOUT~
eras_pos[13][12] => ~NO_FANOUT~
eras_pos[14][1] => ~NO_FANOUT~
eras_pos[14][2] => ~NO_FANOUT~
eras_pos[14][3] => ~NO_FANOUT~
eras_pos[14][4] => ~NO_FANOUT~
eras_pos[14][5] => ~NO_FANOUT~
eras_pos[14][6] => ~NO_FANOUT~
eras_pos[14][7] => ~NO_FANOUT~
eras_pos[14][8] => ~NO_FANOUT~
eras_pos[14][9] => ~NO_FANOUT~
eras_pos[14][10] => ~NO_FANOUT~
eras_pos[14][11] => ~NO_FANOUT~
eras_pos[14][12] => ~NO_FANOUT~
eras_pos[15][1] => ~NO_FANOUT~
eras_pos[15][2] => ~NO_FANOUT~
eras_pos[15][3] => ~NO_FANOUT~
eras_pos[15][4] => ~NO_FANOUT~
eras_pos[15][5] => ~NO_FANOUT~
eras_pos[15][6] => ~NO_FANOUT~
eras_pos[15][7] => ~NO_FANOUT~
eras_pos[15][8] => ~NO_FANOUT~
eras_pos[15][9] => ~NO_FANOUT~
eras_pos[15][10] => ~NO_FANOUT~
eras_pos[15][11] => ~NO_FANOUT~
eras_pos[15][12] => ~NO_FANOUT~
eras_pos[16][1] => ~NO_FANOUT~
eras_pos[16][2] => ~NO_FANOUT~
eras_pos[16][3] => ~NO_FANOUT~
eras_pos[16][4] => ~NO_FANOUT~
eras_pos[16][5] => ~NO_FANOUT~
eras_pos[16][6] => ~NO_FANOUT~
eras_pos[16][7] => ~NO_FANOUT~
eras_pos[16][8] => ~NO_FANOUT~
eras_pos[16][9] => ~NO_FANOUT~
eras_pos[16][10] => ~NO_FANOUT~
eras_pos[16][11] => ~NO_FANOUT~
eras_pos[16][12] => ~NO_FANOUT~
bms_done <= bms_done.DB_MAX_OUTPUT_PORT_TYPE
bdout[1][1] <= bdprev_q[1][1].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][2] <= bdprev_q[1][2].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][3] <= bdprev_q[1][3].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][4] <= bdprev_q[1][4].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][5] <= bdprev_q[1][5].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][6] <= bdprev_q[1][6].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][7] <= bdprev_q[1][7].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][8] <= bdprev_q[1][8].DB_MAX_OUTPUT_PORT_TYPE
bdout[1][9] <= <GND>
bdout[1][10] <= <GND>
bdout[1][11] <= <GND>
bdout[1][12] <= <GND>
bdout[2][1] <= bdprev_q[2][1].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][2] <= bdprev_q[2][2].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][3] <= bdprev_q[2][3].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][4] <= bdprev_q[2][4].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][5] <= bdprev_q[2][5].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][6] <= bdprev_q[2][6].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][7] <= bdprev_q[2][7].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][8] <= bdprev_q[2][8].DB_MAX_OUTPUT_PORT_TYPE
bdout[2][9] <= <GND>
bdout[2][10] <= <GND>
bdout[2][11] <= <GND>
bdout[2][12] <= <GND>
bdout[3][1] <= bdprev_q[3][1].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][2] <= bdprev_q[3][2].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][3] <= bdprev_q[3][3].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][4] <= bdprev_q[3][4].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][5] <= bdprev_q[3][5].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][6] <= bdprev_q[3][6].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][7] <= bdprev_q[3][7].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][8] <= bdprev_q[3][8].DB_MAX_OUTPUT_PORT_TYPE
bdout[3][9] <= <GND>
bdout[3][10] <= <GND>
bdout[3][11] <= <GND>
bdout[3][12] <= <GND>
bdout[4][1] <= bdprev_q[4][1].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][2] <= bdprev_q[4][2].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][3] <= bdprev_q[4][3].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][4] <= bdprev_q[4][4].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][5] <= bdprev_q[4][5].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][6] <= bdprev_q[4][6].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][7] <= bdprev_q[4][7].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][8] <= bdprev_q[4][8].DB_MAX_OUTPUT_PORT_TYPE
bdout[4][9] <= <GND>
bdout[4][10] <= <GND>
bdout[4][11] <= <GND>
bdout[4][12] <= <GND>
bdout[5][1] <= bdprev_q[5][1].DB_MAX_OUTPUT_PORT_TYPE
bdout[5][2] <= bdprev_q[5][2].DB_MAX_OUTPUT_PORT_TYPE
bdout[5][3] <= bdprev_q[5][3].DB_MAX_OUTPUT_PORT_TYPE
bdout[5][4] <= bdprev_q[5][4].DB_MAX_OUTPUT_PORT_TYPE
bdout[5][5] <= bdprev_q[5][5].DB_MAX_OUTPUT_PORT_TYPE
bdout[5][6] <= bdprev_q[5][6].DB_MAX_OUTPUT_PORT_TYPE
bdout[5][7] <= bdprev_q[5][7].DB_MAX_OUTPUT_PORT_TYPE
bdout[5][8] <= bdprev_q[5][8].DB_MAX_OUTPUT_PORT_TYPE
bdout[5][9] <= <GND>
bdout[5][10] <= <GND>
bdout[5][11] <= <GND>
bdout[5][12] <= <GND>
bdout[6][1] <= bdprev_q[6][1].DB_MAX_OUTPUT_PORT_TYPE
bdout[6][2] <= bdprev_q[6][2].DB_MAX_OUTPUT_PORT_TYPE
bdout[6][3] <= bdprev_q[6][3].DB_MAX_OUTPUT_PORT_TYPE
bdout[6][4] <= bdprev_q[6][4].DB_MAX_OUTPUT_PORT_TYPE
bdout[6][5] <= bdprev_q[6][5].DB_MAX_OUTPUT_PORT_TYPE
bdout[6][6] <= bdprev_q[6][6].DB_MAX_OUTPUT_PORT_TYPE
bdout[6][7] <= bdprev_q[6][7].DB_MAX_OUTPUT_PORT_TYPE
bdout[6][8] <= bdprev_q[6][8].DB_MAX_OUTPUT_PORT_TYPE
bdout[6][9] <= <GND>
bdout[6][10] <= <GND>
bdout[6][11] <= <GND>
bdout[6][12] <= <GND>
bdout[7][1] <= bdprev_q[7][1].DB_MAX_OUTPUT_PORT_TYPE
bdout[7][2] <= bdprev_q[7][2].DB_MAX_OUTPUT_PORT_TYPE
bdout[7][3] <= bdprev_q[7][3].DB_MAX_OUTPUT_PORT_TYPE
bdout[7][4] <= bdprev_q[7][4].DB_MAX_OUTPUT_PORT_TYPE
bdout[7][5] <= bdprev_q[7][5].DB_MAX_OUTPUT_PORT_TYPE
bdout[7][6] <= bdprev_q[7][6].DB_MAX_OUTPUT_PORT_TYPE
bdout[7][7] <= bdprev_q[7][7].DB_MAX_OUTPUT_PORT_TYPE
bdout[7][8] <= bdprev_q[7][8].DB_MAX_OUTPUT_PORT_TYPE
bdout[7][9] <= <GND>
bdout[7][10] <= <GND>
bdout[7][11] <= <GND>
bdout[7][12] <= <GND>
bdout[8][1] <= bdprev_q[8][1].DB_MAX_OUTPUT_PORT_TYPE
bdout[8][2] <= bdprev_q[8][2].DB_MAX_OUTPUT_PORT_TYPE
bdout[8][3] <= bdprev_q[8][3].DB_MAX_OUTPUT_PORT_TYPE
bdout[8][4] <= bdprev_q[8][4].DB_MAX_OUTPUT_PORT_TYPE
bdout[8][5] <= bdprev_q[8][5].DB_MAX_OUTPUT_PORT_TYPE
bdout[8][6] <= bdprev_q[8][6].DB_MAX_OUTPUT_PORT_TYPE
bdout[8][7] <= bdprev_q[8][7].DB_MAX_OUTPUT_PORT_TYPE
bdout[8][8] <= bdprev_q[8][8].DB_MAX_OUTPUT_PORT_TYPE
bdout[8][9] <= <GND>
bdout[8][10] <= <GND>
bdout[8][11] <= <GND>
bdout[8][12] <= <GND>
omegaout[1][1] <= bd_q[1][1].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][2] <= bd_q[1][2].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][3] <= bd_q[1][3].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][4] <= bd_q[1][4].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][5] <= bd_q[1][5].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][6] <= bd_q[1][6].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][7] <= bd_q[1][7].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][8] <= bd_q[1][8].DB_MAX_OUTPUT_PORT_TYPE
omegaout[1][9] <= <GND>
omegaout[1][10] <= <GND>
omegaout[1][11] <= <GND>
omegaout[1][12] <= <GND>
omegaout[2][1] <= bd_q[2][1].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][2] <= bd_q[2][2].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][3] <= bd_q[2][3].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][4] <= bd_q[2][4].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][5] <= bd_q[2][5].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][6] <= bd_q[2][6].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][7] <= bd_q[2][7].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][8] <= bd_q[2][8].DB_MAX_OUTPUT_PORT_TYPE
omegaout[2][9] <= <GND>
omegaout[2][10] <= <GND>
omegaout[2][11] <= <GND>
omegaout[2][12] <= <GND>
omegaout[3][1] <= bd_q[3][1].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][2] <= bd_q[3][2].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][3] <= bd_q[3][3].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][4] <= bd_q[3][4].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][5] <= bd_q[3][5].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][6] <= bd_q[3][6].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][7] <= bd_q[3][7].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][8] <= bd_q[3][8].DB_MAX_OUTPUT_PORT_TYPE
omegaout[3][9] <= <GND>
omegaout[3][10] <= <GND>
omegaout[3][11] <= <GND>
omegaout[3][12] <= <GND>
omegaout[4][1] <= bd_q[4][1].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][2] <= bd_q[4][2].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][3] <= bd_q[4][3].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][4] <= bd_q[4][4].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][5] <= bd_q[4][5].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][6] <= bd_q[4][6].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][7] <= bd_q[4][7].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][8] <= bd_q[4][8].DB_MAX_OUTPUT_PORT_TYPE
omegaout[4][9] <= <GND>
omegaout[4][10] <= <GND>
omegaout[4][11] <= <GND>
omegaout[4][12] <= <GND>
omegaout[5][1] <= bd_q[5][1].DB_MAX_OUTPUT_PORT_TYPE
omegaout[5][2] <= bd_q[5][2].DB_MAX_OUTPUT_PORT_TYPE
omegaout[5][3] <= bd_q[5][3].DB_MAX_OUTPUT_PORT_TYPE
omegaout[5][4] <= bd_q[5][4].DB_MAX_OUTPUT_PORT_TYPE
omegaout[5][5] <= bd_q[5][5].DB_MAX_OUTPUT_PORT_TYPE
omegaout[5][6] <= bd_q[5][6].DB_MAX_OUTPUT_PORT_TYPE
omegaout[5][7] <= bd_q[5][7].DB_MAX_OUTPUT_PORT_TYPE
omegaout[5][8] <= bd_q[5][8].DB_MAX_OUTPUT_PORT_TYPE
omegaout[5][9] <= <GND>
omegaout[5][10] <= <GND>
omegaout[5][11] <= <GND>
omegaout[5][12] <= <GND>
omegaout[6][1] <= bd_q[6][1].DB_MAX_OUTPUT_PORT_TYPE
omegaout[6][2] <= bd_q[6][2].DB_MAX_OUTPUT_PORT_TYPE
omegaout[6][3] <= bd_q[6][3].DB_MAX_OUTPUT_PORT_TYPE
omegaout[6][4] <= bd_q[6][4].DB_MAX_OUTPUT_PORT_TYPE
omegaout[6][5] <= bd_q[6][5].DB_MAX_OUTPUT_PORT_TYPE
omegaout[6][6] <= bd_q[6][6].DB_MAX_OUTPUT_PORT_TYPE
omegaout[6][7] <= bd_q[6][7].DB_MAX_OUTPUT_PORT_TYPE
omegaout[6][8] <= bd_q[6][8].DB_MAX_OUTPUT_PORT_TYPE
omegaout[6][9] <= <GND>
omegaout[6][10] <= <GND>
omegaout[6][11] <= <GND>
omegaout[6][12] <= <GND>
omegaout[7][1] <= bd_q[7][1].DB_MAX_OUTPUT_PORT_TYPE
omegaout[7][2] <= bd_q[7][2].DB_MAX_OUTPUT_PORT_TYPE
omegaout[7][3] <= bd_q[7][3].DB_MAX_OUTPUT_PORT_TYPE
omegaout[7][4] <= bd_q[7][4].DB_MAX_OUTPUT_PORT_TYPE
omegaout[7][5] <= bd_q[7][5].DB_MAX_OUTPUT_PORT_TYPE
omegaout[7][6] <= bd_q[7][6].DB_MAX_OUTPUT_PORT_TYPE
omegaout[7][7] <= bd_q[7][7].DB_MAX_OUTPUT_PORT_TYPE
omegaout[7][8] <= bd_q[7][8].DB_MAX_OUTPUT_PORT_TYPE
omegaout[7][9] <= <GND>
omegaout[7][10] <= <GND>
omegaout[7][11] <= <GND>
omegaout[7][12] <= <GND>
omegaout[8][1] <= bd_q[8][1].DB_MAX_OUTPUT_PORT_TYPE
omegaout[8][2] <= bd_q[8][2].DB_MAX_OUTPUT_PORT_TYPE
omegaout[8][3] <= bd_q[8][3].DB_MAX_OUTPUT_PORT_TYPE
omegaout[8][4] <= bd_q[8][4].DB_MAX_OUTPUT_PORT_TYPE
omegaout[8][5] <= bd_q[8][5].DB_MAX_OUTPUT_PORT_TYPE
omegaout[8][6] <= bd_q[8][6].DB_MAX_OUTPUT_PORT_TYPE
omegaout[8][7] <= bd_q[8][7].DB_MAX_OUTPUT_PORT_TYPE
omegaout[8][8] <= bd_q[8][8].DB_MAX_OUTPUT_PORT_TYPE
omegaout[8][9] <= <GND>
omegaout[8][10] <= <GND>
omegaout[8][11] <= <GND>
omegaout[8][12] <= <GND>
numerr[1] <= llnum_q[1].DB_MAX_OUTPUT_PORT_TYPE
numerr[2] <= llnum_q[2].DB_MAX_OUTPUT_PORT_TYPE
numerr[3] <= llnum_q[3].DB_MAX_OUTPUT_PORT_TYPE
numerr[4] <= llnum_q[4].DB_MAX_OUTPUT_PORT_TYPE
numerr[5] <= llnum_q[5].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfmul:\g13:1:gf_mul1
a[1] => \logic:total[8][1].IN0
a[1] => \logic:expand[2][2].IN0
a[1] => \logic:expand[3][3].IN0
a[1] => \logic:expand[4][4].IN0
a[1] => \logic:expand[5][5].IN0
a[1] => \logic:expand[6][6].IN0
a[1] => \logic:expand[7][7].IN0
a[1] => \logic:expand[8][8].IN0
a[2] => \logic:total[1][2].IN0
a[2] => \logic:expand[2][3].IN0
a[2] => \logic:expand[3][4].IN0
a[2] => \logic:expand[4][5].IN0
a[2] => \logic:expand[5][6].IN0
a[2] => \logic:expand[6][7].IN0
a[2] => \logic:expand[7][8].IN0
a[2] => \logic:expand[8][9].IN0
a[3] => \logic:total[1][3].IN0
a[3] => \logic:expand[2][4].IN0
a[3] => \logic:expand[3][5].IN0
a[3] => \logic:expand[4][6].IN0
a[3] => \logic:expand[5][7].IN0
a[3] => \logic:expand[6][8].IN0
a[3] => \logic:expand[7][9].IN0
a[3] => \logic:expand[8][10].IN0
a[4] => \logic:total[1][4].IN0
a[4] => \logic:expand[2][5].IN0
a[4] => \logic:expand[3][6].IN0
a[4] => \logic:expand[4][7].IN0
a[4] => \logic:expand[5][8].IN0
a[4] => \logic:expand[6][9].IN0
a[4] => \logic:expand[7][10].IN0
a[4] => \logic:expand[8][11].IN0
a[5] => \logic:total[1][5].IN0
a[5] => \logic:expand[2][6].IN0
a[5] => \logic:expand[3][7].IN0
a[5] => \logic:expand[4][8].IN0
a[5] => \logic:expand[5][9].IN0
a[5] => \logic:expand[6][10].IN0
a[5] => \logic:expand[7][11].IN0
a[5] => \logic:expand[8][12].IN0
a[6] => \logic:total[1][6].IN0
a[6] => \logic:expand[2][7].IN0
a[6] => \logic:expand[3][8].IN0
a[6] => \logic:expand[4][9].IN0
a[6] => \logic:expand[5][10].IN0
a[6] => \logic:expand[6][11].IN0
a[6] => \logic:expand[7][12].IN0
a[6] => \logic:expand[8][13].IN0
a[7] => \logic:total[1][7].IN0
a[7] => \logic:expand[2][8].IN0
a[7] => \logic:expand[3][9].IN0
a[7] => \logic:expand[4][10].IN0
a[7] => \logic:expand[5][11].IN0
a[7] => \logic:expand[6][12].IN0
a[7] => \logic:expand[7][13].IN0
a[7] => \logic:expand[8][14].IN0
a[8] => \logic:total[1][8].IN0
a[8] => \logic:total[2][9].IN0
a[8] => \logic:total[3][10].IN0
a[8] => \logic:total[4][11].IN0
a[8] => \logic:total[5][12].IN0
a[8] => \logic:total[6][13].IN0
a[8] => \logic:total[7][14].IN0
a[8] => \logic:total[8][15].IN0
b[1] => \logic:total[8][1].IN1
b[1] => \logic:total[1][2].IN1
b[1] => \logic:total[1][3].IN1
b[1] => \logic:total[1][4].IN1
b[1] => \logic:total[1][5].IN1
b[1] => \logic:total[1][6].IN1
b[1] => \logic:total[1][7].IN1
b[1] => \logic:total[1][8].IN1
b[2] => \logic:expand[2][2].IN1
b[2] => \logic:expand[2][3].IN1
b[2] => \logic:expand[2][4].IN1
b[2] => \logic:expand[2][5].IN1
b[2] => \logic:expand[2][6].IN1
b[2] => \logic:expand[2][7].IN1
b[2] => \logic:expand[2][8].IN1
b[2] => \logic:total[2][9].IN1
b[3] => \logic:expand[3][3].IN1
b[3] => \logic:expand[3][4].IN1
b[3] => \logic:expand[3][5].IN1
b[3] => \logic:expand[3][6].IN1
b[3] => \logic:expand[3][7].IN1
b[3] => \logic:expand[3][8].IN1
b[3] => \logic:expand[3][9].IN1
b[3] => \logic:total[3][10].IN1
b[4] => \logic:expand[4][4].IN1
b[4] => \logic:expand[4][5].IN1
b[4] => \logic:expand[4][6].IN1
b[4] => \logic:expand[4][7].IN1
b[4] => \logic:expand[4][8].IN1
b[4] => \logic:expand[4][9].IN1
b[4] => \logic:expand[4][10].IN1
b[4] => \logic:total[4][11].IN1
b[5] => \logic:expand[5][5].IN1
b[5] => \logic:expand[5][6].IN1
b[5] => \logic:expand[5][7].IN1
b[5] => \logic:expand[5][8].IN1
b[5] => \logic:expand[5][9].IN1
b[5] => \logic:expand[5][10].IN1
b[5] => \logic:expand[5][11].IN1
b[5] => \logic:total[5][12].IN1
b[6] => \logic:expand[6][6].IN1
b[6] => \logic:expand[6][7].IN1
b[6] => \logic:expand[6][8].IN1
b[6] => \logic:expand[6][9].IN1
b[6] => \logic:expand[6][10].IN1
b[6] => \logic:expand[6][11].IN1
b[6] => \logic:expand[6][12].IN1
b[6] => \logic:total[6][13].IN1
b[7] => \logic:expand[7][7].IN1
b[7] => \logic:expand[7][8].IN1
b[7] => \logic:expand[7][9].IN1
b[7] => \logic:expand[7][10].IN1
b[7] => \logic:expand[7][11].IN1
b[7] => \logic:expand[7][12].IN1
b[7] => \logic:expand[7][13].IN1
b[7] => \logic:total[7][14].IN1
b[8] => \logic:expand[8][8].IN1
b[8] => \logic:expand[8][9].IN1
b[8] => \logic:expand[8][10].IN1
b[8] => \logic:expand[8][11].IN1
b[8] => \logic:expand[8][12].IN1
b[8] => \logic:expand[8][13].IN1
b[8] => \logic:expand[8][14].IN1
b[8] => \logic:total[8][15].IN1
c[1] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= reduce.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfmul:\g13:2:gf_mul1
a[1] => \logic:total[8][1].IN0
a[1] => \logic:expand[2][2].IN0
a[1] => \logic:expand[3][3].IN0
a[1] => \logic:expand[4][4].IN0
a[1] => \logic:expand[5][5].IN0
a[1] => \logic:expand[6][6].IN0
a[1] => \logic:expand[7][7].IN0
a[1] => \logic:expand[8][8].IN0
a[2] => \logic:total[1][2].IN0
a[2] => \logic:expand[2][3].IN0
a[2] => \logic:expand[3][4].IN0
a[2] => \logic:expand[4][5].IN0
a[2] => \logic:expand[5][6].IN0
a[2] => \logic:expand[6][7].IN0
a[2] => \logic:expand[7][8].IN0
a[2] => \logic:expand[8][9].IN0
a[3] => \logic:total[1][3].IN0
a[3] => \logic:expand[2][4].IN0
a[3] => \logic:expand[3][5].IN0
a[3] => \logic:expand[4][6].IN0
a[3] => \logic:expand[5][7].IN0
a[3] => \logic:expand[6][8].IN0
a[3] => \logic:expand[7][9].IN0
a[3] => \logic:expand[8][10].IN0
a[4] => \logic:total[1][4].IN0
a[4] => \logic:expand[2][5].IN0
a[4] => \logic:expand[3][6].IN0
a[4] => \logic:expand[4][7].IN0
a[4] => \logic:expand[5][8].IN0
a[4] => \logic:expand[6][9].IN0
a[4] => \logic:expand[7][10].IN0
a[4] => \logic:expand[8][11].IN0
a[5] => \logic:total[1][5].IN0
a[5] => \logic:expand[2][6].IN0
a[5] => \logic:expand[3][7].IN0
a[5] => \logic:expand[4][8].IN0
a[5] => \logic:expand[5][9].IN0
a[5] => \logic:expand[6][10].IN0
a[5] => \logic:expand[7][11].IN0
a[5] => \logic:expand[8][12].IN0
a[6] => \logic:total[1][6].IN0
a[6] => \logic:expand[2][7].IN0
a[6] => \logic:expand[3][8].IN0
a[6] => \logic:expand[4][9].IN0
a[6] => \logic:expand[5][10].IN0
a[6] => \logic:expand[6][11].IN0
a[6] => \logic:expand[7][12].IN0
a[6] => \logic:expand[8][13].IN0
a[7] => \logic:total[1][7].IN0
a[7] => \logic:expand[2][8].IN0
a[7] => \logic:expand[3][9].IN0
a[7] => \logic:expand[4][10].IN0
a[7] => \logic:expand[5][11].IN0
a[7] => \logic:expand[6][12].IN0
a[7] => \logic:expand[7][13].IN0
a[7] => \logic:expand[8][14].IN0
a[8] => \logic:total[1][8].IN0
a[8] => \logic:total[2][9].IN0
a[8] => \logic:total[3][10].IN0
a[8] => \logic:total[4][11].IN0
a[8] => \logic:total[5][12].IN0
a[8] => \logic:total[6][13].IN0
a[8] => \logic:total[7][14].IN0
a[8] => \logic:total[8][15].IN0
b[1] => \logic:total[8][1].IN1
b[1] => \logic:total[1][2].IN1
b[1] => \logic:total[1][3].IN1
b[1] => \logic:total[1][4].IN1
b[1] => \logic:total[1][5].IN1
b[1] => \logic:total[1][6].IN1
b[1] => \logic:total[1][7].IN1
b[1] => \logic:total[1][8].IN1
b[2] => \logic:expand[2][2].IN1
b[2] => \logic:expand[2][3].IN1
b[2] => \logic:expand[2][4].IN1
b[2] => \logic:expand[2][5].IN1
b[2] => \logic:expand[2][6].IN1
b[2] => \logic:expand[2][7].IN1
b[2] => \logic:expand[2][8].IN1
b[2] => \logic:total[2][9].IN1
b[3] => \logic:expand[3][3].IN1
b[3] => \logic:expand[3][4].IN1
b[3] => \logic:expand[3][5].IN1
b[3] => \logic:expand[3][6].IN1
b[3] => \logic:expand[3][7].IN1
b[3] => \logic:expand[3][8].IN1
b[3] => \logic:expand[3][9].IN1
b[3] => \logic:total[3][10].IN1
b[4] => \logic:expand[4][4].IN1
b[4] => \logic:expand[4][5].IN1
b[4] => \logic:expand[4][6].IN1
b[4] => \logic:expand[4][7].IN1
b[4] => \logic:expand[4][8].IN1
b[4] => \logic:expand[4][9].IN1
b[4] => \logic:expand[4][10].IN1
b[4] => \logic:total[4][11].IN1
b[5] => \logic:expand[5][5].IN1
b[5] => \logic:expand[5][6].IN1
b[5] => \logic:expand[5][7].IN1
b[5] => \logic:expand[5][8].IN1
b[5] => \logic:expand[5][9].IN1
b[5] => \logic:expand[5][10].IN1
b[5] => \logic:expand[5][11].IN1
b[5] => \logic:total[5][12].IN1
b[6] => \logic:expand[6][6].IN1
b[6] => \logic:expand[6][7].IN1
b[6] => \logic:expand[6][8].IN1
b[6] => \logic:expand[6][9].IN1
b[6] => \logic:expand[6][10].IN1
b[6] => \logic:expand[6][11].IN1
b[6] => \logic:expand[6][12].IN1
b[6] => \logic:total[6][13].IN1
b[7] => \logic:expand[7][7].IN1
b[7] => \logic:expand[7][8].IN1
b[7] => \logic:expand[7][9].IN1
b[7] => \logic:expand[7][10].IN1
b[7] => \logic:expand[7][11].IN1
b[7] => \logic:expand[7][12].IN1
b[7] => \logic:expand[7][13].IN1
b[7] => \logic:total[7][14].IN1
b[8] => \logic:expand[8][8].IN1
b[8] => \logic:expand[8][9].IN1
b[8] => \logic:expand[8][10].IN1
b[8] => \logic:expand[8][11].IN1
b[8] => \logic:expand[8][12].IN1
b[8] => \logic:expand[8][13].IN1
b[8] => \logic:expand[8][14].IN1
b[8] => \logic:total[8][15].IN1
c[1] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= reduce.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfmul:\g13:3:gf_mul1
a[1] => \logic:total[8][1].IN0
a[1] => \logic:expand[2][2].IN0
a[1] => \logic:expand[3][3].IN0
a[1] => \logic:expand[4][4].IN0
a[1] => \logic:expand[5][5].IN0
a[1] => \logic:expand[6][6].IN0
a[1] => \logic:expand[7][7].IN0
a[1] => \logic:expand[8][8].IN0
a[2] => \logic:total[1][2].IN0
a[2] => \logic:expand[2][3].IN0
a[2] => \logic:expand[3][4].IN0
a[2] => \logic:expand[4][5].IN0
a[2] => \logic:expand[5][6].IN0
a[2] => \logic:expand[6][7].IN0
a[2] => \logic:expand[7][8].IN0
a[2] => \logic:expand[8][9].IN0
a[3] => \logic:total[1][3].IN0
a[3] => \logic:expand[2][4].IN0
a[3] => \logic:expand[3][5].IN0
a[3] => \logic:expand[4][6].IN0
a[3] => \logic:expand[5][7].IN0
a[3] => \logic:expand[6][8].IN0
a[3] => \logic:expand[7][9].IN0
a[3] => \logic:expand[8][10].IN0
a[4] => \logic:total[1][4].IN0
a[4] => \logic:expand[2][5].IN0
a[4] => \logic:expand[3][6].IN0
a[4] => \logic:expand[4][7].IN0
a[4] => \logic:expand[5][8].IN0
a[4] => \logic:expand[6][9].IN0
a[4] => \logic:expand[7][10].IN0
a[4] => \logic:expand[8][11].IN0
a[5] => \logic:total[1][5].IN0
a[5] => \logic:expand[2][6].IN0
a[5] => \logic:expand[3][7].IN0
a[5] => \logic:expand[4][8].IN0
a[5] => \logic:expand[5][9].IN0
a[5] => \logic:expand[6][10].IN0
a[5] => \logic:expand[7][11].IN0
a[5] => \logic:expand[8][12].IN0
a[6] => \logic:total[1][6].IN0
a[6] => \logic:expand[2][7].IN0
a[6] => \logic:expand[3][8].IN0
a[6] => \logic:expand[4][9].IN0
a[6] => \logic:expand[5][10].IN0
a[6] => \logic:expand[6][11].IN0
a[6] => \logic:expand[7][12].IN0
a[6] => \logic:expand[8][13].IN0
a[7] => \logic:total[1][7].IN0
a[7] => \logic:expand[2][8].IN0
a[7] => \logic:expand[3][9].IN0
a[7] => \logic:expand[4][10].IN0
a[7] => \logic:expand[5][11].IN0
a[7] => \logic:expand[6][12].IN0
a[7] => \logic:expand[7][13].IN0
a[7] => \logic:expand[8][14].IN0
a[8] => \logic:total[1][8].IN0
a[8] => \logic:total[2][9].IN0
a[8] => \logic:total[3][10].IN0
a[8] => \logic:total[4][11].IN0
a[8] => \logic:total[5][12].IN0
a[8] => \logic:total[6][13].IN0
a[8] => \logic:total[7][14].IN0
a[8] => \logic:total[8][15].IN0
b[1] => \logic:total[8][1].IN1
b[1] => \logic:total[1][2].IN1
b[1] => \logic:total[1][3].IN1
b[1] => \logic:total[1][4].IN1
b[1] => \logic:total[1][5].IN1
b[1] => \logic:total[1][6].IN1
b[1] => \logic:total[1][7].IN1
b[1] => \logic:total[1][8].IN1
b[2] => \logic:expand[2][2].IN1
b[2] => \logic:expand[2][3].IN1
b[2] => \logic:expand[2][4].IN1
b[2] => \logic:expand[2][5].IN1
b[2] => \logic:expand[2][6].IN1
b[2] => \logic:expand[2][7].IN1
b[2] => \logic:expand[2][8].IN1
b[2] => \logic:total[2][9].IN1
b[3] => \logic:expand[3][3].IN1
b[3] => \logic:expand[3][4].IN1
b[3] => \logic:expand[3][5].IN1
b[3] => \logic:expand[3][6].IN1
b[3] => \logic:expand[3][7].IN1
b[3] => \logic:expand[3][8].IN1
b[3] => \logic:expand[3][9].IN1
b[3] => \logic:total[3][10].IN1
b[4] => \logic:expand[4][4].IN1
b[4] => \logic:expand[4][5].IN1
b[4] => \logic:expand[4][6].IN1
b[4] => \logic:expand[4][7].IN1
b[4] => \logic:expand[4][8].IN1
b[4] => \logic:expand[4][9].IN1
b[4] => \logic:expand[4][10].IN1
b[4] => \logic:total[4][11].IN1
b[5] => \logic:expand[5][5].IN1
b[5] => \logic:expand[5][6].IN1
b[5] => \logic:expand[5][7].IN1
b[5] => \logic:expand[5][8].IN1
b[5] => \logic:expand[5][9].IN1
b[5] => \logic:expand[5][10].IN1
b[5] => \logic:expand[5][11].IN1
b[5] => \logic:total[5][12].IN1
b[6] => \logic:expand[6][6].IN1
b[6] => \logic:expand[6][7].IN1
b[6] => \logic:expand[6][8].IN1
b[6] => \logic:expand[6][9].IN1
b[6] => \logic:expand[6][10].IN1
b[6] => \logic:expand[6][11].IN1
b[6] => \logic:expand[6][12].IN1
b[6] => \logic:total[6][13].IN1
b[7] => \logic:expand[7][7].IN1
b[7] => \logic:expand[7][8].IN1
b[7] => \logic:expand[7][9].IN1
b[7] => \logic:expand[7][10].IN1
b[7] => \logic:expand[7][11].IN1
b[7] => \logic:expand[7][12].IN1
b[7] => \logic:expand[7][13].IN1
b[7] => \logic:total[7][14].IN1
b[8] => \logic:expand[8][8].IN1
b[8] => \logic:expand[8][9].IN1
b[8] => \logic:expand[8][10].IN1
b[8] => \logic:expand[8][11].IN1
b[8] => \logic:expand[8][12].IN1
b[8] => \logic:expand[8][13].IN1
b[8] => \logic:expand[8][14].IN1
b[8] => \logic:total[8][15].IN1
c[1] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= reduce.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfmul:\g13:4:gf_mul1
a[1] => \logic:total[8][1].IN0
a[1] => \logic:expand[2][2].IN0
a[1] => \logic:expand[3][3].IN0
a[1] => \logic:expand[4][4].IN0
a[1] => \logic:expand[5][5].IN0
a[1] => \logic:expand[6][6].IN0
a[1] => \logic:expand[7][7].IN0
a[1] => \logic:expand[8][8].IN0
a[2] => \logic:total[1][2].IN0
a[2] => \logic:expand[2][3].IN0
a[2] => \logic:expand[3][4].IN0
a[2] => \logic:expand[4][5].IN0
a[2] => \logic:expand[5][6].IN0
a[2] => \logic:expand[6][7].IN0
a[2] => \logic:expand[7][8].IN0
a[2] => \logic:expand[8][9].IN0
a[3] => \logic:total[1][3].IN0
a[3] => \logic:expand[2][4].IN0
a[3] => \logic:expand[3][5].IN0
a[3] => \logic:expand[4][6].IN0
a[3] => \logic:expand[5][7].IN0
a[3] => \logic:expand[6][8].IN0
a[3] => \logic:expand[7][9].IN0
a[3] => \logic:expand[8][10].IN0
a[4] => \logic:total[1][4].IN0
a[4] => \logic:expand[2][5].IN0
a[4] => \logic:expand[3][6].IN0
a[4] => \logic:expand[4][7].IN0
a[4] => \logic:expand[5][8].IN0
a[4] => \logic:expand[6][9].IN0
a[4] => \logic:expand[7][10].IN0
a[4] => \logic:expand[8][11].IN0
a[5] => \logic:total[1][5].IN0
a[5] => \logic:expand[2][6].IN0
a[5] => \logic:expand[3][7].IN0
a[5] => \logic:expand[4][8].IN0
a[5] => \logic:expand[5][9].IN0
a[5] => \logic:expand[6][10].IN0
a[5] => \logic:expand[7][11].IN0
a[5] => \logic:expand[8][12].IN0
a[6] => \logic:total[1][6].IN0
a[6] => \logic:expand[2][7].IN0
a[6] => \logic:expand[3][8].IN0
a[6] => \logic:expand[4][9].IN0
a[6] => \logic:expand[5][10].IN0
a[6] => \logic:expand[6][11].IN0
a[6] => \logic:expand[7][12].IN0
a[6] => \logic:expand[8][13].IN0
a[7] => \logic:total[1][7].IN0
a[7] => \logic:expand[2][8].IN0
a[7] => \logic:expand[3][9].IN0
a[7] => \logic:expand[4][10].IN0
a[7] => \logic:expand[5][11].IN0
a[7] => \logic:expand[6][12].IN0
a[7] => \logic:expand[7][13].IN0
a[7] => \logic:expand[8][14].IN0
a[8] => \logic:total[1][8].IN0
a[8] => \logic:total[2][9].IN0
a[8] => \logic:total[3][10].IN0
a[8] => \logic:total[4][11].IN0
a[8] => \logic:total[5][12].IN0
a[8] => \logic:total[6][13].IN0
a[8] => \logic:total[7][14].IN0
a[8] => \logic:total[8][15].IN0
b[1] => \logic:total[8][1].IN1
b[1] => \logic:total[1][2].IN1
b[1] => \logic:total[1][3].IN1
b[1] => \logic:total[1][4].IN1
b[1] => \logic:total[1][5].IN1
b[1] => \logic:total[1][6].IN1
b[1] => \logic:total[1][7].IN1
b[1] => \logic:total[1][8].IN1
b[2] => \logic:expand[2][2].IN1
b[2] => \logic:expand[2][3].IN1
b[2] => \logic:expand[2][4].IN1
b[2] => \logic:expand[2][5].IN1
b[2] => \logic:expand[2][6].IN1
b[2] => \logic:expand[2][7].IN1
b[2] => \logic:expand[2][8].IN1
b[2] => \logic:total[2][9].IN1
b[3] => \logic:expand[3][3].IN1
b[3] => \logic:expand[3][4].IN1
b[3] => \logic:expand[3][5].IN1
b[3] => \logic:expand[3][6].IN1
b[3] => \logic:expand[3][7].IN1
b[3] => \logic:expand[3][8].IN1
b[3] => \logic:expand[3][9].IN1
b[3] => \logic:total[3][10].IN1
b[4] => \logic:expand[4][4].IN1
b[4] => \logic:expand[4][5].IN1
b[4] => \logic:expand[4][6].IN1
b[4] => \logic:expand[4][7].IN1
b[4] => \logic:expand[4][8].IN1
b[4] => \logic:expand[4][9].IN1
b[4] => \logic:expand[4][10].IN1
b[4] => \logic:total[4][11].IN1
b[5] => \logic:expand[5][5].IN1
b[5] => \logic:expand[5][6].IN1
b[5] => \logic:expand[5][7].IN1
b[5] => \logic:expand[5][8].IN1
b[5] => \logic:expand[5][9].IN1
b[5] => \logic:expand[5][10].IN1
b[5] => \logic:expand[5][11].IN1
b[5] => \logic:total[5][12].IN1
b[6] => \logic:expand[6][6].IN1
b[6] => \logic:expand[6][7].IN1
b[6] => \logic:expand[6][8].IN1
b[6] => \logic:expand[6][9].IN1
b[6] => \logic:expand[6][10].IN1
b[6] => \logic:expand[6][11].IN1
b[6] => \logic:expand[6][12].IN1
b[6] => \logic:total[6][13].IN1
b[7] => \logic:expand[7][7].IN1
b[7] => \logic:expand[7][8].IN1
b[7] => \logic:expand[7][9].IN1
b[7] => \logic:expand[7][10].IN1
b[7] => \logic:expand[7][11].IN1
b[7] => \logic:expand[7][12].IN1
b[7] => \logic:expand[7][13].IN1
b[7] => \logic:total[7][14].IN1
b[8] => \logic:expand[8][8].IN1
b[8] => \logic:expand[8][9].IN1
b[8] => \logic:expand[8][10].IN1
b[8] => \logic:expand[8][11].IN1
b[8] => \logic:expand[8][12].IN1
b[8] => \logic:expand[8][13].IN1
b[8] => \logic:expand[8][14].IN1
b[8] => \logic:total[8][15].IN1
c[1] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= reduce.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfdiv:gf_div1
clk => altsyncram:rom.clock0
clk => b_q[1].CLK
clk => b_q[2].CLK
clk => b_q[3].CLK
clk => b_q[4].CLK
clk => b_q[5].CLK
clk => b_q[6].CLK
clk => b_q[7].CLK
clk => b_q[8].CLK
ena_one => altsyncram:rom.clocken0
ena_two => b_q[8].ENA
ena_two => b_q[7].ENA
ena_two => b_q[6].ENA
ena_two => b_q[5].ENA
ena_two => b_q[4].ENA
ena_two => b_q[3].ENA
ena_two => b_q[2].ENA
ena_two => b_q[1].ENA
reset => b_q[1].ACLR
reset => b_q[2].ACLR
reset => b_q[3].ACLR
reset => b_q[4].ACLR
reset => b_q[5].ACLR
reset => b_q[6].ACLR
reset => b_q[7].ACLR
reset => b_q[8].ACLR
a[1] => auk_rs_gfmul:gf_mul.a[1]
a[2] => auk_rs_gfmul:gf_mul.a[2]
a[3] => auk_rs_gfmul:gf_mul.a[3]
a[4] => auk_rs_gfmul:gf_mul.a[4]
a[5] => auk_rs_gfmul:gf_mul.a[5]
a[6] => auk_rs_gfmul:gf_mul.a[6]
a[7] => auk_rs_gfmul:gf_mul.a[7]
a[8] => auk_rs_gfmul:gf_mul.a[8]
d[1] => altsyncram:rom.address_a[0]
d[2] => altsyncram:rom.address_a[1]
d[3] => altsyncram:rom.address_a[2]
d[4] => altsyncram:rom.address_a[3]
d[5] => altsyncram:rom.address_a[4]
d[6] => altsyncram:rom.address_a[5]
d[7] => altsyncram:rom.address_a[6]
d[8] => altsyncram:rom.address_a[7]
c[1] <= auk_rs_gfmul:gf_mul.c[1]
c[2] <= auk_rs_gfmul:gf_mul.c[2]
c[3] <= auk_rs_gfmul:gf_mul.c[3]
c[4] <= auk_rs_gfmul:gf_mul.c[4]
c[5] <= auk_rs_gfmul:gf_mul.c[5]
c[6] <= auk_rs_gfmul:gf_mul.c[6]
c[7] <= auk_rs_gfmul:gf_mul.c[7]
c[8] <= auk_rs_gfmul:gf_mul.c[8]


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfdiv:gf_div1|altsyncram:rom
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hio3:auto_generated.address_a[0]
address_a[1] => altsyncram_hio3:auto_generated.address_a[1]
address_a[2] => altsyncram_hio3:auto_generated.address_a[2]
address_a[3] => altsyncram_hio3:auto_generated.address_a[3]
address_a[4] => altsyncram_hio3:auto_generated.address_a[4]
address_a[5] => altsyncram_hio3:auto_generated.address_a[5]
address_a[6] => altsyncram_hio3:auto_generated.address_a[6]
address_a[7] => altsyncram_hio3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hio3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_hio3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hio3:auto_generated.q_a[0]
q_a[1] <= altsyncram_hio3:auto_generated.q_a[1]
q_a[2] <= altsyncram_hio3:auto_generated.q_a[2]
q_a[3] <= altsyncram_hio3:auto_generated.q_a[3]
q_a[4] <= altsyncram_hio3:auto_generated.q_a[4]
q_a[5] <= altsyncram_hio3:auto_generated.q_a[5]
q_a[6] <= altsyncram_hio3:auto_generated.q_a[6]
q_a[7] <= altsyncram_hio3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfdiv:gf_div1|altsyncram:rom|altsyncram_hio3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_bms_atl:\key_half:key|auk_rs_gfdiv:gf_div1|auk_rs_gfmul:gf_mul
a[1] => \logic:total[8][1].IN0
a[1] => \logic:expand[2][2].IN0
a[1] => \logic:expand[3][3].IN0
a[1] => \logic:expand[4][4].IN0
a[1] => \logic:expand[5][5].IN0
a[1] => \logic:expand[6][6].IN0
a[1] => \logic:expand[7][7].IN0
a[1] => \logic:expand[8][8].IN0
a[2] => \logic:total[1][2].IN0
a[2] => \logic:expand[2][3].IN0
a[2] => \logic:expand[3][4].IN0
a[2] => \logic:expand[4][5].IN0
a[2] => \logic:expand[5][6].IN0
a[2] => \logic:expand[6][7].IN0
a[2] => \logic:expand[7][8].IN0
a[2] => \logic:expand[8][9].IN0
a[3] => \logic:total[1][3].IN0
a[3] => \logic:expand[2][4].IN0
a[3] => \logic:expand[3][5].IN0
a[3] => \logic:expand[4][6].IN0
a[3] => \logic:expand[5][7].IN0
a[3] => \logic:expand[6][8].IN0
a[3] => \logic:expand[7][9].IN0
a[3] => \logic:expand[8][10].IN0
a[4] => \logic:total[1][4].IN0
a[4] => \logic:expand[2][5].IN0
a[4] => \logic:expand[3][6].IN0
a[4] => \logic:expand[4][7].IN0
a[4] => \logic:expand[5][8].IN0
a[4] => \logic:expand[6][9].IN0
a[4] => \logic:expand[7][10].IN0
a[4] => \logic:expand[8][11].IN0
a[5] => \logic:total[1][5].IN0
a[5] => \logic:expand[2][6].IN0
a[5] => \logic:expand[3][7].IN0
a[5] => \logic:expand[4][8].IN0
a[5] => \logic:expand[5][9].IN0
a[5] => \logic:expand[6][10].IN0
a[5] => \logic:expand[7][11].IN0
a[5] => \logic:expand[8][12].IN0
a[6] => \logic:total[1][6].IN0
a[6] => \logic:expand[2][7].IN0
a[6] => \logic:expand[3][8].IN0
a[6] => \logic:expand[4][9].IN0
a[6] => \logic:expand[5][10].IN0
a[6] => \logic:expand[6][11].IN0
a[6] => \logic:expand[7][12].IN0
a[6] => \logic:expand[8][13].IN0
a[7] => \logic:total[1][7].IN0
a[7] => \logic:expand[2][8].IN0
a[7] => \logic:expand[3][9].IN0
a[7] => \logic:expand[4][10].IN0
a[7] => \logic:expand[5][11].IN0
a[7] => \logic:expand[6][12].IN0
a[7] => \logic:expand[7][13].IN0
a[7] => \logic:expand[8][14].IN0
a[8] => \logic:total[1][8].IN0
a[8] => \logic:total[2][9].IN0
a[8] => \logic:total[3][10].IN0
a[8] => \logic:total[4][11].IN0
a[8] => \logic:total[5][12].IN0
a[8] => \logic:total[6][13].IN0
a[8] => \logic:total[7][14].IN0
a[8] => \logic:total[8][15].IN0
b[1] => \logic:total[8][1].IN1
b[1] => \logic:total[1][2].IN1
b[1] => \logic:total[1][3].IN1
b[1] => \logic:total[1][4].IN1
b[1] => \logic:total[1][5].IN1
b[1] => \logic:total[1][6].IN1
b[1] => \logic:total[1][7].IN1
b[1] => \logic:total[1][8].IN1
b[2] => \logic:expand[2][2].IN1
b[2] => \logic:expand[2][3].IN1
b[2] => \logic:expand[2][4].IN1
b[2] => \logic:expand[2][5].IN1
b[2] => \logic:expand[2][6].IN1
b[2] => \logic:expand[2][7].IN1
b[2] => \logic:expand[2][8].IN1
b[2] => \logic:total[2][9].IN1
b[3] => \logic:expand[3][3].IN1
b[3] => \logic:expand[3][4].IN1
b[3] => \logic:expand[3][5].IN1
b[3] => \logic:expand[3][6].IN1
b[3] => \logic:expand[3][7].IN1
b[3] => \logic:expand[3][8].IN1
b[3] => \logic:expand[3][9].IN1
b[3] => \logic:total[3][10].IN1
b[4] => \logic:expand[4][4].IN1
b[4] => \logic:expand[4][5].IN1
b[4] => \logic:expand[4][6].IN1
b[4] => \logic:expand[4][7].IN1
b[4] => \logic:expand[4][8].IN1
b[4] => \logic:expand[4][9].IN1
b[4] => \logic:expand[4][10].IN1
b[4] => \logic:total[4][11].IN1
b[5] => \logic:expand[5][5].IN1
b[5] => \logic:expand[5][6].IN1
b[5] => \logic:expand[5][7].IN1
b[5] => \logic:expand[5][8].IN1
b[5] => \logic:expand[5][9].IN1
b[5] => \logic:expand[5][10].IN1
b[5] => \logic:expand[5][11].IN1
b[5] => \logic:total[5][12].IN1
b[6] => \logic:expand[6][6].IN1
b[6] => \logic:expand[6][7].IN1
b[6] => \logic:expand[6][8].IN1
b[6] => \logic:expand[6][9].IN1
b[6] => \logic:expand[6][10].IN1
b[6] => \logic:expand[6][11].IN1
b[6] => \logic:expand[6][12].IN1
b[6] => \logic:total[6][13].IN1
b[7] => \logic:expand[7][7].IN1
b[7] => \logic:expand[7][8].IN1
b[7] => \logic:expand[7][9].IN1
b[7] => \logic:expand[7][10].IN1
b[7] => \logic:expand[7][11].IN1
b[7] => \logic:expand[7][12].IN1
b[7] => \logic:expand[7][13].IN1
b[7] => \logic:total[7][14].IN1
b[8] => \logic:expand[8][8].IN1
b[8] => \logic:expand[8][9].IN1
b[8] => \logic:expand[8][10].IN1
b[8] => \logic:expand[8][11].IN1
b[8] => \logic:expand[8][12].IN1
b[8] => \logic:expand[8][13].IN1
b[8] => \logic:expand[8][14].IN1
b[8] => \logic:total[8][15].IN1
c[1] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= reduce.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr
clk => auk_rs_gfdiv:gf_div.clk
clk => divfield_q[1].CLK
clk => divfield_q[2].CLK
clk => divfield_q[3].CLK
clk => divfield_q[4].CLK
clk => divfield_q[5].CLK
clk => divfield_q[6].CLK
clk => divfield_q[7].CLK
clk => divfield_q[8].CLK
clk => drvadder_shunt[1].CLK
clk => drvadder_shunt[2].CLK
clk => drvadder_shunt[3].CLK
clk => drvadder_shunt[4].CLK
clk => drvadder_shunt[5].CLK
clk => drvadder_shunt[6].CLK
clk => drvadder_shunt[7].CLK
clk => drvadder_shunt[8].CLK
clk => omadder_shunt[1].CLK
clk => omadder_shunt[2].CLK
clk => omadder_shunt[3].CLK
clk => omadder_shunt[4].CLK
clk => omadder_shunt[5].CLK
clk => omadder_shunt[6].CLK
clk => omadder_shunt[7].CLK
clk => omadder_shunt[8].CLK
clk => omadder_q[1].CLK
clk => omadder_q[2].CLK
clk => omadder_q[3].CLK
clk => omadder_q[4].CLK
clk => omadder_q[5].CLK
clk => omadder_q[6].CLK
clk => omadder_q[7].CLK
clk => omadder_q[8].CLK
clk => delom_q[1].CLK
clk => delom_q[2].CLK
clk => delom_q[3].CLK
clk => delom_q[4].CLK
clk => delom_q[5].CLK
clk => delom_q[6].CLK
clk => delom_q[7].CLK
clk => delom_q[8].CLK
clk => omreg_q[7][1].CLK
clk => omreg_q[7][2].CLK
clk => omreg_q[7][3].CLK
clk => omreg_q[7][4].CLK
clk => omreg_q[7][5].CLK
clk => omreg_q[7][6].CLK
clk => omreg_q[7][7].CLK
clk => omreg_q[7][8].CLK
clk => omreg_q[6][1].CLK
clk => omreg_q[6][2].CLK
clk => omreg_q[6][3].CLK
clk => omreg_q[6][4].CLK
clk => omreg_q[6][5].CLK
clk => omreg_q[6][6].CLK
clk => omreg_q[6][7].CLK
clk => omreg_q[6][8].CLK
clk => omreg_q[5][1].CLK
clk => omreg_q[5][2].CLK
clk => omreg_q[5][3].CLK
clk => omreg_q[5][4].CLK
clk => omreg_q[5][5].CLK
clk => omreg_q[5][6].CLK
clk => omreg_q[5][7].CLK
clk => omreg_q[5][8].CLK
clk => omreg_q[4][1].CLK
clk => omreg_q[4][2].CLK
clk => omreg_q[4][3].CLK
clk => omreg_q[4][4].CLK
clk => omreg_q[4][5].CLK
clk => omreg_q[4][6].CLK
clk => omreg_q[4][7].CLK
clk => omreg_q[4][8].CLK
clk => omreg_q[3][1].CLK
clk => omreg_q[3][2].CLK
clk => omreg_q[3][3].CLK
clk => omreg_q[3][4].CLK
clk => omreg_q[3][5].CLK
clk => omreg_q[3][6].CLK
clk => omreg_q[3][7].CLK
clk => omreg_q[3][8].CLK
clk => omreg_q[2][1].CLK
clk => omreg_q[2][2].CLK
clk => omreg_q[2][3].CLK
clk => omreg_q[2][4].CLK
clk => omreg_q[2][5].CLK
clk => omreg_q[2][6].CLK
clk => omreg_q[2][7].CLK
clk => omreg_q[2][8].CLK
clk => omreg_q[1][1].CLK
clk => omreg_q[1][2].CLK
clk => omreg_q[1][3].CLK
clk => omreg_q[1][4].CLK
clk => omreg_q[1][5].CLK
clk => omreg_q[1][6].CLK
clk => omreg_q[1][7].CLK
clk => omreg_q[1][8].CLK
clk => omega_one[1].CLK
clk => omega_one[2].CLK
clk => omega_one[3].CLK
clk => omega_one[4].CLK
clk => omega_one[5].CLK
clk => omega_one[6].CLK
clk => omega_one[7].CLK
clk => omega_one[8].CLK
clk => polyz_shunt.CLK
clk => polyzero_del[1].CLK
clk => polyzero_del[2].CLK
clk => polyzero_del[3].CLK
clk => reg_q[8][1].CLK
clk => reg_q[8][2].CLK
clk => reg_q[8][3].CLK
clk => reg_q[8][4].CLK
clk => reg_q[8][5].CLK
clk => reg_q[8][6].CLK
clk => reg_q[8][7].CLK
clk => reg_q[8][8].CLK
clk => reg_q[7][1].CLK
clk => reg_q[7][2].CLK
clk => reg_q[7][3].CLK
clk => reg_q[7][4].CLK
clk => reg_q[7][5].CLK
clk => reg_q[7][6].CLK
clk => reg_q[7][7].CLK
clk => reg_q[7][8].CLK
clk => reg_q[6][1].CLK
clk => reg_q[6][2].CLK
clk => reg_q[6][3].CLK
clk => reg_q[6][4].CLK
clk => reg_q[6][5].CLK
clk => reg_q[6][6].CLK
clk => reg_q[6][7].CLK
clk => reg_q[6][8].CLK
clk => reg_q[5][1].CLK
clk => reg_q[5][2].CLK
clk => reg_q[5][3].CLK
clk => reg_q[5][4].CLK
clk => reg_q[5][5].CLK
clk => reg_q[5][6].CLK
clk => reg_q[5][7].CLK
clk => reg_q[5][8].CLK
clk => reg_q[4][1].CLK
clk => reg_q[4][2].CLK
clk => reg_q[4][3].CLK
clk => reg_q[4][4].CLK
clk => reg_q[4][5].CLK
clk => reg_q[4][6].CLK
clk => reg_q[4][7].CLK
clk => reg_q[4][8].CLK
clk => reg_q[3][1].CLK
clk => reg_q[3][2].CLK
clk => reg_q[3][3].CLK
clk => reg_q[3][4].CLK
clk => reg_q[3][5].CLK
clk => reg_q[3][6].CLK
clk => reg_q[3][7].CLK
clk => reg_q[3][8].CLK
clk => reg_q[2][1].CLK
clk => reg_q[2][2].CLK
clk => reg_q[2][3].CLK
clk => reg_q[2][4].CLK
clk => reg_q[2][5].CLK
clk => reg_q[2][6].CLK
clk => reg_q[2][7].CLK
clk => reg_q[2][8].CLK
clk => reg_q[1][1].CLK
clk => reg_q[1][2].CLK
clk => reg_q[1][3].CLK
clk => reg_q[1][4].CLK
clk => reg_q[1][5].CLK
clk => reg_q[1][6].CLK
clk => reg_q[1][7].CLK
clk => reg_q[1][8].CLK
clk => load_chn_q_tail.CLK
ena => load_chn_reg.IN1
ena => clk_reg.IN1
ena => auk_rs_gfdiv:gf_div.ena_one
ena => auk_rs_gfdiv:gf_div.ena_two
ena => load_chn_reg.IN0
ena => divfield_q[1].ENA
ena => polyzero_del[3].ENA
ena => polyzero_del[2].ENA
ena => polyzero_del[1].ENA
ena => delom_q[8].ENA
ena => delom_q[7].ENA
ena => delom_q[6].ENA
ena => delom_q[5].ENA
ena => delom_q[4].ENA
ena => delom_q[3].ENA
ena => delom_q[2].ENA
ena => delom_q[1].ENA
ena => omadder_q[8].ENA
ena => omadder_q[7].ENA
ena => omadder_q[6].ENA
ena => omadder_q[5].ENA
ena => omadder_q[4].ENA
ena => omadder_q[3].ENA
ena => omadder_q[2].ENA
ena => omadder_q[1].ENA
ena => divfield_q[8].ENA
ena => divfield_q[7].ENA
ena => divfield_q[6].ENA
ena => divfield_q[5].ENA
ena => divfield_q[4].ENA
ena => divfield_q[3].ENA
ena => divfield_q[2].ENA
reset => auk_rs_gfdiv:gf_div.reset
reset => divfield_q[1].ACLR
reset => divfield_q[2].ACLR
reset => divfield_q[3].ACLR
reset => divfield_q[4].ACLR
reset => divfield_q[5].ACLR
reset => divfield_q[6].ACLR
reset => divfield_q[7].ACLR
reset => divfield_q[8].ACLR
reset => drvadder_shunt[1].ACLR
reset => drvadder_shunt[2].ACLR
reset => drvadder_shunt[3].ACLR
reset => drvadder_shunt[4].ACLR
reset => drvadder_shunt[5].ACLR
reset => drvadder_shunt[6].ACLR
reset => drvadder_shunt[7].ACLR
reset => drvadder_shunt[8].ACLR
reset => omadder_shunt[1].ACLR
reset => omadder_shunt[2].ACLR
reset => omadder_shunt[3].ACLR
reset => omadder_shunt[4].ACLR
reset => omadder_shunt[5].ACLR
reset => omadder_shunt[6].ACLR
reset => omadder_shunt[7].ACLR
reset => omadder_shunt[8].ACLR
reset => omadder_q[1].ACLR
reset => omadder_q[2].ACLR
reset => omadder_q[3].ACLR
reset => omadder_q[4].ACLR
reset => omadder_q[5].ACLR
reset => omadder_q[6].ACLR
reset => omadder_q[7].ACLR
reset => omadder_q[8].ACLR
reset => delom_q[1].ACLR
reset => delom_q[2].ACLR
reset => delom_q[3].ACLR
reset => delom_q[4].ACLR
reset => delom_q[5].ACLR
reset => delom_q[6].ACLR
reset => delom_q[7].ACLR
reset => delom_q[8].ACLR
reset => omreg_q[7][1].ACLR
reset => omreg_q[7][2].ACLR
reset => omreg_q[7][3].ACLR
reset => omreg_q[7][4].ACLR
reset => omreg_q[7][5].ACLR
reset => omreg_q[7][6].ACLR
reset => omreg_q[7][7].ACLR
reset => omreg_q[7][8].ACLR
reset => omreg_q[6][1].ACLR
reset => omreg_q[6][2].ACLR
reset => omreg_q[6][3].ACLR
reset => omreg_q[6][4].ACLR
reset => omreg_q[6][5].ACLR
reset => omreg_q[6][6].ACLR
reset => omreg_q[6][7].ACLR
reset => omreg_q[6][8].ACLR
reset => omreg_q[5][1].ACLR
reset => omreg_q[5][2].ACLR
reset => omreg_q[5][3].ACLR
reset => omreg_q[5][4].ACLR
reset => omreg_q[5][5].ACLR
reset => omreg_q[5][6].ACLR
reset => omreg_q[5][7].ACLR
reset => omreg_q[5][8].ACLR
reset => omreg_q[4][1].ACLR
reset => omreg_q[4][2].ACLR
reset => omreg_q[4][3].ACLR
reset => omreg_q[4][4].ACLR
reset => omreg_q[4][5].ACLR
reset => omreg_q[4][6].ACLR
reset => omreg_q[4][7].ACLR
reset => omreg_q[4][8].ACLR
reset => omreg_q[3][1].ACLR
reset => omreg_q[3][2].ACLR
reset => omreg_q[3][3].ACLR
reset => omreg_q[3][4].ACLR
reset => omreg_q[3][5].ACLR
reset => omreg_q[3][6].ACLR
reset => omreg_q[3][7].ACLR
reset => omreg_q[3][8].ACLR
reset => omreg_q[2][1].ACLR
reset => omreg_q[2][2].ACLR
reset => omreg_q[2][3].ACLR
reset => omreg_q[2][4].ACLR
reset => omreg_q[2][5].ACLR
reset => omreg_q[2][6].ACLR
reset => omreg_q[2][7].ACLR
reset => omreg_q[2][8].ACLR
reset => omreg_q[1][1].ACLR
reset => omreg_q[1][2].ACLR
reset => omreg_q[1][3].ACLR
reset => omreg_q[1][4].ACLR
reset => omreg_q[1][5].ACLR
reset => omreg_q[1][6].ACLR
reset => omreg_q[1][7].ACLR
reset => omreg_q[1][8].ACLR
reset => omega_one[1].ACLR
reset => omega_one[2].ACLR
reset => omega_one[3].ACLR
reset => omega_one[4].ACLR
reset => omega_one[5].ACLR
reset => omega_one[6].ACLR
reset => omega_one[7].ACLR
reset => omega_one[8].ACLR
reset => polyz_shunt.ACLR
reset => polyzero_del[1].ACLR
reset => polyzero_del[2].ACLR
reset => polyzero_del[3].ACLR
reset => reg_q[8][1].ACLR
reset => reg_q[8][2].ACLR
reset => reg_q[8][3].ACLR
reset => reg_q[8][4].ACLR
reset => reg_q[8][5].ACLR
reset => reg_q[8][6].ACLR
reset => reg_q[8][7].ACLR
reset => reg_q[8][8].ACLR
reset => reg_q[7][1].ACLR
reset => reg_q[7][2].ACLR
reset => reg_q[7][3].ACLR
reset => reg_q[7][4].ACLR
reset => reg_q[7][5].ACLR
reset => reg_q[7][6].ACLR
reset => reg_q[7][7].ACLR
reset => reg_q[7][8].ACLR
reset => reg_q[6][1].ACLR
reset => reg_q[6][2].ACLR
reset => reg_q[6][3].ACLR
reset => reg_q[6][4].ACLR
reset => reg_q[6][5].ACLR
reset => reg_q[6][6].ACLR
reset => reg_q[6][7].ACLR
reset => reg_q[6][8].ACLR
reset => reg_q[5][1].ACLR
reset => reg_q[5][2].ACLR
reset => reg_q[5][3].ACLR
reset => reg_q[5][4].ACLR
reset => reg_q[5][5].ACLR
reset => reg_q[5][6].ACLR
reset => reg_q[5][7].ACLR
reset => reg_q[5][8].ACLR
reset => reg_q[4][1].ACLR
reset => reg_q[4][2].ACLR
reset => reg_q[4][3].ACLR
reset => reg_q[4][4].ACLR
reset => reg_q[4][5].ACLR
reset => reg_q[4][6].ACLR
reset => reg_q[4][7].ACLR
reset => reg_q[4][8].ACLR
reset => reg_q[3][1].ACLR
reset => reg_q[3][2].ACLR
reset => reg_q[3][3].ACLR
reset => reg_q[3][4].ACLR
reset => reg_q[3][5].ACLR
reset => reg_q[3][6].ACLR
reset => reg_q[3][7].ACLR
reset => reg_q[3][8].ACLR
reset => reg_q[2][1].ACLR
reset => reg_q[2][2].ACLR
reset => reg_q[2][3].ACLR
reset => reg_q[2][4].ACLR
reset => reg_q[2][5].ACLR
reset => reg_q[2][6].ACLR
reset => reg_q[2][7].ACLR
reset => reg_q[2][8].ACLR
reset => reg_q[1][1].ACLR
reset => reg_q[1][2].ACLR
reset => reg_q[1][3].ACLR
reset => reg_q[1][4].ACLR
reset => reg_q[1][5].ACLR
reset => reg_q[1][6].ACLR
reset => reg_q[1][7].ACLR
reset => reg_q[1][8].ACLR
reset => load_chn_q_tail.ACLR
load_chn => load_chn_reg.IN1
load_chn => start.IN1
bd[1][1] => reg_d.IN1
bd[1][2] => reg_d.IN1
bd[1][3] => reg_d.IN1
bd[1][4] => reg_d.IN1
bd[1][5] => reg_d.IN1
bd[1][6] => reg_d.IN1
bd[1][7] => reg_d.IN1
bd[1][8] => reg_d.IN1
bd[1][9] => ~NO_FANOUT~
bd[1][10] => ~NO_FANOUT~
bd[1][11] => ~NO_FANOUT~
bd[1][12] => ~NO_FANOUT~
bd[2][1] => reg_d.IN1
bd[2][2] => reg_d.IN1
bd[2][3] => reg_d.IN1
bd[2][4] => reg_d.IN1
bd[2][5] => reg_d.IN1
bd[2][6] => reg_d.IN1
bd[2][7] => reg_d.IN1
bd[2][8] => reg_d.IN1
bd[2][9] => ~NO_FANOUT~
bd[2][10] => ~NO_FANOUT~
bd[2][11] => ~NO_FANOUT~
bd[2][12] => ~NO_FANOUT~
bd[3][1] => reg_d.IN1
bd[3][2] => reg_d.IN1
bd[3][3] => reg_d.IN1
bd[3][4] => reg_d.IN1
bd[3][5] => reg_d.IN1
bd[3][6] => reg_d.IN1
bd[3][7] => reg_d.IN1
bd[3][8] => reg_d.IN1
bd[3][9] => ~NO_FANOUT~
bd[3][10] => ~NO_FANOUT~
bd[3][11] => ~NO_FANOUT~
bd[3][12] => ~NO_FANOUT~
bd[4][1] => reg_d.IN1
bd[4][2] => reg_d.IN1
bd[4][3] => reg_d.IN1
bd[4][4] => reg_d.IN1
bd[4][5] => reg_d.IN1
bd[4][6] => reg_d.IN1
bd[4][7] => reg_d.IN1
bd[4][8] => reg_d.IN1
bd[4][9] => ~NO_FANOUT~
bd[4][10] => ~NO_FANOUT~
bd[4][11] => ~NO_FANOUT~
bd[4][12] => ~NO_FANOUT~
bd[5][1] => reg_d.IN1
bd[5][2] => reg_d.IN1
bd[5][3] => reg_d.IN1
bd[5][4] => reg_d.IN1
bd[5][5] => reg_d.IN1
bd[5][6] => reg_d.IN1
bd[5][7] => reg_d.IN1
bd[5][8] => reg_d.IN1
bd[5][9] => ~NO_FANOUT~
bd[5][10] => ~NO_FANOUT~
bd[5][11] => ~NO_FANOUT~
bd[5][12] => ~NO_FANOUT~
bd[6][1] => reg_d.IN1
bd[6][2] => reg_d.IN1
bd[6][3] => reg_d.IN1
bd[6][4] => reg_d.IN1
bd[6][5] => reg_d.IN1
bd[6][6] => reg_d.IN1
bd[6][7] => reg_d.IN1
bd[6][8] => reg_d.IN1
bd[6][9] => ~NO_FANOUT~
bd[6][10] => ~NO_FANOUT~
bd[6][11] => ~NO_FANOUT~
bd[6][12] => ~NO_FANOUT~
bd[7][1] => reg_d.IN1
bd[7][2] => reg_d.IN1
bd[7][3] => reg_d.IN1
bd[7][4] => reg_d.IN1
bd[7][5] => reg_d.IN1
bd[7][6] => reg_d.IN1
bd[7][7] => reg_d.IN1
bd[7][8] => reg_d.IN1
bd[7][9] => ~NO_FANOUT~
bd[7][10] => ~NO_FANOUT~
bd[7][11] => ~NO_FANOUT~
bd[7][12] => ~NO_FANOUT~
bd[8][1] => reg_d.IN1
bd[8][2] => reg_d.IN1
bd[8][3] => reg_d.IN1
bd[8][4] => reg_d.IN1
bd[8][5] => reg_d.IN1
bd[8][6] => reg_d.IN1
bd[8][7] => reg_d.IN1
bd[8][8] => reg_d.IN1
bd[8][9] => ~NO_FANOUT~
bd[8][10] => ~NO_FANOUT~
bd[8][11] => ~NO_FANOUT~
bd[8][12] => ~NO_FANOUT~
omega[1][1] => omega_one[1].DATAIN
omega[1][2] => omega_one[2].DATAIN
omega[1][3] => omega_one[3].DATAIN
omega[1][4] => omega_one[4].DATAIN
omega[1][5] => omega_one[5].DATAIN
omega[1][6] => omega_one[6].DATAIN
omega[1][7] => omega_one[7].DATAIN
omega[1][8] => omega_one[8].DATAIN
omega[1][9] => ~NO_FANOUT~
omega[1][10] => ~NO_FANOUT~
omega[1][11] => ~NO_FANOUT~
omega[1][12] => ~NO_FANOUT~
omega[2][1] => omreg_d.IN1
omega[2][2] => omreg_d.IN1
omega[2][3] => omreg_d.IN1
omega[2][4] => omreg_d.IN1
omega[2][5] => omreg_d.IN1
omega[2][6] => omreg_d.IN1
omega[2][7] => omreg_d.IN1
omega[2][8] => omreg_d.IN1
omega[2][9] => ~NO_FANOUT~
omega[2][10] => ~NO_FANOUT~
omega[2][11] => ~NO_FANOUT~
omega[2][12] => ~NO_FANOUT~
omega[3][1] => omreg_d.IN1
omega[3][2] => omreg_d.IN1
omega[3][3] => omreg_d.IN1
omega[3][4] => omreg_d.IN1
omega[3][5] => omreg_d.IN1
omega[3][6] => omreg_d.IN1
omega[3][7] => omreg_d.IN1
omega[3][8] => omreg_d.IN1
omega[3][9] => ~NO_FANOUT~
omega[3][10] => ~NO_FANOUT~
omega[3][11] => ~NO_FANOUT~
omega[3][12] => ~NO_FANOUT~
omega[4][1] => omreg_d.IN1
omega[4][2] => omreg_d.IN1
omega[4][3] => omreg_d.IN1
omega[4][4] => omreg_d.IN1
omega[4][5] => omreg_d.IN1
omega[4][6] => omreg_d.IN1
omega[4][7] => omreg_d.IN1
omega[4][8] => omreg_d.IN1
omega[4][9] => ~NO_FANOUT~
omega[4][10] => ~NO_FANOUT~
omega[4][11] => ~NO_FANOUT~
omega[4][12] => ~NO_FANOUT~
omega[5][1] => omreg_d.IN1
omega[5][2] => omreg_d.IN1
omega[5][3] => omreg_d.IN1
omega[5][4] => omreg_d.IN1
omega[5][5] => omreg_d.IN1
omega[5][6] => omreg_d.IN1
omega[5][7] => omreg_d.IN1
omega[5][8] => omreg_d.IN1
omega[5][9] => ~NO_FANOUT~
omega[5][10] => ~NO_FANOUT~
omega[5][11] => ~NO_FANOUT~
omega[5][12] => ~NO_FANOUT~
omega[6][1] => omreg_d.IN1
omega[6][2] => omreg_d.IN1
omega[6][3] => omreg_d.IN1
omega[6][4] => omreg_d.IN1
omega[6][5] => omreg_d.IN1
omega[6][6] => omreg_d.IN1
omega[6][7] => omreg_d.IN1
omega[6][8] => omreg_d.IN1
omega[6][9] => ~NO_FANOUT~
omega[6][10] => ~NO_FANOUT~
omega[6][11] => ~NO_FANOUT~
omega[6][12] => ~NO_FANOUT~
omega[7][1] => omreg_d.IN1
omega[7][2] => omreg_d.IN1
omega[7][3] => omreg_d.IN1
omega[7][4] => omreg_d.IN1
omega[7][5] => omreg_d.IN1
omega[7][6] => omreg_d.IN1
omega[7][7] => omreg_d.IN1
omega[7][8] => omreg_d.IN1
omega[7][9] => ~NO_FANOUT~
omega[7][10] => ~NO_FANOUT~
omega[7][11] => ~NO_FANOUT~
omega[7][12] => ~NO_FANOUT~
omega[8][1] => omreg_d.IN1
omega[8][2] => omreg_d.IN1
omega[8][3] => omreg_d.IN1
omega[8][4] => omreg_d.IN1
omega[8][5] => omreg_d.IN1
omega[8][6] => omreg_d.IN1
omega[8][7] => omreg_d.IN1
omega[8][8] => omreg_d.IN1
omega[8][9] => ~NO_FANOUT~
omega[8][10] => ~NO_FANOUT~
omega[8][11] => ~NO_FANOUT~
omega[8][12] => ~NO_FANOUT~
errvec[1] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
errvec[2] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
errvec[3] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
errvec[4] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
errvec[5] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
errvec[6] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
errvec[7] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
errvec[8] <= errvec.DB_MAX_OUTPUT_PORT_TYPE
polyz <= polyz.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\g5:1:gf_mul2
a[1] => temp_c.IN0
a[1] => temp_c.IN0
a[1] => temp_c.IN0
a[1] => c[8].DATAIN
a[2] => c[1].DATAIN
a[3] => temp_c.IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => c[5].DATAIN
a[7] => c[6].DATAIN
a[8] => c[7].DATAIN
c[1] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[1].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\g5:2:gf_mul2
a[1] => \logic:temp_c[3][2].IN0
a[1] => \logic:temp_c[4][3].IN0
a[1] => temp_c.IN0
a[1] => c[7].DATAIN
a[2] => \logic:temp_c[3][2].IN1
a[2] => \logic:temp_c[4][3].IN1
a[2] => temp_c.IN0
a[2] => c[8].DATAIN
a[3] => temp_c.IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => c[5].DATAIN
a[8] => c[6].DATAIN
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[2].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\g5:3:gf_mul2
a[1] => \logic:temp_c[3][1].IN0
a[1] => \logic:temp_c[2][3].IN0
a[1] => \logic:temp_c[6][4].IN0
a[1] => temp_c.IN0
a[1] => c[6].DATAIN
a[2] => \logic:temp_c[3][1].IN1
a[2] => \logic:temp_c[2][3].IN1
a[2] => \logic:temp_c[4][2].IN0
a[2] => c[7].DATAIN
a[3] => \logic:temp_c[4][2].IN1
a[3] => \logic:temp_c[5][3].IN1
a[3] => \logic:temp_c[6][4].IN1
a[3] => temp_c.IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => c[5].DATAIN
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\g5:4:gf_mul2
a[1] => \logic:temp_c[3][4].IN0
a[1] => \logic:temp_c[3][8].IN0
a[1] => temp_c.IN0
a[1] => c[5].DATAIN
a[2] => \logic:temp_c[3][4].IN1
a[2] => \logic:temp_c[3][8].IN1
a[2] => \logic:temp_c[4][1].IN0
a[2] => \logic:temp_c[3][3].IN0
a[2] => c[6].DATAIN
a[3] => \logic:temp_c[4][1].IN1
a[3] => \logic:temp_c[3][3].IN1
a[3] => temp_c.IN1
a[3] => \logic:temp_c[5][2].IN0
a[4] => \logic:temp_c[5][2].IN1
a[4] => \logic:temp_c[6][3].IN1
a[4] => \logic:temp_c[7][4].IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\g5:5:gf_mul2
a[1] => \logic:temp_c[2][4].IN0
a[1] => \logic:temp_c[3][7].IN0
a[1] => \logic:temp_c[3][3].IN0
a[1] => temp_c.IN0
a[2] => \logic:temp_c[2][4].IN1
a[2] => \logic:temp_c[3][7].IN1
a[2] => \logic:temp_c[4][8].IN0
a[2] => c[5].DATAIN
a[3] => \logic:temp_c[3][3].IN1
a[3] => \logic:temp_c[4][4].IN1
a[3] => temp_c.IN1
a[3] => \logic:temp_c[4][8].IN1
a[3] => \logic:temp_c[5][1].IN0
a[4] => \logic:temp_c[5][1].IN1
a[4] => \logic:temp_c[4][3].IN1
a[4] => temp_c.IN1
a[4] => \logic:temp_c[6][2].IN0
a[5] => \logic:temp_c[6][2].IN1
a[5] => \logic:temp_c[7][3].IN1
a[5] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\g5:6:gf_mul2
a[1] => \logic:temp_c[3][3].IN0
a[1] => \logic:temp_c[3][6].IN0
a[1] => temp_c.IN0
a[1] => \logic:temp_c[5][2].IN0
a[2] => \logic:temp_c[3][3].IN1
a[2] => \logic:temp_c[3][6].IN1
a[2] => \logic:temp_c[3][4].IN0
a[2] => \logic:temp_c[4][7].IN0
a[3] => \logic:temp_c[3][4].IN1
a[3] => temp_c.IN1
a[3] => \logic:temp_c[4][7].IN1
a[3] => \logic:temp_c[5][8].IN0
a[4] => \logic:temp_c[4][3].IN1
a[4] => \logic:temp_c[5][4].IN1
a[4] => temp_c.IN1
a[4] => \logic:temp_c[5][8].IN1
a[4] => \logic:temp_c[6][1].IN0
a[5] => \logic:temp_c[6][1].IN1
a[5] => \logic:temp_c[5][2].IN1
a[5] => \logic:temp_c[5][3].IN1
a[5] => temp_c.IN1
a[6] => \logic:temp_c[7][2].IN1
a[6] => temp_c.IN1
a[6] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\g5:7:gf_mul2
a[1] => \logic:temp_c[5][2].IN0
a[1] => \logic:temp_c[3][5].IN0
a[1] => \logic:temp_c[3][4].IN0
a[1] => \logic:temp_c[5][1].IN0
a[2] => \logic:temp_c[5][2].IN1
a[2] => \logic:temp_c[3][5].IN1
a[2] => \logic:temp_c[4][3].IN0
a[2] => \logic:temp_c[4][6].IN0
a[3] => \logic:temp_c[4][3].IN1
a[3] => \logic:temp_c[3][4].IN1
a[3] => \logic:temp_c[4][6].IN1
a[3] => \logic:temp_c[5][7].IN0
a[4] => \logic:temp_c[4][4].IN1
a[4] => temp_c.IN1
a[4] => \logic:temp_c[5][7].IN1
a[4] => \logic:temp_c[6][8].IN0
a[5] => \logic:temp_c[5][1].IN1
a[5] => \logic:temp_c[5][3].IN1
a[5] => \logic:temp_c[6][4].IN1
a[5] => temp_c.IN1
a[5] => \logic:temp_c[6][8].IN1
a[6] => \logic:temp_c[7][1].IN1
a[6] => \logic:temp_c[6][2].IN1
a[6] => \logic:temp_c[6][3].IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\g5:8:gf_mul2
a[1] => \logic:temp_c[5][1].IN0
a[1] => \logic:temp_c[2][2].IN0
a[1] => \logic:temp_c[5][8].IN0
a[2] => \logic:temp_c[5][1].IN1
a[2] => \logic:temp_c[2][2].IN1
a[2] => \logic:temp_c[4][5].IN0
a[2] => \logic:temp_c[4][4].IN0
a[3] => \logic:temp_c[6][2].IN1
a[3] => \logic:temp_c[4][5].IN1
a[3] => \logic:temp_c[5][3].IN0
a[3] => \logic:temp_c[5][6].IN0
a[4] => \logic:temp_c[5][3].IN1
a[4] => \logic:temp_c[4][4].IN1
a[4] => \logic:temp_c[5][6].IN1
a[4] => \logic:temp_c[6][7].IN0
a[5] => \logic:temp_c[5][4].IN1
a[5] => temp_c.IN1
a[5] => \logic:temp_c[6][7].IN1
a[5] => \logic:temp_c[5][8].IN1
a[6] => \logic:temp_c[6][1].IN1
a[6] => \logic:temp_c[6][3].IN1
a[6] => \logic:temp_c[7][4].IN1
a[6] => temp_c.IN1
a[6] => \logic:temp_c[7][8].IN1
a[7] => temp_c.IN1
a[7] => \logic:temp_c[7][2].IN1
a[7] => \logic:temp_c[7][3].IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\ifg4:g9:1:gf_mul3
a[1] => temp_c.IN0
a[1] => temp_c.IN0
a[1] => temp_c.IN0
a[1] => c[8].DATAIN
a[2] => c[1].DATAIN
a[3] => temp_c.IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => c[5].DATAIN
a[7] => c[6].DATAIN
a[8] => c[7].DATAIN
c[1] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[1].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\ifg4:g9:2:gf_mul3
a[1] => \logic:temp_c[3][2].IN0
a[1] => \logic:temp_c[4][3].IN0
a[1] => temp_c.IN0
a[1] => c[7].DATAIN
a[2] => \logic:temp_c[3][2].IN1
a[2] => \logic:temp_c[4][3].IN1
a[2] => temp_c.IN0
a[2] => c[8].DATAIN
a[3] => temp_c.IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => c[5].DATAIN
a[8] => c[6].DATAIN
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= a[2].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\ifg4:g9:3:gf_mul3
a[1] => \logic:temp_c[3][1].IN0
a[1] => \logic:temp_c[2][3].IN0
a[1] => \logic:temp_c[6][4].IN0
a[1] => temp_c.IN0
a[1] => c[6].DATAIN
a[2] => \logic:temp_c[3][1].IN1
a[2] => \logic:temp_c[2][3].IN1
a[2] => \logic:temp_c[4][2].IN0
a[2] => c[7].DATAIN
a[3] => \logic:temp_c[4][2].IN1
a[3] => \logic:temp_c[5][3].IN1
a[3] => \logic:temp_c[6][4].IN1
a[3] => temp_c.IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => c[5].DATAIN
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\ifg4:g9:4:gf_mul3
a[1] => \logic:temp_c[3][4].IN0
a[1] => \logic:temp_c[3][8].IN0
a[1] => temp_c.IN0
a[1] => c[5].DATAIN
a[2] => \logic:temp_c[3][4].IN1
a[2] => \logic:temp_c[3][8].IN1
a[2] => \logic:temp_c[4][1].IN0
a[2] => \logic:temp_c[3][3].IN0
a[2] => c[6].DATAIN
a[3] => \logic:temp_c[4][1].IN1
a[3] => \logic:temp_c[3][3].IN1
a[3] => temp_c.IN1
a[3] => \logic:temp_c[5][2].IN0
a[4] => \logic:temp_c[5][2].IN1
a[4] => \logic:temp_c[6][3].IN1
a[4] => \logic:temp_c[7][4].IN1
a[4] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\ifg4:g9:5:gf_mul3
a[1] => \logic:temp_c[2][4].IN0
a[1] => \logic:temp_c[3][7].IN0
a[1] => \logic:temp_c[3][3].IN0
a[1] => temp_c.IN0
a[2] => \logic:temp_c[2][4].IN1
a[2] => \logic:temp_c[3][7].IN1
a[2] => \logic:temp_c[4][8].IN0
a[2] => c[5].DATAIN
a[3] => \logic:temp_c[3][3].IN1
a[3] => \logic:temp_c[4][4].IN1
a[3] => temp_c.IN1
a[3] => \logic:temp_c[4][8].IN1
a[3] => \logic:temp_c[5][1].IN0
a[4] => \logic:temp_c[5][1].IN1
a[4] => \logic:temp_c[4][3].IN1
a[4] => temp_c.IN1
a[4] => \logic:temp_c[6][2].IN0
a[5] => \logic:temp_c[6][2].IN1
a[5] => \logic:temp_c[7][3].IN1
a[5] => temp_c.IN1
a[5] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\ifg4:g9:6:gf_mul3
a[1] => \logic:temp_c[3][3].IN0
a[1] => \logic:temp_c[3][6].IN0
a[1] => temp_c.IN0
a[1] => \logic:temp_c[5][2].IN0
a[2] => \logic:temp_c[3][3].IN1
a[2] => \logic:temp_c[3][6].IN1
a[2] => \logic:temp_c[3][4].IN0
a[2] => \logic:temp_c[4][7].IN0
a[3] => \logic:temp_c[3][4].IN1
a[3] => temp_c.IN1
a[3] => \logic:temp_c[4][7].IN1
a[3] => \logic:temp_c[5][8].IN0
a[4] => \logic:temp_c[4][3].IN1
a[4] => \logic:temp_c[5][4].IN1
a[4] => temp_c.IN1
a[4] => \logic:temp_c[5][8].IN1
a[4] => \logic:temp_c[6][1].IN0
a[5] => \logic:temp_c[6][1].IN1
a[5] => \logic:temp_c[5][2].IN1
a[5] => \logic:temp_c[5][3].IN1
a[5] => temp_c.IN1
a[6] => \logic:temp_c[7][2].IN1
a[6] => temp_c.IN1
a[6] => temp_c.IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfmul_cnt:\ifg4:g9:7:gf_mul3
a[1] => \logic:temp_c[5][2].IN0
a[1] => \logic:temp_c[3][5].IN0
a[1] => \logic:temp_c[3][4].IN0
a[1] => \logic:temp_c[5][1].IN0
a[2] => \logic:temp_c[5][2].IN1
a[2] => \logic:temp_c[3][5].IN1
a[2] => \logic:temp_c[4][3].IN0
a[2] => \logic:temp_c[4][6].IN0
a[3] => \logic:temp_c[4][3].IN1
a[3] => \logic:temp_c[3][4].IN1
a[3] => \logic:temp_c[4][6].IN1
a[3] => \logic:temp_c[5][7].IN0
a[4] => \logic:temp_c[4][4].IN1
a[4] => temp_c.IN1
a[4] => \logic:temp_c[5][7].IN1
a[4] => \logic:temp_c[6][8].IN0
a[5] => \logic:temp_c[5][1].IN1
a[5] => \logic:temp_c[5][3].IN1
a[5] => \logic:temp_c[6][4].IN1
a[5] => temp_c.IN1
a[5] => \logic:temp_c[6][8].IN1
a[6] => \logic:temp_c[7][1].IN1
a[6] => \logic:temp_c[6][2].IN1
a[6] => \logic:temp_c[6][3].IN1
a[6] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[7] => temp_c.IN1
a[8] => temp_c.IN1
c[1] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= temp_c.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div
clk => altsyncram:rom.clock0
clk => b_q[1].CLK
clk => b_q[2].CLK
clk => b_q[3].CLK
clk => b_q[4].CLK
clk => b_q[5].CLK
clk => b_q[6].CLK
clk => b_q[7].CLK
clk => b_q[8].CLK
ena_one => altsyncram:rom.clocken0
ena_two => b_q[8].ENA
ena_two => b_q[7].ENA
ena_two => b_q[6].ENA
ena_two => b_q[5].ENA
ena_two => b_q[4].ENA
ena_two => b_q[3].ENA
ena_two => b_q[2].ENA
ena_two => b_q[1].ENA
reset => b_q[1].ACLR
reset => b_q[2].ACLR
reset => b_q[3].ACLR
reset => b_q[4].ACLR
reset => b_q[5].ACLR
reset => b_q[6].ACLR
reset => b_q[7].ACLR
reset => b_q[8].ACLR
a[1] => auk_rs_gfmul:gf_mul.a[1]
a[2] => auk_rs_gfmul:gf_mul.a[2]
a[3] => auk_rs_gfmul:gf_mul.a[3]
a[4] => auk_rs_gfmul:gf_mul.a[4]
a[5] => auk_rs_gfmul:gf_mul.a[5]
a[6] => auk_rs_gfmul:gf_mul.a[6]
a[7] => auk_rs_gfmul:gf_mul.a[7]
a[8] => auk_rs_gfmul:gf_mul.a[8]
d[1] => altsyncram:rom.address_a[0]
d[2] => altsyncram:rom.address_a[1]
d[3] => altsyncram:rom.address_a[2]
d[4] => altsyncram:rom.address_a[3]
d[5] => altsyncram:rom.address_a[4]
d[6] => altsyncram:rom.address_a[5]
d[7] => altsyncram:rom.address_a[6]
d[8] => altsyncram:rom.address_a[7]
c[1] <= auk_rs_gfmul:gf_mul.c[1]
c[2] <= auk_rs_gfmul:gf_mul.c[2]
c[3] <= auk_rs_gfmul:gf_mul.c[3]
c[4] <= auk_rs_gfmul:gf_mul.c[4]
c[5] <= auk_rs_gfmul:gf_mul.c[5]
c[6] <= auk_rs_gfmul:gf_mul.c[6]
c[7] <= auk_rs_gfmul:gf_mul.c[7]
c[8] <= auk_rs_gfmul:gf_mul.c[8]


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div|altsyncram:rom
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hio3:auto_generated.address_a[0]
address_a[1] => altsyncram_hio3:auto_generated.address_a[1]
address_a[2] => altsyncram_hio3:auto_generated.address_a[2]
address_a[3] => altsyncram_hio3:auto_generated.address_a[3]
address_a[4] => altsyncram_hio3:auto_generated.address_a[4]
address_a[5] => altsyncram_hio3:auto_generated.address_a[5]
address_a[6] => altsyncram_hio3:auto_generated.address_a[6]
address_a[7] => altsyncram_hio3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hio3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_hio3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hio3:auto_generated.q_a[0]
q_a[1] <= altsyncram_hio3:auto_generated.q_a[1]
q_a[2] <= altsyncram_hio3:auto_generated.q_a[2]
q_a[3] <= altsyncram_hio3:auto_generated.q_a[3]
q_a[4] <= altsyncram_hio3:auto_generated.q_a[4]
q_a[5] <= altsyncram_hio3:auto_generated.q_a[5]
q_a[6] <= altsyncram_hio3:auto_generated.q_a[6]
q_a[7] <= altsyncram_hio3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div|altsyncram:rom|altsyncram_hio3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_chn_atl:chnr|auk_rs_gfdiv:gf_div|auk_rs_gfmul:gf_mul
a[1] => \logic:total[8][1].IN0
a[1] => \logic:expand[2][2].IN0
a[1] => \logic:expand[3][3].IN0
a[1] => \logic:expand[4][4].IN0
a[1] => \logic:expand[5][5].IN0
a[1] => \logic:expand[6][6].IN0
a[1] => \logic:expand[7][7].IN0
a[1] => \logic:expand[8][8].IN0
a[2] => \logic:total[1][2].IN0
a[2] => \logic:expand[2][3].IN0
a[2] => \logic:expand[3][4].IN0
a[2] => \logic:expand[4][5].IN0
a[2] => \logic:expand[5][6].IN0
a[2] => \logic:expand[6][7].IN0
a[2] => \logic:expand[7][8].IN0
a[2] => \logic:expand[8][9].IN0
a[3] => \logic:total[1][3].IN0
a[3] => \logic:expand[2][4].IN0
a[3] => \logic:expand[3][5].IN0
a[3] => \logic:expand[4][6].IN0
a[3] => \logic:expand[5][7].IN0
a[3] => \logic:expand[6][8].IN0
a[3] => \logic:expand[7][9].IN0
a[3] => \logic:expand[8][10].IN0
a[4] => \logic:total[1][4].IN0
a[4] => \logic:expand[2][5].IN0
a[4] => \logic:expand[3][6].IN0
a[4] => \logic:expand[4][7].IN0
a[4] => \logic:expand[5][8].IN0
a[4] => \logic:expand[6][9].IN0
a[4] => \logic:expand[7][10].IN0
a[4] => \logic:expand[8][11].IN0
a[5] => \logic:total[1][5].IN0
a[5] => \logic:expand[2][6].IN0
a[5] => \logic:expand[3][7].IN0
a[5] => \logic:expand[4][8].IN0
a[5] => \logic:expand[5][9].IN0
a[5] => \logic:expand[6][10].IN0
a[5] => \logic:expand[7][11].IN0
a[5] => \logic:expand[8][12].IN0
a[6] => \logic:total[1][6].IN0
a[6] => \logic:expand[2][7].IN0
a[6] => \logic:expand[3][8].IN0
a[6] => \logic:expand[4][9].IN0
a[6] => \logic:expand[5][10].IN0
a[6] => \logic:expand[6][11].IN0
a[6] => \logic:expand[7][12].IN0
a[6] => \logic:expand[8][13].IN0
a[7] => \logic:total[1][7].IN0
a[7] => \logic:expand[2][8].IN0
a[7] => \logic:expand[3][9].IN0
a[7] => \logic:expand[4][10].IN0
a[7] => \logic:expand[5][11].IN0
a[7] => \logic:expand[6][12].IN0
a[7] => \logic:expand[7][13].IN0
a[7] => \logic:expand[8][14].IN0
a[8] => \logic:total[1][8].IN0
a[8] => \logic:total[2][9].IN0
a[8] => \logic:total[3][10].IN0
a[8] => \logic:total[4][11].IN0
a[8] => \logic:total[5][12].IN0
a[8] => \logic:total[6][13].IN0
a[8] => \logic:total[7][14].IN0
a[8] => \logic:total[8][15].IN0
b[1] => \logic:total[8][1].IN1
b[1] => \logic:total[1][2].IN1
b[1] => \logic:total[1][3].IN1
b[1] => \logic:total[1][4].IN1
b[1] => \logic:total[1][5].IN1
b[1] => \logic:total[1][6].IN1
b[1] => \logic:total[1][7].IN1
b[1] => \logic:total[1][8].IN1
b[2] => \logic:expand[2][2].IN1
b[2] => \logic:expand[2][3].IN1
b[2] => \logic:expand[2][4].IN1
b[2] => \logic:expand[2][5].IN1
b[2] => \logic:expand[2][6].IN1
b[2] => \logic:expand[2][7].IN1
b[2] => \logic:expand[2][8].IN1
b[2] => \logic:total[2][9].IN1
b[3] => \logic:expand[3][3].IN1
b[3] => \logic:expand[3][4].IN1
b[3] => \logic:expand[3][5].IN1
b[3] => \logic:expand[3][6].IN1
b[3] => \logic:expand[3][7].IN1
b[3] => \logic:expand[3][8].IN1
b[3] => \logic:expand[3][9].IN1
b[3] => \logic:total[3][10].IN1
b[4] => \logic:expand[4][4].IN1
b[4] => \logic:expand[4][5].IN1
b[4] => \logic:expand[4][6].IN1
b[4] => \logic:expand[4][7].IN1
b[4] => \logic:expand[4][8].IN1
b[4] => \logic:expand[4][9].IN1
b[4] => \logic:expand[4][10].IN1
b[4] => \logic:total[4][11].IN1
b[5] => \logic:expand[5][5].IN1
b[5] => \logic:expand[5][6].IN1
b[5] => \logic:expand[5][7].IN1
b[5] => \logic:expand[5][8].IN1
b[5] => \logic:expand[5][9].IN1
b[5] => \logic:expand[5][10].IN1
b[5] => \logic:expand[5][11].IN1
b[5] => \logic:total[5][12].IN1
b[6] => \logic:expand[6][6].IN1
b[6] => \logic:expand[6][7].IN1
b[6] => \logic:expand[6][8].IN1
b[6] => \logic:expand[6][9].IN1
b[6] => \logic:expand[6][10].IN1
b[6] => \logic:expand[6][11].IN1
b[6] => \logic:expand[6][12].IN1
b[6] => \logic:total[6][13].IN1
b[7] => \logic:expand[7][7].IN1
b[7] => \logic:expand[7][8].IN1
b[7] => \logic:expand[7][9].IN1
b[7] => \logic:expand[7][10].IN1
b[7] => \logic:expand[7][11].IN1
b[7] => \logic:expand[7][12].IN1
b[7] => \logic:expand[7][13].IN1
b[7] => \logic:total[7][14].IN1
b[8] => \logic:expand[8][8].IN1
b[8] => \logic:expand[8][9].IN1
b[8] => \logic:expand[8][10].IN1
b[8] => \logic:expand[8][11].IN1
b[8] => \logic:expand[8][12].IN1
b[8] => \logic:expand[8][13].IN1
b[8] => \logic:expand[8][14].IN1
b[8] => \logic:total[8][15].IN1
c[1] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= reduce.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= reduce.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl
clk => altsyncram:RAM_DP_1.clock0
clk => align3[1].CLK
clk => align3[2].CLK
clk => align3[3].CLK
clk => align3[4].CLK
clk => align3[5].CLK
clk => align3[6].CLK
clk => align3[7].CLK
clk => align3[8].CLK
clk => align2[1].CLK
clk => align2[2].CLK
clk => align2[3].CLK
clk => align2[4].CLK
clk => align2[5].CLK
clk => align2[6].CLK
clk => align2[7].CLK
clk => align2[8].CLK
clk => align1[1].CLK
clk => align1[2].CLK
clk => align1[3].CLK
clk => align1[4].CLK
clk => align1[5].CLK
clk => align1[6].CLK
clk => align1[7].CLK
clk => align1[8].CLK
clk => ena_2.CLK
clk => ena_1.CLK
clk => align_fifo_ctrl[1].CLK
clk => align_fifo_ctrl[2].CLK
clk => align_fifo_ctrl[3].CLK
clk => eop_gen_pipe_ena_2[1].CLK
clk => eop_gen_pipe_ena_2[2].CLK
clk => sop_source_pipe[1].CLK
clk => sop_source_pipe[2].CLK
clk => sop_source_pipe[3].CLK
clk => sop_source_pipe[4].CLK
clk => eop_source_pipe[1].CLK
clk => eop_source_pipe[2].CLK
clk => eop_source_pipe[3].CLK
clk => eop_source_pipe[4].CLK
clk => data_val_pipe.CLK
clk => sop_source_shunt.CLK
clk => eop_source_shunt.CLK
clk => val_source_q.CLK
clk => data_val_shunt.CLK
clk => rsout_shunt[1].CLK
clk => rsout_shunt[2].CLK
clk => rsout_shunt[3].CLK
clk => rsout_shunt[4].CLK
clk => rsout_shunt[5].CLK
clk => rsout_shunt[6].CLK
clk => rsout_shunt[7].CLK
clk => rsout_shunt[8].CLK
clk => rsoutff_q[1].CLK
clk => rsoutff_q[2].CLK
clk => rsoutff_q[3].CLK
clk => rsoutff_q[4].CLK
clk => rsoutff_q[5].CLK
clk => rsoutff_q[6].CLK
clk => rsoutff_q[7].CLK
clk => rsoutff_q[8].CLK
clk => decfail_gen_shunt.CLK
clk => decfail_gen.CLK
clk => numroots[1].CLK
clk => numroots[2].CLK
clk => numroots[3].CLK
clk => numroots[4].CLK
clk => numroots[5].CLK
clk => num_err_sym[1]~reg0.CLK
clk => num_err_sym[2]~reg0.CLK
clk => num_err_sym[3]~reg0.CLK
clk => num_err_sym[4]~reg0.CLK
clk => num_err_sym[5]~reg0.CLK
clk => decfail_2q.CLK
clk => decfail_1q.CLK
clk => numerr_ctrl[0].CLK
clk => numerr_ctrl[1].CLK
clk => numerr_ctrl[2].CLK
clk => numerrhold_q[1][1].CLK
clk => numerrhold_q[1][2].CLK
clk => numerrhold_q[1][3].CLK
clk => numerrhold_q[1][4].CLK
clk => numerrhold_q[1][5].CLK
clk => numerrhold_q[2][1].CLK
clk => numerrhold_q[2][2].CLK
clk => numerrhold_q[2][3].CLK
clk => numerrhold_q[2][4].CLK
clk => numerrhold_q[2][5].CLK
clk => numerrhold_q[3][1].CLK
clk => numerrhold_q[3][2].CLK
clk => numerrhold_q[3][3].CLK
clk => numerrhold_q[3][4].CLK
clk => numerrhold_q[3][5].CLK
clk => num_err_bit1[1]~reg0.CLK
clk => num_err_bit1[2]~reg0.CLK
clk => num_err_bit1[3]~reg0.CLK
clk => num_err_bit1[4]~reg0.CLK
clk => num_err_bit1[5]~reg0.CLK
clk => num_err_bit1[6]~reg0.CLK
clk => num_err_bit1[7]~reg0.CLK
clk => num_err_bit0[1]~reg0.CLK
clk => num_err_bit0[2]~reg0.CLK
clk => num_err_bit0[3]~reg0.CLK
clk => num_err_bit0[4]~reg0.CLK
clk => num_err_bit0[5]~reg0.CLK
clk => num_err_bit0[6]~reg0.CLK
clk => num_err_bit0[7]~reg0.CLK
clk => err_bit1_accum_q[1].CLK
clk => err_bit1_accum_q[2].CLK
clk => err_bit1_accum_q[3].CLK
clk => err_bit1_accum_q[4].CLK
clk => err_bit1_accum_q[5].CLK
clk => err_bit1_accum_q[6].CLK
clk => err_bit1_accum_q[7].CLK
clk => err_bit0_accum_q[1].CLK
clk => err_bit0_accum_q[2].CLK
clk => err_bit0_accum_q[3].CLK
clk => err_bit0_accum_q[4].CLK
clk => err_bit0_accum_q[5].CLK
clk => err_bit0_accum_q[6].CLK
clk => err_bit0_accum_q[7].CLK
clk => err_add_bit1_q[1].CLK
clk => err_add_bit1_q[2].CLK
clk => err_add_bit1_q[3].CLK
clk => err_add_bit1_q[4].CLK
clk => err_add_bit0_q[1].CLK
clk => err_add_bit0_q[2].CLK
clk => err_add_bit0_q[3].CLK
clk => err_add_bit0_q[4].CLK
clk => sink_eop_q_extend.CLK
clk => load_syn_extend.CLK
clk => toggle_cnt_del[1].CLK
clk => toggle_cnt_del[2].CLK
clk => toggle_cnt_del[3].CLK
clk => wr_ptr_ctrl[0].CLK
clk => wr_ptr_ctrl[1].CLK
clk => wr_ptr_ctrl[2].CLK
clk => wr_ptr_ctrl[3].CLK
clk => pipe_wr_ptr[1][1].CLK
clk => pipe_wr_ptr[1][2].CLK
clk => pipe_wr_ptr[1][3].CLK
clk => pipe_wr_ptr[1][4].CLK
clk => pipe_wr_ptr[1][5].CLK
clk => pipe_wr_ptr[1][6].CLK
clk => pipe_wr_ptr[1][7].CLK
clk => pipe_wr_ptr[1][8].CLK
clk => pipe_wr_ptr[2][1].CLK
clk => pipe_wr_ptr[2][2].CLK
clk => pipe_wr_ptr[2][3].CLK
clk => pipe_wr_ptr[2][4].CLK
clk => pipe_wr_ptr[2][5].CLK
clk => pipe_wr_ptr[2][6].CLK
clk => pipe_wr_ptr[2][7].CLK
clk => pipe_wr_ptr[2][8].CLK
clk => rd_ge_block_size.CLK
clk => pull_numerr_fifo.CLK
clk => seed_cnt_eq_zero.CLK
clk => chn_end_point.CLK
clk => rd_end_point.CLK
clk => dav_source_align[1].CLK
clk => dav_source_align[2].CLK
clk => sop_source_gen.CLK
clk => dav_source_gen.CLK
clk => dav_source_del[1].CLK
clk => dav_source_del[2].CLK
clk => wr_errvec_altern.CLK
clk => seed_count_rd[1].CLK
clk => seed_count_rd[2].CLK
clk => seed_count_rd[3].CLK
clk => seed_count_rd[4].CLK
clk => seed_count_rd[5].CLK
clk => seed_count_rd[6].CLK
clk => seed_count_rd[7].CLK
clk => seed_count_rd[8].CLK
clk => seed_count_wr[1].CLK
clk => seed_count_wr[2].CLK
clk => seed_count_wr[3].CLK
clk => seed_count_wr[4].CLK
clk => seed_count_wr[5].CLK
clk => seed_count_wr[6].CLK
clk => seed_count_wr[7].CLK
clk => seed_count_wr[8].CLK
clk => readadd[1].CLK
clk => readadd[2].CLK
clk => readadd[3].CLK
clk => readadd[4].CLK
clk => readadd[5].CLK
clk => readadd[6].CLK
clk => readadd[7].CLK
clk => readadd[8].CLK
clk => seed_cnt[1].CLK
clk => seed_cnt[2].CLK
clk => seed_cnt[3].CLK
clk => seed_cnt[4].CLK
clk => seed_cnt[5].CLK
clk => seed_cnt[6].CLK
clk => seed_cnt[7].CLK
clk => seed_cnt[8].CLK
clk => ena_syn_int_q.CLK
clk => writeadd_shunt[1].CLK
clk => writeadd_shunt[2].CLK
clk => writeadd_shunt[3].CLK
clk => writeadd_shunt[4].CLK
clk => writeadd_shunt[5].CLK
clk => writeadd_shunt[6].CLK
clk => writeadd_shunt[7].CLK
clk => writeadd_shunt[8].CLK
clk => writeadd[1].CLK
clk => writeadd[2].CLK
clk => writeadd[3].CLK
clk => writeadd[4].CLK
clk => writeadd[5].CLK
clk => writeadd[6].CLK
clk => writeadd[7].CLK
clk => writeadd[8].CLK
clk => load_status.CLK
clk => wr_errvec_ctrl.CLK
clk => load_wr_seed_cnt_q.CLK
clk => sink_eop_c.CLK
clk => altsyncram:RAM_DP_2.clock0
clk => altsyncram:RAM_DP_3.clock0
clk => altsyncram:RAM_DP_4.clock0
clk => altsyncram:RAM_DP_err_value.clock0
clk => atl_buffer_state~1.DATAIN
clk => syn_bms_chn_synch_ctrl~1.DATAIN
clk => ena_ctrl_state~1.DATAIN
clk => rd_state~1.DATAIN
clk => wr_state~1.DATAIN
clk => wr_rd_synch_ctrl_bis~1.DATAIN
clk => wr_rd_altern_ctrl~1.DATAIN
clk => readadd_ctrl~1.DATAIN
clk => chn_status~1.DATAIN
clk => bms_status~1.DATAIN
reset => bms_status.OUTPUTSELECT
reset => bms_status.OUTPUTSELECT
reset => bms_status.OUTPUTSELECT
reset => chn_status.OUTPUTSELECT
reset => chn_status.OUTPUTSELECT
reset => chn_status.OUTPUTSELECT
reset => readadd_ctrl.OUTPUTSELECT
reset => readadd_ctrl.OUTPUTSELECT
reset => readadd_ctrl.OUTPUTSELECT
reset => readadd_ctrl.OUTPUTSELECT
reset => wr_errvec_ctrl.OUTPUTSELECT
reset => wr_rd_altern_ctrl.OUTPUTSELECT
reset => wr_rd_altern_ctrl.OUTPUTSELECT
reset => wr_rd_altern_ctrl.OUTPUTSELECT
reset => wr_rd_altern_ctrl.OUTPUTSELECT
reset => wr_rd_altern_ctrl.OUTPUTSELECT
reset => wr_rd_synch_ctrl_bis.OUTPUTSELECT
reset => wr_rd_synch_ctrl_bis.OUTPUTSELECT
reset => wr_rd_synch_ctrl_bis.OUTPUTSELECT
reset => wr_rd_synch_ctrl_bis.OUTPUTSELECT
reset => wr_state.OUTPUTSELECT
reset => wr_state.OUTPUTSELECT
reset => wr_state.OUTPUTSELECT
reset => wr_state.OUTPUTSELECT
reset => rd_state.OUTPUTSELECT
reset => rd_state.OUTPUTSELECT
reset => rd_state.OUTPUTSELECT
reset => rd_state.OUTPUTSELECT
reset => rd_state.OUTPUTSELECT
reset => ena_ctrl_state.OUTPUTSELECT
reset => ena_ctrl_state.OUTPUTSELECT
reset => ena_ctrl_state.OUTPUTSELECT
reset => syn_bms_chn_synch_ctrl.OUTPUTSELECT
reset => syn_bms_chn_synch_ctrl.OUTPUTSELECT
reset => syn_bms_chn_synch_ctrl.OUTPUTSELECT
reset => syn_bms_chn_synch_ctrl.OUTPUTSELECT
reset => syn_bms_chn_synch_ctrl.OUTPUTSELECT
reset => syn_bms_chn_synch_ctrl.OUTPUTSELECT
reset => load_status.OUTPUTSELECT
reset => align3[1].ACLR
reset => align3[2].ACLR
reset => align3[3].ACLR
reset => align3[4].ACLR
reset => align3[5].ACLR
reset => align3[6].ACLR
reset => align3[7].ACLR
reset => align3[8].ACLR
reset => align2[1].ACLR
reset => align2[2].ACLR
reset => align2[3].ACLR
reset => align2[4].ACLR
reset => align2[5].ACLR
reset => align2[6].ACLR
reset => align2[7].ACLR
reset => align2[8].ACLR
reset => align1[1].ACLR
reset => align1[2].ACLR
reset => align1[3].ACLR
reset => align1[4].ACLR
reset => align1[5].ACLR
reset => align1[6].ACLR
reset => align1[7].ACLR
reset => align1[8].ACLR
reset => ena_2.ACLR
reset => ena_1.ACLR
reset => align_fifo_ctrl[1].PRESET
reset => align_fifo_ctrl[2].ACLR
reset => align_fifo_ctrl[3].ACLR
reset => eop_gen_pipe_ena_2[1].ACLR
reset => eop_gen_pipe_ena_2[2].ACLR
reset => sop_source_pipe[1].ACLR
reset => sop_source_pipe[2].ACLR
reset => sop_source_pipe[3].ACLR
reset => sop_source_pipe[4].ACLR
reset => eop_source_pipe[1].ACLR
reset => eop_source_pipe[2].ACLR
reset => eop_source_pipe[3].ACLR
reset => eop_source_pipe[4].ACLR
reset => data_val_pipe.ACLR
reset => sop_source_shunt.ACLR
reset => eop_source_shunt.ACLR
reset => val_source_q.ACLR
reset => data_val_shunt.ACLR
reset => rsout_shunt[1].ACLR
reset => rsout_shunt[2].ACLR
reset => rsout_shunt[3].ACLR
reset => rsout_shunt[4].ACLR
reset => rsout_shunt[5].ACLR
reset => rsout_shunt[6].ACLR
reset => rsout_shunt[7].ACLR
reset => rsout_shunt[8].ACLR
reset => rsoutff_q[1].ACLR
reset => rsoutff_q[2].ACLR
reset => rsoutff_q[3].ACLR
reset => rsoutff_q[4].ACLR
reset => rsoutff_q[5].ACLR
reset => rsoutff_q[6].ACLR
reset => rsoutff_q[7].ACLR
reset => rsoutff_q[8].ACLR
reset => decfail_gen_shunt.ACLR
reset => decfail_gen.ACLR
reset => numroots[1].ACLR
reset => numroots[2].ACLR
reset => numroots[3].ACLR
reset => numroots[4].ACLR
reset => numroots[5].ACLR
reset => num_err_sym[1]~reg0.ACLR
reset => num_err_sym[2]~reg0.ACLR
reset => num_err_sym[3]~reg0.ACLR
reset => num_err_sym[4]~reg0.ACLR
reset => num_err_sym[5]~reg0.ACLR
reset => decfail_2q.ACLR
reset => decfail_1q.ACLR
reset => numerr_ctrl[0].ACLR
reset => numerr_ctrl[1].ACLR
reset => numerr_ctrl[2].PRESET
reset => numerrhold_q[1][1].ACLR
reset => numerrhold_q[1][2].ACLR
reset => numerrhold_q[1][3].ACLR
reset => numerrhold_q[1][4].ACLR
reset => numerrhold_q[1][5].ACLR
reset => numerrhold_q[2][1].ACLR
reset => numerrhold_q[2][2].ACLR
reset => numerrhold_q[2][3].ACLR
reset => numerrhold_q[2][4].ACLR
reset => numerrhold_q[2][5].ACLR
reset => numerrhold_q[3][1].ACLR
reset => numerrhold_q[3][2].ACLR
reset => numerrhold_q[3][3].ACLR
reset => numerrhold_q[3][4].ACLR
reset => numerrhold_q[3][5].ACLR
reset => num_err_bit1[1]~reg0.ACLR
reset => num_err_bit1[2]~reg0.ACLR
reset => num_err_bit1[3]~reg0.ACLR
reset => num_err_bit1[4]~reg0.ACLR
reset => num_err_bit1[5]~reg0.ACLR
reset => num_err_bit1[6]~reg0.ACLR
reset => num_err_bit1[7]~reg0.ACLR
reset => num_err_bit0[1]~reg0.ACLR
reset => num_err_bit0[2]~reg0.ACLR
reset => num_err_bit0[3]~reg0.ACLR
reset => num_err_bit0[4]~reg0.ACLR
reset => num_err_bit0[5]~reg0.ACLR
reset => num_err_bit0[6]~reg0.ACLR
reset => num_err_bit0[7]~reg0.ACLR
reset => err_bit1_accum_q[1].ACLR
reset => err_bit1_accum_q[2].ACLR
reset => err_bit1_accum_q[3].ACLR
reset => err_bit1_accum_q[4].ACLR
reset => err_bit1_accum_q[5].ACLR
reset => err_bit1_accum_q[6].ACLR
reset => err_bit1_accum_q[7].ACLR
reset => err_bit0_accum_q[1].ACLR
reset => err_bit0_accum_q[2].ACLR
reset => err_bit0_accum_q[3].ACLR
reset => err_bit0_accum_q[4].ACLR
reset => err_bit0_accum_q[5].ACLR
reset => err_bit0_accum_q[6].ACLR
reset => err_bit0_accum_q[7].ACLR
reset => err_add_bit1_q[1].ACLR
reset => err_add_bit1_q[2].ACLR
reset => err_add_bit1_q[3].ACLR
reset => err_add_bit1_q[4].ACLR
reset => err_add_bit0_q[1].ACLR
reset => err_add_bit0_q[2].ACLR
reset => err_add_bit0_q[3].ACLR
reset => err_add_bit0_q[4].ACLR
reset => sink_eop_q_extend.ACLR
reset => load_syn_extend.ACLR
reset => toggle_cnt_del[1].ACLR
reset => toggle_cnt_del[2].ACLR
reset => toggle_cnt_del[3].ACLR
reset => wr_ptr_ctrl[0].ACLR
reset => wr_ptr_ctrl[1].ACLR
reset => wr_ptr_ctrl[2].ACLR
reset => wr_ptr_ctrl[3].PRESET
reset => pipe_wr_ptr[1][1].ACLR
reset => pipe_wr_ptr[1][2].ACLR
reset => pipe_wr_ptr[1][3].ACLR
reset => pipe_wr_ptr[1][4].ACLR
reset => pipe_wr_ptr[1][5].ACLR
reset => pipe_wr_ptr[1][6].ACLR
reset => pipe_wr_ptr[1][7].ACLR
reset => pipe_wr_ptr[1][8].ACLR
reset => pipe_wr_ptr[2][1].ACLR
reset => pipe_wr_ptr[2][2].ACLR
reset => pipe_wr_ptr[2][3].ACLR
reset => pipe_wr_ptr[2][4].ACLR
reset => pipe_wr_ptr[2][5].ACLR
reset => pipe_wr_ptr[2][6].ACLR
reset => pipe_wr_ptr[2][7].ACLR
reset => pipe_wr_ptr[2][8].ACLR
reset => rd_ge_block_size.ACLR
reset => pull_numerr_fifo.ACLR
reset => seed_cnt_eq_zero.ACLR
reset => chn_end_point.ACLR
reset => rd_end_point.ACLR
reset => dav_source_align[1].ACLR
reset => dav_source_align[2].ACLR
reset => sop_source_gen.ACLR
reset => dav_source_gen.ACLR
reset => dav_source_del[1].ACLR
reset => dav_source_del[2].ACLR
reset => wr_errvec_altern.ACLR
reset => seed_count_rd[1].ACLR
reset => seed_count_rd[2].ACLR
reset => seed_count_rd[3].ACLR
reset => seed_count_rd[4].ACLR
reset => seed_count_rd[5].ACLR
reset => seed_count_rd[6].ACLR
reset => seed_count_rd[7].ACLR
reset => seed_count_rd[8].ACLR
reset => seed_count_wr[1].ACLR
reset => seed_count_wr[2].ACLR
reset => seed_count_wr[3].ACLR
reset => seed_count_wr[4].ACLR
reset => seed_count_wr[5].ACLR
reset => seed_count_wr[6].ACLR
reset => seed_count_wr[7].ACLR
reset => seed_count_wr[8].ACLR
reset => readadd[1].ACLR
reset => readadd[2].ACLR
reset => readadd[3].ACLR
reset => readadd[4].ACLR
reset => readadd[5].ACLR
reset => readadd[6].ACLR
reset => readadd[7].ACLR
reset => readadd[8].ACLR
reset => seed_cnt[1].ACLR
reset => seed_cnt[2].ACLR
reset => seed_cnt[3].ACLR
reset => seed_cnt[4].ACLR
reset => seed_cnt[5].ACLR
reset => seed_cnt[6].ACLR
reset => seed_cnt[7].ACLR
reset => seed_cnt[8].ACLR
reset => ena_syn_int_q.ACLR
reset => writeadd_shunt[1].ACLR
reset => writeadd_shunt[2].ACLR
reset => writeadd_shunt[3].ACLR
reset => writeadd_shunt[4].ACLR
reset => writeadd_shunt[5].ACLR
reset => writeadd_shunt[6].ACLR
reset => writeadd_shunt[7].ACLR
reset => writeadd_shunt[8].ACLR
reset => writeadd[1].ACLR
reset => writeadd[2].ACLR
reset => writeadd[3].ACLR
reset => writeadd[4].ACLR
reset => writeadd[5].ACLR
reset => writeadd[6].ACLR
reset => writeadd[7].ACLR
reset => writeadd[8].ACLR
reset => load_wr_seed_cnt_q.ACLR
reset => sink_eop_c.ACLR
reset => atl_buffer_state~3.DATAIN
bypass => bypass_int.IN1
polyzero => counter_b.IN1
polyzero => decfail_gen.OUTPUTSELECT
polyzero => counter_b.IN1
polyzero => counter_b.IN1
bms_done => syn_bms_chn_synch_FSM.IN0
bms_done => syn_bms_chn_synch_FSM.IN1
bms_done => syn_bms_chn_synch_FSM.IN1
bms_done => FSM_bms.IN1
bms_done => Selector17.IN1
bms_done => Selector19.IN1
bms_done => Selector21.IN1
bms_done => syn_load.IN0
bms_done => load_syn_gen.IN1
bms_done => load_syn_gen.DATAB
bms_done => pipe_numerr.IN1
bms_done => pipe_numerr.IN1
bms_done => pipe_numerr.IN1
bms_done => pipe_numerr.IN1
bms_done => syn_bms_chn_synch_FSM.IN0
bms_done => syn_bms_chn_synch_FSM.IN1
bms_done => syn_bms_chn_synch_FSM.IN1
bms_done => Selector20.IN2
bms_done => FSM_bms.IN1
bms_done => Selector18.IN2
numerr_bms[1] => numerrhold_q.DATAB
numerr_bms[1] => numerrhold_q.DATAB
numerr_bms[1] => numerrhold_q[1][1].DATAIN
numerr_bms[2] => numerrhold_q.DATAB
numerr_bms[2] => numerrhold_q.DATAB
numerr_bms[2] => numerrhold_q[1][2].DATAIN
numerr_bms[3] => numerrhold_q.DATAB
numerr_bms[3] => numerrhold_q.DATAB
numerr_bms[3] => numerrhold_q[1][3].DATAIN
numerr_bms[4] => numerrhold_q.DATAB
numerr_bms[4] => numerrhold_q.DATAB
numerr_bms[4] => numerrhold_q[1][4].DATAIN
numerr_bms[5] => numerrhold_q.DATAB
numerr_bms[5] => numerrhold_q.DATAB
numerr_bms[5] => numerrhold_q[1][5].DATAIN
numcheck[1] => ~NO_FANOUT~
numcheck[2] => ~NO_FANOUT~
numcheck[3] => ~NO_FANOUT~
numcheck[4] => ~NO_FANOUT~
numcheck[5] => ~NO_FANOUT~
numcheck_bms[1] <= <GND>
numcheck_bms[2] <= <GND>
numcheck_bms[3] <= <GND>
numcheck_bms[4] <= <GND>
numcheck_bms[5] <= <GND>
sink_ena_master <= sink_ena_master_int.DB_MAX_OUTPUT_PORT_TYPE
sink_val => ena_syn_int.IN1
sink_val => FSM_ena_ctrl.IN1
sink_val => FSM_ena_ctrl.IN1
sink_val_q => ~NO_FANOUT~
sink_sop => ~NO_FANOUT~
sink_sop_q => ~NO_FANOUT~
sink_eop => syn_bms_chn_synch_FSM.IN1
sink_eop => syn_bms_chn_synch_FSM.IN0
sink_eop => syn_bms_chn_synch_FSM.IN1
sink_eop => syn_bms_chn_synch_FSM.IN1
sink_eop => sink_eop_c.DATAIN
sink_eop_q => Selector8.IN3
sink_eop_q => Selector9.IN3
sink_eop_q => Selector10.IN3
sink_eop_q => Selector11.IN3
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => writeadd.OUTPUTSELECT
sink_eop_q => chn_load.IN1
sink_eop_q => sink_eop_q_int.IN1
sink_eop_q => cnt_a.IN1
sink_eop_q => Selector11.IN2
sink_eop_q => Selector10.IN2
sink_eop_q => Selector9.IN2
sink_eop_q => Selector8.IN2
sink_eop_q => writeadd_shunt[8].ENA
sink_eop_q => writeadd_shunt[7].ENA
sink_eop_q => writeadd_shunt[6].ENA
sink_eop_q => writeadd_shunt[5].ENA
sink_eop_q => writeadd_shunt[4].ENA
sink_eop_q => writeadd_shunt[3].ENA
sink_eop_q => writeadd_shunt[2].ENA
sink_eop_q => writeadd_shunt[1].ENA
rsin[1] => altsyncram:RAM_DP_1.data_a[0]
rsin[1] => altsyncram:RAM_DP_2.data_a[0]
rsin[1] => altsyncram:RAM_DP_3.data_a[0]
rsin[1] => altsyncram:RAM_DP_4.data_a[0]
rsin[2] => altsyncram:RAM_DP_1.data_a[1]
rsin[2] => altsyncram:RAM_DP_2.data_a[1]
rsin[2] => altsyncram:RAM_DP_3.data_a[1]
rsin[2] => altsyncram:RAM_DP_4.data_a[1]
rsin[3] => altsyncram:RAM_DP_1.data_a[2]
rsin[3] => altsyncram:RAM_DP_2.data_a[2]
rsin[3] => altsyncram:RAM_DP_3.data_a[2]
rsin[3] => altsyncram:RAM_DP_4.data_a[2]
rsin[4] => altsyncram:RAM_DP_1.data_a[3]
rsin[4] => altsyncram:RAM_DP_2.data_a[3]
rsin[4] => altsyncram:RAM_DP_3.data_a[3]
rsin[4] => altsyncram:RAM_DP_4.data_a[3]
rsin[5] => altsyncram:RAM_DP_1.data_a[4]
rsin[5] => altsyncram:RAM_DP_2.data_a[4]
rsin[5] => altsyncram:RAM_DP_3.data_a[4]
rsin[5] => altsyncram:RAM_DP_4.data_a[4]
rsin[6] => altsyncram:RAM_DP_1.data_a[5]
rsin[6] => altsyncram:RAM_DP_2.data_a[5]
rsin[6] => altsyncram:RAM_DP_3.data_a[5]
rsin[6] => altsyncram:RAM_DP_4.data_a[5]
rsin[7] => altsyncram:RAM_DP_1.data_a[6]
rsin[7] => altsyncram:RAM_DP_2.data_a[6]
rsin[7] => altsyncram:RAM_DP_3.data_a[6]
rsin[7] => altsyncram:RAM_DP_4.data_a[6]
rsin[8] => altsyncram:RAM_DP_1.data_a[7]
rsin[8] => altsyncram:RAM_DP_2.data_a[7]
rsin[8] => altsyncram:RAM_DP_3.data_a[7]
rsin[8] => altsyncram:RAM_DP_4.data_a[7]
errvec[1] => altsyncram:RAM_DP_err_value.data_a[0]
errvec[2] => altsyncram:RAM_DP_err_value.data_a[1]
errvec[3] => altsyncram:RAM_DP_err_value.data_a[2]
errvec[4] => altsyncram:RAM_DP_err_value.data_a[3]
errvec[5] => altsyncram:RAM_DP_err_value.data_a[4]
errvec[6] => altsyncram:RAM_DP_err_value.data_a[5]
errvec[7] => altsyncram:RAM_DP_err_value.data_a[6]
errvec[8] => altsyncram:RAM_DP_err_value.data_a[7]
load_syn <= load_syn.DB_MAX_OUTPUT_PORT_TYPE
bms_clear <= load_syn_int.DB_MAX_OUTPUT_PORT_TYPE
load_chn <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
ena_syn <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
ena_syn_q <= ena_syn_int_q.DB_MAX_OUTPUT_PORT_TYPE
ena_bms <= enable.DB_MAX_OUTPUT_PORT_TYPE
ena_chn <= enable.DB_MAX_OUTPUT_PORT_TYPE
rsout[1] <= rsoutff_q[1].DB_MAX_OUTPUT_PORT_TYPE
rsout[2] <= rsoutff_q[2].DB_MAX_OUTPUT_PORT_TYPE
rsout[3] <= rsoutff_q[3].DB_MAX_OUTPUT_PORT_TYPE
rsout[4] <= rsoutff_q[4].DB_MAX_OUTPUT_PORT_TYPE
rsout[5] <= rsoutff_q[5].DB_MAX_OUTPUT_PORT_TYPE
rsout[6] <= rsoutff_q[6].DB_MAX_OUTPUT_PORT_TYPE
rsout[7] <= rsoutff_q[7].DB_MAX_OUTPUT_PORT_TYPE
rsout[8] <= rsoutff_q[8].DB_MAX_OUTPUT_PORT_TYPE
rserr[1] <= <GND>
rserr[2] <= <GND>
rserr[3] <= <GND>
rserr[4] <= <GND>
rserr[5] <= <GND>
rserr[6] <= <GND>
rserr[7] <= <GND>
rserr[8] <= <GND>
num_err_sym[1] <= num_err_sym[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_sym[2] <= num_err_sym[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_sym[3] <= num_err_sym[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_sym[4] <= num_err_sym[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_sym[5] <= num_err_sym[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit[1] <= <GND>
num_err_bit[2] <= <GND>
num_err_bit[3] <= <GND>
num_err_bit[4] <= <GND>
num_err_bit[5] <= <GND>
num_err_bit[6] <= <GND>
num_err_bit[7] <= <GND>
num_err_bit0[1] <= num_err_bit0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit0[2] <= num_err_bit0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit0[3] <= num_err_bit0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit0[4] <= num_err_bit0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit0[5] <= num_err_bit0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit0[6] <= num_err_bit0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit0[7] <= num_err_bit0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit1[1] <= num_err_bit1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit1[2] <= num_err_bit1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit1[3] <= num_err_bit1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit1[4] <= num_err_bit1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit1[5] <= num_err_bit1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit1[6] <= num_err_bit1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
num_err_bit1[7] <= num_err_bit1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_ena => FSM_out.IN1
source_ena => FSM_out.IN1
source_ena => val_source_q.IN1
source_ena => atl_buffer_next_state_var.OUTPUTSELECT
source_ena => atl_buffer_next_state_var.OUTPUTSELECT
source_ena => atl_buffer_next_state_var.OUTPUTSELECT
source_ena => atl_buffer_next_state_var.OUTPUTSELECT
source_ena => FSM_out.IN1
source_ena => rsoutff_q[8].ENA
source_ena => rsoutff_q[7].ENA
source_ena => rsoutff_q[6].ENA
source_ena => rsoutff_q[5].ENA
source_ena => rsoutff_q[4].ENA
source_ena => rsoutff_q[3].ENA
source_ena => rsoutff_q[2].ENA
source_ena => rsoutff_q[1].ENA
source_ena => data_val_pipe.ENA
source_ena => eop_source_pipe[4].ENA
source_ena => sop_source_pipe[4].ENA
source_val <= source_val.DB_MAX_OUTPUT_PORT_TYPE
source_sop <= sop_source_pipe[4].DB_MAX_OUTPUT_PORT_TYPE
source_eop <= eop_source_pipe[4].DB_MAX_OUTPUT_PORT_TYPE
decfail <= decfail_2q.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_1
wren_a => altsyncram_b463:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_b463:auto_generated.rden_b
data_a[0] => altsyncram_b463:auto_generated.data_a[0]
data_a[1] => altsyncram_b463:auto_generated.data_a[1]
data_a[2] => altsyncram_b463:auto_generated.data_a[2]
data_a[3] => altsyncram_b463:auto_generated.data_a[3]
data_a[4] => altsyncram_b463:auto_generated.data_a[4]
data_a[5] => altsyncram_b463:auto_generated.data_a[5]
data_a[6] => altsyncram_b463:auto_generated.data_a[6]
data_a[7] => altsyncram_b463:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_b463:auto_generated.address_a[0]
address_a[1] => altsyncram_b463:auto_generated.address_a[1]
address_a[2] => altsyncram_b463:auto_generated.address_a[2]
address_a[3] => altsyncram_b463:auto_generated.address_a[3]
address_a[4] => altsyncram_b463:auto_generated.address_a[4]
address_a[5] => altsyncram_b463:auto_generated.address_a[5]
address_a[6] => altsyncram_b463:auto_generated.address_a[6]
address_a[7] => altsyncram_b463:auto_generated.address_a[7]
address_b[0] => altsyncram_b463:auto_generated.address_b[0]
address_b[1] => altsyncram_b463:auto_generated.address_b[1]
address_b[2] => altsyncram_b463:auto_generated.address_b[2]
address_b[3] => altsyncram_b463:auto_generated.address_b[3]
address_b[4] => altsyncram_b463:auto_generated.address_b[4]
address_b[5] => altsyncram_b463:auto_generated.address_b[5]
address_b[6] => altsyncram_b463:auto_generated.address_b[6]
address_b[7] => altsyncram_b463:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b463:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_b463:auto_generated.q_b[0]
q_b[1] <= altsyncram_b463:auto_generated.q_b[1]
q_b[2] <= altsyncram_b463:auto_generated.q_b[2]
q_b[3] <= altsyncram_b463:auto_generated.q_b[3]
q_b[4] <= altsyncram_b463:auto_generated.q_b[4]
q_b[5] <= altsyncram_b463:auto_generated.q_b[5]
q_b[6] <= altsyncram_b463:auto_generated.q_b[6]
q_b[7] <= altsyncram_b463:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_1|altsyncram_b463:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_2
wren_a => altsyncram_b463:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_b463:auto_generated.rden_b
data_a[0] => altsyncram_b463:auto_generated.data_a[0]
data_a[1] => altsyncram_b463:auto_generated.data_a[1]
data_a[2] => altsyncram_b463:auto_generated.data_a[2]
data_a[3] => altsyncram_b463:auto_generated.data_a[3]
data_a[4] => altsyncram_b463:auto_generated.data_a[4]
data_a[5] => altsyncram_b463:auto_generated.data_a[5]
data_a[6] => altsyncram_b463:auto_generated.data_a[6]
data_a[7] => altsyncram_b463:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_b463:auto_generated.address_a[0]
address_a[1] => altsyncram_b463:auto_generated.address_a[1]
address_a[2] => altsyncram_b463:auto_generated.address_a[2]
address_a[3] => altsyncram_b463:auto_generated.address_a[3]
address_a[4] => altsyncram_b463:auto_generated.address_a[4]
address_a[5] => altsyncram_b463:auto_generated.address_a[5]
address_a[6] => altsyncram_b463:auto_generated.address_a[6]
address_a[7] => altsyncram_b463:auto_generated.address_a[7]
address_b[0] => altsyncram_b463:auto_generated.address_b[0]
address_b[1] => altsyncram_b463:auto_generated.address_b[1]
address_b[2] => altsyncram_b463:auto_generated.address_b[2]
address_b[3] => altsyncram_b463:auto_generated.address_b[3]
address_b[4] => altsyncram_b463:auto_generated.address_b[4]
address_b[5] => altsyncram_b463:auto_generated.address_b[5]
address_b[6] => altsyncram_b463:auto_generated.address_b[6]
address_b[7] => altsyncram_b463:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b463:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_b463:auto_generated.q_b[0]
q_b[1] <= altsyncram_b463:auto_generated.q_b[1]
q_b[2] <= altsyncram_b463:auto_generated.q_b[2]
q_b[3] <= altsyncram_b463:auto_generated.q_b[3]
q_b[4] <= altsyncram_b463:auto_generated.q_b[4]
q_b[5] <= altsyncram_b463:auto_generated.q_b[5]
q_b[6] <= altsyncram_b463:auto_generated.q_b[6]
q_b[7] <= altsyncram_b463:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_2|altsyncram_b463:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_3
wren_a => altsyncram_b463:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_b463:auto_generated.rden_b
data_a[0] => altsyncram_b463:auto_generated.data_a[0]
data_a[1] => altsyncram_b463:auto_generated.data_a[1]
data_a[2] => altsyncram_b463:auto_generated.data_a[2]
data_a[3] => altsyncram_b463:auto_generated.data_a[3]
data_a[4] => altsyncram_b463:auto_generated.data_a[4]
data_a[5] => altsyncram_b463:auto_generated.data_a[5]
data_a[6] => altsyncram_b463:auto_generated.data_a[6]
data_a[7] => altsyncram_b463:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_b463:auto_generated.address_a[0]
address_a[1] => altsyncram_b463:auto_generated.address_a[1]
address_a[2] => altsyncram_b463:auto_generated.address_a[2]
address_a[3] => altsyncram_b463:auto_generated.address_a[3]
address_a[4] => altsyncram_b463:auto_generated.address_a[4]
address_a[5] => altsyncram_b463:auto_generated.address_a[5]
address_a[6] => altsyncram_b463:auto_generated.address_a[6]
address_a[7] => altsyncram_b463:auto_generated.address_a[7]
address_b[0] => altsyncram_b463:auto_generated.address_b[0]
address_b[1] => altsyncram_b463:auto_generated.address_b[1]
address_b[2] => altsyncram_b463:auto_generated.address_b[2]
address_b[3] => altsyncram_b463:auto_generated.address_b[3]
address_b[4] => altsyncram_b463:auto_generated.address_b[4]
address_b[5] => altsyncram_b463:auto_generated.address_b[5]
address_b[6] => altsyncram_b463:auto_generated.address_b[6]
address_b[7] => altsyncram_b463:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b463:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_b463:auto_generated.q_b[0]
q_b[1] <= altsyncram_b463:auto_generated.q_b[1]
q_b[2] <= altsyncram_b463:auto_generated.q_b[2]
q_b[3] <= altsyncram_b463:auto_generated.q_b[3]
q_b[4] <= altsyncram_b463:auto_generated.q_b[4]
q_b[5] <= altsyncram_b463:auto_generated.q_b[5]
q_b[6] <= altsyncram_b463:auto_generated.q_b[6]
q_b[7] <= altsyncram_b463:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_3|altsyncram_b463:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_4
wren_a => altsyncram_b463:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_b463:auto_generated.rden_b
data_a[0] => altsyncram_b463:auto_generated.data_a[0]
data_a[1] => altsyncram_b463:auto_generated.data_a[1]
data_a[2] => altsyncram_b463:auto_generated.data_a[2]
data_a[3] => altsyncram_b463:auto_generated.data_a[3]
data_a[4] => altsyncram_b463:auto_generated.data_a[4]
data_a[5] => altsyncram_b463:auto_generated.data_a[5]
data_a[6] => altsyncram_b463:auto_generated.data_a[6]
data_a[7] => altsyncram_b463:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_b463:auto_generated.address_a[0]
address_a[1] => altsyncram_b463:auto_generated.address_a[1]
address_a[2] => altsyncram_b463:auto_generated.address_a[2]
address_a[3] => altsyncram_b463:auto_generated.address_a[3]
address_a[4] => altsyncram_b463:auto_generated.address_a[4]
address_a[5] => altsyncram_b463:auto_generated.address_a[5]
address_a[6] => altsyncram_b463:auto_generated.address_a[6]
address_a[7] => altsyncram_b463:auto_generated.address_a[7]
address_b[0] => altsyncram_b463:auto_generated.address_b[0]
address_b[1] => altsyncram_b463:auto_generated.address_b[1]
address_b[2] => altsyncram_b463:auto_generated.address_b[2]
address_b[3] => altsyncram_b463:auto_generated.address_b[3]
address_b[4] => altsyncram_b463:auto_generated.address_b[4]
address_b[5] => altsyncram_b463:auto_generated.address_b[5]
address_b[6] => altsyncram_b463:auto_generated.address_b[6]
address_b[7] => altsyncram_b463:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b463:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_b463:auto_generated.q_b[0]
q_b[1] <= altsyncram_b463:auto_generated.q_b[1]
q_b[2] <= altsyncram_b463:auto_generated.q_b[2]
q_b[3] <= altsyncram_b463:auto_generated.q_b[3]
q_b[4] <= altsyncram_b463:auto_generated.q_b[4]
q_b[5] <= altsyncram_b463:auto_generated.q_b[5]
q_b[6] <= altsyncram_b463:auto_generated.q_b[6]
q_b[7] <= altsyncram_b463:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_4|altsyncram_b463:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_err_value
wren_a => altsyncram_b463:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_b463:auto_generated.rden_b
data_a[0] => altsyncram_b463:auto_generated.data_a[0]
data_a[1] => altsyncram_b463:auto_generated.data_a[1]
data_a[2] => altsyncram_b463:auto_generated.data_a[2]
data_a[3] => altsyncram_b463:auto_generated.data_a[3]
data_a[4] => altsyncram_b463:auto_generated.data_a[4]
data_a[5] => altsyncram_b463:auto_generated.data_a[5]
data_a[6] => altsyncram_b463:auto_generated.data_a[6]
data_a[7] => altsyncram_b463:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_b463:auto_generated.address_a[0]
address_a[1] => altsyncram_b463:auto_generated.address_a[1]
address_a[2] => altsyncram_b463:auto_generated.address_a[2]
address_a[3] => altsyncram_b463:auto_generated.address_a[3]
address_a[4] => altsyncram_b463:auto_generated.address_a[4]
address_a[5] => altsyncram_b463:auto_generated.address_a[5]
address_a[6] => altsyncram_b463:auto_generated.address_a[6]
address_a[7] => altsyncram_b463:auto_generated.address_a[7]
address_b[0] => altsyncram_b463:auto_generated.address_b[0]
address_b[1] => altsyncram_b463:auto_generated.address_b[1]
address_b[2] => altsyncram_b463:auto_generated.address_b[2]
address_b[3] => altsyncram_b463:auto_generated.address_b[3]
address_b[4] => altsyncram_b463:auto_generated.address_b[4]
address_b[5] => altsyncram_b463:auto_generated.address_b[5]
address_b[6] => altsyncram_b463:auto_generated.address_b[6]
address_b[7] => altsyncram_b463:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b463:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_b463:auto_generated.q_b[0]
q_b[1] <= altsyncram_b463:auto_generated.q_b[1]
q_b[2] <= altsyncram_b463:auto_generated.q_b[2]
q_b[3] <= altsyncram_b463:auto_generated.q_b[3]
q_b[4] <= altsyncram_b463:auto_generated.q_b[4]
q_b[5] <= altsyncram_b463:auto_generated.q_b[5]
q_b[6] <= altsyncram_b463:auto_generated.q_b[6]
q_b[7] <= altsyncram_b463:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Modem_Elanus|mac_frame_tx_ver2:inst3|rs_decoder:RS_altera|auk_rs_dec_top_atl:auk_rs_dec_top_atl_inst|auk_rs_mem_atl:mem_ctrl|altsyncram:RAM_DP_err_value|altsyncram_b463:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Modem_Elanus|mac_frame_tx_ver2:inst3|block2ip_frame:block2ipf_inst
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => s_rd_out.OUTPUTSELECT
reset => empty_cnt[3].ENA
reset => empty_cnt[2].ENA
reset => empty_cnt[1].ENA
reset => empty_cnt[0].ENA
reset => s_datawr[8].ENA
reset => s_datawr[7].ENA
reset => s_datawr[6].ENA
reset => s_datawr[5].ENA
reset => s_datawr[4].ENA
reset => s_datawr[3].ENA
reset => s_datawr[2].ENA
reset => s_datawr[1].ENA
reset => s_datawr[0].ENA
reset => empty_cnt[4].ENA
reset => empty_cnt[5].ENA
reset => empty_cnt[6].ENA
reset => empty_cnt[7].ENA
reset => framelen_cnt[0].ENA
reset => framelen_cnt[1].ENA
reset => framelen_cnt[2].ENA
reset => framelen_cnt[3].ENA
reset => framelen_cnt[4].ENA
reset => framelen_cnt[5].ENA
reset => framelen_cnt[6].ENA
reset => framelen_cnt[7].ENA
reset => blocks[5].block_len[0].ENA
reset => blocks[5].block_len[1].ENA
reset => blocks[5].block_len[2].ENA
reset => blocks[5].block_len[3].ENA
reset => blocks[5].block_len[4].ENA
reset => blocks[5].block_len[5].ENA
reset => blocks[5].block_len[6].ENA
reset => blocks[5].dv_value.ENA
reset => blocks[4].block_len[0].ENA
reset => blocks[4].block_len[1].ENA
reset => blocks[4].block_len[2].ENA
reset => blocks[4].block_len[3].ENA
reset => blocks[4].block_len[4].ENA
reset => blocks[4].block_len[5].ENA
reset => blocks[4].block_len[6].ENA
reset => blocks[4].dv_value.ENA
reset => blocks[3].block_len[0].ENA
reset => blocks[3].block_len[1].ENA
reset => blocks[3].block_len[2].ENA
reset => blocks[3].block_len[3].ENA
reset => blocks[3].block_len[4].ENA
reset => blocks[3].block_len[5].ENA
reset => blocks[3].block_len[6].ENA
reset => blocks[3].dv_value.ENA
reset => blocks[2].block_len[0].ENA
reset => blocks[2].block_len[1].ENA
reset => blocks[2].block_len[2].ENA
reset => blocks[2].block_len[3].ENA
reset => blocks[2].block_len[4].ENA
reset => blocks[2].block_len[5].ENA
reset => blocks[2].block_len[6].ENA
reset => blocks[2].dv_value.ENA
reset => blocks[1].block_len[0].ENA
reset => blocks[1].block_len[1].ENA
reset => blocks[1].block_len[2].ENA
reset => blocks[1].block_len[3].ENA
reset => blocks[1].block_len[4].ENA
reset => blocks[1].block_len[5].ENA
reset => blocks[1].block_len[6].ENA
reset => blocks[1].dv_value.ENA
reset => blocks[0].block_len[0].ENA
reset => blocks[0].block_len[1].ENA
reset => blocks[0].block_len[2].ENA
reset => blocks[0].block_len[3].ENA
reset => blocks[0].block_len[4].ENA
reset => blocks[0].block_len[5].ENA
reset => blocks[0].block_len[6].ENA
reset => blocks[0].dv_value.ENA
reset => tbd2_data[0]~reg0.ENA
reset => tbd2_data[1]~reg0.ENA
reset => tbd2_data[2]~reg0.ENA
reset => tbd2_data[3]~reg0.ENA
reset => tbd2_data[4]~reg0.ENA
reset => tbd2_data[5]~reg0.ENA
reset => tbd2_data[6]~reg0.ENA
reset => tbd2_data[7]~reg0.ENA
reset => tbd2_ce~reg0.ENA
reset => have_dv_after.ENA
reset => tbd1_data[0]~reg0.ENA
reset => tbd1_data[1]~reg0.ENA
reset => tbd1_data[2]~reg0.ENA
reset => tbd1_data[3]~reg0.ENA
reset => tbd1_data[4]~reg0.ENA
reset => tbd1_data[5]~reg0.ENA
reset => tbd1_data[6]~reg0.ENA
reset => tbd1_data[7]~reg0.ENA
reset => big_cnt[0].ENA
reset => big_cnt[1].ENA
reset => big_cnt[2].ENA
reset => big_cnt[3].ENA
reset => big_cnt[4].ENA
reset => big_cnt[5].ENA
reset => big_cnt[6].ENA
reset => big_cnt[7].ENA
reset => s_wr.ENA
reset => blocks_cnt[0].ENA
reset => blocks_cnt[1].ENA
reset => blocks_cnt[2].ENA
reset => tbd1_ce~reg0.ENA
clk => s_datawr[0].CLK
clk => s_datawr[1].CLK
clk => s_datawr[2].CLK
clk => s_datawr[3].CLK
clk => s_datawr[4].CLK
clk => s_datawr[5].CLK
clk => s_datawr[6].CLK
clk => s_datawr[7].CLK
clk => s_datawr[8].CLK
clk => empty_cnt[0].CLK
clk => empty_cnt[1].CLK
clk => empty_cnt[2].CLK
clk => empty_cnt[3].CLK
clk => empty_cnt[4].CLK
clk => empty_cnt[5].CLK
clk => empty_cnt[6].CLK
clk => empty_cnt[7].CLK
clk => framelen_cnt[0].CLK
clk => framelen_cnt[1].CLK
clk => framelen_cnt[2].CLK
clk => framelen_cnt[3].CLK
clk => framelen_cnt[4].CLK
clk => framelen_cnt[5].CLK
clk => framelen_cnt[6].CLK
clk => framelen_cnt[7].CLK
clk => blocks[5].block_len[0].CLK
clk => blocks[5].block_len[1].CLK
clk => blocks[5].block_len[2].CLK
clk => blocks[5].block_len[3].CLK
clk => blocks[5].block_len[4].CLK
clk => blocks[5].block_len[5].CLK
clk => blocks[5].block_len[6].CLK
clk => blocks[5].dv_value.CLK
clk => blocks[4].block_len[0].CLK
clk => blocks[4].block_len[1].CLK
clk => blocks[4].block_len[2].CLK
clk => blocks[4].block_len[3].CLK
clk => blocks[4].block_len[4].CLK
clk => blocks[4].block_len[5].CLK
clk => blocks[4].block_len[6].CLK
clk => blocks[4].dv_value.CLK
clk => blocks[3].block_len[0].CLK
clk => blocks[3].block_len[1].CLK
clk => blocks[3].block_len[2].CLK
clk => blocks[3].block_len[3].CLK
clk => blocks[3].block_len[4].CLK
clk => blocks[3].block_len[5].CLK
clk => blocks[3].block_len[6].CLK
clk => blocks[3].dv_value.CLK
clk => blocks[2].block_len[0].CLK
clk => blocks[2].block_len[1].CLK
clk => blocks[2].block_len[2].CLK
clk => blocks[2].block_len[3].CLK
clk => blocks[2].block_len[4].CLK
clk => blocks[2].block_len[5].CLK
clk => blocks[2].block_len[6].CLK
clk => blocks[2].dv_value.CLK
clk => blocks[1].block_len[0].CLK
clk => blocks[1].block_len[1].CLK
clk => blocks[1].block_len[2].CLK
clk => blocks[1].block_len[3].CLK
clk => blocks[1].block_len[4].CLK
clk => blocks[1].block_len[5].CLK
clk => blocks[1].block_len[6].CLK
clk => blocks[1].dv_value.CLK
clk => blocks[0].block_len[0].CLK
clk => blocks[0].block_len[1].CLK
clk => blocks[0].block_len[2].CLK
clk => blocks[0].block_len[3].CLK
clk => blocks[0].block_len[4].CLK
clk => blocks[0].block_len[5].CLK
clk => blocks[0].block_len[6].CLK
clk => blocks[0].dv_value.CLK
clk => tbd2_data[0]~reg0.CLK
clk => tbd2_data[1]~reg0.CLK
clk => tbd2_data[2]~reg0.CLK
clk => tbd2_data[3]~reg0.CLK
clk => tbd2_data[4]~reg0.CLK
clk => tbd2_data[5]~reg0.CLK
clk => tbd2_data[6]~reg0.CLK
clk => tbd2_data[7]~reg0.CLK
clk => tbd2_ce~reg0.CLK
clk => have_dv_after.CLK
clk => tbd1_data[0]~reg0.CLK
clk => tbd1_data[1]~reg0.CLK
clk => tbd1_data[2]~reg0.CLK
clk => tbd1_data[3]~reg0.CLK
clk => tbd1_data[4]~reg0.CLK
clk => tbd1_data[5]~reg0.CLK
clk => tbd1_data[6]~reg0.CLK
clk => tbd1_data[7]~reg0.CLK
clk => big_cnt[0].CLK
clk => big_cnt[1].CLK
clk => big_cnt[2].CLK
clk => big_cnt[3].CLK
clk => big_cnt[4].CLK
clk => big_cnt[5].CLK
clk => big_cnt[6].CLK
clk => big_cnt[7].CLK
clk => s_wr.CLK
clk => blocks_cnt[0].CLK
clk => blocks_cnt[1].CLK
clk => blocks_cnt[2].CLK
clk => tbd1_ce~reg0.CLK
clk => s_rd_out.CLK
clk => less_half.CLK
clk => stm~9.DATAIN
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => stm.OUTPUTSELECT
frame_start => s_rd_out.DATAB
data_ce => ~NO_FANOUT~
datain[0] => Equal0.IN15
datain[0] => block_len.DATAB
datain[0] => block_len.DATAB
datain[0] => block_len.DATAB
datain[0] => block_len.DATAB
datain[0] => block_len.DATAB
datain[0] => block_len.DATAB
datain[0] => Add0.IN8
datain[0] => s_datawr.DATAB
datain[0] => s_datawr.DATAB
datain[0] => tbd1_data.DATAB
datain[0] => tbd2_data.DATAB
datain[1] => Equal0.IN14
datain[1] => block_len.DATAB
datain[1] => block_len.DATAB
datain[1] => block_len.DATAB
datain[1] => block_len.DATAB
datain[1] => block_len.DATAB
datain[1] => block_len.DATAB
datain[1] => Add0.IN7
datain[1] => s_datawr.DATAB
datain[1] => s_datawr.DATAB
datain[1] => tbd1_data.DATAB
datain[1] => tbd2_data.DATAB
datain[2] => Equal0.IN13
datain[2] => block_len.DATAB
datain[2] => block_len.DATAB
datain[2] => block_len.DATAB
datain[2] => block_len.DATAB
datain[2] => block_len.DATAB
datain[2] => block_len.DATAB
datain[2] => Add0.IN6
datain[2] => s_datawr.DATAB
datain[2] => s_datawr.DATAB
datain[2] => tbd1_data.DATAB
datain[2] => tbd2_data.DATAB
datain[3] => Equal0.IN12
datain[3] => block_len.DATAB
datain[3] => block_len.DATAB
datain[3] => block_len.DATAB
datain[3] => block_len.DATAB
datain[3] => block_len.DATAB
datain[3] => block_len.DATAB
datain[3] => Add0.IN5
datain[3] => s_datawr.DATAB
datain[3] => s_datawr.DATAB
datain[3] => tbd1_data.DATAB
datain[3] => tbd2_data.DATAB
datain[4] => Equal0.IN11
datain[4] => block_len.DATAB
datain[4] => block_len.DATAB
datain[4] => block_len.DATAB
datain[4] => block_len.DATAB
datain[4] => block_len.DATAB
datain[4] => block_len.DATAB
datain[4] => Add0.IN4
datain[4] => s_datawr.DATAB
datain[4] => s_datawr.DATAB
datain[4] => tbd1_data.DATAB
datain[4] => tbd2_data.DATAB
datain[5] => Equal0.IN10
datain[5] => block_len.DATAB
datain[5] => block_len.DATAB
datain[5] => block_len.DATAB
datain[5] => block_len.DATAB
datain[5] => block_len.DATAB
datain[5] => block_len.DATAB
datain[5] => Add0.IN3
datain[5] => s_datawr.DATAB
datain[5] => s_datawr.DATAB
datain[5] => tbd1_data.DATAB
datain[5] => tbd2_data.DATAB
datain[6] => Equal0.IN9
datain[6] => block_len.DATAB
datain[6] => block_len.DATAB
datain[6] => block_len.DATAB
datain[6] => block_len.DATAB
datain[6] => block_len.DATAB
datain[6] => block_len.DATAB
datain[6] => Add0.IN2
datain[6] => s_datawr.DATAB
datain[6] => s_datawr.DATAB
datain[6] => tbd1_data.DATAB
datain[6] => tbd2_data.DATAB
datain[7] => Equal0.IN8
datain[7] => dv_value.DATAB
datain[7] => dv_value.DATAB
datain[7] => dv_value.DATAB
datain[7] => dv_value.DATAB
datain[7] => dv_value.DATAB
datain[7] => dv_value.DATAB
datain[7] => s_datawr.DATAB
datain[7] => s_datawr.DATAB
datain[7] => tbd1_data.DATAB
datain[7] => have_dv_after.DATAB
datain[7] => tbd2_data.DATAB
rd_out <= s_rd_out.DB_MAX_OUTPUT_PORT_TYPE
tbd1_ce <= tbd1_ce~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd1_data[0] <= tbd1_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd1_data[1] <= tbd1_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd1_data[2] <= tbd1_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd1_data[3] <= tbd1_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd1_data[4] <= tbd1_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd1_data[5] <= tbd1_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd1_data[6] <= tbd1_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd1_data[7] <= tbd1_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd2_ce <= tbd2_ce~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd2_data[0] <= tbd2_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd2_data[1] <= tbd2_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd2_data[2] <= tbd2_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd2_data[3] <= tbd2_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd2_data[4] <= tbd2_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd2_data[5] <= tbd2_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd2_data[6] <= tbd2_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd2_data[7] <= tbd2_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr <= s_wr.DB_MAX_OUTPUT_PORT_TYPE
datawr[0] <= s_datawr[0].DB_MAX_OUTPUT_PORT_TYPE
datawr[1] <= s_datawr[1].DB_MAX_OUTPUT_PORT_TYPE
datawr[2] <= s_datawr[2].DB_MAX_OUTPUT_PORT_TYPE
datawr[3] <= s_datawr[3].DB_MAX_OUTPUT_PORT_TYPE
datawr[4] <= s_datawr[4].DB_MAX_OUTPUT_PORT_TYPE
datawr[5] <= s_datawr[5].DB_MAX_OUTPUT_PORT_TYPE
datawr[6] <= s_datawr[6].DB_MAX_OUTPUT_PORT_TYPE
datawr[7] <= s_datawr[7].DB_MAX_OUTPUT_PORT_TYPE
datawr[8] <= s_datawr[8].DB_MAX_OUTPUT_PORT_TYPE
rdcount[0] => LessThan0.IN28
rdcount[1] => LessThan0.IN27
rdcount[2] => LessThan0.IN26
rdcount[3] => LessThan0.IN25
rdcount[4] => LessThan0.IN24
rdcount[5] => LessThan0.IN23
rdcount[6] => LessThan0.IN22
rdcount[7] => LessThan0.IN21
rdcount[8] => LessThan0.IN20
rdcount[9] => LessThan0.IN19
rdcount[10] => LessThan0.IN18
rdcount[11] => LessThan0.IN17
rdcount[12] => LessThan0.IN16
rdcount[13] => LessThan0.IN15


|Modem_Elanus|mac_frame_tx_ver2:inst3|changer_freq_tx:changer_freq_tx_inst
clk => Acnt_mode1[0].CLK
clk => Acnt_mode1[1].CLK
clk => Acnt_mode1[2].CLK
clk => Acnt_mode1[3].CLK
clk => Acnt_mode1[4].CLK
clk => Acnt_mode1[5].CLK
clk => Acnt_mode0[0].CLK
clk => Acnt_mode0[1].CLK
clk => Acnt_mode0[2].CLK
clk => Acnt_mode0[3].CLK
clk => Acnt_mode0[4].CLK
clk => Acnt_mode0[5].CLK
clk => cnt_mode1[0].CLK
clk => cnt_mode1[1].CLK
clk => cnt_mode1[2].CLK
clk => cnt_mode1[3].CLK
clk => cnt_mode1[4].CLK
clk => cnt_mode1[5].CLK
clk => cnt_mode0[0].CLK
clk => cnt_mode0[1].CLK
clk => cnt_mode0[2].CLK
clk => cnt_mode0[3].CLK
clk => cnt_mode0[4].CLK
clk => cnt_mode0[5].CLK
clk => need_to_clkq_big_1p.CLK
clk => s_answer_wait.CLK
clk => ack_state_1w.CLK
clk => ack_state.CLK
clk => timeoutcnt[0].CLK
clk => timeoutcnt[1].CLK
clk => timeoutcnt[2].CLK
clk => timeoutcnt[3].CLK
clk => timeoutcnt[4].CLK
clk => timeoutcnt[5].CLK
clk => timeoutcnt[6].CLK
clk => timeoutcnt[7].CLK
clk => timeoutcnt[8].CLK
clk => timeoutcnt[9].CLK
clk => timeoutcnt[10].CLK
clk => timeoutcnt[11].CLK
clk => timeoutcnt[12].CLK
clk => s_answer.CLK
clk => state.CLK
clk => state_1w.CLK
clk => need_to_clkq_big~reg0.CLK
reset => state.OUTPUTSELECT
reset => s_answer.OUTPUTSELECT
reset => timeoutcnt.OUTPUTSELECT
reset => timeoutcnt.OUTPUTSELECT
reset => timeoutcnt.OUTPUTSELECT
reset => timeoutcnt.OUTPUTSELECT
reset => timeoutcnt.OUTPUTSELECT
reset => timeoutcnt.OUTPUTSELECT
reset => timeoutcnt.OUTPUTSELECT
reset => timeoutcnt.OUTPUTSELECT
reset => timeoutcnt.OUTPUTSELECT
reset => timeoutcnt.OUTPUTSELECT
reset => timeoutcnt.OUTPUTSELECT
reset => timeoutcnt.OUTPUTSELECT
reset => timeoutcnt.OUTPUTSELECT
reset => ack_state.OUTPUTSELECT
reset => ack_state_1w.OUTPUTSELECT
reset => Acnt_mode1[0].ENA
reset => Acnt_mode1[1].ENA
reset => Acnt_mode1[2].ENA
reset => Acnt_mode1[3].ENA
reset => Acnt_mode1[4].ENA
reset => Acnt_mode1[5].ENA
reset => Acnt_mode0[0].ENA
reset => Acnt_mode0[1].ENA
reset => Acnt_mode0[2].ENA
reset => Acnt_mode0[3].ENA
reset => Acnt_mode0[4].ENA
reset => Acnt_mode0[5].ENA
reset => cnt_mode1[0].ENA
reset => cnt_mode1[1].ENA
reset => cnt_mode1[2].ENA
reset => cnt_mode1[3].ENA
reset => cnt_mode1[4].ENA
reset => cnt_mode1[5].ENA
reset => cnt_mode0[0].ENA
reset => cnt_mode0[1].ENA
reset => cnt_mode0[2].ENA
reset => cnt_mode0[3].ENA
reset => cnt_mode0[4].ENA
reset => cnt_mode0[5].ENA
reset => need_to_clkq_big_1p.ENA
reset => s_answer_wait.ENA
ce => cnt_mode0.OUTPUTSELECT
ce => cnt_mode0.OUTPUTSELECT
ce => cnt_mode0.OUTPUTSELECT
ce => cnt_mode0.OUTPUTSELECT
ce => cnt_mode0.OUTPUTSELECT
ce => cnt_mode0.OUTPUTSELECT
ce => cnt_mode1.OUTPUTSELECT
ce => cnt_mode1.OUTPUTSELECT
ce => cnt_mode1.OUTPUTSELECT
ce => cnt_mode1.OUTPUTSELECT
ce => cnt_mode1.OUTPUTSELECT
ce => cnt_mode1.OUTPUTSELECT
ce => Acnt_mode0.OUTPUTSELECT
ce => Acnt_mode0.OUTPUTSELECT
ce => Acnt_mode0.OUTPUTSELECT
ce => Acnt_mode0.OUTPUTSELECT
ce => Acnt_mode0.OUTPUTSELECT
ce => Acnt_mode0.OUTPUTSELECT
ce => Acnt_mode1.OUTPUTSELECT
ce => Acnt_mode1.OUTPUTSELECT
ce => Acnt_mode1.OUTPUTSELECT
ce => Acnt_mode1.OUTPUTSELECT
ce => Acnt_mode1.OUTPUTSELECT
ce => Acnt_mode1.OUTPUTSELECT
mode => cnt_mode0.OUTPUTSELECT
mode => cnt_mode0.OUTPUTSELECT
mode => cnt_mode0.OUTPUTSELECT
mode => cnt_mode0.OUTPUTSELECT
mode => cnt_mode0.OUTPUTSELECT
mode => cnt_mode0.OUTPUTSELECT
mode => cnt_mode1.OUTPUTSELECT
mode => cnt_mode1.OUTPUTSELECT
mode => cnt_mode1.OUTPUTSELECT
mode => cnt_mode1.OUTPUTSELECT
mode => cnt_mode1.OUTPUTSELECT
mode => cnt_mode1.OUTPUTSELECT
mode_ack => Acnt_mode0.OUTPUTSELECT
mode_ack => Acnt_mode0.OUTPUTSELECT
mode_ack => Acnt_mode0.OUTPUTSELECT
mode_ack => Acnt_mode0.OUTPUTSELECT
mode_ack => Acnt_mode0.OUTPUTSELECT
mode_ack => Acnt_mode0.OUTPUTSELECT
mode_ack => Acnt_mode1.OUTPUTSELECT
mode_ack => Acnt_mode1.OUTPUTSELECT
mode_ack => Acnt_mode1.OUTPUTSELECT
mode_ack => Acnt_mode1.OUTPUTSELECT
mode_ack => Acnt_mode1.OUTPUTSELECT
mode_ack => Acnt_mode1.OUTPUTSELECT
answer <= s_answer.DB_MAX_OUTPUT_PORT_TYPE
need_to_clkq_big <= need_to_clkq_big~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst
clk => fifo256x2:fifo256x2_inst.rdclk
clk => data.CLK
clk => bit_ce.CLK
clk => frame_ce.CLK
clk => frame_ce_W[0].CLK
clk => frame_ce_W[1].CLK
clk => frame_ce_W[2].CLK
clk => frame_ce_W[3].CLK
clk => frame_ce_W[4].CLK
clk => frame_ce_W[5].CLK
clk => frame_ce_W[6].CLK
clk => frame_ce_W[7].CLK
clk => reg_bitstaf[0].CLK
clk => reg_bitstaf[1].CLK
clk => reg_bitstaf[2].CLK
clk => reg_bitstaf[3].CLK
clk => reg_bitstaf[4].CLK
clk => reg_bitstaf[5].CLK
clk => reg_bitstaf[6].CLK
clk => reg_bitstaf[7].CLK
clk => reg2[0].CLK
clk => reg2[1].CLK
clk => reg2[2].CLK
clk => reg2[3].CLK
clk => reg2[4].CLK
clk => reg2[5].CLK
clk => reg2[6].CLK
clk => reg2[7].CLK
clk => reg[0].CLK
clk => reg[1].CLK
clk => reg[2].CLK
clk => reg[3].CLK
clk => reg[4].CLK
clk => reg[5].CLK
clk => reg[6].CLK
clk => reg[7].CLK
clk => write_irq_cnt[0].CLK
clk => write_irq_cnt[1].CLK
clk => write_irq_cnt[2].CLK
clk => write_irq_cnt[3].CLK
clk => write_irq~reg0.CLK
clk => spi_data~reg0.CLK
clk => tofifo[0].CLK
clk => tofifo[1].CLK
clk => hdlc_stream_ce_w1.CLK
clk => spi_div_cnt[0].CLK
clk => spi_div_cnt[1].CLK
clk => spi_div_cnt[2].CLK
clk => spi_ce~reg0.CLK
clk => d_cnt_frame[0].CLK
clk => d_cnt_frame[1].CLK
clk => d_cnt_frame[2].CLK
clk => d_cnt_frame[3].CLK
clk => d_cnt_frame[4].CLK
clk => d_cnt_frame[5].CLK
clk => d_cnt_frame[6].CLK
clk => d_cnt_frame[7].CLK
clk => cnt_out_frame[0].CLK
clk => cnt_out_frame[1].CLK
clk => cnt_out_frame[2].CLK
clk => cnt_out_frame[3].CLK
clk => cnt_out_frame[4].CLK
clk => cnt_out_frame[5].CLK
clk => cnt_out_frame[6].CLK
clk => cnt_out_frame[7].CLK
clk => cnt_in_frame[0].CLK
clk => cnt_in_frame[1].CLK
clk => cnt_in_frame[2].CLK
clk => cnt_in_frame[3].CLK
clk => cnt_in_frame[4].CLK
clk => cnt_in_frame[5].CLK
clk => cnt_in_frame[6].CLK
clk => cnt_in_frame[7].CLK
clk => s_spi_clk.CLK
clk => fifo_rd.CLK
clk => fifo_wr.CLK
clk => fifo256x2:fifo256x2_inst.wrclk
clk => out_spi~8.DATAIN
clk => spi_stm~4.DATAIN
reset => spi_stm.OUTPUTSELECT
reset => spi_stm.OUTPUTSELECT
reset => spi_stm.OUTPUTSELECT
reset => out_spi.OUTPUTSELECT
reset => out_spi.OUTPUTSELECT
reset => out_spi.OUTPUTSELECT
reset => out_spi.OUTPUTSELECT
reset => out_spi.OUTPUTSELECT
reset => out_spi.OUTPUTSELECT
reset => out_spi.OUTPUTSELECT
reset => fifo_wr.OUTPUTSELECT
reset => fifo_rd.OUTPUTSELECT
reset => s_spi_clk.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => d_cnt_frame.OUTPUTSELECT
reset => d_cnt_frame.OUTPUTSELECT
reset => d_cnt_frame.OUTPUTSELECT
reset => d_cnt_frame.OUTPUTSELECT
reset => d_cnt_frame.OUTPUTSELECT
reset => d_cnt_frame.OUTPUTSELECT
reset => d_cnt_frame.OUTPUTSELECT
reset => d_cnt_frame.OUTPUTSELECT
reset => spi_ce.OUTPUTSELECT
reset => spi_div_cnt.OUTPUTSELECT
reset => spi_div_cnt.OUTPUTSELECT
reset => spi_div_cnt.OUTPUTSELECT
reset => hdlc_stream_ce_w1.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg2.OUTPUTSELECT
reset => reg2.OUTPUTSELECT
reset => reg2.OUTPUTSELECT
reset => reg2.OUTPUTSELECT
reset => reg2.OUTPUTSELECT
reset => reg2.OUTPUTSELECT
reset => reg2.OUTPUTSELECT
reset => reg2.OUTPUTSELECT
reset => reg_bitstaf.OUTPUTSELECT
reset => reg_bitstaf.OUTPUTSELECT
reset => reg_bitstaf.OUTPUTSELECT
reset => reg_bitstaf.OUTPUTSELECT
reset => reg_bitstaf.OUTPUTSELECT
reset => reg_bitstaf.OUTPUTSELECT
reset => reg_bitstaf.OUTPUTSELECT
reset => reg_bitstaf.OUTPUTSELECT
reset => frame_ce_W.OUTPUTSELECT
reset => frame_ce_W.OUTPUTSELECT
reset => frame_ce_W.OUTPUTSELECT
reset => frame_ce_W.OUTPUTSELECT
reset => frame_ce_W.OUTPUTSELECT
reset => frame_ce_W.OUTPUTSELECT
reset => frame_ce_W.OUTPUTSELECT
reset => frame_ce_W.OUTPUTSELECT
reset => frame_ce.OUTPUTSELECT
reset => bit_ce.OUTPUTSELECT
reset => fifo256x2:fifo256x2_inst.aclr
reset => write_irq_cnt[0].ENA
reset => data.ENA
reset => write_irq_cnt[1].ENA
reset => write_irq_cnt[2].ENA
reset => write_irq_cnt[3].ENA
reset => write_irq~reg0.ENA
reset => spi_data~reg0.ENA
reset => tofifo[0].ENA
reset => tofifo[1].ENA
write_irq <= write_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk <= s_spi_clk.DB_MAX_OUTPUT_PORT_TYPE
spi_ce <= spi_ce~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_data <= spi_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_full <= fifo256x2:fifo256x2_inst.wrfull
hdlc_stream_ce => hdlc_stream_ce_w1.DATAA
hdlc_stream_ce => reg_bitstaf.OUTPUTSELECT
hdlc_stream_ce => reg_bitstaf.OUTPUTSELECT
hdlc_stream_ce => reg_bitstaf.OUTPUTSELECT
hdlc_stream_ce => reg_bitstaf.OUTPUTSELECT
hdlc_stream_ce => reg_bitstaf.OUTPUTSELECT
hdlc_stream_ce => reg_bitstaf.OUTPUTSELECT
hdlc_stream_ce => reg_bitstaf.OUTPUTSELECT
hdlc_stream_ce => reg_bitstaf.OUTPUTSELECT
hdlc_stream_ce => reg.OUTPUTSELECT
hdlc_stream_ce => reg.OUTPUTSELECT
hdlc_stream_ce => reg.OUTPUTSELECT
hdlc_stream_ce => reg.OUTPUTSELECT
hdlc_stream_ce => reg.OUTPUTSELECT
hdlc_stream_ce => reg.OUTPUTSELECT
hdlc_stream_ce => reg.OUTPUTSELECT
hdlc_stream_ce => reg.OUTPUTSELECT
hdlc_stream_ce => reg2.OUTPUTSELECT
hdlc_stream_ce => reg2.OUTPUTSELECT
hdlc_stream_ce => reg2.OUTPUTSELECT
hdlc_stream_ce => reg2.OUTPUTSELECT
hdlc_stream_ce => reg2.OUTPUTSELECT
hdlc_stream_ce => reg2.OUTPUTSELECT
hdlc_stream_ce => reg2.OUTPUTSELECT
hdlc_stream_ce => reg2.OUTPUTSELECT
hdlc_stream_ce => frame_ce_W.OUTPUTSELECT
hdlc_stream_ce => frame_ce_W.OUTPUTSELECT
hdlc_stream_ce => frame_ce_W.OUTPUTSELECT
hdlc_stream_ce => frame_ce_W.OUTPUTSELECT
hdlc_stream_ce => frame_ce_W.OUTPUTSELECT
hdlc_stream_ce => frame_ce_W.OUTPUTSELECT
hdlc_stream_ce => frame_ce_W.OUTPUTSELECT
hdlc_stream_ce => frame_ce_W.OUTPUTSELECT
hdlc_stream_ce => data.OUTPUTSELECT
hdlc_stream_ce => bit_ce.OUTPUTSELECT
hdlc_stream_ce => frame_ce.OUTPUTSELECT
hdlc_stream => reg_bitstaf.DATAB
hdlc_stream => reg.DATAB


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw[0]
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw[1]
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw[2]
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw[3]
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw[4]
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw[5]
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw[6]
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw[7]
wrfull <= dcfifo:dcfifo_component.wrfull


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component
data[0] => dcfifo_9si1:auto_generated.data[0]
data[1] => dcfifo_9si1:auto_generated.data[1]
q[0] <= dcfifo_9si1:auto_generated.q[0]
q[1] <= dcfifo_9si1:auto_generated.q[1]
rdclk => dcfifo_9si1:auto_generated.rdclk
rdreq => dcfifo_9si1:auto_generated.rdreq
wrclk => dcfifo_9si1:auto_generated.wrclk
wrreq => dcfifo_9si1:auto_generated.wrreq
aclr => dcfifo_9si1:auto_generated.aclr
rdempty <= dcfifo_9si1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_9si1:auto_generated.wrfull
rdusedw[0] <= dcfifo_9si1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_9si1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_9si1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_9si1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_9si1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_9si1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_9si1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_9si1:auto_generated.rdusedw[7]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_gp.aclr
aclr => altsyncram_ig31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ig31:fifo_ram.data_a[0]
data[1] => altsyncram_ig31:fifo_ram.data_a[1]
q[0] <= altsyncram_ig31:fifo_ram.q_b[0]
q[1] <= altsyncram_ig31:fifo_ram.q_b[1]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_ig31:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_ikd:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => a_graycounter_ojc:wrptr_gp.clock
wrclk => altsyncram_ig31:fifo_ram.clock0
wrclk => alt_synch_pipe_jkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|a_graycounter_ojc:wrptr_gp
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|altsyncram_ig31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[7] => ram_block14a0.PORTAADDR7
address_a[7] => ram_block14a1.PORTAADDR7
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[7] => ram_block14a0.PORTBADDR7
address_b[7] => ram_block14a1.PORTBADDR7
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
clock => dffpipe_hd9:dffpipe16.clock
clrn => dffpipe_hd9:dffpipe16.clrn
d[0] => dffpipe_hd9:dffpipe16.d[0]
d[1] => dffpipe_hd9:dffpipe16.d[1]
d[2] => dffpipe_hd9:dffpipe16.d[2]
d[3] => dffpipe_hd9:dffpipe16.d[3]
d[4] => dffpipe_hd9:dffpipe16.d[4]
d[5] => dffpipe_hd9:dffpipe16.d[5]
d[6] => dffpipe_hd9:dffpipe16.d[6]
d[7] => dffpipe_hd9:dffpipe16.d[7]
d[8] => dffpipe_hd9:dffpipe16.d[8]
q[0] <= dffpipe_hd9:dffpipe16.q[0]
q[1] <= dffpipe_hd9:dffpipe16.q[1]
q[2] <= dffpipe_hd9:dffpipe16.q[2]
q[3] <= dffpipe_hd9:dffpipe16.q[3]
q[4] <= dffpipe_hd9:dffpipe16.q[4]
q[5] <= dffpipe_hd9:dffpipe16.q[5]
q[6] <= dffpipe_hd9:dffpipe16.q[6]
q[7] <= dffpipe_hd9:dffpipe16.q[7]
q[8] <= dffpipe_hd9:dffpipe16.q[8]


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
clock => dffpipe_id9:dffpipe19.clock
clrn => dffpipe_id9:dffpipe19.clrn
d[0] => dffpipe_id9:dffpipe19.d[0]
d[1] => dffpipe_id9:dffpipe19.d[1]
d[2] => dffpipe_id9:dffpipe19.d[2]
d[3] => dffpipe_id9:dffpipe19.d[3]
d[4] => dffpipe_id9:dffpipe19.d[4]
d[5] => dffpipe_id9:dffpipe19.d[5]
d[6] => dffpipe_id9:dffpipe19.d[6]
d[7] => dffpipe_id9:dffpipe19.d[7]
d[8] => dffpipe_id9:dffpipe19.d[8]
q[0] <= dffpipe_id9:dffpipe19.q[0]
q[1] <= dffpipe_id9:dffpipe19.q[1]
q[2] <= dffpipe_id9:dffpipe19.q[2]
q[3] <= dffpipe_id9:dffpipe19.q[3]
q[4] <= dffpipe_id9:dffpipe19.q[4]
q[5] <= dffpipe_id9:dffpipe19.q[5]
q[6] <= dffpipe_id9:dffpipe19.q[6]
q[7] <= dffpipe_id9:dffpipe19.q[7]
q[8] <= dffpipe_id9:dffpipe19.q[8]


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
d[8] => dffe20a[8].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Modem_Elanus|mac_frame_tx_ver2:inst3|from_hdlc:from_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw[0]
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw[1]
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw[2]
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw[3]
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw[4]
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw[5]
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw[6]
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw[7]
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw[8]
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw[9]
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw[10]
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw[11]
rdusedw[12] <= dcfifo:dcfifo_component.rdusedw[12]
rdusedw[13] <= dcfifo:dcfifo_component.rdusedw[13]
wrfull <= dcfifo:dcfifo_component.wrfull


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_q5j1:auto_generated.data[0]
data[1] => dcfifo_q5j1:auto_generated.data[1]
data[2] => dcfifo_q5j1:auto_generated.data[2]
data[3] => dcfifo_q5j1:auto_generated.data[3]
data[4] => dcfifo_q5j1:auto_generated.data[4]
data[5] => dcfifo_q5j1:auto_generated.data[5]
data[6] => dcfifo_q5j1:auto_generated.data[6]
data[7] => dcfifo_q5j1:auto_generated.data[7]
data[8] => dcfifo_q5j1:auto_generated.data[8]
q[0] <= dcfifo_q5j1:auto_generated.q[0]
q[1] <= dcfifo_q5j1:auto_generated.q[1]
q[2] <= dcfifo_q5j1:auto_generated.q[2]
q[3] <= dcfifo_q5j1:auto_generated.q[3]
q[4] <= dcfifo_q5j1:auto_generated.q[4]
q[5] <= dcfifo_q5j1:auto_generated.q[5]
q[6] <= dcfifo_q5j1:auto_generated.q[6]
q[7] <= dcfifo_q5j1:auto_generated.q[7]
q[8] <= dcfifo_q5j1:auto_generated.q[8]
rdclk => dcfifo_q5j1:auto_generated.rdclk
rdreq => dcfifo_q5j1:auto_generated.rdreq
wrclk => dcfifo_q5j1:auto_generated.wrclk
wrreq => dcfifo_q5j1:auto_generated.wrreq
aclr => dcfifo_q5j1:auto_generated.aclr
rdempty <= dcfifo_q5j1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_q5j1:auto_generated.wrfull
rdusedw[0] <= dcfifo_q5j1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_q5j1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_q5j1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_q5j1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_q5j1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_q5j1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_q5j1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_q5j1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_q5j1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_q5j1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_q5j1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_q5j1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_q5j1:auto_generated.rdusedw[12]
rdusedw[13] <= dcfifo_q5j1:auto_generated.rdusedw[13]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>
wrusedw[12] <= <GND>
wrusedw[13] <= <GND>


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated
aclr => a_graycounter_a77:rdptr_g1p.aclr
aclr => altsyncram_qj31:fifo_ram.aclr1
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[14].IN0
aclr => rs_dgwp_reg[14].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_qj31:fifo_ram.data_a[0]
data[1] => altsyncram_qj31:fifo_ram.data_a[1]
data[2] => altsyncram_qj31:fifo_ram.data_a[2]
data[3] => altsyncram_qj31:fifo_ram.data_a[3]
data[4] => altsyncram_qj31:fifo_ram.data_a[4]
data[5] => altsyncram_qj31:fifo_ram.data_a[5]
data[6] => altsyncram_qj31:fifo_ram.data_a[6]
data[7] => altsyncram_qj31:fifo_ram.data_a[7]
data[8] => altsyncram_qj31:fifo_ram.data_a[8]
q[0] <= altsyncram_qj31:fifo_ram.q_b[0]
q[1] <= altsyncram_qj31:fifo_ram.q_b[1]
q[2] <= altsyncram_qj31:fifo_ram.q_b[2]
q[3] <= altsyncram_qj31:fifo_ram.q_b[3]
q[4] <= altsyncram_qj31:fifo_ram.q_b[4]
q[5] <= altsyncram_qj31:fifo_ram.q_b[5]
q[6] <= altsyncram_qj31:fifo_ram.q_b[6]
q[7] <= altsyncram_qj31:fifo_ram.q_b[7]
q[8] <= altsyncram_qj31:fifo_ram.q_b[8]
rdclk => a_graycounter_a77:rdptr_g1p.clock
rdclk => altsyncram_qj31:fifo_ram.clock1
rdclk => dffpipe_te9:rs_brp.clock
rdclk => dffpipe_te9:rs_bwp.clock
rdclk => alt_synch_pipe_vld:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[14].CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[14].CLK
rdclk => rs_dgwp_reg[13].CLK
rdclk => rs_dgwp_reg[12].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => a_graycounter_a77:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => altsyncram_qj31:fifo_ram.clocken1
rdreq => mux_j28:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_j28:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[14].ENA
rdreq => rdptr_g[13].ENA
rdreq => rdptr_g[12].ENA
rdreq => rdptr_g[11].ENA
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_6lc:wrptr_g1p.clock
wrclk => a_graycounter_5lc:wrptr_gp.clock
wrclk => altsyncram_qj31:fifo_ram.clock0
wrclk => dffpipe_9d9:wraclr.clock
wrclk => alt_synch_pipe_0md:ws_dgrp.clock
wrclk => delayed_wrptr_g[14].CLK
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[14].CLK
wrclk => ws_dgrp_reg[13].CLK
wrclk => ws_dgrp_reg[12].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|a_gray2bin_bib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= gray[14].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN1
gray[14] => bin[14].DATAIN
gray[14] => xor13.IN0


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|a_gray2bin_bib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= gray[14].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN1
gray[14] => bin[14].DATAIN
gray[14] => xor13.IN0


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|a_graycounter_a77:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[3].IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => counter5a13.CLK
clock => counter5a14.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter5a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter5a14.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|a_graycounter_6lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => counter8a13.CLK
clock => counter8a14.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter8a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter8a14.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|a_graycounter_5lc:wrptr_gp
aclr => counter13a[14].IN0
aclr => counter13a[13].IN0
aclr => counter13a[12].IN0
aclr => counter13a[11].IN0
aclr => counter13a[10].IN0
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[14].CLK
clock => counter13a[13].CLK
clock => counter13a[12].CLK
clock => counter13a[11].CLK
clock => counter13a[10].CLK
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
clock => sub_parity12a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter13a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter13a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter13a[14].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|altsyncram_qj31:fifo_ram
aclr1 => addr_store_b[0].IN0
aclr1 => _.IN0
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_a[6] => ram_block14a10.PORTAADDR6
address_a[6] => ram_block14a11.PORTAADDR6
address_a[6] => ram_block14a12.PORTAADDR6
address_a[6] => ram_block14a13.PORTAADDR6
address_a[6] => ram_block14a14.PORTAADDR6
address_a[6] => ram_block14a15.PORTAADDR6
address_a[6] => ram_block14a16.PORTAADDR6
address_a[6] => ram_block14a17.PORTAADDR6
address_a[7] => ram_block14a0.PORTAADDR7
address_a[7] => ram_block14a1.PORTAADDR7
address_a[7] => ram_block14a2.PORTAADDR7
address_a[7] => ram_block14a3.PORTAADDR7
address_a[7] => ram_block14a4.PORTAADDR7
address_a[7] => ram_block14a5.PORTAADDR7
address_a[7] => ram_block14a6.PORTAADDR7
address_a[7] => ram_block14a7.PORTAADDR7
address_a[7] => ram_block14a8.PORTAADDR7
address_a[7] => ram_block14a9.PORTAADDR7
address_a[7] => ram_block14a10.PORTAADDR7
address_a[7] => ram_block14a11.PORTAADDR7
address_a[7] => ram_block14a12.PORTAADDR7
address_a[7] => ram_block14a13.PORTAADDR7
address_a[7] => ram_block14a14.PORTAADDR7
address_a[7] => ram_block14a15.PORTAADDR7
address_a[7] => ram_block14a16.PORTAADDR7
address_a[7] => ram_block14a17.PORTAADDR7
address_a[8] => ram_block14a0.PORTAADDR8
address_a[8] => ram_block14a1.PORTAADDR8
address_a[8] => ram_block14a2.PORTAADDR8
address_a[8] => ram_block14a3.PORTAADDR8
address_a[8] => ram_block14a4.PORTAADDR8
address_a[8] => ram_block14a5.PORTAADDR8
address_a[8] => ram_block14a6.PORTAADDR8
address_a[8] => ram_block14a7.PORTAADDR8
address_a[8] => ram_block14a8.PORTAADDR8
address_a[8] => ram_block14a9.PORTAADDR8
address_a[8] => ram_block14a10.PORTAADDR8
address_a[8] => ram_block14a11.PORTAADDR8
address_a[8] => ram_block14a12.PORTAADDR8
address_a[8] => ram_block14a13.PORTAADDR8
address_a[8] => ram_block14a14.PORTAADDR8
address_a[8] => ram_block14a15.PORTAADDR8
address_a[8] => ram_block14a16.PORTAADDR8
address_a[8] => ram_block14a17.PORTAADDR8
address_a[9] => ram_block14a0.PORTAADDR9
address_a[9] => ram_block14a1.PORTAADDR9
address_a[9] => ram_block14a2.PORTAADDR9
address_a[9] => ram_block14a3.PORTAADDR9
address_a[9] => ram_block14a4.PORTAADDR9
address_a[9] => ram_block14a5.PORTAADDR9
address_a[9] => ram_block14a6.PORTAADDR9
address_a[9] => ram_block14a7.PORTAADDR9
address_a[9] => ram_block14a8.PORTAADDR9
address_a[9] => ram_block14a9.PORTAADDR9
address_a[9] => ram_block14a10.PORTAADDR9
address_a[9] => ram_block14a11.PORTAADDR9
address_a[9] => ram_block14a12.PORTAADDR9
address_a[9] => ram_block14a13.PORTAADDR9
address_a[9] => ram_block14a14.PORTAADDR9
address_a[9] => ram_block14a15.PORTAADDR9
address_a[9] => ram_block14a16.PORTAADDR9
address_a[9] => ram_block14a17.PORTAADDR9
address_a[10] => ram_block14a0.PORTAADDR10
address_a[10] => ram_block14a1.PORTAADDR10
address_a[10] => ram_block14a2.PORTAADDR10
address_a[10] => ram_block14a3.PORTAADDR10
address_a[10] => ram_block14a4.PORTAADDR10
address_a[10] => ram_block14a5.PORTAADDR10
address_a[10] => ram_block14a6.PORTAADDR10
address_a[10] => ram_block14a7.PORTAADDR10
address_a[10] => ram_block14a8.PORTAADDR10
address_a[10] => ram_block14a9.PORTAADDR10
address_a[10] => ram_block14a10.PORTAADDR10
address_a[10] => ram_block14a11.PORTAADDR10
address_a[10] => ram_block14a12.PORTAADDR10
address_a[10] => ram_block14a13.PORTAADDR10
address_a[10] => ram_block14a14.PORTAADDR10
address_a[10] => ram_block14a15.PORTAADDR10
address_a[10] => ram_block14a16.PORTAADDR10
address_a[10] => ram_block14a17.PORTAADDR10
address_a[11] => ram_block14a0.PORTAADDR11
address_a[11] => ram_block14a1.PORTAADDR11
address_a[11] => ram_block14a2.PORTAADDR11
address_a[11] => ram_block14a3.PORTAADDR11
address_a[11] => ram_block14a4.PORTAADDR11
address_a[11] => ram_block14a5.PORTAADDR11
address_a[11] => ram_block14a6.PORTAADDR11
address_a[11] => ram_block14a7.PORTAADDR11
address_a[11] => ram_block14a8.PORTAADDR11
address_a[11] => ram_block14a9.PORTAADDR11
address_a[11] => ram_block14a10.PORTAADDR11
address_a[11] => ram_block14a11.PORTAADDR11
address_a[11] => ram_block14a12.PORTAADDR11
address_a[11] => ram_block14a13.PORTAADDR11
address_a[11] => ram_block14a14.PORTAADDR11
address_a[11] => ram_block14a15.PORTAADDR11
address_a[11] => ram_block14a16.PORTAADDR11
address_a[11] => ram_block14a17.PORTAADDR11
address_a[12] => ram_block14a0.PORTAADDR12
address_a[12] => ram_block14a1.PORTAADDR12
address_a[12] => ram_block14a2.PORTAADDR12
address_a[12] => ram_block14a3.PORTAADDR12
address_a[12] => ram_block14a4.PORTAADDR12
address_a[12] => ram_block14a5.PORTAADDR12
address_a[12] => ram_block14a6.PORTAADDR12
address_a[12] => ram_block14a7.PORTAADDR12
address_a[12] => ram_block14a8.PORTAADDR12
address_a[12] => ram_block14a9.PORTAADDR12
address_a[12] => ram_block14a10.PORTAADDR12
address_a[12] => ram_block14a11.PORTAADDR12
address_a[12] => ram_block14a12.PORTAADDR12
address_a[12] => ram_block14a13.PORTAADDR12
address_a[12] => ram_block14a14.PORTAADDR12
address_a[12] => ram_block14a15.PORTAADDR12
address_a[12] => ram_block14a16.PORTAADDR12
address_a[12] => ram_block14a17.PORTAADDR12
address_a[13] => decode_a87:decode15.data[0]
address_a[13] => decode_a87:wren_decode_a.data[0]
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
address_b[6] => ram_block14a10.PORTBADDR6
address_b[6] => ram_block14a11.PORTBADDR6
address_b[6] => ram_block14a12.PORTBADDR6
address_b[6] => ram_block14a13.PORTBADDR6
address_b[6] => ram_block14a14.PORTBADDR6
address_b[6] => ram_block14a15.PORTBADDR6
address_b[6] => ram_block14a16.PORTBADDR6
address_b[6] => ram_block14a17.PORTBADDR6
address_b[7] => ram_block14a0.PORTBADDR7
address_b[7] => ram_block14a1.PORTBADDR7
address_b[7] => ram_block14a2.PORTBADDR7
address_b[7] => ram_block14a3.PORTBADDR7
address_b[7] => ram_block14a4.PORTBADDR7
address_b[7] => ram_block14a5.PORTBADDR7
address_b[7] => ram_block14a6.PORTBADDR7
address_b[7] => ram_block14a7.PORTBADDR7
address_b[7] => ram_block14a8.PORTBADDR7
address_b[7] => ram_block14a9.PORTBADDR7
address_b[7] => ram_block14a10.PORTBADDR7
address_b[7] => ram_block14a11.PORTBADDR7
address_b[7] => ram_block14a12.PORTBADDR7
address_b[7] => ram_block14a13.PORTBADDR7
address_b[7] => ram_block14a14.PORTBADDR7
address_b[7] => ram_block14a15.PORTBADDR7
address_b[7] => ram_block14a16.PORTBADDR7
address_b[7] => ram_block14a17.PORTBADDR7
address_b[8] => ram_block14a0.PORTBADDR8
address_b[8] => ram_block14a1.PORTBADDR8
address_b[8] => ram_block14a2.PORTBADDR8
address_b[8] => ram_block14a3.PORTBADDR8
address_b[8] => ram_block14a4.PORTBADDR8
address_b[8] => ram_block14a5.PORTBADDR8
address_b[8] => ram_block14a6.PORTBADDR8
address_b[8] => ram_block14a7.PORTBADDR8
address_b[8] => ram_block14a8.PORTBADDR8
address_b[8] => ram_block14a9.PORTBADDR8
address_b[8] => ram_block14a10.PORTBADDR8
address_b[8] => ram_block14a11.PORTBADDR8
address_b[8] => ram_block14a12.PORTBADDR8
address_b[8] => ram_block14a13.PORTBADDR8
address_b[8] => ram_block14a14.PORTBADDR8
address_b[8] => ram_block14a15.PORTBADDR8
address_b[8] => ram_block14a16.PORTBADDR8
address_b[8] => ram_block14a17.PORTBADDR8
address_b[9] => ram_block14a0.PORTBADDR9
address_b[9] => ram_block14a1.PORTBADDR9
address_b[9] => ram_block14a2.PORTBADDR9
address_b[9] => ram_block14a3.PORTBADDR9
address_b[9] => ram_block14a4.PORTBADDR9
address_b[9] => ram_block14a5.PORTBADDR9
address_b[9] => ram_block14a6.PORTBADDR9
address_b[9] => ram_block14a7.PORTBADDR9
address_b[9] => ram_block14a8.PORTBADDR9
address_b[9] => ram_block14a9.PORTBADDR9
address_b[9] => ram_block14a10.PORTBADDR9
address_b[9] => ram_block14a11.PORTBADDR9
address_b[9] => ram_block14a12.PORTBADDR9
address_b[9] => ram_block14a13.PORTBADDR9
address_b[9] => ram_block14a14.PORTBADDR9
address_b[9] => ram_block14a15.PORTBADDR9
address_b[9] => ram_block14a16.PORTBADDR9
address_b[9] => ram_block14a17.PORTBADDR9
address_b[10] => ram_block14a0.PORTBADDR10
address_b[10] => ram_block14a1.PORTBADDR10
address_b[10] => ram_block14a2.PORTBADDR10
address_b[10] => ram_block14a3.PORTBADDR10
address_b[10] => ram_block14a4.PORTBADDR10
address_b[10] => ram_block14a5.PORTBADDR10
address_b[10] => ram_block14a6.PORTBADDR10
address_b[10] => ram_block14a7.PORTBADDR10
address_b[10] => ram_block14a8.PORTBADDR10
address_b[10] => ram_block14a9.PORTBADDR10
address_b[10] => ram_block14a10.PORTBADDR10
address_b[10] => ram_block14a11.PORTBADDR10
address_b[10] => ram_block14a12.PORTBADDR10
address_b[10] => ram_block14a13.PORTBADDR10
address_b[10] => ram_block14a14.PORTBADDR10
address_b[10] => ram_block14a15.PORTBADDR10
address_b[10] => ram_block14a16.PORTBADDR10
address_b[10] => ram_block14a17.PORTBADDR10
address_b[11] => ram_block14a0.PORTBADDR11
address_b[11] => ram_block14a1.PORTBADDR11
address_b[11] => ram_block14a2.PORTBADDR11
address_b[11] => ram_block14a3.PORTBADDR11
address_b[11] => ram_block14a4.PORTBADDR11
address_b[11] => ram_block14a5.PORTBADDR11
address_b[11] => ram_block14a6.PORTBADDR11
address_b[11] => ram_block14a7.PORTBADDR11
address_b[11] => ram_block14a8.PORTBADDR11
address_b[11] => ram_block14a9.PORTBADDR11
address_b[11] => ram_block14a10.PORTBADDR11
address_b[11] => ram_block14a11.PORTBADDR11
address_b[11] => ram_block14a12.PORTBADDR11
address_b[11] => ram_block14a13.PORTBADDR11
address_b[11] => ram_block14a14.PORTBADDR11
address_b[11] => ram_block14a15.PORTBADDR11
address_b[11] => ram_block14a16.PORTBADDR11
address_b[11] => ram_block14a17.PORTBADDR11
address_b[12] => ram_block14a0.PORTBADDR12
address_b[12] => ram_block14a1.PORTBADDR12
address_b[12] => ram_block14a2.PORTBADDR12
address_b[12] => ram_block14a3.PORTBADDR12
address_b[12] => ram_block14a4.PORTBADDR12
address_b[12] => ram_block14a5.PORTBADDR12
address_b[12] => ram_block14a6.PORTBADDR12
address_b[12] => ram_block14a7.PORTBADDR12
address_b[12] => ram_block14a8.PORTBADDR12
address_b[12] => ram_block14a9.PORTBADDR12
address_b[12] => ram_block14a10.PORTBADDR12
address_b[12] => ram_block14a11.PORTBADDR12
address_b[12] => ram_block14a12.PORTBADDR12
address_b[12] => ram_block14a13.PORTBADDR12
address_b[12] => ram_block14a14.PORTBADDR12
address_b[12] => ram_block14a15.PORTBADDR12
address_b[12] => ram_block14a16.PORTBADDR12
address_b[12] => ram_block14a17.PORTBADDR12
address_b[13] => _.IN0
address_b[13] => addr_store_b[0].DATAIN
addressstall_b => addr_store_b[0].IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => addr_store_b[0].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[0].CLK
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => out_address_reg_b[0].ENA
data_a[0] => ram_block14a0.PORTADATAIN
data_a[0] => ram_block14a9.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[1] => ram_block14a10.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[2] => ram_block14a11.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[3] => ram_block14a12.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[4] => ram_block14a13.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[5] => ram_block14a14.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[6] => ram_block14a15.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[7] => ram_block14a16.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[8] => ram_block14a17.PORTADATAIN
q_b[0] <= mux_r28:mux16.result[0]
q_b[1] <= mux_r28:mux16.result[1]
q_b[2] <= mux_r28:mux16.result[2]
q_b[3] <= mux_r28:mux16.result[3]
q_b[4] <= mux_r28:mux16.result[4]
q_b[5] <= mux_r28:mux16.result[5]
q_b[6] <= mux_r28:mux16.result[6]
q_b[7] <= mux_r28:mux16.result[7]
q_b[8] <= mux_r28:mux16.result[8]
wren_a => decode_a87:decode15.enable
wren_a => decode_a87:wren_decode_a.enable


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|altsyncram_qj31:fifo_ram|decode_a87:decode15
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|altsyncram_qj31:fifo_ram|decode_a87:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|altsyncram_qj31:fifo_ram|mux_r28:mux16
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[0].IN1
data[10] => result_node[1].IN1
data[11] => result_node[2].IN1
data[12] => result_node[3].IN1
data[13] => result_node[4].IN1
data[14] => result_node[5].IN1
data[15] => result_node[6].IN1
data[16] => result_node[7].IN1
data[17] => result_node[8].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|dffpipe_te9:rs_brp
clock => dffe17a[14].CLK
clock => dffe17a[13].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[14].ACLR
clrn => dffe17a[13].ACLR
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
d[12] => dffe17a[12].IN0
d[13] => dffe17a[13].IN0
d[14] => dffe17a[14].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe17a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe17a[14].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|dffpipe_te9:rs_bwp
clock => dffe17a[14].CLK
clock => dffe17a[13].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[14].ACLR
clrn => dffe17a[13].ACLR
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
d[12] => dffe17a[12].IN0
d[13] => dffe17a[13].IN0
d[14] => dffe17a[14].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe17a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe17a[14].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|alt_synch_pipe_vld:rs_dgwp
clock => dffpipe_ue9:dffpipe18.clock
clrn => dffpipe_ue9:dffpipe18.clrn
d[0] => dffpipe_ue9:dffpipe18.d[0]
d[1] => dffpipe_ue9:dffpipe18.d[1]
d[2] => dffpipe_ue9:dffpipe18.d[2]
d[3] => dffpipe_ue9:dffpipe18.d[3]
d[4] => dffpipe_ue9:dffpipe18.d[4]
d[5] => dffpipe_ue9:dffpipe18.d[5]
d[6] => dffpipe_ue9:dffpipe18.d[6]
d[7] => dffpipe_ue9:dffpipe18.d[7]
d[8] => dffpipe_ue9:dffpipe18.d[8]
d[9] => dffpipe_ue9:dffpipe18.d[9]
d[10] => dffpipe_ue9:dffpipe18.d[10]
d[11] => dffpipe_ue9:dffpipe18.d[11]
d[12] => dffpipe_ue9:dffpipe18.d[12]
d[13] => dffpipe_ue9:dffpipe18.d[13]
d[14] => dffpipe_ue9:dffpipe18.d[14]
q[0] <= dffpipe_ue9:dffpipe18.q[0]
q[1] <= dffpipe_ue9:dffpipe18.q[1]
q[2] <= dffpipe_ue9:dffpipe18.q[2]
q[3] <= dffpipe_ue9:dffpipe18.q[3]
q[4] <= dffpipe_ue9:dffpipe18.q[4]
q[5] <= dffpipe_ue9:dffpipe18.q[5]
q[6] <= dffpipe_ue9:dffpipe18.q[6]
q[7] <= dffpipe_ue9:dffpipe18.q[7]
q[8] <= dffpipe_ue9:dffpipe18.q[8]
q[9] <= dffpipe_ue9:dffpipe18.q[9]
q[10] <= dffpipe_ue9:dffpipe18.q[10]
q[11] <= dffpipe_ue9:dffpipe18.q[11]
q[12] <= dffpipe_ue9:dffpipe18.q[12]
q[13] <= dffpipe_ue9:dffpipe18.q[13]
q[14] <= dffpipe_ue9:dffpipe18.q[14]


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_ue9:dffpipe18
clock => dffe19a[14].CLK
clock => dffe19a[13].CLK
clock => dffe19a[12].CLK
clock => dffe19a[11].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[14].CLK
clock => dffe20a[13].CLK
clock => dffe20a[12].CLK
clock => dffe20a[11].CLK
clock => dffe20a[10].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[14].ACLR
clrn => dffe19a[13].ACLR
clrn => dffe19a[12].ACLR
clrn => dffe19a[11].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[14].ACLR
clrn => dffe20a[13].ACLR
clrn => dffe20a[12].ACLR
clrn => dffe20a[11].ACLR
clrn => dffe20a[10].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
d[10] => dffe19a[10].IN0
d[11] => dffe19a[11].IN0
d[12] => dffe19a[12].IN0
d[13] => dffe19a[13].IN0
d[14] => dffe19a[14].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe20a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe20a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe20a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe20a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe20a[14].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|dffpipe_9d9:wraclr
clock => dffe21a[0].CLK
clock => dffe22a[0].CLK
clrn => dffe21a[0].ACLR
clrn => dffe22a[0].ACLR
d[0] => dffe21a[0].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|alt_synch_pipe_0md:ws_dgrp
clock => dffpipe_ve9:dffpipe23.clock
clrn => dffpipe_ve9:dffpipe23.clrn
d[0] => dffpipe_ve9:dffpipe23.d[0]
d[1] => dffpipe_ve9:dffpipe23.d[1]
d[2] => dffpipe_ve9:dffpipe23.d[2]
d[3] => dffpipe_ve9:dffpipe23.d[3]
d[4] => dffpipe_ve9:dffpipe23.d[4]
d[5] => dffpipe_ve9:dffpipe23.d[5]
d[6] => dffpipe_ve9:dffpipe23.d[6]
d[7] => dffpipe_ve9:dffpipe23.d[7]
d[8] => dffpipe_ve9:dffpipe23.d[8]
d[9] => dffpipe_ve9:dffpipe23.d[9]
d[10] => dffpipe_ve9:dffpipe23.d[10]
d[11] => dffpipe_ve9:dffpipe23.d[11]
d[12] => dffpipe_ve9:dffpipe23.d[12]
d[13] => dffpipe_ve9:dffpipe23.d[13]
d[14] => dffpipe_ve9:dffpipe23.d[14]
q[0] <= dffpipe_ve9:dffpipe23.q[0]
q[1] <= dffpipe_ve9:dffpipe23.q[1]
q[2] <= dffpipe_ve9:dffpipe23.q[2]
q[3] <= dffpipe_ve9:dffpipe23.q[3]
q[4] <= dffpipe_ve9:dffpipe23.q[4]
q[5] <= dffpipe_ve9:dffpipe23.q[5]
q[6] <= dffpipe_ve9:dffpipe23.q[6]
q[7] <= dffpipe_ve9:dffpipe23.q[7]
q[8] <= dffpipe_ve9:dffpipe23.q[8]
q[9] <= dffpipe_ve9:dffpipe23.q[9]
q[10] <= dffpipe_ve9:dffpipe23.q[10]
q[11] <= dffpipe_ve9:dffpipe23.q[11]
q[12] <= dffpipe_ve9:dffpipe23.q[12]
q[13] <= dffpipe_ve9:dffpipe23.q[13]
q[14] <= dffpipe_ve9:dffpipe23.q[14]


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe23
clock => dffe24a[14].CLK
clock => dffe24a[13].CLK
clock => dffe24a[12].CLK
clock => dffe24a[11].CLK
clock => dffe24a[10].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clock => dffe25a[14].CLK
clock => dffe25a[13].CLK
clock => dffe25a[12].CLK
clock => dffe25a[11].CLK
clock => dffe25a[10].CLK
clock => dffe25a[9].CLK
clock => dffe25a[8].CLK
clock => dffe25a[7].CLK
clock => dffe25a[6].CLK
clock => dffe25a[5].CLK
clock => dffe25a[4].CLK
clock => dffe25a[3].CLK
clock => dffe25a[2].CLK
clock => dffe25a[1].CLK
clock => dffe25a[0].CLK
clrn => dffe24a[14].ACLR
clrn => dffe24a[13].ACLR
clrn => dffe24a[12].ACLR
clrn => dffe24a[11].ACLR
clrn => dffe24a[10].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
clrn => dffe25a[14].ACLR
clrn => dffe25a[13].ACLR
clrn => dffe25a[12].ACLR
clrn => dffe25a[11].ACLR
clrn => dffe25a[10].ACLR
clrn => dffe25a[9].ACLR
clrn => dffe25a[8].ACLR
clrn => dffe25a[7].ACLR
clrn => dffe25a[6].ACLR
clrn => dffe25a[5].ACLR
clrn => dffe25a[4].ACLR
clrn => dffe25a[3].ACLR
clrn => dffe25a[2].ACLR
clrn => dffe25a[1].ACLR
clrn => dffe25a[0].ACLR
d[0] => dffe24a[0].IN0
d[1] => dffe24a[1].IN0
d[2] => dffe24a[2].IN0
d[3] => dffe24a[3].IN0
d[4] => dffe24a[4].IN0
d[5] => dffe24a[5].IN0
d[6] => dffe24a[6].IN0
d[7] => dffe24a[7].IN0
d[8] => dffe24a[8].IN0
d[9] => dffe24a[9].IN0
d[10] => dffe24a[10].IN0
d[11] => dffe24a[11].IN0
d[12] => dffe24a[12].IN0
d[13] => dffe24a[13].IN0
d[14] => dffe24a[14].IN0
q[0] <= dffe25a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe25a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe25a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe25a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe25a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe25a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe25a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe25a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe25a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe25a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe25a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe25a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe25a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe25a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe25a[14].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_e66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_d66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_e66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_d66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_e66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_d66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_e66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_d66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Modem_Elanus|mac_frame_tx_ver2:inst3|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Modem_Elanus|mac_frame_tx_ver2:inst3|stob_scale:stob_scale_inst
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => cnt.OUTPUTSELECT
reset => strob_out.OUTPUTSELECT
clk => strob_out~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => cnt.OUTPUTSELECT
strob_in => strob_out.OUTPUTSELECT
strob_out <= strob_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|Device_manager:inst5
Clk => pll_load~reg0.CLK
Clk => p_pll.CLK
Clk => p_work.CLK
Clk => \pll_load_p:cnt_pll[0].CLK
Clk => \pll_load_p:cnt_pll[1].CLK
Clk => \pll_load_p:cnt_pll[2].CLK
Clk => \pll_load_p:cnt_pll[3].CLK
Clk => \pll_load_p:cnt_pll[4].CLK
Clk => \pll_load_p:cnt_pll[5].CLK
Clk => \pll_load_p:cnt_pll[6].CLK
Clk => \pll_load_p:cnt_pll[7].CLK
Clk => \pll_load_p:cnt_pll[8].CLK
Clk => \pll_load_p:cnt_pll[9].CLK
Clk => \pll_load_p:cnt_pll[10].CLK
Clk => \pll_load_p:cnt_pll[11].CLK
Clk => \pll_load_p:cnt_pll[12].CLK
Clk => \pll_load_p:cnt_pll[13].CLK
Clk => \pll_load_p:cnt_pll[14].CLK
Clk => \pll_load_p:cnt_pll[15].CLK
Clk => \pll_load_p:cnt_pll[16].CLK
Clk => \pll_load_p:cnt_pll[17].CLK
Clk => \pll_load_p:cnt_pll[18].CLK
Clk => \pll_load_p:cnt_pll[19].CLK
Clk => \pll_load_p:cnt_pll[20].CLK
Clk => \pll_load_p:cnt_pll[21].CLK
Clk => \pll_load_p:cnt_pll[22].CLK
Clk => \pll_load_p:cnt_pll[23].CLK
Clk => enable~reg0.CLK
Clk => LAN_nRST~reg0.CLK
Clk => RST~reg0.CLK
Clk => p_en.CLK
Clk => p_rst.CLK
Clk => \init_p:cnt_time[0].CLK
Clk => \init_p:cnt_time[1].CLK
Clk => \init_p:cnt_time[2].CLK
Clk => \init_p:cnt_time[3].CLK
Clk => \init_p:cnt_time[4].CLK
Clk => \init_p:cnt_time[5].CLK
Clk => \init_p:cnt_time[6].CLK
Clk => \init_p:cnt_time[7].CLK
Clk => \init_p:cnt_time[8].CLK
Clk => \init_p:cnt_time[9].CLK
Clk => \init_p:cnt_time[10].CLK
Clk => \init_p:cnt_time[11].CLK
Clk => \init_p:cnt_time[12].CLK
Clk => \init_p:cnt_time[13].CLK
Clk => \init_p:cnt_time[14].CLK
Clk => \init_p:cnt_time[15].CLK
Clk => \init_p:cnt_time[16].CLK
Clk => \init_p:cnt_time[17].CLK
Clk => \init_p:cnt_time[18].CLK
Clk => \init_p:cnt_time[19].CLK
Clk => \init_p:cnt_time[20].CLK
Clk => \init_p:cnt_time[21].CLK
Clk => \init_p:cnt_time[22].CLK
Clk => \init_p:cnt_time[23].CLK
Clk => \init_p:cnt_time[24].CLK
Clk => \init_p:cnt_time[25].CLK
Clk => \init_p:cnt_time[26].CLK
Clk => \init_p:cnt_time[27].CLK
Clk => \init_p:cnt_time[28].CLK
Clk => \init_p:cnt_time[29].CLK
Clk => \init_p:cnt_time[30].CLK
Clk => \init_p:cnt_time[31].CLK
RST <= RST~reg0.DB_MAX_OUTPUT_PORT_TYPE
LAN_nRST <= LAN_nRST~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable <= enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_load <= pll_load~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|altpll_3:inst11
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|Modem_Elanus|altpll_3:inst11|altpll:altpll_component
inclk[0] => altpll_3_altpll:auto_generated.inclk[0]
inclk[1] => altpll_3_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Modem_Elanus|altpll_3:inst11|altpll:altpll_component|altpll_3_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Modem_Elanus|altpll_0:inst14
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]


|Modem_Elanus|altpll_0:inst14|altpll:altpll_component
inclk[0] => altpll_0_altpll1:auto_generated.inclk[0]
inclk[1] => altpll_0_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Modem_Elanus|altpll_0:inst14|altpll:altpll_component|altpll_0_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Modem_Elanus|mac_frame_rx_ver2:inst2
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => frame_cnt.OUTPUTSELECT
reset => reset_fifo.OUTPUTSELECT
reset => reset_fifo_cnt.OUTPUTSELECT
reset => reset_fifo_cnt.OUTPUTSELECT
reset => reset_fifo_cnt.OUTPUTSELECT
reset => reset_fifo_cnt.OUTPUTSELECT
reset => full_w.OUTPUTSELECT
reset => full_w.OUTPUTSELECT
reset => full_w.OUTPUTSELECT
reset => full_w.OUTPUTSELECT
reset => full_w.OUTPUTSELECT
reset => full_w.OUTPUTSELECT
reset => full_w.OUTPUTSELECT
reset => full_w.OUTPUTSELECT
reset => full_w.OUTPUTSELECT
reset => full_w.OUTPUTSELECT
reset => full_w.OUTPUTSELECT
reset => reset_states.OUTPUTSELECT
reset => reset_states.OUTPUTSELECT
reset => reset_states.OUTPUTSELECT
reset => fifo_have_more.OUTPUTSELECT
reset => s_flow_ctrl_req.OUTPUTSELECT
reset => s_flow_ctrl_ok.OUTPUTSELECT
reset => flow_ctrl_stm.OUTPUTSELECT
reset => flow_ctrl_stm.OUTPUTSELECT
reset => flow_ctrl_stm.OUTPUTSELECT
reset => flow_ctrl_stm.OUTPUTSELECT
reset => flow_ctrl_stm.OUTPUTSELECT
reset => w_pause.OUTPUTSELECT
reset => s_flow_a_get.OUTPUTSELECT
reset => frame_sync_n_w1.OUTPUTSELECT
reset => s_ce_out.OUTPUTSELECT
reset => reset_scr.OUTPUTSELECT
reset => to_hdlc:to_hdlc_inst.reset
reset => changer_freq_rx:changer_freq_rx_inst.reset
reset => read_frames4fifo:read_frames4fifo_inst.reset
reset => rscoder_ver2:codedd2.reset
reset => fifo_have_notmore.ENA
reset => flow_ctrl_cnt[6].ENA
reset => flow_ctrl_cnt[5].ENA
reset => rx_dv_w1.ENA
reset => flow_ctrl_cnt[4].ENA
reset => flow_ctrl_cnt[3].ENA
reset => flow_ctrl_cnt[2].ENA
reset => flow_ctrl_cnt[1].ENA
reset => scr_mux_cnt[7].ENA
reset => scr_mux_cnt[6].ENA
reset => scr_mux_cnt[5].ENA
reset => scr_mux_cnt[4].ENA
reset => scr_mux_cnt[3].ENA
reset => scr_mux_cnt[2].ENA
reset => scr_mux_cnt[1].ENA
reset => scr_mux_cnt[0].ENA
reset => scr_mux.ENA
reset => s_data_out[7].ENA
reset => s_data_out[6].ENA
reset => s_data_out[5].ENA
reset => s_data_out[4].ENA
reset => s_data_out[3].ENA
reset => s_data_out[2].ENA
reset => s_data_out[1].ENA
reset => s_data_out[0].ENA
reset => flow_ctrl_cnt[0].ENA
reset => s_data_out_w1[7].ENA
reset => s_data_out_w1[6].ENA
reset => s_data_out_w1[5].ENA
reset => s_data_out_w1[4].ENA
reset => s_data_out_w1[3].ENA
reset => s_data_out_w1[2].ENA
reset => s_data_out_w1[1].ENA
reset => s_data_out_w1[0].ENA
reset => s_ce_out_w1.ENA
reset => s_ce_out_w2.ENA
clk125 => frame_filter:frame_filter_inst.clk
clk125 => rx_dv_w1.CLK
clk125 => frame_cnt[0].CLK
clk125 => frame_cnt[1].CLK
clk125 => frame_cnt[2].CLK
clk125 => frame_cnt[3].CLK
clk125 => frame_cnt[4].CLK
clk125 => frame_cnt[5].CLK
clk125 => frame_cnt[6].CLK
clk125 => frame_cnt[7].CLK
clk125 => frame_cnt[8].CLK
clk125 => frame_cnt[9].CLK
clk125 => frame_cnt[10].CLK
clk125 => frame_cnt[11].CLK
clk125 => frame_cnt[12].CLK
clk125 => frame_cnt[13].CLK
clk125 => frame_cnt[14].CLK
clk125 => frame_cnt[15].CLK
clk125 => frame_cnt[16].CLK
clk125 => frame_cnt[17].CLK
clk125 => frame_cnt[18].CLK
clk125 => frame_cnt[19].CLK
clk125 => frame_cnt[20].CLK
clk125 => frame_cnt[21].CLK
clk125 => frame_cnt[22].CLK
clk125 => frame_cnt[23].CLK
clk125 => frame_cnt[24].CLK
clk125 => frame_cnt[25].CLK
clk125 => frame_cnt[26].CLK
clk125 => frame_cnt[27].CLK
clk125 => frame_cnt[28].CLK
clk125 => frame_cnt[29].CLK
clk125 => frame_cnt[30].CLK
clk125 => frame_cnt[31].CLK
clk125 => frame_cnt[32].CLK
clk125 => frame_cnt[33].CLK
clk125 => frame_cnt[34].CLK
clk125 => frame_cnt[35].CLK
clk125 => frame_cnt[36].CLK
clk125 => frame_cnt[37].CLK
clk125 => frame_cnt[38].CLK
clk125 => frame_cnt[39].CLK
clk125 => frame_cnt[40].CLK
clk125 => frame_cnt[41].CLK
clk125 => frame_cnt[42].CLK
clk125 => frame_cnt[43].CLK
clk125 => frame_cnt[44].CLK
clk125 => frame_cnt[45].CLK
clk125 => frame_cnt[46].CLK
clk125 => frame_cnt[47].CLK
clk125 => frame_cnt[48].CLK
clk125 => frame_cnt[49].CLK
clk125 => frame_cnt[50].CLK
clk125 => frame_cnt[51].CLK
clk125 => frame_cnt[52].CLK
clk125 => frame_cnt[53].CLK
clk125 => frame_cnt[54].CLK
clk125 => frame_cnt[55].CLK
clk125 => frame_cnt[56].CLK
clk125 => frame_cnt[57].CLK
clk125 => frame_cnt[58].CLK
clk125 => frame_cnt[59].CLK
clk125 => frame_cnt[60].CLK
clk125 => frame_cnt[61].CLK
clk125 => frame_cnt[62].CLK
clk125 => frame_cnt[63].CLK
clk125 => fcnt_byclk125[0].CLK
clk125 => fcnt_byclk125[1].CLK
clk125 => fcnt_byclk125[2].CLK
clk125 => fcnt_byclk125[3].CLK
clk125 => fcnt_byclk125[4].CLK
clk125 => fcnt_byclk125[5].CLK
clk125 => fcnt_byclk125[6].CLK
clk125 => fcnt_byclk125[7].CLK
clk125 => fcnt_byclk125[8].CLK
clk125 => fcnt_byclk125[9].CLK
clk125 => fcnt_byclk125[10].CLK
clk125 => fcnt_byclk125[11].CLK
clk125 => fcnt_byclk125[12].CLK
clk125 => fcnt_byclk125[13].CLK
clk125 => simple_mac_rx:MAC_inst.clk
clk125 => frame_fifo:frame_fifo_inst.wrclk
clk125 => ce2wr_filter:ce2wr_filter_inst.clk
clkq => frame_fifo:frame_fifo_inst.rdclk
clkq => reset_scr.CLK
clkq => s_ce_out_w2.CLK
clkq => s_ce_out_w1.CLK
clkq => s_data_out_w1[0].CLK
clkq => s_data_out_w1[1].CLK
clkq => s_data_out_w1[2].CLK
clkq => s_data_out_w1[3].CLK
clkq => s_data_out_w1[4].CLK
clkq => s_data_out_w1[5].CLK
clkq => s_data_out_w1[6].CLK
clkq => s_data_out_w1[7].CLK
clkq => s_data_out[0].CLK
clkq => s_data_out[1].CLK
clkq => s_data_out[2].CLK
clkq => s_data_out[3].CLK
clkq => s_data_out[4].CLK
clkq => s_data_out[5].CLK
clkq => s_data_out[6].CLK
clkq => s_data_out[7].CLK
clkq => s_ce_out.CLK
clkq => scr_mux.CLK
clkq => scr_mux_cnt[0].CLK
clkq => scr_mux_cnt[1].CLK
clkq => scr_mux_cnt[2].CLK
clkq => scr_mux_cnt[3].CLK
clkq => scr_mux_cnt[4].CLK
clkq => scr_mux_cnt[5].CLK
clkq => scr_mux_cnt[6].CLK
clkq => scr_mux_cnt[7].CLK
clkq => frame_sync_n_w1.CLK
clkq => flow_ctrl_cnt[0].CLK
clkq => flow_ctrl_cnt[1].CLK
clkq => flow_ctrl_cnt[2].CLK
clkq => flow_ctrl_cnt[3].CLK
clkq => flow_ctrl_cnt[4].CLK
clkq => flow_ctrl_cnt[5].CLK
clkq => flow_ctrl_cnt[6].CLK
clkq => fifo_have_notmore.CLK
clkq => s_flow_a_get.CLK
clkq => w_pause.CLK
clkq => s_flow_ctrl_ok.CLK
clkq => s_flow_ctrl_req.CLK
clkq => fifo_have_more.CLK
clkq => flow_a_get~reg0.CLK
clkq => flow_ctrl_ok_a_1w.CLK
clkq => flow_ctrl_req_a_1w.CLK
clkq => pause_mode_i_1w.CLK
clkq => full_w[0].CLK
clkq => full_w[1].CLK
clkq => full_w[2].CLK
clkq => full_w[3].CLK
clkq => full_w[4].CLK
clkq => full_w[5].CLK
clkq => full_w[6].CLK
clkq => full_w[7].CLK
clkq => full_w[8].CLK
clkq => full_w[9].CLK
clkq => full_w[10].CLK
clkq => reset_fifo_cnt[0].CLK
clkq => reset_fifo_cnt[1].CLK
clkq => reset_fifo_cnt[2].CLK
clkq => reset_fifo_cnt[3].CLK
clkq => reset_fifo.CLK
clkq => pre_full.CLK
clkq => can_be_real_full.CLK
clkq => can_be_real_full_1w.CLK
clkq => fcnt_1w[0].CLK
clkq => fcnt_1w[1].CLK
clkq => fcnt_1w[2].CLK
clkq => fcnt_1w[3].CLK
clkq => fcnt_1w[4].CLK
clkq => fcnt_1w[5].CLK
clkq => fcnt_1w[6].CLK
clkq => fcnt_1w[7].CLK
clkq => fcnt_1w[8].CLK
clkq => fcnt_1w[9].CLK
clkq => fcnt_1w[10].CLK
clkq => fcnt_1w[11].CLK
clkq => fcnt_1w[12].CLK
clkq => fcnt_1w[13].CLK
clkq => want_clkq_more_byclkq.CLK
clkq => fout_timed2_val.CLK
clkq => fout_timed2[10].CLK
clkq => fout_timed2[11].CLK
clkq => fout_timed2[12].CLK
clkq => fout_timed2[13].CLK
clkq => fout_timed[0].CLK
clkq => fout_timed[1].CLK
clkq => fout_timed[2].CLK
clkq => fout_timed[3].CLK
clkq => fout_timed[4].CLK
clkq => fout_timed[5].CLK
clkq => fout_timed[6].CLK
clkq => fout_timed[7].CLK
clkq => fout_timed[8].CLK
clkq => fout_timed[9].CLK
clkq => fout_timed[10].CLK
clkq => fout_timed[11].CLK
clkq => fout_timed[12].CLK
clkq => fout_timed[13].CLK
clkq => fout_timeb[0].CLK
clkq => fout_timeb[1].CLK
clkq => fout_timeb[2].CLK
clkq => fout_timeb[3].CLK
clkq => fout_timeb[4].CLK
clkq => fout_timeb[5].CLK
clkq => fout_timeb[6].CLK
clkq => fout_timeb[7].CLK
clkq => fout_timeb[8].CLK
clkq => fout_timeb[9].CLK
clkq => fout_timeb[10].CLK
clkq => fout_timeb[11].CLK
clkq => fout_timeb[12].CLK
clkq => fout_timeb[13].CLK
clkq => fout_timea[0].CLK
clkq => fout_timea[1].CLK
clkq => fout_timea[2].CLK
clkq => fout_timea[3].CLK
clkq => fout_timea[4].CLK
clkq => fout_timea[5].CLK
clkq => fout_timea[6].CLK
clkq => fout_timea[7].CLK
clkq => fout_timea[8].CLK
clkq => fout_timea[9].CLK
clkq => fout_timea[10].CLK
clkq => fout_timea[11].CLK
clkq => fout_timea[12].CLK
clkq => fout_timea[13].CLK
clkq => timecnt[0].CLK
clkq => timecnt[1].CLK
clkq => timecnt[2].CLK
clkq => timecnt[3].CLK
clkq => timecnt[4].CLK
clkq => to_hdlc:to_hdlc_inst.clk
clkq => changer_freq_rx:changer_freq_rx_inst.clk
clkq => read_frames4fifo:read_frames4fifo_inst.clkwr
clkq => read_frames4fifo:read_frames4fifo_inst.clkrd
clkq => rscoder_ver2:codedd2.clk
clkq => self_scrambler:scr_inst.clk
clkq => flow_ctrl_stm~6.DATAIN
clkq => reset_states~4.DATAIN
Rx_er => simple_mac_rx:MAC_inst.rx_er
Rx_dv => frame_filter:frame_filter_inst.dv_i
Rx_dv => mkstat.IN1
Rx_dv => rx_dv_w1.DATAIN
Rxd[0] => frame_filter:frame_filter_inst.datain[0]
Rxd[1] => frame_filter:frame_filter_inst.datain[1]
Rxd[2] => frame_filter:frame_filter_inst.datain[2]
Rxd[3] => frame_filter:frame_filter_inst.datain[3]
Rxd[4] => frame_filter:frame_filter_inst.datain[4]
Rxd[5] => frame_filter:frame_filter_inst.datain[5]
Rxd[6] => frame_filter:frame_filter_inst.datain[6]
Rxd[7] => frame_filter:frame_filter_inst.datain[7]
Crs => ~NO_FANOUT~
Col => ~NO_FANOUT~
tp[0] <= frame_fifo:frame_fifo_inst.rdempty
tp[1] <= frame_fifo:frame_fifo_inst.wrfull
tp[2] <= to_hdlc:to_hdlc_inst.fifo_full
tp[3] <= <GND>
tp[4] <= <GND>
tp[5] <= <GND>
tp[6] <= <GND>
tp[7] <= <GND>
reg01[0] <= frame_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
reg01[1] <= frame_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
reg01[2] <= frame_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
reg01[3] <= frame_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
reg01[4] <= frame_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
reg01[5] <= frame_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
reg01[6] <= frame_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
reg01[7] <= frame_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
reg01[8] <= frame_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
reg01[9] <= frame_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
reg01[10] <= frame_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
reg01[11] <= frame_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
reg01[12] <= frame_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
reg01[13] <= frame_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
reg01[14] <= frame_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
reg01[15] <= frame_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
reg01[16] <= frame_cnt[16].DB_MAX_OUTPUT_PORT_TYPE
reg01[17] <= frame_cnt[17].DB_MAX_OUTPUT_PORT_TYPE
reg01[18] <= frame_cnt[18].DB_MAX_OUTPUT_PORT_TYPE
reg01[19] <= frame_cnt[19].DB_MAX_OUTPUT_PORT_TYPE
reg01[20] <= frame_cnt[20].DB_MAX_OUTPUT_PORT_TYPE
reg01[21] <= frame_cnt[21].DB_MAX_OUTPUT_PORT_TYPE
reg01[22] <= frame_cnt[22].DB_MAX_OUTPUT_PORT_TYPE
reg01[23] <= frame_cnt[23].DB_MAX_OUTPUT_PORT_TYPE
reg01[24] <= frame_cnt[24].DB_MAX_OUTPUT_PORT_TYPE
reg01[25] <= frame_cnt[25].DB_MAX_OUTPUT_PORT_TYPE
reg01[26] <= frame_cnt[26].DB_MAX_OUTPUT_PORT_TYPE
reg01[27] <= frame_cnt[27].DB_MAX_OUTPUT_PORT_TYPE
reg01[28] <= frame_cnt[28].DB_MAX_OUTPUT_PORT_TYPE
reg01[29] <= frame_cnt[29].DB_MAX_OUTPUT_PORT_TYPE
reg01[30] <= frame_cnt[30].DB_MAX_OUTPUT_PORT_TYPE
reg01[31] <= frame_cnt[31].DB_MAX_OUTPUT_PORT_TYPE
reg01[32] <= frame_cnt[32].DB_MAX_OUTPUT_PORT_TYPE
reg01[33] <= frame_cnt[33].DB_MAX_OUTPUT_PORT_TYPE
reg01[34] <= frame_cnt[34].DB_MAX_OUTPUT_PORT_TYPE
reg01[35] <= frame_cnt[35].DB_MAX_OUTPUT_PORT_TYPE
reg01[36] <= frame_cnt[36].DB_MAX_OUTPUT_PORT_TYPE
reg01[37] <= frame_cnt[37].DB_MAX_OUTPUT_PORT_TYPE
reg01[38] <= frame_cnt[38].DB_MAX_OUTPUT_PORT_TYPE
reg01[39] <= frame_cnt[39].DB_MAX_OUTPUT_PORT_TYPE
reg01[40] <= frame_cnt[40].DB_MAX_OUTPUT_PORT_TYPE
reg01[41] <= frame_cnt[41].DB_MAX_OUTPUT_PORT_TYPE
reg01[42] <= frame_cnt[42].DB_MAX_OUTPUT_PORT_TYPE
reg01[43] <= frame_cnt[43].DB_MAX_OUTPUT_PORT_TYPE
reg01[44] <= frame_cnt[44].DB_MAX_OUTPUT_PORT_TYPE
reg01[45] <= frame_cnt[45].DB_MAX_OUTPUT_PORT_TYPE
reg01[46] <= frame_cnt[46].DB_MAX_OUTPUT_PORT_TYPE
reg01[47] <= frame_cnt[47].DB_MAX_OUTPUT_PORT_TYPE
reg01[48] <= frame_cnt[48].DB_MAX_OUTPUT_PORT_TYPE
reg01[49] <= frame_cnt[49].DB_MAX_OUTPUT_PORT_TYPE
reg01[50] <= frame_cnt[50].DB_MAX_OUTPUT_PORT_TYPE
reg01[51] <= frame_cnt[51].DB_MAX_OUTPUT_PORT_TYPE
reg01[52] <= frame_cnt[52].DB_MAX_OUTPUT_PORT_TYPE
reg01[53] <= frame_cnt[53].DB_MAX_OUTPUT_PORT_TYPE
reg01[54] <= frame_cnt[54].DB_MAX_OUTPUT_PORT_TYPE
reg01[55] <= frame_cnt[55].DB_MAX_OUTPUT_PORT_TYPE
reg01[56] <= frame_cnt[56].DB_MAX_OUTPUT_PORT_TYPE
reg01[57] <= frame_cnt[57].DB_MAX_OUTPUT_PORT_TYPE
reg01[58] <= frame_cnt[58].DB_MAX_OUTPUT_PORT_TYPE
reg01[59] <= frame_cnt[59].DB_MAX_OUTPUT_PORT_TYPE
reg01[60] <= frame_cnt[60].DB_MAX_OUTPUT_PORT_TYPE
reg01[61] <= frame_cnt[61].DB_MAX_OUTPUT_PORT_TYPE
reg01[62] <= frame_cnt[62].DB_MAX_OUTPUT_PORT_TYPE
reg01[63] <= frame_cnt[63].DB_MAX_OUTPUT_PORT_TYPE
read_irq => to_hdlc:to_hdlc_inst.read_irq
spi_clk <= to_hdlc:to_hdlc_inst.spi_clk
spi_ce <= to_hdlc:to_hdlc_inst.spi_ce
spi_data => to_hdlc:to_hdlc_inst.spi_data
want_clkq_more => want_clkq_more_byclkq.DATAIN
fifo_going_full_i => ce2wr_filter:ce2wr_filter_inst.fifo_going_full_i
fifo_going_full_i => read_frames4fifo:read_frames4fifo_inst.tbd1_data[3]
receive_full_i => read_frames4fifo:read_frames4fifo_inst.receive_full_i
flow_ctrl_req <= s_flow_ctrl_req.DB_MAX_OUTPUT_PORT_TYPE
flow_ctrl_ok <= s_flow_ctrl_ok.DB_MAX_OUTPUT_PORT_TYPE
flow_ctrl_req_a => flow_ctrl_req_a_1w.DATAIN
flow_ctrl_ok_a => flow_ctrl_ok_a_1w.DATAIN
pause_mode_i => pause_mode_i_1w.DATAIN
flow_a_get <= flow_a_get~reg0.DB_MAX_OUTPUT_PORT_TYPE
flow_ctrl_answer => changer_freq_rx:changer_freq_rx_inst.answer
data_out[0] <= rscoder_ver2:codedd2.ByteOut[0]
data_out[1] <= rscoder_ver2:codedd2.ByteOut[1]
data_out[2] <= rscoder_ver2:codedd2.ByteOut[2]
data_out[3] <= rscoder_ver2:codedd2.ByteOut[3]
data_out[4] <= rscoder_ver2:codedd2.ByteOut[4]
data_out[5] <= rscoder_ver2:codedd2.ByteOut[5]
data_out[6] <= rscoder_ver2:codedd2.ByteOut[6]
data_out[7] <= rscoder_ver2:codedd2.ByteOut[7]
ce_out <= read_frames4fifo:read_frames4fifo_inst.ce


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_filter:frame_filter_inst
clk => dv_o~reg0.CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => mem[66][0].CLK
clk => mem[66][1].CLK
clk => mem[66][2].CLK
clk => mem[66][3].CLK
clk => mem[66][4].CLK
clk => mem[66][5].CLK
clk => mem[66][6].CLK
clk => mem[66][7].CLK
clk => mem[65][0].CLK
clk => mem[65][1].CLK
clk => mem[65][2].CLK
clk => mem[65][3].CLK
clk => mem[65][4].CLK
clk => mem[65][5].CLK
clk => mem[65][6].CLK
clk => mem[65][7].CLK
clk => mem[64][0].CLK
clk => mem[64][1].CLK
clk => mem[64][2].CLK
clk => mem[64][3].CLK
clk => mem[64][4].CLK
clk => mem[64][5].CLK
clk => mem[64][6].CLK
clk => mem[64][7].CLK
clk => mem[63][0].CLK
clk => mem[63][1].CLK
clk => mem[63][2].CLK
clk => mem[63][3].CLK
clk => mem[63][4].CLK
clk => mem[63][5].CLK
clk => mem[63][6].CLK
clk => mem[63][7].CLK
clk => mem[62][0].CLK
clk => mem[62][1].CLK
clk => mem[62][2].CLK
clk => mem[62][3].CLK
clk => mem[62][4].CLK
clk => mem[62][5].CLK
clk => mem[62][6].CLK
clk => mem[62][7].CLK
clk => mem[61][0].CLK
clk => mem[61][1].CLK
clk => mem[61][2].CLK
clk => mem[61][3].CLK
clk => mem[61][4].CLK
clk => mem[61][5].CLK
clk => mem[61][6].CLK
clk => mem[61][7].CLK
clk => mem[60][0].CLK
clk => mem[60][1].CLK
clk => mem[60][2].CLK
clk => mem[60][3].CLK
clk => mem[60][4].CLK
clk => mem[60][5].CLK
clk => mem[60][6].CLK
clk => mem[60][7].CLK
clk => mem[59][0].CLK
clk => mem[59][1].CLK
clk => mem[59][2].CLK
clk => mem[59][3].CLK
clk => mem[59][4].CLK
clk => mem[59][5].CLK
clk => mem[59][6].CLK
clk => mem[59][7].CLK
clk => mem[58][0].CLK
clk => mem[58][1].CLK
clk => mem[58][2].CLK
clk => mem[58][3].CLK
clk => mem[58][4].CLK
clk => mem[58][5].CLK
clk => mem[58][6].CLK
clk => mem[58][7].CLK
clk => mem[57][0].CLK
clk => mem[57][1].CLK
clk => mem[57][2].CLK
clk => mem[57][3].CLK
clk => mem[57][4].CLK
clk => mem[57][5].CLK
clk => mem[57][6].CLK
clk => mem[57][7].CLK
clk => mem[56][0].CLK
clk => mem[56][1].CLK
clk => mem[56][2].CLK
clk => mem[56][3].CLK
clk => mem[56][4].CLK
clk => mem[56][5].CLK
clk => mem[56][6].CLK
clk => mem[56][7].CLK
clk => mem[55][0].CLK
clk => mem[55][1].CLK
clk => mem[55][2].CLK
clk => mem[55][3].CLK
clk => mem[55][4].CLK
clk => mem[55][5].CLK
clk => mem[55][6].CLK
clk => mem[55][7].CLK
clk => mem[54][0].CLK
clk => mem[54][1].CLK
clk => mem[54][2].CLK
clk => mem[54][3].CLK
clk => mem[54][4].CLK
clk => mem[54][5].CLK
clk => mem[54][6].CLK
clk => mem[54][7].CLK
clk => mem[53][0].CLK
clk => mem[53][1].CLK
clk => mem[53][2].CLK
clk => mem[53][3].CLK
clk => mem[53][4].CLK
clk => mem[53][5].CLK
clk => mem[53][6].CLK
clk => mem[53][7].CLK
clk => mem[52][0].CLK
clk => mem[52][1].CLK
clk => mem[52][2].CLK
clk => mem[52][3].CLK
clk => mem[52][4].CLK
clk => mem[52][5].CLK
clk => mem[52][6].CLK
clk => mem[52][7].CLK
clk => mem[51][0].CLK
clk => mem[51][1].CLK
clk => mem[51][2].CLK
clk => mem[51][3].CLK
clk => mem[51][4].CLK
clk => mem[51][5].CLK
clk => mem[51][6].CLK
clk => mem[51][7].CLK
clk => mem[50][0].CLK
clk => mem[50][1].CLK
clk => mem[50][2].CLK
clk => mem[50][3].CLK
clk => mem[50][4].CLK
clk => mem[50][5].CLK
clk => mem[50][6].CLK
clk => mem[50][7].CLK
clk => mem[49][0].CLK
clk => mem[49][1].CLK
clk => mem[49][2].CLK
clk => mem[49][3].CLK
clk => mem[49][4].CLK
clk => mem[49][5].CLK
clk => mem[49][6].CLK
clk => mem[49][7].CLK
clk => mem[48][0].CLK
clk => mem[48][1].CLK
clk => mem[48][2].CLK
clk => mem[48][3].CLK
clk => mem[48][4].CLK
clk => mem[48][5].CLK
clk => mem[48][6].CLK
clk => mem[48][7].CLK
clk => mem[47][0].CLK
clk => mem[47][1].CLK
clk => mem[47][2].CLK
clk => mem[47][3].CLK
clk => mem[47][4].CLK
clk => mem[47][5].CLK
clk => mem[47][6].CLK
clk => mem[47][7].CLK
clk => mem[46][0].CLK
clk => mem[46][1].CLK
clk => mem[46][2].CLK
clk => mem[46][3].CLK
clk => mem[46][4].CLK
clk => mem[46][5].CLK
clk => mem[46][6].CLK
clk => mem[46][7].CLK
clk => mem[45][0].CLK
clk => mem[45][1].CLK
clk => mem[45][2].CLK
clk => mem[45][3].CLK
clk => mem[45][4].CLK
clk => mem[45][5].CLK
clk => mem[45][6].CLK
clk => mem[45][7].CLK
clk => mem[44][0].CLK
clk => mem[44][1].CLK
clk => mem[44][2].CLK
clk => mem[44][3].CLK
clk => mem[44][4].CLK
clk => mem[44][5].CLK
clk => mem[44][6].CLK
clk => mem[44][7].CLK
clk => mem[43][0].CLK
clk => mem[43][1].CLK
clk => mem[43][2].CLK
clk => mem[43][3].CLK
clk => mem[43][4].CLK
clk => mem[43][5].CLK
clk => mem[43][6].CLK
clk => mem[43][7].CLK
clk => mem[42][0].CLK
clk => mem[42][1].CLK
clk => mem[42][2].CLK
clk => mem[42][3].CLK
clk => mem[42][4].CLK
clk => mem[42][5].CLK
clk => mem[42][6].CLK
clk => mem[42][7].CLK
clk => mem[41][0].CLK
clk => mem[41][1].CLK
clk => mem[41][2].CLK
clk => mem[41][3].CLK
clk => mem[41][4].CLK
clk => mem[41][5].CLK
clk => mem[41][6].CLK
clk => mem[41][7].CLK
clk => mem[40][0].CLK
clk => mem[40][1].CLK
clk => mem[40][2].CLK
clk => mem[40][3].CLK
clk => mem[40][4].CLK
clk => mem[40][5].CLK
clk => mem[40][6].CLK
clk => mem[40][7].CLK
clk => mem[39][0].CLK
clk => mem[39][1].CLK
clk => mem[39][2].CLK
clk => mem[39][3].CLK
clk => mem[39][4].CLK
clk => mem[39][5].CLK
clk => mem[39][6].CLK
clk => mem[39][7].CLK
clk => mem[38][0].CLK
clk => mem[38][1].CLK
clk => mem[38][2].CLK
clk => mem[38][3].CLK
clk => mem[38][4].CLK
clk => mem[38][5].CLK
clk => mem[38][6].CLK
clk => mem[38][7].CLK
clk => mem[37][0].CLK
clk => mem[37][1].CLK
clk => mem[37][2].CLK
clk => mem[37][3].CLK
clk => mem[37][4].CLK
clk => mem[37][5].CLK
clk => mem[37][6].CLK
clk => mem[37][7].CLK
clk => mem[36][0].CLK
clk => mem[36][1].CLK
clk => mem[36][2].CLK
clk => mem[36][3].CLK
clk => mem[36][4].CLK
clk => mem[36][5].CLK
clk => mem[36][6].CLK
clk => mem[36][7].CLK
clk => mem[35][0].CLK
clk => mem[35][1].CLK
clk => mem[35][2].CLK
clk => mem[35][3].CLK
clk => mem[35][4].CLK
clk => mem[35][5].CLK
clk => mem[35][6].CLK
clk => mem[35][7].CLK
clk => mem[34][0].CLK
clk => mem[34][1].CLK
clk => mem[34][2].CLK
clk => mem[34][3].CLK
clk => mem[34][4].CLK
clk => mem[34][5].CLK
clk => mem[34][6].CLK
clk => mem[34][7].CLK
clk => mem[33][0].CLK
clk => mem[33][1].CLK
clk => mem[33][2].CLK
clk => mem[33][3].CLK
clk => mem[33][4].CLK
clk => mem[33][5].CLK
clk => mem[33][6].CLK
clk => mem[33][7].CLK
clk => mem[32][0].CLK
clk => mem[32][1].CLK
clk => mem[32][2].CLK
clk => mem[32][3].CLK
clk => mem[32][4].CLK
clk => mem[32][5].CLK
clk => mem[32][6].CLK
clk => mem[32][7].CLK
clk => mem[31][0].CLK
clk => mem[31][1].CLK
clk => mem[31][2].CLK
clk => mem[31][3].CLK
clk => mem[31][4].CLK
clk => mem[31][5].CLK
clk => mem[31][6].CLK
clk => mem[31][7].CLK
clk => mem[30][0].CLK
clk => mem[30][1].CLK
clk => mem[30][2].CLK
clk => mem[30][3].CLK
clk => mem[30][4].CLK
clk => mem[30][5].CLK
clk => mem[30][6].CLK
clk => mem[30][7].CLK
clk => mem[29][0].CLK
clk => mem[29][1].CLK
clk => mem[29][2].CLK
clk => mem[29][3].CLK
clk => mem[29][4].CLK
clk => mem[29][5].CLK
clk => mem[29][6].CLK
clk => mem[29][7].CLK
clk => mem[28][0].CLK
clk => mem[28][1].CLK
clk => mem[28][2].CLK
clk => mem[28][3].CLK
clk => mem[28][4].CLK
clk => mem[28][5].CLK
clk => mem[28][6].CLK
clk => mem[28][7].CLK
clk => mem[27][0].CLK
clk => mem[27][1].CLK
clk => mem[27][2].CLK
clk => mem[27][3].CLK
clk => mem[27][4].CLK
clk => mem[27][5].CLK
clk => mem[27][6].CLK
clk => mem[27][7].CLK
clk => mem[26][0].CLK
clk => mem[26][1].CLK
clk => mem[26][2].CLK
clk => mem[26][3].CLK
clk => mem[26][4].CLK
clk => mem[26][5].CLK
clk => mem[26][6].CLK
clk => mem[26][7].CLK
clk => mem[25][0].CLK
clk => mem[25][1].CLK
clk => mem[25][2].CLK
clk => mem[25][3].CLK
clk => mem[25][4].CLK
clk => mem[25][5].CLK
clk => mem[25][6].CLK
clk => mem[25][7].CLK
clk => mem[24][0].CLK
clk => mem[24][1].CLK
clk => mem[24][2].CLK
clk => mem[24][3].CLK
clk => mem[24][4].CLK
clk => mem[24][5].CLK
clk => mem[24][6].CLK
clk => mem[24][7].CLK
clk => mem[23][0].CLK
clk => mem[23][1].CLK
clk => mem[23][2].CLK
clk => mem[23][3].CLK
clk => mem[23][4].CLK
clk => mem[23][5].CLK
clk => mem[23][6].CLK
clk => mem[23][7].CLK
clk => mem[22][0].CLK
clk => mem[22][1].CLK
clk => mem[22][2].CLK
clk => mem[22][3].CLK
clk => mem[22][4].CLK
clk => mem[22][5].CLK
clk => mem[22][6].CLK
clk => mem[22][7].CLK
clk => mem[21][0].CLK
clk => mem[21][1].CLK
clk => mem[21][2].CLK
clk => mem[21][3].CLK
clk => mem[21][4].CLK
clk => mem[21][5].CLK
clk => mem[21][6].CLK
clk => mem[21][7].CLK
clk => mem[20][0].CLK
clk => mem[20][1].CLK
clk => mem[20][2].CLK
clk => mem[20][3].CLK
clk => mem[20][4].CLK
clk => mem[20][5].CLK
clk => mem[20][6].CLK
clk => mem[20][7].CLK
clk => mem[19][0].CLK
clk => mem[19][1].CLK
clk => mem[19][2].CLK
clk => mem[19][3].CLK
clk => mem[19][4].CLK
clk => mem[19][5].CLK
clk => mem[19][6].CLK
clk => mem[19][7].CLK
clk => mem[18][0].CLK
clk => mem[18][1].CLK
clk => mem[18][2].CLK
clk => mem[18][3].CLK
clk => mem[18][4].CLK
clk => mem[18][5].CLK
clk => mem[18][6].CLK
clk => mem[18][7].CLK
clk => mem[17][0].CLK
clk => mem[17][1].CLK
clk => mem[17][2].CLK
clk => mem[17][3].CLK
clk => mem[17][4].CLK
clk => mem[17][5].CLK
clk => mem[17][6].CLK
clk => mem[17][7].CLK
clk => mem[16][0].CLK
clk => mem[16][1].CLK
clk => mem[16][2].CLK
clk => mem[16][3].CLK
clk => mem[16][4].CLK
clk => mem[16][5].CLK
clk => mem[16][6].CLK
clk => mem[16][7].CLK
clk => mem[15][0].CLK
clk => mem[15][1].CLK
clk => mem[15][2].CLK
clk => mem[15][3].CLK
clk => mem[15][4].CLK
clk => mem[15][5].CLK
clk => mem[15][6].CLK
clk => mem[15][7].CLK
clk => mem[14][0].CLK
clk => mem[14][1].CLK
clk => mem[14][2].CLK
clk => mem[14][3].CLK
clk => mem[14][4].CLK
clk => mem[14][5].CLK
clk => mem[14][6].CLK
clk => mem[14][7].CLK
clk => mem[13][0].CLK
clk => mem[13][1].CLK
clk => mem[13][2].CLK
clk => mem[13][3].CLK
clk => mem[13][4].CLK
clk => mem[13][5].CLK
clk => mem[13][6].CLK
clk => mem[13][7].CLK
clk => mem[12][0].CLK
clk => mem[12][1].CLK
clk => mem[12][2].CLK
clk => mem[12][3].CLK
clk => mem[12][4].CLK
clk => mem[12][5].CLK
clk => mem[12][6].CLK
clk => mem[12][7].CLK
clk => mem[11][0].CLK
clk => mem[11][1].CLK
clk => mem[11][2].CLK
clk => mem[11][3].CLK
clk => mem[11][4].CLK
clk => mem[11][5].CLK
clk => mem[11][6].CLK
clk => mem[11][7].CLK
clk => mem[10][0].CLK
clk => mem[10][1].CLK
clk => mem[10][2].CLK
clk => mem[10][3].CLK
clk => mem[10][4].CLK
clk => mem[10][5].CLK
clk => mem[10][6].CLK
clk => mem[10][7].CLK
clk => mem[9][0].CLK
clk => mem[9][1].CLK
clk => mem[9][2].CLK
clk => mem[9][3].CLK
clk => mem[9][4].CLK
clk => mem[9][5].CLK
clk => mem[9][6].CLK
clk => mem[9][7].CLK
clk => mem[8][0].CLK
clk => mem[8][1].CLK
clk => mem[8][2].CLK
clk => mem[8][3].CLK
clk => mem[8][4].CLK
clk => mem[8][5].CLK
clk => mem[8][6].CLK
clk => mem[8][7].CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => dv_array[0].CLK
clk => dv_array[1].CLK
clk => dv_array[2].CLK
clk => dv_array[3].CLK
clk => dv_array[4].CLK
clk => dv_array[5].CLK
clk => dv_array[6].CLK
clk => dv_array[7].CLK
clk => dv_array[8].CLK
clk => dv_array[9].CLK
clk => dv_array[10].CLK
clk => dv_array[11].CLK
clk => dv_array[12].CLK
clk => dv_array[13].CLK
clk => dv_array[14].CLK
clk => dv_array[15].CLK
clk => dv_array[16].CLK
clk => dv_array[17].CLK
clk => dv_array[18].CLK
clk => dv_array[19].CLK
clk => dv_array[20].CLK
clk => dv_array[21].CLK
clk => dv_array[22].CLK
clk => dv_array[23].CLK
clk => dv_array[24].CLK
clk => dv_array[25].CLK
clk => dv_array[26].CLK
clk => dv_array[27].CLK
clk => dv_array[28].CLK
clk => dv_array[29].CLK
clk => dv_array[30].CLK
clk => dv_array[31].CLK
clk => dv_array[32].CLK
clk => dv_array[33].CLK
clk => dv_array[34].CLK
clk => dv_array[35].CLK
clk => dv_array[36].CLK
clk => dv_array[37].CLK
clk => dv_array[38].CLK
clk => dv_array[39].CLK
clk => dv_array[40].CLK
clk => dv_array[41].CLK
clk => dv_array[42].CLK
clk => dv_array[43].CLK
clk => dv_array[44].CLK
clk => dv_array[45].CLK
clk => dv_array[46].CLK
clk => dv_array[47].CLK
clk => dv_array[48].CLK
clk => dv_array[49].CLK
clk => dv_array[50].CLK
clk => dv_array[51].CLK
clk => dv_array[52].CLK
clk => dv_array[53].CLK
clk => dv_array[54].CLK
clk => dv_array[55].CLK
clk => dv_array[56].CLK
clk => dv_array[57].CLK
clk => dv_array[58].CLK
clk => dv_array[59].CLK
clk => dv_array[60].CLK
clk => dv_array[61].CLK
clk => dv_array[62].CLK
clk => dv_array[63].CLK
clk => dv_array[64].CLK
clk => dv_array[65].CLK
clk => dv_array[66].CLK
clk => local_cnt[0].CLK
clk => local_cnt[1].CLK
clk => local_cnt[2].CLK
clk => local_cnt[3].CLK
clk => local_cnt[4].CLK
clk => local_cnt[5].CLK
clk => local_cnt[6].CLK
dv_i => dv_array.DATAA
dv_i => local_cnt.OUTPUTSELECT
dv_i => local_cnt.OUTPUTSELECT
dv_i => local_cnt.OUTPUTSELECT
dv_i => local_cnt.OUTPUTSELECT
dv_i => local_cnt.OUTPUTSELECT
dv_i => local_cnt.OUTPUTSELECT
dv_i => local_cnt.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
dv_i => dv_array.OUTPUTSELECT
datain[0] => mem[0][0].DATAIN
datain[1] => mem[0][1].DATAIN
datain[2] => mem[0][2].DATAIN
datain[3] => mem[0][3].DATAIN
datain[4] => mem[0][4].DATAIN
datain[5] => mem[0][5].DATAIN
datain[6] => mem[0][6].DATAIN
datain[7] => mem[0][7].DATAIN
dv_o <= dv_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|simple_mac_rx:MAC_inst
clk => xorframe:xorframe12_inst.clk
useit => ~NO_FANOUT~
frame_ce <= xorframe:xorframe12_inst.dv_o
data_out[0] <= xorframe:xorframe12_inst.data_o[0]
data_out[1] <= xorframe:xorframe12_inst.data_o[1]
data_out[2] <= xorframe:xorframe12_inst.data_o[2]
data_out[3] <= xorframe:xorframe12_inst.data_o[3]
data_out[4] <= xorframe:xorframe12_inst.data_o[4]
data_out[5] <= xorframe:xorframe12_inst.data_o[5]
data_out[6] <= xorframe:xorframe12_inst.data_o[6]
data_out[7] <= xorframe:xorframe12_inst.data_o[7]
rx_dv => xorframe:xorframe12_inst.dv_i
rx_er => ~NO_FANOUT~
rxd[0] => xorframe:xorframe12_inst.data_i[0]
rxd[1] => xorframe:xorframe12_inst.data_i[1]
rxd[2] => xorframe:xorframe12_inst.data_i[2]
rxd[3] => xorframe:xorframe12_inst.data_i[3]
rxd[4] => xorframe:xorframe12_inst.data_i[4]
rxd[5] => xorframe:xorframe12_inst.data_i[5]
rxd[6] => xorframe:xorframe12_inst.data_i[6]
rxd[7] => xorframe:xorframe12_inst.data_i[7]


|Modem_Elanus|mac_frame_rx_ver2:inst2|simple_mac_rx:MAC_inst|xorframe:xorframe12_inst
clk => lfsr_reg[0].CLK
clk => lfsr_reg[1].CLK
clk => lfsr_reg[2].CLK
clk => lfsr_reg[3].CLK
clk => lfsr_reg[4].CLK
clk => lfsr_reg[5].CLK
clk => lfsr_reg[6].CLK
clk => lfsr_reg[7].CLK
clk => lfsr_reg[8].CLK
clk => lfsr_reg[9].CLK
clk => lfsr_reg[10].CLK
clk => lfsr_reg[11].CLK
clk => lfsr_reg[12].CLK
clk => lfsr_reg[13].CLK
clk => lfsr_reg[14].CLK
clk => lfsr_reg[15].CLK
clk => lfsr_reg[16].CLK
clk => lfsr_reg[17].CLK
clk => lfsr_reg[18].CLK
clk => lfsr_reg[19].CLK
clk => lfsr_reg[20].CLK
clk => lfsr_reg[21].CLK
clk => lfsr_reg[22].CLK
clk => lfsr_reg[23].CLK
clk => lfsr_reg[24].CLK
clk => lfsr_reg[25].CLK
clk => lfsr_reg[26].CLK
clk => lfsr_reg[27].CLK
clk => lfsr_reg[28].CLK
clk => lfsr_reg[29].CLK
clk => lfsr_reg[30].CLK
clk => lfsr_reg[31].CLK
clk => data_o[0]~reg0.CLK
clk => data_o[1]~reg0.CLK
clk => data_o[2]~reg0.CLK
clk => data_o[3]~reg0.CLK
clk => data_o[4]~reg0.CLK
clk => data_o[5]~reg0.CLK
clk => data_o[6]~reg0.CLK
clk => data_o[7]~reg0.CLK
clk => dv_o~reg0.CLK
useit => data_o.OUTPUTSELECT
useit => data_o.OUTPUTSELECT
useit => data_o.OUTPUTSELECT
useit => data_o.OUTPUTSELECT
useit => data_o.OUTPUTSELECT
useit => data_o.OUTPUTSELECT
useit => data_o.OUTPUTSELECT
useit => data_o.OUTPUTSELECT
useit => lfsr_reg[0].ENA
useit => lfsr_reg[1].ENA
useit => lfsr_reg[2].ENA
useit => lfsr_reg[3].ENA
useit => lfsr_reg[4].ENA
useit => lfsr_reg[5].ENA
useit => lfsr_reg[6].ENA
useit => lfsr_reg[7].ENA
useit => lfsr_reg[8].ENA
useit => lfsr_reg[9].ENA
useit => lfsr_reg[10].ENA
useit => lfsr_reg[11].ENA
useit => lfsr_reg[12].ENA
useit => lfsr_reg[13].ENA
useit => lfsr_reg[14].ENA
useit => lfsr_reg[15].ENA
useit => lfsr_reg[16].ENA
useit => lfsr_reg[17].ENA
useit => lfsr_reg[18].ENA
useit => lfsr_reg[19].ENA
useit => lfsr_reg[20].ENA
useit => lfsr_reg[21].ENA
useit => lfsr_reg[22].ENA
useit => lfsr_reg[23].ENA
useit => lfsr_reg[24].ENA
useit => lfsr_reg[25].ENA
useit => lfsr_reg[26].ENA
useit => lfsr_reg[27].ENA
useit => lfsr_reg[28].ENA
useit => lfsr_reg[29].ENA
useit => lfsr_reg[30].ENA
useit => lfsr_reg[31].ENA
dv_i => dv_o~reg0.DATAIN
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => lfsr_reg.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
dv_i => data_o.OUTPUTSELECT
data_i[0] => data_o.IN1
data_i[0] => data_o.DATAB
data_i[1] => data_o.IN1
data_i[1] => data_o.DATAB
data_i[2] => data_o.IN1
data_i[2] => data_o.DATAB
data_i[3] => data_o.IN1
data_i[3] => data_o.DATAB
data_i[4] => data_o.IN1
data_i[4] => data_o.DATAB
data_i[5] => data_o.IN1
data_i[5] => data_o.DATAB
data_i[6] => data_o.IN1
data_i[6] => data_o.DATAB
data_i[7] => data_o.IN1
data_i[7] => data_o.DATAB
dv_o <= dv_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw[0]
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw[1]
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw[2]
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw[3]
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw[4]
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw[5]
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw[6]
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw[7]
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw[8]
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw[9]
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw[10]
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw[11]
rdusedw[12] <= dcfifo:dcfifo_component.rdusedw[12]
rdusedw[13] <= dcfifo:dcfifo_component.rdusedw[13]
wrfull <= dcfifo:dcfifo_component.wrfull


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_q5j1:auto_generated.data[0]
data[1] => dcfifo_q5j1:auto_generated.data[1]
data[2] => dcfifo_q5j1:auto_generated.data[2]
data[3] => dcfifo_q5j1:auto_generated.data[3]
data[4] => dcfifo_q5j1:auto_generated.data[4]
data[5] => dcfifo_q5j1:auto_generated.data[5]
data[6] => dcfifo_q5j1:auto_generated.data[6]
data[7] => dcfifo_q5j1:auto_generated.data[7]
data[8] => dcfifo_q5j1:auto_generated.data[8]
q[0] <= dcfifo_q5j1:auto_generated.q[0]
q[1] <= dcfifo_q5j1:auto_generated.q[1]
q[2] <= dcfifo_q5j1:auto_generated.q[2]
q[3] <= dcfifo_q5j1:auto_generated.q[3]
q[4] <= dcfifo_q5j1:auto_generated.q[4]
q[5] <= dcfifo_q5j1:auto_generated.q[5]
q[6] <= dcfifo_q5j1:auto_generated.q[6]
q[7] <= dcfifo_q5j1:auto_generated.q[7]
q[8] <= dcfifo_q5j1:auto_generated.q[8]
rdclk => dcfifo_q5j1:auto_generated.rdclk
rdreq => dcfifo_q5j1:auto_generated.rdreq
wrclk => dcfifo_q5j1:auto_generated.wrclk
wrreq => dcfifo_q5j1:auto_generated.wrreq
aclr => dcfifo_q5j1:auto_generated.aclr
rdempty <= dcfifo_q5j1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_q5j1:auto_generated.wrfull
rdusedw[0] <= dcfifo_q5j1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_q5j1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_q5j1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_q5j1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_q5j1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_q5j1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_q5j1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_q5j1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_q5j1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_q5j1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_q5j1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_q5j1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_q5j1:auto_generated.rdusedw[12]
rdusedw[13] <= dcfifo_q5j1:auto_generated.rdusedw[13]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>
wrusedw[12] <= <GND>
wrusedw[13] <= <GND>


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated
aclr => a_graycounter_a77:rdptr_g1p.aclr
aclr => altsyncram_qj31:fifo_ram.aclr1
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[14].IN0
aclr => rs_dgwp_reg[14].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_qj31:fifo_ram.data_a[0]
data[1] => altsyncram_qj31:fifo_ram.data_a[1]
data[2] => altsyncram_qj31:fifo_ram.data_a[2]
data[3] => altsyncram_qj31:fifo_ram.data_a[3]
data[4] => altsyncram_qj31:fifo_ram.data_a[4]
data[5] => altsyncram_qj31:fifo_ram.data_a[5]
data[6] => altsyncram_qj31:fifo_ram.data_a[6]
data[7] => altsyncram_qj31:fifo_ram.data_a[7]
data[8] => altsyncram_qj31:fifo_ram.data_a[8]
q[0] <= altsyncram_qj31:fifo_ram.q_b[0]
q[1] <= altsyncram_qj31:fifo_ram.q_b[1]
q[2] <= altsyncram_qj31:fifo_ram.q_b[2]
q[3] <= altsyncram_qj31:fifo_ram.q_b[3]
q[4] <= altsyncram_qj31:fifo_ram.q_b[4]
q[5] <= altsyncram_qj31:fifo_ram.q_b[5]
q[6] <= altsyncram_qj31:fifo_ram.q_b[6]
q[7] <= altsyncram_qj31:fifo_ram.q_b[7]
q[8] <= altsyncram_qj31:fifo_ram.q_b[8]
rdclk => a_graycounter_a77:rdptr_g1p.clock
rdclk => altsyncram_qj31:fifo_ram.clock1
rdclk => dffpipe_te9:rs_brp.clock
rdclk => dffpipe_te9:rs_bwp.clock
rdclk => alt_synch_pipe_vld:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[14].CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[14].CLK
rdclk => rs_dgwp_reg[13].CLK
rdclk => rs_dgwp_reg[12].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => a_graycounter_a77:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => altsyncram_qj31:fifo_ram.clocken1
rdreq => mux_j28:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_j28:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[14].ENA
rdreq => rdptr_g[13].ENA
rdreq => rdptr_g[12].ENA
rdreq => rdptr_g[11].ENA
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_6lc:wrptr_g1p.clock
wrclk => a_graycounter_5lc:wrptr_gp.clock
wrclk => altsyncram_qj31:fifo_ram.clock0
wrclk => dffpipe_9d9:wraclr.clock
wrclk => alt_synch_pipe_0md:ws_dgrp.clock
wrclk => delayed_wrptr_g[14].CLK
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[14].CLK
wrclk => ws_dgrp_reg[13].CLK
wrclk => ws_dgrp_reg[12].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|a_gray2bin_bib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= gray[14].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN1
gray[14] => bin[14].DATAIN
gray[14] => xor13.IN0


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|a_gray2bin_bib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= gray[14].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN1
gray[14] => bin[14].DATAIN
gray[14] => xor13.IN0


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|a_graycounter_a77:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[3].IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => counter5a13.CLK
clock => counter5a14.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter5a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter5a14.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|a_graycounter_6lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => counter8a13.CLK
clock => counter8a14.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter8a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter8a14.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|a_graycounter_5lc:wrptr_gp
aclr => counter13a[14].IN0
aclr => counter13a[13].IN0
aclr => counter13a[12].IN0
aclr => counter13a[11].IN0
aclr => counter13a[10].IN0
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[14].CLK
clock => counter13a[13].CLK
clock => counter13a[12].CLK
clock => counter13a[11].CLK
clock => counter13a[10].CLK
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
clock => sub_parity12a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter13a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter13a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter13a[14].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|altsyncram_qj31:fifo_ram
aclr1 => addr_store_b[0].IN0
aclr1 => _.IN0
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_a[6] => ram_block14a10.PORTAADDR6
address_a[6] => ram_block14a11.PORTAADDR6
address_a[6] => ram_block14a12.PORTAADDR6
address_a[6] => ram_block14a13.PORTAADDR6
address_a[6] => ram_block14a14.PORTAADDR6
address_a[6] => ram_block14a15.PORTAADDR6
address_a[6] => ram_block14a16.PORTAADDR6
address_a[6] => ram_block14a17.PORTAADDR6
address_a[7] => ram_block14a0.PORTAADDR7
address_a[7] => ram_block14a1.PORTAADDR7
address_a[7] => ram_block14a2.PORTAADDR7
address_a[7] => ram_block14a3.PORTAADDR7
address_a[7] => ram_block14a4.PORTAADDR7
address_a[7] => ram_block14a5.PORTAADDR7
address_a[7] => ram_block14a6.PORTAADDR7
address_a[7] => ram_block14a7.PORTAADDR7
address_a[7] => ram_block14a8.PORTAADDR7
address_a[7] => ram_block14a9.PORTAADDR7
address_a[7] => ram_block14a10.PORTAADDR7
address_a[7] => ram_block14a11.PORTAADDR7
address_a[7] => ram_block14a12.PORTAADDR7
address_a[7] => ram_block14a13.PORTAADDR7
address_a[7] => ram_block14a14.PORTAADDR7
address_a[7] => ram_block14a15.PORTAADDR7
address_a[7] => ram_block14a16.PORTAADDR7
address_a[7] => ram_block14a17.PORTAADDR7
address_a[8] => ram_block14a0.PORTAADDR8
address_a[8] => ram_block14a1.PORTAADDR8
address_a[8] => ram_block14a2.PORTAADDR8
address_a[8] => ram_block14a3.PORTAADDR8
address_a[8] => ram_block14a4.PORTAADDR8
address_a[8] => ram_block14a5.PORTAADDR8
address_a[8] => ram_block14a6.PORTAADDR8
address_a[8] => ram_block14a7.PORTAADDR8
address_a[8] => ram_block14a8.PORTAADDR8
address_a[8] => ram_block14a9.PORTAADDR8
address_a[8] => ram_block14a10.PORTAADDR8
address_a[8] => ram_block14a11.PORTAADDR8
address_a[8] => ram_block14a12.PORTAADDR8
address_a[8] => ram_block14a13.PORTAADDR8
address_a[8] => ram_block14a14.PORTAADDR8
address_a[8] => ram_block14a15.PORTAADDR8
address_a[8] => ram_block14a16.PORTAADDR8
address_a[8] => ram_block14a17.PORTAADDR8
address_a[9] => ram_block14a0.PORTAADDR9
address_a[9] => ram_block14a1.PORTAADDR9
address_a[9] => ram_block14a2.PORTAADDR9
address_a[9] => ram_block14a3.PORTAADDR9
address_a[9] => ram_block14a4.PORTAADDR9
address_a[9] => ram_block14a5.PORTAADDR9
address_a[9] => ram_block14a6.PORTAADDR9
address_a[9] => ram_block14a7.PORTAADDR9
address_a[9] => ram_block14a8.PORTAADDR9
address_a[9] => ram_block14a9.PORTAADDR9
address_a[9] => ram_block14a10.PORTAADDR9
address_a[9] => ram_block14a11.PORTAADDR9
address_a[9] => ram_block14a12.PORTAADDR9
address_a[9] => ram_block14a13.PORTAADDR9
address_a[9] => ram_block14a14.PORTAADDR9
address_a[9] => ram_block14a15.PORTAADDR9
address_a[9] => ram_block14a16.PORTAADDR9
address_a[9] => ram_block14a17.PORTAADDR9
address_a[10] => ram_block14a0.PORTAADDR10
address_a[10] => ram_block14a1.PORTAADDR10
address_a[10] => ram_block14a2.PORTAADDR10
address_a[10] => ram_block14a3.PORTAADDR10
address_a[10] => ram_block14a4.PORTAADDR10
address_a[10] => ram_block14a5.PORTAADDR10
address_a[10] => ram_block14a6.PORTAADDR10
address_a[10] => ram_block14a7.PORTAADDR10
address_a[10] => ram_block14a8.PORTAADDR10
address_a[10] => ram_block14a9.PORTAADDR10
address_a[10] => ram_block14a10.PORTAADDR10
address_a[10] => ram_block14a11.PORTAADDR10
address_a[10] => ram_block14a12.PORTAADDR10
address_a[10] => ram_block14a13.PORTAADDR10
address_a[10] => ram_block14a14.PORTAADDR10
address_a[10] => ram_block14a15.PORTAADDR10
address_a[10] => ram_block14a16.PORTAADDR10
address_a[10] => ram_block14a17.PORTAADDR10
address_a[11] => ram_block14a0.PORTAADDR11
address_a[11] => ram_block14a1.PORTAADDR11
address_a[11] => ram_block14a2.PORTAADDR11
address_a[11] => ram_block14a3.PORTAADDR11
address_a[11] => ram_block14a4.PORTAADDR11
address_a[11] => ram_block14a5.PORTAADDR11
address_a[11] => ram_block14a6.PORTAADDR11
address_a[11] => ram_block14a7.PORTAADDR11
address_a[11] => ram_block14a8.PORTAADDR11
address_a[11] => ram_block14a9.PORTAADDR11
address_a[11] => ram_block14a10.PORTAADDR11
address_a[11] => ram_block14a11.PORTAADDR11
address_a[11] => ram_block14a12.PORTAADDR11
address_a[11] => ram_block14a13.PORTAADDR11
address_a[11] => ram_block14a14.PORTAADDR11
address_a[11] => ram_block14a15.PORTAADDR11
address_a[11] => ram_block14a16.PORTAADDR11
address_a[11] => ram_block14a17.PORTAADDR11
address_a[12] => ram_block14a0.PORTAADDR12
address_a[12] => ram_block14a1.PORTAADDR12
address_a[12] => ram_block14a2.PORTAADDR12
address_a[12] => ram_block14a3.PORTAADDR12
address_a[12] => ram_block14a4.PORTAADDR12
address_a[12] => ram_block14a5.PORTAADDR12
address_a[12] => ram_block14a6.PORTAADDR12
address_a[12] => ram_block14a7.PORTAADDR12
address_a[12] => ram_block14a8.PORTAADDR12
address_a[12] => ram_block14a9.PORTAADDR12
address_a[12] => ram_block14a10.PORTAADDR12
address_a[12] => ram_block14a11.PORTAADDR12
address_a[12] => ram_block14a12.PORTAADDR12
address_a[12] => ram_block14a13.PORTAADDR12
address_a[12] => ram_block14a14.PORTAADDR12
address_a[12] => ram_block14a15.PORTAADDR12
address_a[12] => ram_block14a16.PORTAADDR12
address_a[12] => ram_block14a17.PORTAADDR12
address_a[13] => decode_a87:decode15.data[0]
address_a[13] => decode_a87:wren_decode_a.data[0]
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
address_b[6] => ram_block14a10.PORTBADDR6
address_b[6] => ram_block14a11.PORTBADDR6
address_b[6] => ram_block14a12.PORTBADDR6
address_b[6] => ram_block14a13.PORTBADDR6
address_b[6] => ram_block14a14.PORTBADDR6
address_b[6] => ram_block14a15.PORTBADDR6
address_b[6] => ram_block14a16.PORTBADDR6
address_b[6] => ram_block14a17.PORTBADDR6
address_b[7] => ram_block14a0.PORTBADDR7
address_b[7] => ram_block14a1.PORTBADDR7
address_b[7] => ram_block14a2.PORTBADDR7
address_b[7] => ram_block14a3.PORTBADDR7
address_b[7] => ram_block14a4.PORTBADDR7
address_b[7] => ram_block14a5.PORTBADDR7
address_b[7] => ram_block14a6.PORTBADDR7
address_b[7] => ram_block14a7.PORTBADDR7
address_b[7] => ram_block14a8.PORTBADDR7
address_b[7] => ram_block14a9.PORTBADDR7
address_b[7] => ram_block14a10.PORTBADDR7
address_b[7] => ram_block14a11.PORTBADDR7
address_b[7] => ram_block14a12.PORTBADDR7
address_b[7] => ram_block14a13.PORTBADDR7
address_b[7] => ram_block14a14.PORTBADDR7
address_b[7] => ram_block14a15.PORTBADDR7
address_b[7] => ram_block14a16.PORTBADDR7
address_b[7] => ram_block14a17.PORTBADDR7
address_b[8] => ram_block14a0.PORTBADDR8
address_b[8] => ram_block14a1.PORTBADDR8
address_b[8] => ram_block14a2.PORTBADDR8
address_b[8] => ram_block14a3.PORTBADDR8
address_b[8] => ram_block14a4.PORTBADDR8
address_b[8] => ram_block14a5.PORTBADDR8
address_b[8] => ram_block14a6.PORTBADDR8
address_b[8] => ram_block14a7.PORTBADDR8
address_b[8] => ram_block14a8.PORTBADDR8
address_b[8] => ram_block14a9.PORTBADDR8
address_b[8] => ram_block14a10.PORTBADDR8
address_b[8] => ram_block14a11.PORTBADDR8
address_b[8] => ram_block14a12.PORTBADDR8
address_b[8] => ram_block14a13.PORTBADDR8
address_b[8] => ram_block14a14.PORTBADDR8
address_b[8] => ram_block14a15.PORTBADDR8
address_b[8] => ram_block14a16.PORTBADDR8
address_b[8] => ram_block14a17.PORTBADDR8
address_b[9] => ram_block14a0.PORTBADDR9
address_b[9] => ram_block14a1.PORTBADDR9
address_b[9] => ram_block14a2.PORTBADDR9
address_b[9] => ram_block14a3.PORTBADDR9
address_b[9] => ram_block14a4.PORTBADDR9
address_b[9] => ram_block14a5.PORTBADDR9
address_b[9] => ram_block14a6.PORTBADDR9
address_b[9] => ram_block14a7.PORTBADDR9
address_b[9] => ram_block14a8.PORTBADDR9
address_b[9] => ram_block14a9.PORTBADDR9
address_b[9] => ram_block14a10.PORTBADDR9
address_b[9] => ram_block14a11.PORTBADDR9
address_b[9] => ram_block14a12.PORTBADDR9
address_b[9] => ram_block14a13.PORTBADDR9
address_b[9] => ram_block14a14.PORTBADDR9
address_b[9] => ram_block14a15.PORTBADDR9
address_b[9] => ram_block14a16.PORTBADDR9
address_b[9] => ram_block14a17.PORTBADDR9
address_b[10] => ram_block14a0.PORTBADDR10
address_b[10] => ram_block14a1.PORTBADDR10
address_b[10] => ram_block14a2.PORTBADDR10
address_b[10] => ram_block14a3.PORTBADDR10
address_b[10] => ram_block14a4.PORTBADDR10
address_b[10] => ram_block14a5.PORTBADDR10
address_b[10] => ram_block14a6.PORTBADDR10
address_b[10] => ram_block14a7.PORTBADDR10
address_b[10] => ram_block14a8.PORTBADDR10
address_b[10] => ram_block14a9.PORTBADDR10
address_b[10] => ram_block14a10.PORTBADDR10
address_b[10] => ram_block14a11.PORTBADDR10
address_b[10] => ram_block14a12.PORTBADDR10
address_b[10] => ram_block14a13.PORTBADDR10
address_b[10] => ram_block14a14.PORTBADDR10
address_b[10] => ram_block14a15.PORTBADDR10
address_b[10] => ram_block14a16.PORTBADDR10
address_b[10] => ram_block14a17.PORTBADDR10
address_b[11] => ram_block14a0.PORTBADDR11
address_b[11] => ram_block14a1.PORTBADDR11
address_b[11] => ram_block14a2.PORTBADDR11
address_b[11] => ram_block14a3.PORTBADDR11
address_b[11] => ram_block14a4.PORTBADDR11
address_b[11] => ram_block14a5.PORTBADDR11
address_b[11] => ram_block14a6.PORTBADDR11
address_b[11] => ram_block14a7.PORTBADDR11
address_b[11] => ram_block14a8.PORTBADDR11
address_b[11] => ram_block14a9.PORTBADDR11
address_b[11] => ram_block14a10.PORTBADDR11
address_b[11] => ram_block14a11.PORTBADDR11
address_b[11] => ram_block14a12.PORTBADDR11
address_b[11] => ram_block14a13.PORTBADDR11
address_b[11] => ram_block14a14.PORTBADDR11
address_b[11] => ram_block14a15.PORTBADDR11
address_b[11] => ram_block14a16.PORTBADDR11
address_b[11] => ram_block14a17.PORTBADDR11
address_b[12] => ram_block14a0.PORTBADDR12
address_b[12] => ram_block14a1.PORTBADDR12
address_b[12] => ram_block14a2.PORTBADDR12
address_b[12] => ram_block14a3.PORTBADDR12
address_b[12] => ram_block14a4.PORTBADDR12
address_b[12] => ram_block14a5.PORTBADDR12
address_b[12] => ram_block14a6.PORTBADDR12
address_b[12] => ram_block14a7.PORTBADDR12
address_b[12] => ram_block14a8.PORTBADDR12
address_b[12] => ram_block14a9.PORTBADDR12
address_b[12] => ram_block14a10.PORTBADDR12
address_b[12] => ram_block14a11.PORTBADDR12
address_b[12] => ram_block14a12.PORTBADDR12
address_b[12] => ram_block14a13.PORTBADDR12
address_b[12] => ram_block14a14.PORTBADDR12
address_b[12] => ram_block14a15.PORTBADDR12
address_b[12] => ram_block14a16.PORTBADDR12
address_b[12] => ram_block14a17.PORTBADDR12
address_b[13] => _.IN0
address_b[13] => addr_store_b[0].DATAIN
addressstall_b => addr_store_b[0].IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => addr_store_b[0].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[0].CLK
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => out_address_reg_b[0].ENA
data_a[0] => ram_block14a0.PORTADATAIN
data_a[0] => ram_block14a9.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[1] => ram_block14a10.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[2] => ram_block14a11.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[3] => ram_block14a12.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[4] => ram_block14a13.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[5] => ram_block14a14.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[6] => ram_block14a15.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[7] => ram_block14a16.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[8] => ram_block14a17.PORTADATAIN
q_b[0] <= mux_r28:mux16.result[0]
q_b[1] <= mux_r28:mux16.result[1]
q_b[2] <= mux_r28:mux16.result[2]
q_b[3] <= mux_r28:mux16.result[3]
q_b[4] <= mux_r28:mux16.result[4]
q_b[5] <= mux_r28:mux16.result[5]
q_b[6] <= mux_r28:mux16.result[6]
q_b[7] <= mux_r28:mux16.result[7]
q_b[8] <= mux_r28:mux16.result[8]
wren_a => decode_a87:decode15.enable
wren_a => decode_a87:wren_decode_a.enable


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|altsyncram_qj31:fifo_ram|decode_a87:decode15
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|altsyncram_qj31:fifo_ram|decode_a87:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|altsyncram_qj31:fifo_ram|mux_r28:mux16
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[0].IN1
data[10] => result_node[1].IN1
data[11] => result_node[2].IN1
data[12] => result_node[3].IN1
data[13] => result_node[4].IN1
data[14] => result_node[5].IN1
data[15] => result_node[6].IN1
data[16] => result_node[7].IN1
data[17] => result_node[8].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|dffpipe_te9:rs_brp
clock => dffe17a[14].CLK
clock => dffe17a[13].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[14].ACLR
clrn => dffe17a[13].ACLR
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
d[12] => dffe17a[12].IN0
d[13] => dffe17a[13].IN0
d[14] => dffe17a[14].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe17a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe17a[14].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|dffpipe_te9:rs_bwp
clock => dffe17a[14].CLK
clock => dffe17a[13].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[14].ACLR
clrn => dffe17a[13].ACLR
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
d[12] => dffe17a[12].IN0
d[13] => dffe17a[13].IN0
d[14] => dffe17a[14].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe17a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe17a[14].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|alt_synch_pipe_vld:rs_dgwp
clock => dffpipe_ue9:dffpipe18.clock
clrn => dffpipe_ue9:dffpipe18.clrn
d[0] => dffpipe_ue9:dffpipe18.d[0]
d[1] => dffpipe_ue9:dffpipe18.d[1]
d[2] => dffpipe_ue9:dffpipe18.d[2]
d[3] => dffpipe_ue9:dffpipe18.d[3]
d[4] => dffpipe_ue9:dffpipe18.d[4]
d[5] => dffpipe_ue9:dffpipe18.d[5]
d[6] => dffpipe_ue9:dffpipe18.d[6]
d[7] => dffpipe_ue9:dffpipe18.d[7]
d[8] => dffpipe_ue9:dffpipe18.d[8]
d[9] => dffpipe_ue9:dffpipe18.d[9]
d[10] => dffpipe_ue9:dffpipe18.d[10]
d[11] => dffpipe_ue9:dffpipe18.d[11]
d[12] => dffpipe_ue9:dffpipe18.d[12]
d[13] => dffpipe_ue9:dffpipe18.d[13]
d[14] => dffpipe_ue9:dffpipe18.d[14]
q[0] <= dffpipe_ue9:dffpipe18.q[0]
q[1] <= dffpipe_ue9:dffpipe18.q[1]
q[2] <= dffpipe_ue9:dffpipe18.q[2]
q[3] <= dffpipe_ue9:dffpipe18.q[3]
q[4] <= dffpipe_ue9:dffpipe18.q[4]
q[5] <= dffpipe_ue9:dffpipe18.q[5]
q[6] <= dffpipe_ue9:dffpipe18.q[6]
q[7] <= dffpipe_ue9:dffpipe18.q[7]
q[8] <= dffpipe_ue9:dffpipe18.q[8]
q[9] <= dffpipe_ue9:dffpipe18.q[9]
q[10] <= dffpipe_ue9:dffpipe18.q[10]
q[11] <= dffpipe_ue9:dffpipe18.q[11]
q[12] <= dffpipe_ue9:dffpipe18.q[12]
q[13] <= dffpipe_ue9:dffpipe18.q[13]
q[14] <= dffpipe_ue9:dffpipe18.q[14]


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_ue9:dffpipe18
clock => dffe19a[14].CLK
clock => dffe19a[13].CLK
clock => dffe19a[12].CLK
clock => dffe19a[11].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[14].CLK
clock => dffe20a[13].CLK
clock => dffe20a[12].CLK
clock => dffe20a[11].CLK
clock => dffe20a[10].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[14].ACLR
clrn => dffe19a[13].ACLR
clrn => dffe19a[12].ACLR
clrn => dffe19a[11].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[14].ACLR
clrn => dffe20a[13].ACLR
clrn => dffe20a[12].ACLR
clrn => dffe20a[11].ACLR
clrn => dffe20a[10].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
d[10] => dffe19a[10].IN0
d[11] => dffe19a[11].IN0
d[12] => dffe19a[12].IN0
d[13] => dffe19a[13].IN0
d[14] => dffe19a[14].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe20a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe20a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe20a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe20a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe20a[14].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|dffpipe_9d9:wraclr
clock => dffe21a[0].CLK
clock => dffe22a[0].CLK
clrn => dffe21a[0].ACLR
clrn => dffe22a[0].ACLR
d[0] => dffe21a[0].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|alt_synch_pipe_0md:ws_dgrp
clock => dffpipe_ve9:dffpipe23.clock
clrn => dffpipe_ve9:dffpipe23.clrn
d[0] => dffpipe_ve9:dffpipe23.d[0]
d[1] => dffpipe_ve9:dffpipe23.d[1]
d[2] => dffpipe_ve9:dffpipe23.d[2]
d[3] => dffpipe_ve9:dffpipe23.d[3]
d[4] => dffpipe_ve9:dffpipe23.d[4]
d[5] => dffpipe_ve9:dffpipe23.d[5]
d[6] => dffpipe_ve9:dffpipe23.d[6]
d[7] => dffpipe_ve9:dffpipe23.d[7]
d[8] => dffpipe_ve9:dffpipe23.d[8]
d[9] => dffpipe_ve9:dffpipe23.d[9]
d[10] => dffpipe_ve9:dffpipe23.d[10]
d[11] => dffpipe_ve9:dffpipe23.d[11]
d[12] => dffpipe_ve9:dffpipe23.d[12]
d[13] => dffpipe_ve9:dffpipe23.d[13]
d[14] => dffpipe_ve9:dffpipe23.d[14]
q[0] <= dffpipe_ve9:dffpipe23.q[0]
q[1] <= dffpipe_ve9:dffpipe23.q[1]
q[2] <= dffpipe_ve9:dffpipe23.q[2]
q[3] <= dffpipe_ve9:dffpipe23.q[3]
q[4] <= dffpipe_ve9:dffpipe23.q[4]
q[5] <= dffpipe_ve9:dffpipe23.q[5]
q[6] <= dffpipe_ve9:dffpipe23.q[6]
q[7] <= dffpipe_ve9:dffpipe23.q[7]
q[8] <= dffpipe_ve9:dffpipe23.q[8]
q[9] <= dffpipe_ve9:dffpipe23.q[9]
q[10] <= dffpipe_ve9:dffpipe23.q[10]
q[11] <= dffpipe_ve9:dffpipe23.q[11]
q[12] <= dffpipe_ve9:dffpipe23.q[12]
q[13] <= dffpipe_ve9:dffpipe23.q[13]
q[14] <= dffpipe_ve9:dffpipe23.q[14]


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_ve9:dffpipe23
clock => dffe24a[14].CLK
clock => dffe24a[13].CLK
clock => dffe24a[12].CLK
clock => dffe24a[11].CLK
clock => dffe24a[10].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clock => dffe25a[14].CLK
clock => dffe25a[13].CLK
clock => dffe25a[12].CLK
clock => dffe25a[11].CLK
clock => dffe25a[10].CLK
clock => dffe25a[9].CLK
clock => dffe25a[8].CLK
clock => dffe25a[7].CLK
clock => dffe25a[6].CLK
clock => dffe25a[5].CLK
clock => dffe25a[4].CLK
clock => dffe25a[3].CLK
clock => dffe25a[2].CLK
clock => dffe25a[1].CLK
clock => dffe25a[0].CLK
clrn => dffe24a[14].ACLR
clrn => dffe24a[13].ACLR
clrn => dffe24a[12].ACLR
clrn => dffe24a[11].ACLR
clrn => dffe24a[10].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
clrn => dffe25a[14].ACLR
clrn => dffe25a[13].ACLR
clrn => dffe25a[12].ACLR
clrn => dffe25a[11].ACLR
clrn => dffe25a[10].ACLR
clrn => dffe25a[9].ACLR
clrn => dffe25a[8].ACLR
clrn => dffe25a[7].ACLR
clrn => dffe25a[6].ACLR
clrn => dffe25a[5].ACLR
clrn => dffe25a[4].ACLR
clrn => dffe25a[3].ACLR
clrn => dffe25a[2].ACLR
clrn => dffe25a[1].ACLR
clrn => dffe25a[0].ACLR
d[0] => dffe24a[0].IN0
d[1] => dffe24a[1].IN0
d[2] => dffe24a[2].IN0
d[3] => dffe24a[3].IN0
d[4] => dffe24a[4].IN0
d[5] => dffe24a[5].IN0
d[6] => dffe24a[6].IN0
d[7] => dffe24a[7].IN0
d[8] => dffe24a[8].IN0
d[9] => dffe24a[9].IN0
d[10] => dffe24a[10].IN0
d[11] => dffe24a[11].IN0
d[12] => dffe24a[12].IN0
d[13] => dffe24a[13].IN0
d[14] => dffe24a[14].IN0
q[0] <= dffe25a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe25a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe25a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe25a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe25a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe25a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe25a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe25a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe25a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe25a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe25a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe25a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe25a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe25a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe25a[14].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_e66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_d66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_e66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_d66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_e66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_d66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_e66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|cmpr_d66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Modem_Elanus|mac_frame_rx_ver2:inst2|frame_fifo:frame_fifo_inst|dcfifo:dcfifo_component|dcfifo_q5j1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Modem_Elanus|mac_frame_rx_ver2:inst2|ce2wr_filter:ce2wr_filter_inst
clk => dv_out~reg0.CLK
clk => s_wr.CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => cnt_p[0].CLK
clk => cnt_p[1].CLK
clk => cnt_p[2].CLK
clk => stm~4.DATAIN
clk_ce => stm.OUTPUTSELECT
clk_ce => stm.OUTPUTSELECT
clk_ce => stm.OUTPUTSELECT
clk_ce => dv_out~reg0.ENA
clk_ce => s_wr.ENA
clk_ce => dataout[0]~reg0.ENA
clk_ce => dataout[1]~reg0.ENA
clk_ce => dataout[2]~reg0.ENA
clk_ce => dataout[3]~reg0.ENA
clk_ce => dataout[4]~reg0.ENA
clk_ce => dataout[5]~reg0.ENA
clk_ce => dataout[6]~reg0.ENA
clk_ce => dataout[7]~reg0.ENA
clk_ce => cnt_p[0].ENA
clk_ce => cnt_p[1].ENA
clk_ce => cnt_p[2].ENA
fifofull => wr.OUTPUTSELECT
fifo_going_full_i => ~NO_FANOUT~
fifo_read_cnt[0] => ~NO_FANOUT~
fifo_read_cnt[1] => ~NO_FANOUT~
fifo_read_cnt[2] => ~NO_FANOUT~
fifo_read_cnt[3] => ~NO_FANOUT~
fifo_read_cnt[4] => ~NO_FANOUT~
fifo_read_cnt[5] => ~NO_FANOUT~
fifo_read_cnt[6] => ~NO_FANOUT~
fifo_read_cnt[7] => ~NO_FANOUT~
fifo_read_cnt[8] => ~NO_FANOUT~
fifo_read_cnt[9] => ~NO_FANOUT~
fifo_read_cnt[10] => ~NO_FANOUT~
fifo_read_cnt[11] => ~NO_FANOUT~
fifo_read_cnt[12] => ~NO_FANOUT~
fifo_read_cnt[13] => ~NO_FANOUT~
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
ce => dataout.OUTPUTSELECT
ce => dataout.OUTPUTSELECT
ce => dataout.OUTPUTSELECT
ce => dataout.OUTPUTSELECT
ce => dataout.OUTPUTSELECT
ce => dataout.OUTPUTSELECT
ce => dataout.OUTPUTSELECT
ce => dataout.OUTPUTSELECT
ce => stm.OUTPUTSELECT
ce => stm.OUTPUTSELECT
ce => stm.OUTPUTSELECT
ce => stm.OUTPUTSELECT
ce => stm.OUTPUTSELECT
ce => stm.OUTPUTSELECT
ce => s_wr.OUTPUTSELECT
ce => stm.OUTPUTSELECT
ce => stm.OUTPUTSELECT
ce => stm.OUTPUTSELECT
ce => cnt_p.OUTPUTSELECT
ce => cnt_p.OUTPUTSELECT
ce => cnt_p.OUTPUTSELECT
ce => Selector0.IN2
ce => dv_out~reg0.DATAIN
wr <= wr.DB_MAX_OUTPUT_PORT_TYPE
dv_out <= dv_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst
clk => fifo256x2:fifo256x2_inst.rdclk
clk => hdlc_stream~reg0.CLK
clk => sm_cnt[0].CLK
clk => sm_cnt[1].CLK
clk => sm_cnt[2].CLK
clk => data_from_fifo_reg[0].CLK
clk => d_cnt_frame[0].CLK
clk => d_cnt_frame[1].CLK
clk => d_cnt_frame[2].CLK
clk => d_cnt_frame[3].CLK
clk => d_cnt_frame[4].CLK
clk => d_cnt_frame[5].CLK
clk => d_cnt_frame[6].CLK
clk => d_cnt_frame[7].CLK
clk => can_read_fifo.CLK
clk => was_empty.CLK
clk => have_data_inreg.CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => reg[0].CLK
clk => reg[1].CLK
clk => reg[2].CLK
clk => reg[3].CLK
clk => reg[4].CLK
clk => reg[5].CLK
clk => reg[6].CLK
clk => reg[7].CLK
clk => fifo_rd.CLK
clk => cnt_out_frame[0].CLK
clk => cnt_out_frame[1].CLK
clk => cnt_out_frame[2].CLK
clk => cnt_out_frame[3].CLK
clk => cnt_out_frame[4].CLK
clk => cnt_out_frame[5].CLK
clk => cnt_out_frame[6].CLK
clk => cnt_out_frame[7].CLK
clk => tofifo[0].CLK
clk => tofifo[1].CLK
clk => spi_ce~reg0.CLK
clk => bytecnt[0].CLK
clk => bytecnt[1].CLK
clk => bytecnt[2].CLK
clk => bytecnt[3].CLK
clk => spi_div_cnt[0].CLK
clk => spi_div_cnt[1].CLK
clk => spi_div_cnt[2].CLK
clk => cnt_in_frame[0].CLK
clk => cnt_in_frame[1].CLK
clk => cnt_in_frame[2].CLK
clk => cnt_in_frame[3].CLK
clk => cnt_in_frame[4].CLK
clk => cnt_in_frame[5].CLK
clk => cnt_in_frame[6].CLK
clk => cnt_in_frame[7].CLK
clk => s_spi_clk.CLK
clk => fifo_wr.CLK
clk => read_irq_byclk_w1.CLK
clk => read_irq_byclk.CLK
clk => fifo256x2:fifo256x2_inst.wrclk
clk => stm~6.DATAIN
clk => spi_stm~4.DATAIN
reset => spi_stm.OUTPUTSELECT
reset => spi_stm.OUTPUTSELECT
reset => spi_stm.OUTPUTSELECT
reset => fifo_wr.OUTPUTSELECT
reset => s_spi_clk.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_in_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => cnt_out_frame.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => fifo_rd.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => reg.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
reset => bit_cnt.OUTPUTSELECT
reset => have_data_inreg.OUTPUTSELECT
reset => was_empty.OUTPUTSELECT
reset => can_read_fifo.OUTPUTSELECT
reset => fifo256x2:fifo256x2_inst.aclr
reset => data_from_fifo_reg[0].ENA
reset => sm_cnt[2].ENA
reset => sm_cnt[1].ENA
reset => sm_cnt[0].ENA
reset => tofifo[0].ENA
reset => d_cnt_frame[0].ENA
reset => d_cnt_frame[1].ENA
reset => d_cnt_frame[2].ENA
reset => d_cnt_frame[3].ENA
reset => d_cnt_frame[4].ENA
reset => d_cnt_frame[5].ENA
reset => d_cnt_frame[6].ENA
reset => d_cnt_frame[7].ENA
reset => tofifo[1].ENA
reset => spi_ce~reg0.ENA
reset => bytecnt[0].ENA
reset => bytecnt[1].ENA
reset => bytecnt[2].ENA
reset => bytecnt[3].ENA
reset => spi_div_cnt[0].ENA
reset => spi_div_cnt[1].ENA
reset => spi_div_cnt[2].ENA
read_irq => read_irq_byclk.DATAIN
spi_clk <= s_spi_clk.DB_MAX_OUTPUT_PORT_TYPE
spi_ce <= spi_ce~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_data => Selector13.IN1
fifo_full <= fifo256x2:fifo256x2_inst.wrfull
hdlc_stream_rd => bit_cnt.OUTPUTSELECT
hdlc_stream_rd => bit_cnt.OUTPUTSELECT
hdlc_stream_rd => bit_cnt.OUTPUTSELECT
hdlc_stream_rd => sm_cnt.OUTPUTSELECT
hdlc_stream_rd => sm_cnt.OUTPUTSELECT
hdlc_stream_rd => sm_cnt.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => stm.OUTPUTSELECT
hdlc_stream_rd => stm.OUTPUTSELECT
hdlc_stream_rd => stm.OUTPUTSELECT
hdlc_stream_rd => stm.OUTPUTSELECT
hdlc_stream_rd => stm.OUTPUTSELECT
hdlc_stream_rd => stm.OUTPUTSELECT
hdlc_stream_rd => stm.OUTPUTSELECT
hdlc_stream_rd => stm.OUTPUTSELECT
hdlc_stream_rd => stm.OUTPUTSELECT
hdlc_stream_rd => stm.OUTPUTSELECT
hdlc_stream_rd => cnt_out_frame.OUTPUTSELECT
hdlc_stream_rd => cnt_out_frame.OUTPUTSELECT
hdlc_stream_rd => cnt_out_frame.OUTPUTSELECT
hdlc_stream_rd => cnt_out_frame.OUTPUTSELECT
hdlc_stream_rd => cnt_out_frame.OUTPUTSELECT
hdlc_stream_rd => cnt_out_frame.OUTPUTSELECT
hdlc_stream_rd => cnt_out_frame.OUTPUTSELECT
hdlc_stream_rd => cnt_out_frame.OUTPUTSELECT
hdlc_stream_rd => fifo_rd.OUTPUTSELECT
hdlc_stream_rd => was_empty.OUTPUTSELECT
hdlc_stream_rd => bit_cnt.OUTPUTSELECT
hdlc_stream_rd => bit_cnt.OUTPUTSELECT
hdlc_stream_rd => bit_cnt.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => reg.OUTPUTSELECT
hdlc_stream_rd => have_data_inreg.OUTPUTSELECT
hdlc_stream_rd => data_from_fifo_reg.OUTPUTSELECT
hdlc_stream_rd => sm_cnt.OUTPUTSELECT
hdlc_stream_rd => sm_cnt.OUTPUTSELECT
hdlc_stream_rd => sm_cnt.OUTPUTSELECT
hdlc_stream <= hdlc_stream~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw[0]
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw[1]
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw[2]
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw[3]
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw[4]
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw[5]
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw[6]
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw[7]
wrfull <= dcfifo:dcfifo_component.wrfull


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component
data[0] => dcfifo_9si1:auto_generated.data[0]
data[1] => dcfifo_9si1:auto_generated.data[1]
q[0] <= dcfifo_9si1:auto_generated.q[0]
q[1] <= dcfifo_9si1:auto_generated.q[1]
rdclk => dcfifo_9si1:auto_generated.rdclk
rdreq => dcfifo_9si1:auto_generated.rdreq
wrclk => dcfifo_9si1:auto_generated.wrclk
wrreq => dcfifo_9si1:auto_generated.wrreq
aclr => dcfifo_9si1:auto_generated.aclr
rdempty <= dcfifo_9si1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_9si1:auto_generated.wrfull
rdusedw[0] <= dcfifo_9si1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_9si1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_9si1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_9si1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_9si1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_9si1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_9si1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_9si1:auto_generated.rdusedw[7]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_gp.aclr
aclr => altsyncram_ig31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ig31:fifo_ram.data_a[0]
data[1] => altsyncram_ig31:fifo_ram.data_a[1]
q[0] <= altsyncram_ig31:fifo_ram.q_b[0]
q[1] <= altsyncram_ig31:fifo_ram.q_b[1]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_ig31:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_ikd:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => a_graycounter_ojc:wrptr_gp.clock
wrclk => altsyncram_ig31:fifo_ram.clock0
wrclk => alt_synch_pipe_jkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|a_graycounter_ojc:wrptr_gp
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|altsyncram_ig31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[7] => ram_block14a0.PORTAADDR7
address_a[7] => ram_block14a1.PORTAADDR7
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[7] => ram_block14a0.PORTBADDR7
address_b[7] => ram_block14a1.PORTBADDR7
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
clock => dffpipe_hd9:dffpipe16.clock
clrn => dffpipe_hd9:dffpipe16.clrn
d[0] => dffpipe_hd9:dffpipe16.d[0]
d[1] => dffpipe_hd9:dffpipe16.d[1]
d[2] => dffpipe_hd9:dffpipe16.d[2]
d[3] => dffpipe_hd9:dffpipe16.d[3]
d[4] => dffpipe_hd9:dffpipe16.d[4]
d[5] => dffpipe_hd9:dffpipe16.d[5]
d[6] => dffpipe_hd9:dffpipe16.d[6]
d[7] => dffpipe_hd9:dffpipe16.d[7]
d[8] => dffpipe_hd9:dffpipe16.d[8]
q[0] <= dffpipe_hd9:dffpipe16.q[0]
q[1] <= dffpipe_hd9:dffpipe16.q[1]
q[2] <= dffpipe_hd9:dffpipe16.q[2]
q[3] <= dffpipe_hd9:dffpipe16.q[3]
q[4] <= dffpipe_hd9:dffpipe16.q[4]
q[5] <= dffpipe_hd9:dffpipe16.q[5]
q[6] <= dffpipe_hd9:dffpipe16.q[6]
q[7] <= dffpipe_hd9:dffpipe16.q[7]
q[8] <= dffpipe_hd9:dffpipe16.q[8]


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
clock => dffpipe_id9:dffpipe19.clock
clrn => dffpipe_id9:dffpipe19.clrn
d[0] => dffpipe_id9:dffpipe19.d[0]
d[1] => dffpipe_id9:dffpipe19.d[1]
d[2] => dffpipe_id9:dffpipe19.d[2]
d[3] => dffpipe_id9:dffpipe19.d[3]
d[4] => dffpipe_id9:dffpipe19.d[4]
d[5] => dffpipe_id9:dffpipe19.d[5]
d[6] => dffpipe_id9:dffpipe19.d[6]
d[7] => dffpipe_id9:dffpipe19.d[7]
d[8] => dffpipe_id9:dffpipe19.d[8]
q[0] <= dffpipe_id9:dffpipe19.q[0]
q[1] <= dffpipe_id9:dffpipe19.q[1]
q[2] <= dffpipe_id9:dffpipe19.q[2]
q[3] <= dffpipe_id9:dffpipe19.q[3]
q[4] <= dffpipe_id9:dffpipe19.q[4]
q[5] <= dffpipe_id9:dffpipe19.q[5]
q[6] <= dffpipe_id9:dffpipe19.q[6]
q[7] <= dffpipe_id9:dffpipe19.q[7]
q[8] <= dffpipe_id9:dffpipe19.q[8]


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
d[8] => dffe20a[8].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Modem_Elanus|mac_frame_rx_ver2:inst2|to_hdlc:to_hdlc_inst|fifo256x2:fifo256x2_inst|dcfifo:dcfifo_component|dcfifo_9si1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|Modem_Elanus|mac_frame_rx_ver2:inst2|changer_freq_rx:changer_freq_rx_inst
clk => s_answer_to_rx.CLK
reset => s_answer_to_rx.OUTPUTSELECT
answer => s_answer_to_rx.OUTPUTSELECT
answer_to_rx <= s_answer_to_rx.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|read_frames4fifo:read_frames4fifo_inst
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => stm.OUTPUTSELECT
reset => s_rd.OUTPUTSELECT
reset => have_reg.OUTPUTSELECT
reset => local_wr.OUTPUTSELECT
reset => mem_num.OUTPUTSELECT
reset => mem1_fin.OUTPUTSELECT
reset => mem2_fin.OUTPUTSELECT
reset => blocks_cnt.OUTPUTSELECT
reset => blocks_cnt.OUTPUTSELECT
reset => blocks_cnt.OUTPUTSELECT
reset => mem1_fin_flag.OUTPUTSELECT
reset => mem2_fin_flag.OUTPUTSELECT
reset => notfinish.OUTPUTSELECT
reset => stmrd.OUTPUTSELECT
reset => stmrd.OUTPUTSELECT
reset => stmrd.OUTPUTSELECT
reset => stmrd.OUTPUTSELECT
reset => stmrd.OUTPUTSELECT
reset => stmrd.OUTPUTSELECT
reset => stmrd.OUTPUTSELECT
reset => stmrd.OUTPUTSELECT
reset => stmrd.OUTPUTSELECT
reset => stmrd.OUTPUTSELECT
reset => stmrd.OUTPUTSELECT
reset => pause_cnt.OUTPUTSELECT
reset => pause_cnt.OUTPUTSELECT
reset => pause_cnt.OUTPUTSELECT
reset => pause_cnt.OUTPUTSELECT
reset => cant_cut.OUTPUTSELECT
reset => mem_num_rd.OUTPUTSELECT
reset => ce_start_p1~reg0.ENA
reset => datas_cnt[7].ENA
reset => datas_cnt[6].ENA
reset => datas_cnt[5].ENA
reset => datas_cnt[4].ENA
reset => datas_cnt[3].ENA
reset => datas_cnt[2].ENA
reset => datas_cnt[1].ENA
reset => datas_cnt[0].ENA
reset => s_ce_start.ENA
reset => ce_stop~reg0.ENA
reset => s_dataout[7].ENA
reset => s_dataout[6].ENA
reset => s_dataout[5].ENA
reset => s_dataout[4].ENA
reset => s_dataout[3].ENA
reset => s_dataout[2].ENA
reset => s_dataout[1].ENA
reset => s_dataout[0].ENA
reset => s_ce.ENA
reset => rd_ptr[7].ENA
reset => datain_reg[0].ENA
reset => rd_ptr[6].ENA
reset => rd_ptr[5].ENA
reset => rd_ptr[4].ENA
reset => rd_ptr[3].ENA
reset => rd_ptr[2].ENA
reset => rd_ptr[1].ENA
reset => rd_ptr[0].ENA
reset => memory_have_read_stb.ENA
reset => tbd1_ce~reg0.ENA
reset => tbd2_ce~reg0.ENA
reset => sync_cnt[2].ENA
reset => sync_cnt[1].ENA
reset => sync_cnt[0].ENA
reset => zerohead_cnt[2].ENA
reset => zerohead_cnt[1].ENA
reset => zerohead_cnt[0].ENA
reset => datain_reg[1].ENA
reset => datain_reg[2].ENA
reset => datain_reg[3].ENA
reset => datain_reg[4].ENA
reset => datain_reg[5].ENA
reset => datain_reg[6].ENA
reset => datain_reg[7].ENA
reset => datain_reg[8].ENA
reset => blocks_cnt_have[0].ENA
reset => blocks_cnt_have[1].ENA
reset => blocks_cnt_have[2].ENA
reset => cur_dv.ENA
reset => datawr[0].ENA
reset => datawr[1].ENA
reset => datawr[2].ENA
reset => datawr[3].ENA
reset => datawr[4].ENA
reset => datawr[5].ENA
reset => datawr[6].ENA
reset => datawr[7].ENA
reset => blocks[5].block_len[0].ENA
reset => blocks[5].block_len[1].ENA
reset => blocks[5].block_len[2].ENA
reset => blocks[5].block_len[3].ENA
reset => blocks[5].block_len[4].ENA
reset => blocks[5].block_len[5].ENA
reset => blocks[5].block_len[6].ENA
reset => blocks[5].dv_value.ENA
reset => blocks[4].block_len[0].ENA
reset => blocks[4].block_len[1].ENA
reset => blocks[4].block_len[2].ENA
reset => blocks[4].block_len[3].ENA
reset => blocks[4].block_len[4].ENA
reset => blocks[4].block_len[5].ENA
reset => blocks[4].block_len[6].ENA
reset => blocks[4].dv_value.ENA
reset => blocks[3].block_len[0].ENA
reset => blocks[3].block_len[1].ENA
reset => blocks[3].block_len[2].ENA
reset => blocks[3].block_len[3].ENA
reset => blocks[3].block_len[4].ENA
reset => blocks[3].block_len[5].ENA
reset => blocks[3].block_len[6].ENA
reset => blocks[3].dv_value.ENA
reset => blocks[2].block_len[0].ENA
reset => blocks[2].block_len[1].ENA
reset => blocks[2].block_len[2].ENA
reset => blocks[2].block_len[3].ENA
reset => blocks[2].block_len[4].ENA
reset => blocks[2].block_len[5].ENA
reset => blocks[2].block_len[6].ENA
reset => blocks[2].dv_value.ENA
reset => blocks[1].block_len[0].ENA
reset => blocks[1].block_len[1].ENA
reset => blocks[1].block_len[2].ENA
reset => blocks[1].block_len[3].ENA
reset => blocks[1].block_len[4].ENA
reset => blocks[1].block_len[5].ENA
reset => blocks[1].block_len[6].ENA
reset => blocks[1].dv_value.ENA
reset => blocks[0].block_len[0].ENA
reset => blocks[0].block_len[1].ENA
reset => blocks[0].block_len[2].ENA
reset => blocks[0].block_len[3].ENA
reset => blocks[0].block_len[4].ENA
reset => blocks[0].block_len[5].ENA
reset => blocks[0].block_len[6].ENA
reset => blocks[0].dv_value.ENA
reset => input_cnt[0].ENA
reset => input_cnt[1].ENA
reset => input_cnt[2].ENA
reset => input_cnt[3].ENA
reset => input_cnt[4].ENA
reset => input_cnt[5].ENA
reset => input_cnt[6].ENA
reset => input_cnt[7].ENA
reset => cur_len[0].ENA
reset => cur_len[1].ENA
reset => cur_len[2].ENA
reset => cur_len[3].ENA
reset => cur_len[4].ENA
reset => cur_len[5].ENA
reset => cur_len[6].ENA
reset => wr_ptr[0].ENA
reset => wr_ptr[1].ENA
reset => wr_ptr[2].ENA
reset => wr_ptr[3].ENA
reset => wr_ptr[4].ENA
reset => wr_ptr[5].ENA
reset => wr_ptr[6].ENA
reset => wr_ptr[7].ENA
reset => too_low.ENA
reset => stm_run.ENA
reset => memory_have_1w.ENA
reset => notfinish_1w.ENA
clkwr => mem1~16.CLK
clkwr => mem1~0.CLK
clkwr => mem1~1.CLK
clkwr => mem1~2.CLK
clkwr => mem1~3.CLK
clkwr => mem1~4.CLK
clkwr => mem1~5.CLK
clkwr => mem1~6.CLK
clkwr => mem1~7.CLK
clkwr => mem1~8.CLK
clkwr => mem1~9.CLK
clkwr => mem1~10.CLK
clkwr => mem1~11.CLK
clkwr => mem1~12.CLK
clkwr => mem1~13.CLK
clkwr => mem1~14.CLK
clkwr => mem1~15.CLK
clkwr => mem2~0.CLK
clkwr => mem2~1.CLK
clkwr => mem2~2.CLK
clkwr => mem2~3.CLK
clkwr => mem2~4.CLK
clkwr => mem2~5.CLK
clkwr => mem2~6.CLK
clkwr => mem2~7.CLK
clkwr => mem2~8.CLK
clkwr => mem2~9.CLK
clkwr => mem2~10.CLK
clkwr => mem2~11.CLK
clkwr => mem2~12.CLK
clkwr => mem2~13.CLK
clkwr => mem2~14.CLK
clkwr => mem2~15.CLK
clkwr => mem2~16.CLK
clkwr => datain_reg[0].CLK
clkwr => datain_reg[1].CLK
clkwr => datain_reg[2].CLK
clkwr => datain_reg[3].CLK
clkwr => datain_reg[4].CLK
clkwr => datain_reg[5].CLK
clkwr => datain_reg[6].CLK
clkwr => datain_reg[7].CLK
clkwr => datain_reg[8].CLK
clkwr => blocks_cnt_have[0].CLK
clkwr => blocks_cnt_have[1].CLK
clkwr => blocks_cnt_have[2].CLK
clkwr => cur_dv.CLK
clkwr => datawr[0].CLK
clkwr => datawr[1].CLK
clkwr => datawr[2].CLK
clkwr => datawr[3].CLK
clkwr => datawr[4].CLK
clkwr => datawr[5].CLK
clkwr => datawr[6].CLK
clkwr => datawr[7].CLK
clkwr => blocks[5].block_len[0].CLK
clkwr => blocks[5].block_len[1].CLK
clkwr => blocks[5].block_len[2].CLK
clkwr => blocks[5].block_len[3].CLK
clkwr => blocks[5].block_len[4].CLK
clkwr => blocks[5].block_len[5].CLK
clkwr => blocks[5].block_len[6].CLK
clkwr => blocks[5].dv_value.CLK
clkwr => blocks[4].block_len[0].CLK
clkwr => blocks[4].block_len[1].CLK
clkwr => blocks[4].block_len[2].CLK
clkwr => blocks[4].block_len[3].CLK
clkwr => blocks[4].block_len[4].CLK
clkwr => blocks[4].block_len[5].CLK
clkwr => blocks[4].block_len[6].CLK
clkwr => blocks[4].dv_value.CLK
clkwr => blocks[3].block_len[0].CLK
clkwr => blocks[3].block_len[1].CLK
clkwr => blocks[3].block_len[2].CLK
clkwr => blocks[3].block_len[3].CLK
clkwr => blocks[3].block_len[4].CLK
clkwr => blocks[3].block_len[5].CLK
clkwr => blocks[3].block_len[6].CLK
clkwr => blocks[3].dv_value.CLK
clkwr => blocks[2].block_len[0].CLK
clkwr => blocks[2].block_len[1].CLK
clkwr => blocks[2].block_len[2].CLK
clkwr => blocks[2].block_len[3].CLK
clkwr => blocks[2].block_len[4].CLK
clkwr => blocks[2].block_len[5].CLK
clkwr => blocks[2].block_len[6].CLK
clkwr => blocks[2].dv_value.CLK
clkwr => blocks[1].block_len[0].CLK
clkwr => blocks[1].block_len[1].CLK
clkwr => blocks[1].block_len[2].CLK
clkwr => blocks[1].block_len[3].CLK
clkwr => blocks[1].block_len[4].CLK
clkwr => blocks[1].block_len[5].CLK
clkwr => blocks[1].block_len[6].CLK
clkwr => blocks[1].dv_value.CLK
clkwr => blocks[0].block_len[0].CLK
clkwr => blocks[0].block_len[1].CLK
clkwr => blocks[0].block_len[2].CLK
clkwr => blocks[0].block_len[3].CLK
clkwr => blocks[0].block_len[4].CLK
clkwr => blocks[0].block_len[5].CLK
clkwr => blocks[0].block_len[6].CLK
clkwr => blocks[0].dv_value.CLK
clkwr => input_cnt[0].CLK
clkwr => input_cnt[1].CLK
clkwr => input_cnt[2].CLK
clkwr => input_cnt[3].CLK
clkwr => input_cnt[4].CLK
clkwr => input_cnt[5].CLK
clkwr => input_cnt[6].CLK
clkwr => input_cnt[7].CLK
clkwr => cur_len[0].CLK
clkwr => cur_len[1].CLK
clkwr => cur_len[2].CLK
clkwr => cur_len[3].CLK
clkwr => cur_len[4].CLK
clkwr => cur_len[5].CLK
clkwr => cur_len[6].CLK
clkwr => wr_ptr[0].CLK
clkwr => wr_ptr[1].CLK
clkwr => wr_ptr[2].CLK
clkwr => wr_ptr[3].CLK
clkwr => wr_ptr[4].CLK
clkwr => wr_ptr[5].CLK
clkwr => wr_ptr[6].CLK
clkwr => wr_ptr[7].CLK
clkwr => too_low.CLK
clkwr => stm_run.CLK
clkwr => memory_have_1w.CLK
clkwr => notfinish_1w.CLK
clkwr => notfinish.CLK
clkwr => mem2_fin_flag.CLK
clkwr => mem1_fin_flag.CLK
clkwr => have_free_mem.CLK
clkwr => blocks_cnt[0].CLK
clkwr => blocks_cnt[1].CLK
clkwr => blocks_cnt[2].CLK
clkwr => mem2_fin.CLK
clkwr => mem1_fin.CLK
clkwr => mem_num.CLK
clkwr => local_wr.CLK
clkwr => have_reg.CLK
clkwr => s_rd.CLK
clkwr => receive_full_i_1w.CLK
clkwr => datain_1w[8].CLK
clkwr => stm~13.DATAIN
clkwr => mem1.CLK0
clkwr => mem2.CLK0
datain[0] => datawr.DATAB
datain[0] => datawr.DATAB
datain[0] => datain_reg.DATAA
datain[0] => datawr.DATAA
datain[0] => datawr.DATAA
datain[0] => Selector95.IN6
datain[1] => datawr.DATAB
datain[1] => datawr.DATAB
datain[1] => datain_reg.DATAA
datain[1] => datawr.DATAA
datain[1] => datawr.DATAA
datain[1] => Selector94.IN6
datain[2] => datawr.DATAB
datain[2] => datawr.DATAB
datain[2] => datain_reg.DATAA
datain[2] => datawr.DATAA
datain[2] => datawr.DATAA
datain[2] => Selector93.IN6
datain[3] => datawr.DATAB
datain[3] => datawr.DATAB
datain[3] => datain_reg.DATAA
datain[3] => datawr.DATAA
datain[3] => datawr.DATAA
datain[3] => Selector92.IN6
datain[4] => datawr.DATAB
datain[4] => datawr.DATAB
datain[4] => datain_reg.DATAA
datain[4] => datawr.DATAA
datain[4] => datawr.DATAA
datain[4] => Selector91.IN6
datain[5] => datawr.DATAB
datain[5] => datawr.DATAB
datain[5] => datain_reg.DATAA
datain[5] => datawr.DATAA
datain[5] => datawr.DATAA
datain[5] => Selector90.IN6
datain[6] => datawr.DATAB
datain[6] => datawr.DATAB
datain[6] => datain_reg.DATAA
datain[6] => datawr.DATAA
datain[6] => datawr.DATAA
datain[6] => Selector89.IN6
datain[7] => datawr.DATAB
datain[7] => datawr.DATAB
datain[7] => datain_reg.DATAA
datain[7] => datawr.DATAA
datain[7] => datawr.DATAA
datain[7] => Selector88.IN6
datain[8] => dv_value.DATAB
datain[8] => dv_value.DATAB
datain[8] => dv_value.DATAB
datain[8] => dv_value.DATAB
datain[8] => dv_value.DATAB
datain[8] => dv_value.DATAB
datain[8] => cur_dv.DATAB
datain[8] => process_0.IN1
datain[8] => notfinish.DATAA
datain[8] => datain_reg.DATAA
datain[8] => notfinish.DATAA
datain[8] => Selector96.IN2
datain[8] => datain_1w[8].DATAIN
datain[8] => process_0.IN1
rd <= s_rd.DB_MAX_OUTPUT_PORT_TYPE
rdcount[0] => LessThan0.IN28
rdcount[0] => LessThan1.IN28
rdcount[1] => LessThan0.IN27
rdcount[1] => LessThan1.IN27
rdcount[2] => LessThan0.IN26
rdcount[2] => LessThan1.IN26
rdcount[3] => LessThan0.IN25
rdcount[3] => LessThan1.IN25
rdcount[4] => LessThan0.IN24
rdcount[4] => LessThan1.IN24
rdcount[5] => LessThan0.IN23
rdcount[5] => LessThan1.IN23
rdcount[6] => LessThan0.IN22
rdcount[6] => LessThan1.IN22
rdcount[7] => LessThan0.IN21
rdcount[7] => LessThan1.IN21
rdcount[8] => LessThan0.IN20
rdcount[8] => LessThan1.IN20
rdcount[9] => LessThan0.IN19
rdcount[9] => LessThan1.IN19
rdcount[10] => LessThan0.IN18
rdcount[10] => LessThan1.IN18
rdcount[11] => LessThan0.IN17
rdcount[11] => LessThan1.IN17
rdcount[12] => LessThan0.IN16
rdcount[12] => LessThan1.IN16
rdcount[13] => LessThan0.IN15
rdcount[13] => LessThan1.IN15
fifo_empty => stm.OUTPUTSELECT
fifo_empty => stm.OUTPUTSELECT
fifo_empty => stm.OUTPUTSELECT
fifo_empty => stm.OUTPUTSELECT
fifo_empty => stm.OUTPUTSELECT
fifo_empty => stm.OUTPUTSELECT
fifo_empty => stm.OUTPUTSELECT
fifo_empty => stm.OUTPUTSELECT
fifo_empty => stm.OUTPUTSELECT
fifo_empty => stm.OUTPUTSELECT
fifo_empty => stm.OUTPUTSELECT
fifo_empty => stm.OUTPUTSELECT
fifo_empty => Selector0.IN2
receive_full_i => receive_full_i_1w.DATAIN
tbd1_ce <= tbd1_ce~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd2_ce <= tbd2_ce~reg0.DB_MAX_OUTPUT_PORT_TYPE
tbd1_data[0] => Selector137.IN8
tbd1_data[1] => Selector136.IN8
tbd1_data[2] => Selector135.IN8
tbd1_data[3] => Selector134.IN8
tbd1_data[4] => Selector133.IN8
tbd1_data[5] => Selector132.IN8
tbd1_data[6] => Selector131.IN8
tbd1_data[7] => Selector130.IN7
tbd2_data[0] => Selector137.IN9
tbd2_data[1] => Selector136.IN9
tbd2_data[2] => Selector135.IN9
tbd2_data[3] => Selector134.IN9
tbd2_data[4] => Selector133.IN9
tbd2_data[5] => Selector132.IN9
tbd2_data[6] => Selector131.IN9
tbd2_data[7] => Selector130.IN8
clkrd => memory_have_read.CLK
clkrd => mem_have_rd_cnt[0].CLK
clkrd => mem_have_rd_cnt[1].CLK
clkrd => mem_have_rd_cnt[2].CLK
clkrd => mem_have_rd_cnt[3].CLK
clkrd => zerohead_cnt[0].CLK
clkrd => zerohead_cnt[1].CLK
clkrd => zerohead_cnt[2].CLK
clkrd => sync_cnt[0].CLK
clkrd => sync_cnt[1].CLK
clkrd => sync_cnt[2].CLK
clkrd => tbd2_ce~reg0.CLK
clkrd => tbd1_ce~reg0.CLK
clkrd => memory_have_read_stb.CLK
clkrd => rd_ptr[0].CLK
clkrd => rd_ptr[1].CLK
clkrd => rd_ptr[2].CLK
clkrd => rd_ptr[3].CLK
clkrd => rd_ptr[4].CLK
clkrd => rd_ptr[5].CLK
clkrd => rd_ptr[6].CLK
clkrd => rd_ptr[7].CLK
clkrd => s_ce.CLK
clkrd => s_dataout[0].CLK
clkrd => s_dataout[1].CLK
clkrd => s_dataout[2].CLK
clkrd => s_dataout[3].CLK
clkrd => s_dataout[4].CLK
clkrd => s_dataout[5].CLK
clkrd => s_dataout[6].CLK
clkrd => s_dataout[7].CLK
clkrd => ce_stop~reg0.CLK
clkrd => s_ce_start.CLK
clkrd => datas_cnt[0].CLK
clkrd => datas_cnt[1].CLK
clkrd => datas_cnt[2].CLK
clkrd => datas_cnt[3].CLK
clkrd => datas_cnt[4].CLK
clkrd => datas_cnt[5].CLK
clkrd => datas_cnt[6].CLK
clkrd => datas_cnt[7].CLK
clkrd => ce_start_p1~reg0.CLK
clkrd => mem_num_rd.CLK
clkrd => cant_cut.CLK
clkrd => pause_cnt[0].CLK
clkrd => pause_cnt[1].CLK
clkrd => pause_cnt[2].CLK
clkrd => pause_cnt[3].CLK
clkrd => needread_mem.CLK
clkrd => mem2_fin_flag_byclkrd.CLK
clkrd => mem1_fin_flag_byclkrd.CLK
clkrd => mem_num_byclkrd_1w.CLK
clkrd => mem_num_byclkrd.CLK
clkrd => lfsr_reg2_1w[0].CLK
clkrd => lfsr_reg2_1w[1].CLK
clkrd => lfsr_reg2_1w[2].CLK
clkrd => lfsr_reg2_1w[3].CLK
clkrd => lfsr_reg2_1w[4].CLK
clkrd => lfsr_reg2_1w[5].CLK
clkrd => lfsr_reg2_1w[6].CLK
clkrd => lfsr_reg2[0].CLK
clkrd => lfsr_reg2[1].CLK
clkrd => lfsr_reg2[2].CLK
clkrd => lfsr_reg2[3].CLK
clkrd => lfsr_reg2[4].CLK
clkrd => lfsr_reg2[5].CLK
clkrd => lfsr_reg2[6].CLK
clkrd => lfsr_reg2[7].CLK
clkrd => lfsr_reg2[8].CLK
clkrd => lfsr_reg2[9].CLK
clkrd => lfsr_reg2[10].CLK
clkrd => lfsr_reg2[11].CLK
clkrd => lfsr_reg2[12].CLK
clkrd => lfsr_reg2[13].CLK
clkrd => lfsr_reg2[14].CLK
clkrd => lfsr_reg2[15].CLK
clkrd => lfsr_reg2[16].CLK
clkrd => lfsr_reg2[17].CLK
clkrd => lfsr_reg2[18].CLK
clkrd => lfsr_reg2[19].CLK
clkrd => lfsr_reg2[20].CLK
clkrd => lfsr_reg2[21].CLK
clkrd => lfsr_reg2[22].CLK
clkrd => lfsr_reg2[23].CLK
clkrd => lfsr_reg2[24].CLK
clkrd => lfsr_reg2[25].CLK
clkrd => lfsr_reg2[26].CLK
clkrd => lfsr_reg2[27].CLK
clkrd => lfsr_reg2[28].CLK
clkrd => lfsr_reg2[29].CLK
clkrd => lfsr_reg2[30].CLK
clkrd => lfsr_reg2[31].CLK
clkrd => datard2[0].CLK
clkrd => datard2[1].CLK
clkrd => datard2[2].CLK
clkrd => datard2[3].CLK
clkrd => datard2[4].CLK
clkrd => datard2[5].CLK
clkrd => datard2[6].CLK
clkrd => datard2[7].CLK
clkrd => datard1[0].CLK
clkrd => datard1[1].CLK
clkrd => datard1[2].CLK
clkrd => datard1[3].CLK
clkrd => datard1[4].CLK
clkrd => datard1[5].CLK
clkrd => datard1[6].CLK
clkrd => datard1[7].CLK
clkrd => stmrd~8.DATAIN
ce <= s_ce.DB_MAX_OUTPUT_PORT_TYPE
ce_start_p1 <= ce_start_p1~reg0.DB_MAX_OUTPUT_PORT_TYPE
ce_start <= s_ce_start.DB_MAX_OUTPUT_PORT_TYPE
ce_stop <= ce_stop~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= s_dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= s_dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= s_dataout[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= s_dataout[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= s_dataout[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= s_dataout[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= s_dataout[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= s_dataout[7].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|RScoder_ver2:codedd2
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => Scalar.OUTPUTSELECT
reset => ScalarTRIG[16][0].ENA
reset => ScalarTRIG[16][1].ENA
reset => ScalarTRIG[16][2].ENA
reset => ScalarTRIG[16][3].ENA
reset => ScalarTRIG[16][4].ENA
reset => ScalarTRIG[16][5].ENA
reset => ScalarTRIG[16][6].ENA
reset => ScalarTRIG[16][7].ENA
reset => ScalarTRIG[15][0].ENA
reset => ScalarTRIG[15][1].ENA
reset => ScalarTRIG[15][2].ENA
reset => ScalarTRIG[15][3].ENA
reset => ScalarTRIG[15][4].ENA
reset => ScalarTRIG[15][5].ENA
reset => ScalarTRIG[15][6].ENA
reset => ScalarTRIG[15][7].ENA
reset => ScalarTRIG[14][0].ENA
reset => ScalarTRIG[14][1].ENA
reset => ScalarTRIG[14][2].ENA
reset => ScalarTRIG[14][3].ENA
reset => ScalarTRIG[14][4].ENA
reset => ScalarTRIG[14][5].ENA
reset => ScalarTRIG[14][6].ENA
reset => ScalarTRIG[14][7].ENA
reset => ScalarTRIG[13][0].ENA
reset => ScalarTRIG[13][1].ENA
reset => ScalarTRIG[13][2].ENA
reset => ScalarTRIG[13][3].ENA
reset => ScalarTRIG[13][4].ENA
reset => ScalarTRIG[13][5].ENA
reset => ScalarTRIG[13][6].ENA
reset => ScalarTRIG[13][7].ENA
reset => ScalarTRIG[12][0].ENA
reset => ScalarTRIG[12][1].ENA
reset => ScalarTRIG[12][2].ENA
reset => ScalarTRIG[12][3].ENA
reset => ScalarTRIG[12][4].ENA
reset => ScalarTRIG[12][5].ENA
reset => ScalarTRIG[12][6].ENA
reset => ScalarTRIG[12][7].ENA
reset => ScalarTRIG[11][0].ENA
reset => ScalarTRIG[11][1].ENA
reset => ScalarTRIG[11][2].ENA
reset => ScalarTRIG[11][3].ENA
reset => ScalarTRIG[11][4].ENA
reset => ScalarTRIG[11][5].ENA
reset => ScalarTRIG[11][6].ENA
reset => ScalarTRIG[11][7].ENA
reset => ScalarTRIG[10][0].ENA
reset => ScalarTRIG[10][1].ENA
reset => ScalarTRIG[10][2].ENA
reset => ScalarTRIG[10][3].ENA
reset => ScalarTRIG[10][4].ENA
reset => ScalarTRIG[10][5].ENA
reset => ScalarTRIG[10][6].ENA
reset => ScalarTRIG[10][7].ENA
reset => ScalarTRIG[9][0].ENA
reset => ScalarTRIG[9][1].ENA
reset => ScalarTRIG[9][2].ENA
reset => ScalarTRIG[9][3].ENA
reset => ScalarTRIG[9][4].ENA
reset => ScalarTRIG[9][5].ENA
reset => ScalarTRIG[9][6].ENA
reset => ScalarTRIG[9][7].ENA
reset => ScalarTRIG[8][0].ENA
reset => ScalarTRIG[8][1].ENA
reset => ScalarTRIG[8][2].ENA
reset => ScalarTRIG[8][3].ENA
reset => ScalarTRIG[8][4].ENA
reset => ScalarTRIG[8][5].ENA
reset => ScalarTRIG[8][6].ENA
reset => ScalarTRIG[8][7].ENA
reset => ScalarTRIG[7][0].ENA
reset => ScalarTRIG[7][1].ENA
reset => ScalarTRIG[7][2].ENA
reset => ScalarTRIG[7][3].ENA
reset => ScalarTRIG[7][4].ENA
reset => ScalarTRIG[7][5].ENA
reset => ScalarTRIG[7][6].ENA
reset => ScalarTRIG[7][7].ENA
reset => ScalarTRIG[6][0].ENA
reset => ScalarTRIG[6][1].ENA
reset => ScalarTRIG[6][2].ENA
reset => ScalarTRIG[6][3].ENA
reset => ScalarTRIG[6][4].ENA
reset => ScalarTRIG[6][5].ENA
reset => ScalarTRIG[6][6].ENA
reset => ScalarTRIG[6][7].ENA
reset => ScalarTRIG[5][0].ENA
reset => ScalarTRIG[5][1].ENA
reset => ScalarTRIG[5][2].ENA
reset => ScalarTRIG[5][3].ENA
reset => ScalarTRIG[5][4].ENA
reset => ScalarTRIG[5][5].ENA
reset => ScalarTRIG[5][6].ENA
reset => ScalarTRIG[5][7].ENA
reset => ScalarTRIG[4][0].ENA
reset => ScalarTRIG[4][1].ENA
reset => ScalarTRIG[4][2].ENA
reset => ScalarTRIG[4][3].ENA
reset => ScalarTRIG[4][4].ENA
reset => ScalarTRIG[4][5].ENA
reset => ScalarTRIG[4][6].ENA
reset => ScalarTRIG[4][7].ENA
reset => ScalarTRIG[3][0].ENA
reset => ScalarTRIG[3][1].ENA
reset => ScalarTRIG[3][2].ENA
reset => ScalarTRIG[3][3].ENA
reset => ScalarTRIG[3][4].ENA
reset => ScalarTRIG[3][5].ENA
reset => ScalarTRIG[3][6].ENA
reset => ScalarTRIG[3][7].ENA
reset => ScalarTRIG[2][0].ENA
reset => ScalarTRIG[2][1].ENA
reset => ScalarTRIG[2][2].ENA
reset => ScalarTRIG[2][3].ENA
reset => ScalarTRIG[2][4].ENA
reset => ScalarTRIG[2][5].ENA
reset => ScalarTRIG[2][6].ENA
reset => ScalarTRIG[2][7].ENA
reset => ScalarTRIG[1][0].ENA
reset => ScalarTRIG[1][1].ENA
reset => ScalarTRIG[1][2].ENA
reset => ScalarTRIG[1][3].ENA
reset => ScalarTRIG[1][4].ENA
reset => ScalarTRIG[1][5].ENA
reset => ScalarTRIG[1][6].ENA
reset => ScalarTRIG[1][7].ENA
clk => muxcnt[0].CLK
clk => muxcnt[1].CLK
clk => muxcnt[2].CLK
clk => muxcnt[3].CLK
clk => ByteOut[0]~reg0.CLK
clk => ByteOut[1]~reg0.CLK
clk => ByteOut[2]~reg0.CLK
clk => ByteOut[3]~reg0.CLK
clk => ByteOut[4]~reg0.CLK
clk => ByteOut[5]~reg0.CLK
clk => ByteOut[6]~reg0.CLK
clk => ByteOut[7]~reg0.CLK
clk => ScalarTRIG[16][0].CLK
clk => ScalarTRIG[16][1].CLK
clk => ScalarTRIG[16][2].CLK
clk => ScalarTRIG[16][3].CLK
clk => ScalarTRIG[16][4].CLK
clk => ScalarTRIG[16][5].CLK
clk => ScalarTRIG[16][6].CLK
clk => ScalarTRIG[16][7].CLK
clk => ScalarTRIG[15][0].CLK
clk => ScalarTRIG[15][1].CLK
clk => ScalarTRIG[15][2].CLK
clk => ScalarTRIG[15][3].CLK
clk => ScalarTRIG[15][4].CLK
clk => ScalarTRIG[15][5].CLK
clk => ScalarTRIG[15][6].CLK
clk => ScalarTRIG[15][7].CLK
clk => ScalarTRIG[14][0].CLK
clk => ScalarTRIG[14][1].CLK
clk => ScalarTRIG[14][2].CLK
clk => ScalarTRIG[14][3].CLK
clk => ScalarTRIG[14][4].CLK
clk => ScalarTRIG[14][5].CLK
clk => ScalarTRIG[14][6].CLK
clk => ScalarTRIG[14][7].CLK
clk => ScalarTRIG[13][0].CLK
clk => ScalarTRIG[13][1].CLK
clk => ScalarTRIG[13][2].CLK
clk => ScalarTRIG[13][3].CLK
clk => ScalarTRIG[13][4].CLK
clk => ScalarTRIG[13][5].CLK
clk => ScalarTRIG[13][6].CLK
clk => ScalarTRIG[13][7].CLK
clk => ScalarTRIG[12][0].CLK
clk => ScalarTRIG[12][1].CLK
clk => ScalarTRIG[12][2].CLK
clk => ScalarTRIG[12][3].CLK
clk => ScalarTRIG[12][4].CLK
clk => ScalarTRIG[12][5].CLK
clk => ScalarTRIG[12][6].CLK
clk => ScalarTRIG[12][7].CLK
clk => ScalarTRIG[11][0].CLK
clk => ScalarTRIG[11][1].CLK
clk => ScalarTRIG[11][2].CLK
clk => ScalarTRIG[11][3].CLK
clk => ScalarTRIG[11][4].CLK
clk => ScalarTRIG[11][5].CLK
clk => ScalarTRIG[11][6].CLK
clk => ScalarTRIG[11][7].CLK
clk => ScalarTRIG[10][0].CLK
clk => ScalarTRIG[10][1].CLK
clk => ScalarTRIG[10][2].CLK
clk => ScalarTRIG[10][3].CLK
clk => ScalarTRIG[10][4].CLK
clk => ScalarTRIG[10][5].CLK
clk => ScalarTRIG[10][6].CLK
clk => ScalarTRIG[10][7].CLK
clk => ScalarTRIG[9][0].CLK
clk => ScalarTRIG[9][1].CLK
clk => ScalarTRIG[9][2].CLK
clk => ScalarTRIG[9][3].CLK
clk => ScalarTRIG[9][4].CLK
clk => ScalarTRIG[9][5].CLK
clk => ScalarTRIG[9][6].CLK
clk => ScalarTRIG[9][7].CLK
clk => ScalarTRIG[8][0].CLK
clk => ScalarTRIG[8][1].CLK
clk => ScalarTRIG[8][2].CLK
clk => ScalarTRIG[8][3].CLK
clk => ScalarTRIG[8][4].CLK
clk => ScalarTRIG[8][5].CLK
clk => ScalarTRIG[8][6].CLK
clk => ScalarTRIG[8][7].CLK
clk => ScalarTRIG[7][0].CLK
clk => ScalarTRIG[7][1].CLK
clk => ScalarTRIG[7][2].CLK
clk => ScalarTRIG[7][3].CLK
clk => ScalarTRIG[7][4].CLK
clk => ScalarTRIG[7][5].CLK
clk => ScalarTRIG[7][6].CLK
clk => ScalarTRIG[7][7].CLK
clk => ScalarTRIG[6][0].CLK
clk => ScalarTRIG[6][1].CLK
clk => ScalarTRIG[6][2].CLK
clk => ScalarTRIG[6][3].CLK
clk => ScalarTRIG[6][4].CLK
clk => ScalarTRIG[6][5].CLK
clk => ScalarTRIG[6][6].CLK
clk => ScalarTRIG[6][7].CLK
clk => ScalarTRIG[5][0].CLK
clk => ScalarTRIG[5][1].CLK
clk => ScalarTRIG[5][2].CLK
clk => ScalarTRIG[5][3].CLK
clk => ScalarTRIG[5][4].CLK
clk => ScalarTRIG[5][5].CLK
clk => ScalarTRIG[5][6].CLK
clk => ScalarTRIG[5][7].CLK
clk => ScalarTRIG[4][0].CLK
clk => ScalarTRIG[4][1].CLK
clk => ScalarTRIG[4][2].CLK
clk => ScalarTRIG[4][3].CLK
clk => ScalarTRIG[4][4].CLK
clk => ScalarTRIG[4][5].CLK
clk => ScalarTRIG[4][6].CLK
clk => ScalarTRIG[4][7].CLK
clk => ScalarTRIG[3][0].CLK
clk => ScalarTRIG[3][1].CLK
clk => ScalarTRIG[3][2].CLK
clk => ScalarTRIG[3][3].CLK
clk => ScalarTRIG[3][4].CLK
clk => ScalarTRIG[3][5].CLK
clk => ScalarTRIG[3][6].CLK
clk => ScalarTRIG[3][7].CLK
clk => ScalarTRIG[2][0].CLK
clk => ScalarTRIG[2][1].CLK
clk => ScalarTRIG[2][2].CLK
clk => ScalarTRIG[2][3].CLK
clk => ScalarTRIG[2][4].CLK
clk => ScalarTRIG[2][5].CLK
clk => ScalarTRIG[2][6].CLK
clk => ScalarTRIG[2][7].CLK
clk => ScalarTRIG[1][0].CLK
clk => ScalarTRIG[1][1].CLK
clk => ScalarTRIG[1][2].CLK
clk => ScalarTRIG[1][3].CLK
clk => ScalarTRIG[1][4].CLK
clk => ScalarTRIG[1][5].CLK
clk => ScalarTRIG[1][6].CLK
clk => ScalarTRIG[1][7].CLK
clk => Scalar[16][0].CLK
clk => Scalar[16][1].CLK
clk => Scalar[16][2].CLK
clk => Scalar[16][3].CLK
clk => Scalar[16][4].CLK
clk => Scalar[16][5].CLK
clk => Scalar[16][6].CLK
clk => Scalar[16][7].CLK
clk => Scalar[15][0].CLK
clk => Scalar[15][1].CLK
clk => Scalar[15][2].CLK
clk => Scalar[15][3].CLK
clk => Scalar[15][4].CLK
clk => Scalar[15][5].CLK
clk => Scalar[15][6].CLK
clk => Scalar[15][7].CLK
clk => Scalar[14][0].CLK
clk => Scalar[14][1].CLK
clk => Scalar[14][2].CLK
clk => Scalar[14][3].CLK
clk => Scalar[14][4].CLK
clk => Scalar[14][5].CLK
clk => Scalar[14][6].CLK
clk => Scalar[14][7].CLK
clk => Scalar[13][0].CLK
clk => Scalar[13][1].CLK
clk => Scalar[13][2].CLK
clk => Scalar[13][3].CLK
clk => Scalar[13][4].CLK
clk => Scalar[13][5].CLK
clk => Scalar[13][6].CLK
clk => Scalar[13][7].CLK
clk => Scalar[12][0].CLK
clk => Scalar[12][1].CLK
clk => Scalar[12][2].CLK
clk => Scalar[12][3].CLK
clk => Scalar[12][4].CLK
clk => Scalar[12][5].CLK
clk => Scalar[12][6].CLK
clk => Scalar[12][7].CLK
clk => Scalar[11][0].CLK
clk => Scalar[11][1].CLK
clk => Scalar[11][2].CLK
clk => Scalar[11][3].CLK
clk => Scalar[11][4].CLK
clk => Scalar[11][5].CLK
clk => Scalar[11][6].CLK
clk => Scalar[11][7].CLK
clk => Scalar[10][0].CLK
clk => Scalar[10][1].CLK
clk => Scalar[10][2].CLK
clk => Scalar[10][3].CLK
clk => Scalar[10][4].CLK
clk => Scalar[10][5].CLK
clk => Scalar[10][6].CLK
clk => Scalar[10][7].CLK
clk => Scalar[9][0].CLK
clk => Scalar[9][1].CLK
clk => Scalar[9][2].CLK
clk => Scalar[9][3].CLK
clk => Scalar[9][4].CLK
clk => Scalar[9][5].CLK
clk => Scalar[9][6].CLK
clk => Scalar[9][7].CLK
clk => Scalar[8][0].CLK
clk => Scalar[8][1].CLK
clk => Scalar[8][2].CLK
clk => Scalar[8][3].CLK
clk => Scalar[8][4].CLK
clk => Scalar[8][5].CLK
clk => Scalar[8][6].CLK
clk => Scalar[8][7].CLK
clk => Scalar[7][0].CLK
clk => Scalar[7][1].CLK
clk => Scalar[7][2].CLK
clk => Scalar[7][3].CLK
clk => Scalar[7][4].CLK
clk => Scalar[7][5].CLK
clk => Scalar[7][6].CLK
clk => Scalar[7][7].CLK
clk => Scalar[6][0].CLK
clk => Scalar[6][1].CLK
clk => Scalar[6][2].CLK
clk => Scalar[6][3].CLK
clk => Scalar[6][4].CLK
clk => Scalar[6][5].CLK
clk => Scalar[6][6].CLK
clk => Scalar[6][7].CLK
clk => Scalar[5][0].CLK
clk => Scalar[5][1].CLK
clk => Scalar[5][2].CLK
clk => Scalar[5][3].CLK
clk => Scalar[5][4].CLK
clk => Scalar[5][5].CLK
clk => Scalar[5][6].CLK
clk => Scalar[5][7].CLK
clk => Scalar[4][0].CLK
clk => Scalar[4][1].CLK
clk => Scalar[4][2].CLK
clk => Scalar[4][3].CLK
clk => Scalar[4][4].CLK
clk => Scalar[4][5].CLK
clk => Scalar[4][6].CLK
clk => Scalar[4][7].CLK
clk => Scalar[3][0].CLK
clk => Scalar[3][1].CLK
clk => Scalar[3][2].CLK
clk => Scalar[3][3].CLK
clk => Scalar[3][4].CLK
clk => Scalar[3][5].CLK
clk => Scalar[3][6].CLK
clk => Scalar[3][7].CLK
clk => Scalar[2][0].CLK
clk => Scalar[2][1].CLK
clk => Scalar[2][2].CLK
clk => Scalar[2][3].CLK
clk => Scalar[2][4].CLK
clk => Scalar[2][5].CLK
clk => Scalar[2][6].CLK
clk => Scalar[2][7].CLK
clk => Scalar[1][0].CLK
clk => Scalar[1][1].CLK
clk => Scalar[1][2].CLK
clk => Scalar[1][3].CLK
clk => Scalar[1][4].CLK
clk => Scalar[1][5].CLK
clk => Scalar[1][6].CLK
clk => Scalar[1][7].CLK
clk => canGetd_p1.CLK
clk => StartOfCodePocket~reg0.CLK
clk => EndOfCodePocket~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => ByteIn_w3[0].CLK
clk => ByteIn_w3[1].CLK
clk => ByteIn_w3[2].CLK
clk => ByteIn_w3[3].CLK
clk => ByteIn_w3[4].CLK
clk => ByteIn_w3[5].CLK
clk => ByteIn_w3[6].CLK
clk => ByteIn_w3[7].CLK
clk => ByteIn_w2[0].CLK
clk => ByteIn_w2[1].CLK
clk => ByteIn_w2[2].CLK
clk => ByteIn_w2[3].CLK
clk => ByteIn_w2[4].CLK
clk => ByteIn_w2[5].CLK
clk => ByteIn_w2[6].CLK
clk => ByteIn_w2[7].CLK
clk => ByteIn_w1[0].CLK
clk => ByteIn_w1[1].CLK
clk => ByteIn_w1[2].CLK
clk => ByteIn_w1[3].CLK
clk => ByteIn_w1[4].CLK
clk => ByteIn_w1[5].CLK
clk => ByteIn_w1[6].CLK
clk => ByteIn_w1[7].CLK
clk => CE_w3.CLK
clk => CE_w2.CLK
clk => CE_w1.CLK
CE => process_1.IN1
CE => CE_w1.DATAIN
StartOfCodePocket <= StartOfCodePocket~reg0.DB_MAX_OUTPUT_PORT_TYPE
EndOfCodePocket <= EndOfCodePocket~reg0.DB_MAX_OUTPUT_PORT_TYPE
PrevEndOfCodePocket <= PrevEndOfCodePocket.DB_MAX_OUTPUT_PORT_TYPE
EndAndStartOfCodePocket <= comb.DB_MAX_OUTPUT_PORT_TYPE
ByteIn[0] => ByteIn_w1[0].DATAIN
ByteIn[1] => ByteIn_w1[1].DATAIN
ByteIn[2] => ByteIn_w1[2].DATAIN
ByteIn[3] => ByteIn_w1[3].DATAIN
ByteIn[4] => ByteIn_w1[4].DATAIN
ByteIn[5] => ByteIn_w1[5].DATAIN
ByteIn[6] => ByteIn_w1[6].DATAIN
ByteIn[7] => ByteIn_w1[7].DATAIN
Ready <= <VCC>
CanGetData <= canGetd_p1.DB_MAX_OUTPUT_PORT_TYPE
ByteOut[0] <= ByteOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteOut[1] <= ByteOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteOut[2] <= ByteOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteOut[3] <= ByteOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteOut[4] <= ByteOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteOut[5] <= ByteOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteOut[6] <= ByteOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteOut[7] <= ByteOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|mac_frame_rx_ver2:inst2|self_scrambler:scr_inst
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => lfsr_c[0].CLK
clk => lfsr_c[1].CLK
clk => lfsr_c[2].CLK
clk => lfsr_c[3].CLK
clk => lfsr_c[4].CLK
clk => lfsr_c[5].CLK
clk => lfsr_c[6].CLK
clk => lfsr_c[7].CLK
clk => lfsr_c[8].CLK
clk => lfsr_c[9].CLK
clk => lfsr_c[10].CLK
clk => lfsr_c[11].CLK
clk => lfsr_c[12].CLK
clk => lfsr_c[13].CLK
clk => lfsr_c[14].CLK
clk => lfsr_c[15].CLK
clk => lfsr_c[16].CLK
clk => lfsr_c[17].CLK
clk => lfsr_c[18].CLK
clk => lfsr_c[19].CLK
clk => lfsr_c[20].CLK
clk => lfsr_c[21].CLK
clk => lfsr_c[22].CLK
clk => lfsr_c[23].CLK
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => lfsr_c.OUTPUTSELECT
reset => data_out[7]~reg0.ENA
reset => data_out[6]~reg0.ENA
reset => data_out[5]~reg0.ENA
reset => data_out[4]~reg0.ENA
reset => data_out[3]~reg0.ENA
reset => data_out[2]~reg0.ENA
reset => data_out[1]~reg0.ENA
reset => data_out[0]~reg0.ENA
mux_ce => data_out.OUTPUTSELECT
mux_ce => data_out.OUTPUTSELECT
mux_ce => data_out.OUTPUTSELECT
mux_ce => data_out.OUTPUTSELECT
mux_ce => data_out.OUTPUTSELECT
mux_ce => data_out.OUTPUTSELECT
mux_ce => data_out.OUTPUTSELECT
mux_ce => data_out.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
mux_ce => lfsr_c.OUTPUTSELECT
data_in[0] => xored.IN1
data_in[0] => data_out.DATAB
data_in[1] => xored.IN1
data_in[1] => data_out.DATAB
data_in[2] => xored.IN1
data_in[2] => data_out.DATAB
data_in[3] => xored.IN1
data_in[3] => data_out.DATAB
data_in[4] => xored.IN1
data_in[4] => data_out.DATAB
data_in[5] => xored.IN1
data_in[5] => data_out.DATAB
data_in[6] => xored.IN1
data_in[6] => data_out.DATAB
data_in[7] => xored.IN1
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|altpll_2:inst7
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]


|Modem_Elanus|altpll_2:inst7|altpll:altpll_component
inclk[0] => altpll_2_altpll:auto_generated.inclk[0]
inclk[1] => altpll_2_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Modem_Elanus|altpll_2:inst7|altpll:altpll_component|altpll_2_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Modem_Elanus|conv_eth4_8:inst
reset => ~NO_FANOUT~
rxc => datain[0].CLK
rxc => datain[1].CLK
rxc => datain[2].CLK
rxc => datain[3].CLK
rxc => datain[4].CLK
rxc => datain[5].CLK
rxc => datain[6].CLK
rxc => datain[7].CLK
rxc => datain[8].CLK
txc => txd[0]~reg0.CLK
txc => txd[1]~reg0.CLK
txc => txd[2]~reg0.CLK
txc => txd[3]~reg0.CLK
txc => txd[4]~reg0.CLK
txc => txd[5]~reg0.CLK
txc => txd[6]~reg0.CLK
txc => txd[7]~reg0.CLK
txc => tx_dv~reg0.CLK
txc => dataout[0].CLK
txc => dataout[1].CLK
txc => dataout[2].CLK
txc => dataout[3].CLK
txc => dataout[4].CLK
txc => dataout[5].CLK
txc => dataout[6].CLK
txc => dataout[7].CLK
txc => dataout[8].CLK
txc => datain[0].ENA
txc => datain[1].ENA
txc => datain[2].ENA
txc => datain[3].ENA
txc => datain[4].ENA
txc => datain[5].ENA
txc => datain[6].ENA
txc => datain[7].ENA
txc => datain[8].ENA
rx_dv => datain[8].DATAIN
rxd[0] => datain[0].DATAIN
rxd[0] => datain[4].DATAIN
rxd[1] => datain[1].DATAIN
rxd[1] => datain[5].DATAIN
rxd[2] => datain[2].DATAIN
rxd[2] => datain[6].DATAIN
rxd[3] => datain[3].DATAIN
rxd[3] => datain[7].DATAIN
rdiv2 <= rdiv2.DB_MAX_OUTPUT_PORT_TYPE
tdiv2 <= comb.DB_MAX_OUTPUT_PORT_TYPE
tx_dv <= tx_dv~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd[0] <= txd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd[1] <= txd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd[2] <= txd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd[3] <= txd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd[4] <= txd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd[5] <= txd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd[6] <= txd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd[7] <= txd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|Diff_Decoder_v03:inst10
Clk_I => ~NO_FANOUT~
Clk_Q => cntclk[1].IN0
Clk_Q => ShiftI[4].CLK
Clk_Q => ShiftI[3].CLK
Clk_Q => ShiftI[2].CLK
Clk_Q => ShiftI[1].CLK
Clk_Q => ShiftI[0].CLK
Clk_Q => ShiftQ[4].CLK
Clk_Q => ShiftQ[3].CLK
Clk_Q => ShiftQ[2].CLK
Clk_Q => ShiftQ[1].CLK
Clk_Q => ShiftQ[0].CLK
Din_I => ShiftI[0].DATAIN
Din_Q => ShiftQ[0].DATAIN
Clk_out => DP[9].CLK
Clk_out => DP[8].CLK
Clk_out => DP[7].CLK
Clk_out => DP[6].CLK
Clk_out => DP[5].CLK
Clk_out => DP[4].CLK
Clk_out => DP[3].CLK
Clk_out => DP[2].CLK
Clk_out => DP[1].CLK
Clk_out => DP[0].CLK
Clk_out => DR[7].CLK
Clk_out => DR[6].CLK
Clk_out => DR[5].CLK
Clk_out => DR[4].CLK
Clk_out => DR[3].CLK
Clk_out => DR[2].CLK
Clk_out => DR[1].CLK
Clk_out => DR[0].CLK
Clk_4 <= cntclk[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[0] <= DR[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= DR[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= DR[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= DR[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= DR[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= DR[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= DR[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= DR[7].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|PLL_init:inst13
clk => clk.IN1
syncRst => syncRst.IN1
htrdData <= SPImaster:iSPImaster.MOSI
htrdClk <= SPImaster:iSPImaster.SCK
txHtrdWr <= txHtrdWr.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|PLL_init:inst13|SPImaster:iSPImaster
clk => rxShiftRg[0].CLK
clk => rxShiftRg[1].CLK
clk => rxShiftRg[2].CLK
clk => rxShiftRg[3].CLK
clk => rxShiftRg[4].CLK
clk => rxShiftRg[5].CLK
clk => rxShiftRg[6].CLK
clk => rxShiftRg[7].CLK
clk => SPI_buf[0][0].CLK
clk => SPI_buf[0][1].CLK
clk => SPI_buf[0][2].CLK
clk => SPI_buf[0][3].CLK
clk => SPI_buf[0][4].CLK
clk => SPI_buf[0][5].CLK
clk => SPI_buf[0][6].CLK
clk => SPI_buf[0][7].CLK
clk => SPI_buf[1][0].CLK
clk => SPI_buf[1][1].CLK
clk => SPI_buf[1][2].CLK
clk => SPI_buf[1][3].CLK
clk => SPI_buf[1][4].CLK
clk => SPI_buf[1][5].CLK
clk => SPI_buf[1][6].CLK
clk => SPI_buf[1][7].CLK
clk => SPI_buf[2][0].CLK
clk => SPI_buf[2][1].CLK
clk => SPI_buf[2][2].CLK
clk => SPI_buf[2][3].CLK
clk => SPI_buf[2][4].CLK
clk => SPI_buf[2][5].CLK
clk => SPI_buf[2][6].CLK
clk => SPI_buf[2][7].CLK
clk => spiRdy~reg0.CLK
clk => byteCnt[0].CLK
clk => byteCnt[1].CLK
clk => byteCnt[2].CLK
clk => SCK_cnt[0].CLK
clk => SCK_cnt[1].CLK
clk => SCK_cnt[2].CLK
clk => clkDivider[0].CLK
clk => clkDivider[1].CLK
syncRst => clkDivider.OUTPUTSELECT
syncRst => clkDivider.OUTPUTSELECT
syncRst => SCK_cnt.OUTPUTSELECT
syncRst => SCK_cnt.OUTPUTSELECT
syncRst => SCK_cnt.OUTPUTSELECT
syncRst => byteCnt.OUTPUTSELECT
syncRst => byteCnt.OUTPUTSELECT
syncRst => byteCnt.OUTPUTSELECT
syncRst => spiRdy.OUTPUTSELECT
syncRst => rxShiftRg.OUTPUTSELECT
syncRst => rxShiftRg.OUTPUTSELECT
syncRst => rxShiftRg.OUTPUTSELECT
syncRst => rxShiftRg.OUTPUTSELECT
syncRst => rxShiftRg.OUTPUTSELECT
syncRst => rxShiftRg.OUTPUTSELECT
syncRst => rxShiftRg.OUTPUTSELECT
syncRst => rxShiftRg.OUTPUTSELECT
syncRst => SPI_buf[2][7].ENA
syncRst => SPI_buf[2][6].ENA
syncRst => SPI_buf[2][5].ENA
syncRst => SPI_buf[2][4].ENA
syncRst => SPI_buf[2][3].ENA
syncRst => SPI_buf[2][2].ENA
syncRst => SPI_buf[2][1].ENA
syncRst => SPI_buf[2][0].ENA
syncRst => SPI_buf[1][7].ENA
syncRst => SPI_buf[1][6].ENA
syncRst => SPI_buf[1][5].ENA
syncRst => SPI_buf[1][4].ENA
syncRst => SPI_buf[1][3].ENA
syncRst => SPI_buf[1][2].ENA
syncRst => SPI_buf[1][1].ENA
syncRst => SPI_buf[1][0].ENA
syncRst => SPI_buf[0][7].ENA
syncRst => SPI_buf[0][6].ENA
syncRst => SPI_buf[0][5].ENA
syncRst => SPI_buf[0][4].ENA
syncRst => SPI_buf[0][3].ENA
syncRst => SPI_buf[0][2].ENA
syncRst => SPI_buf[0][1].ENA
syncRst => SPI_buf[0][0].ENA
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => SPI_buf.OUTPUTSELECT
wrEn => byteCnt.OUTPUTSELECT
wrEn => byteCnt.OUTPUTSELECT
wrEn => byteCnt.OUTPUTSELECT
wrEn => spiRdy.OUTPUTSELECT
data[0] => SPI_buf.DATAB
data[1] => SPI_buf.DATAB
data[2] => SPI_buf.DATAB
data[3] => SPI_buf.DATAB
data[4] => SPI_buf.DATAB
data[5] => SPI_buf.DATAB
data[6] => SPI_buf.DATAB
data[7] => SPI_buf.DATAB
data[8] => SPI_buf.DATAB
data[9] => SPI_buf.DATAB
data[10] => SPI_buf.DATAB
data[11] => SPI_buf.DATAB
data[12] => SPI_buf.DATAB
data[13] => SPI_buf.DATAB
data[14] => SPI_buf.DATAB
data[15] => SPI_buf.DATAB
data[16] => SPI_buf.DATAB
data[17] => SPI_buf.DATAB
data[18] => SPI_buf.DATAB
data[19] => SPI_buf.DATAB
data[20] => SPI_buf.DATAB
data[21] => SPI_buf.DATAB
data[22] => SPI_buf.DATAB
data[23] => SPI_buf.DATAB
datBack[0] <= SPI_buf[0][0].DB_MAX_OUTPUT_PORT_TYPE
datBack[1] <= SPI_buf[0][1].DB_MAX_OUTPUT_PORT_TYPE
datBack[2] <= SPI_buf[0][2].DB_MAX_OUTPUT_PORT_TYPE
datBack[3] <= SPI_buf[0][3].DB_MAX_OUTPUT_PORT_TYPE
datBack[4] <= SPI_buf[0][4].DB_MAX_OUTPUT_PORT_TYPE
datBack[5] <= SPI_buf[0][5].DB_MAX_OUTPUT_PORT_TYPE
datBack[6] <= SPI_buf[0][6].DB_MAX_OUTPUT_PORT_TYPE
datBack[7] <= SPI_buf[0][7].DB_MAX_OUTPUT_PORT_TYPE
datBack[8] <= SPI_buf[1][0].DB_MAX_OUTPUT_PORT_TYPE
datBack[9] <= SPI_buf[1][1].DB_MAX_OUTPUT_PORT_TYPE
datBack[10] <= SPI_buf[1][2].DB_MAX_OUTPUT_PORT_TYPE
datBack[11] <= SPI_buf[1][3].DB_MAX_OUTPUT_PORT_TYPE
datBack[12] <= SPI_buf[1][4].DB_MAX_OUTPUT_PORT_TYPE
datBack[13] <= SPI_buf[1][5].DB_MAX_OUTPUT_PORT_TYPE
datBack[14] <= SPI_buf[1][6].DB_MAX_OUTPUT_PORT_TYPE
datBack[15] <= SPI_buf[1][7].DB_MAX_OUTPUT_PORT_TYPE
datBack[16] <= SPI_buf[2][0].DB_MAX_OUTPUT_PORT_TYPE
datBack[17] <= SPI_buf[2][1].DB_MAX_OUTPUT_PORT_TYPE
datBack[18] <= SPI_buf[2][2].DB_MAX_OUTPUT_PORT_TYPE
datBack[19] <= SPI_buf[2][3].DB_MAX_OUTPUT_PORT_TYPE
datBack[20] <= SPI_buf[2][4].DB_MAX_OUTPUT_PORT_TYPE
datBack[21] <= SPI_buf[2][5].DB_MAX_OUTPUT_PORT_TYPE
datBack[22] <= SPI_buf[2][6].DB_MAX_OUTPUT_PORT_TYPE
datBack[23] <= SPI_buf[2][7].DB_MAX_OUTPUT_PORT_TYPE
spiRdy <= spiRdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
MOSI <= SPI_buf[0][7].DB_MAX_OUTPUT_PORT_TYPE
MISO => rxShiftRg.DATAB
SCK <= clkDivider[1].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|conv_eth8_4:inst1
reset => ~NO_FANOUT~
txc2 => txd.OUTPUTSELECT
txc2 => txd.OUTPUTSELECT
txc2 => txd.OUTPUTSELECT
txc2 => txd.OUTPUTSELECT
txc2 => datain[0].CLK
txc2 => datain[1].CLK
txc2 => datain[2].CLK
txc2 => datain[3].CLK
txc2 => datain[4].CLK
txc2 => datain[5].CLK
txc2 => datain[6].CLK
txc2 => datain[7].CLK
txc2 => datain[8].CLK
tx_dv => datain[8].DATAIN
txc => tx_en~reg0.CLK
txc => txd[0]~reg0.CLK
txc => txd[1]~reg0.CLK
txc => txd[2]~reg0.CLK
txc => txd[3]~reg0.CLK
rxd[0] => datain[0].DATAIN
rxd[1] => datain[1].DATAIN
rxd[2] => datain[2].DATAIN
rxd[3] => datain[3].DATAIN
rxd[4] => datain[4].DATAIN
rxd[5] => datain[5].DATAIN
rxd[6] => datain[6].DATAIN
rxd[7] => datain[7].DATAIN
tx_en <= tx_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd[0] <= txd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd[1] <= txd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd[2] <= txd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd[3] <= txd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|Ethernet_to_Radio:inst9
ClkER => DI[1].CLK
ClkER => DI[0].CLK
ClkER => S1[1].CLK
ClkER => S1[0].CLK
ClkER => ClkS.DATAIN
D[0] => DI[0].DATAIN
D[1] => DI[1].DATAIN
Out_I <= S1[0].DB_MAX_OUTPUT_PORT_TYPE
Out_Q <= S1[1].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|Conv8_4:inst8
RST => seq.OUTPUTSELECT
RST => seq.OUTPUTSELECT
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => seq[0].CLK
clk => seq[1].CLK
clk_d4 => download.IN1
clk_d4 => di[0].CLK
clk_d4 => di[1].CLK
clk_d4 => di[2].CLK
clk_d4 => di[3].CLK
clk_d4 => di[4].CLK
clk_d4 => di[5].CLK
clk_d4 => di[6].CLK
clk_d4 => di[7].CLK
din[0] => di[0].DATAIN
din[1] => di[1].DATAIN
din[2] => di[2].DATAIN
din[3] => di[3].DATAIN
din[4] => di[4].DATAIN
din[5] => di[5].DATAIN
din[6] => di[6].DATAIN
din[7] => di[7].DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_check[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
d_check[1] <= d_check[1].DB_MAX_OUTPUT_PORT_TYPE
d_check[2] <= d_check[2].DB_MAX_OUTPUT_PORT_TYPE
d_check[3] <= d_check[3].DB_MAX_OUTPUT_PORT_TYPE
d_check[4] <= d_check[4].DB_MAX_OUTPUT_PORT_TYPE
d_check[5] <= d_check[5].DB_MAX_OUTPUT_PORT_TYPE
d_check[6] <= d_check[6].DB_MAX_OUTPUT_PORT_TYPE
d_check[7] <= d_check[7].DB_MAX_OUTPUT_PORT_TYPE


|Modem_Elanus|ext_pll_set:inst12
enable => sel_byte.three.OUTPUTSELECT
enable => sel_byte.two.OUTPUTSELECT
enable => sel_byte.first.OUTPUTSELECT
enable => end_d.ENA
enable => SCK~reg0.ENA
enable => cnt_pulse[3].ENA
enable => cnt_pulse[2].ENA
enable => cnt_pulse[1].ENA
enable => cnt_pulse[0].ENA
enable => SDA~reg0.ENA
enable => clk_out.ENA
enable => clk_div[0].ENA
enable => clk_div[1].ENA
enable => clk_div[2].ENA
enable => clk_div[3].ENA
clk => SCK~reg0.CLK
clk => clk_out.CLK
clk => clk_div[0].CLK
clk => clk_div[1].CLK
clk => clk_div[2].CLK
clk => clk_div[3].CLK
SDA <= SDA~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCK <= SCK~reg0.DB_MAX_OUTPUT_PORT_TYPE


