// Seed: 1727632260
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  module_2();
endmodule
module module_1;
  always id_1 = 1'd0;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 ();
  assign id_1 = id_1[1'b0];
endmodule
module module_3 (
    output tri  id_0,
    input  wor  id_1,
    input  tri1 id_2,
    output tri0 id_3,
    output tri  id_4,
    output wand id_5,
    input  tri  id_6
);
  always $display(1, id_1, id_1 && id_1, 1'b0, id_2);
  integer id_8 (
      id_1,
      id_0,
      1'b0,
      id_1,
      id_1,
      id_6);
  module_2();
endmodule
