.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero3                                          |
    | Power Up State     | zero1                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok_o>.
    Found 12-bit subtractor for signal <$n0039> created at line 133.
    Found 12-bit register for signal <neg_dur>.
    Found 12-bit register for signal <pos_dur>.
    Found 12-bit register for signal <state_count>.
    Found 12-bit register for signal <sync_dur>.
    Found 1-bit register for signal <sync_polarity>.
    Found 1-bit register for signal <sync_zero>.
    Found 1-bit register for signal <tsg_lvl_reclock>.
    Found 12-bit register for signal <zero1_dur>.
    Found 12-bit register for signal <zero2_dur>.
    Found 12 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  12 Multiplexer(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd.
WARNING:Xst:1305 - Output <debug_o<15:4>> is never assigned. Tied to value 000000000000.
    Found 1-bit register for signal <debug_o<1>>.
    Found 24-bit register for signal <timing_o>.
    Found 15-bit register for signal <system_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 15-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred  84 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <output_level_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd.
    Found 1-bit register for signal <output_ok_o>.
    Found 5-bit subtractor for signal <$n0009> created at line 64.
    Found 1-bit register for signal <state<0>>.
    Found 5-bit register for signal <state_count>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <output_level_monitor> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd.
WARNING:Xst:647 - Input <lpf_i> is never used.
WARNING:Xst:647 - Input <div10_11_i> is never used.
WARNING:Xst:647 - Input <spl_div_i> is never used.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 7-bit down counter for signal <extra_delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_extra_delayed>.
    Found 1-bit register for signal <sync_mask>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd.
WARNING:Xst:1305 - Output <debug_o<15>> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <debug_o<13:11>> is never assigned. Tied to value 000.
WARNING:Xst:1305 - Output <debug_o<7:6>> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <debug_o<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode_lsb> is assigned but never used.
    Found 1-bit register for signal <timing_change_o>.
    Found 4-bit subtractor for signal <$n0033> created at line 154.
    Found 10-bit subtractor for signal <$n0035> created at line 176.
    Found 10-bit comparator equal for signal <$n0036> created at line 197.
    Found 10-bit comparator equal for signal <$n0037> created at line 203.
    Found 11-bit comparator equal for signal <$n0038> created at line 227.
    Found 11-bit adder for signal <$n0039> created at line 230.
    Found 1-bit register for signal <div10_11>.
    Found 4-bit register for signal <div_count>.
    Found 1-bit register for signal <div_tick>.
    Found 1-bit register for signal <frame_end_tick>.
    Found 1-bit register for signal <frame_end_tick_delayed1>.
    Found 1-bit register for signal <frame_start>.
    Found 1-bit register for signal <framerate_x2>.
    Found 1-bit register for signal <interlaced>.
    Found 1-bit register for signal <line_begin>.
    Found 11-bit register for signal <line_count>.
    Found 1-bit register for signal <line_mid>.
    Found 11-bit register for signal <lines_pr_frame>.
    Found 1-bit register for signal <make_sync>.
    Found 1-bit register for signal <mute>.
    Found 10-bit register for signal <spl_div>.
    Found 10-bit register for signal <spl_div_count>.
    Found 1-bit register for signal <two_pulses>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   3 Comparator(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd.
WARNING:Xst:646 - Signal <debug<15:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | muted                                          |
    | Power Up State     | muted                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <spl_is_zero_o>.
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 15-bit comparator not equal for signal <$n0027> created at line 141.
    Found 8-bit subtractor for signal <$n0033> created at line 201.
    Found 15-bit register for signal <actual_system>.
    Found 15-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <new_system>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latching.vhd.
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <debug_o<15:7>> is never assigned. Tied to value 000000000.
WARNING:Xst:1305 - Output <debug_o<3>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <debug> is assigned but never used.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <use_f1484> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd.
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:1306 - Output <ext3_o> is never assigned.
WARNING:Xst:1306 - Output <ext0_o> is never assigned.
WARNING:Xst:1306 - Output <ext1_o> is never assigned.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:1306 - Output <ext2_o> is never assigned.
WARNING:Xst:1780 - Signal <f4m_clean_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_mode> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_clean_tog> is never used or assigned.
WARNING:Xst:646 - Signal <debug1> is assigned but never used.
WARNING:Xst:646 - Signal <debug2> is assigned but never used.
WARNING:Xst:646 - Signal <debug3> is assigned but never used.
WARNING:Xst:646 - Signal <debug4> is assigned but never used.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <spl_div> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync_tog> is never used or assigned.
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 24
 8-bit subtractor                  : 4
 11-bit adder                      : 4
 10-bit subtractor                 : 4
 12-bit subtractor                 : 4
 4-bit subtractor                  : 4
 5-bit subtractor                  : 4
# Counters                         : 30
 24-bit down counter               : 4
 7-bit down counter                : 4
 8-bit down counter                : 1
 21-bit down counter               : 1
 12-bit down counter               : 9
 3-bit updown counter              : 2
 13-bit down counter               : 1
 4-bit up counter                  : 4
 6-bit up counter                  : 4
# Registers                        : 574
 1-bit register                    : 482
 11-bit register                   : 12
 5-bit register                    : 4
 15-bit register                   : 12
 24-bit register                   : 16
 8-bit register                    : 4
 4-bit register                    : 12
 10-bit register                   : 8
 12-bit register                   : 24
# Comparators                      : 16
 15-bit comparator not equal       : 4
 11-bit comparator equal           : 4
 10-bit comparator equal           : 8
# Multiplexers                     : 16
 8-bit 2-to-1 multiplexer          : 4
 24-bit 2-to-1 multiplexer         : 4
 1-bit 2-to-1 multiplexer          : 4
 12-bit 2-to-1 multiplexer         : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync2398_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync24_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync30_generation>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1710 - FF/Latch  <zero1_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_0> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <tri_level_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <output_level_monitor> ...

Optimizing unit <master_reset_delay> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count0> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <serial_interface> ...

Optimizing unit <sync_statemachine> ...
WARNING:Xst:1710 - FF/Latch  <sync_dur_5> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_4> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_1> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <channel_controller> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_4_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_3_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_2_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 has been removed
Register Tri_Level_Channel_2_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_2_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_2_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_3_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_3_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_4 has been removed
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 105.
Optimizing block <tri_level_module> to meet ratio 100 (+ 5) of 1920 slices :
Area constraint is met for block <tri_level_module>, final ratio is 104.
FlipFlop master_reset_delaying_reset_delayed_o has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                    1920  out of   1920   100%  
 Number of Slice Flip Flops:          1711  out of   3840    44%  
 Number of 4 input LUTs:              3375  out of   3840    87%  
 Number of bonded IOBs:                 40  out of    141    28%  
 Number of GCLKs:                        7  out of      8    87%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | IBUFG+BUFG             | 1200  |
f1484_i                            | IBUFG+BUFGMUX          | 511   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.509ns (Maximum Frequency: 153.633MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 6.275ns
   Maximum combinational path delay: 2.368ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule2/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 47484 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:996bdf) REAL time: 0 secs 

......
..........
Phase 3.4
..................................
Phase 3.4 (Checksum:1c9c37d) REAL time: 7 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.8
.................................................................
.........
.....................................................................
...............
...............
Phase 5.8 (Checksum:bdf631) REAL time: 36 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 36 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 36 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 1 mins 53 secs 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:       1,680 out of   3,840   43%
  Number of 4 input LUTs:           3,246 out of   3,840   84%
Logic Distribution:
  Number of occupied Slices:                        1,854 out of   1,920   96%
Total Number 4 input LUTs:          3,338 out of   3,840   86%
  Number used as logic:              3,246
  Number used as a route-thru:          92
  Number of bonded IOBs:               40 out of     141   28%
    IOB Flip Flops:                    31
  Number of GCLKs:                     7 out of       8   87%

Total equivalent gate count for design:  36,173
Additional JTAG gate count for IOBs:  1,920
Peak Memory Usage:  130 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm area -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            40 out of 141    28%
      Number of LOCed External IOBs   40 out of 40    100%

   Number of Slices                 1854 out of 1920   96%

   Number of BUFGMUXs                  7 out of 8      87%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Phase 1.1
Phase 1.1 (Checksum:98d761) REAL time: 3 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 3 secs 


Phase 1: 14445 unrouted;       REAL time: 5 secs 

Phase 2: 11941 unrouted;       REAL time: 6 secs 

Phase 3: 4629 unrouted;       REAL time: 9 secs 

Phase 4: 4629 unrouted; (11563)      REAL time: 9 secs 

Phase 5: 4664 unrouted; (22)      REAL time: 9 secs 

Phase 6: 4667 unrouted; (0)      REAL time: 9 secs 

Phase 7: 0 unrouted; (644)      REAL time: 17 secs 

Total REAL time to Router completion: 18 secs 
Total CPU time to Router completion: 16 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX6| No   |   56 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|              clk4       |  BUFGMUX1| No   |  195 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk1       |  BUFGMUX3| No   |  191 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk3       |  BUFGMUX2| No   |  194 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk2       |  BUFGMUX0| No   |  190 |  0.037     |  0.917      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485b       |  BUFGMUX5| No   |  545 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485a       |  BUFGMUX7| No   |   99 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 644

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485a" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.003ns    | 4    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "clk1" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.649ns    | 5    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk2" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.270ns    | 4    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk3" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.678ns    | 3    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
* NET "clk4" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.919ns    | 5    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "f1484" PERIOD =  6.700 nS   HIGH 50. | 6.700ns    | 5.445ns    | 4    
  000000 %                                  |            |            |      
--------------------------------------------------------------------------------
  NET "f1485b" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.577ns    | 2    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 23 secs 
Total CPU time to PAR completion: 18 secs 

Peak Memory Usage:  97 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 3 errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Aug 23 13:42:37 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd in Library work.
Architecture behavioral of Entity output_level_monitor is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latching.vhd in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd in Library work.
ERROR:HDLParsers:3312 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd Line 321. Undefined symbol 'f1485c'.
ERROR:HDLParsers:1209 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd Line 321. f1485c: Undefined symbol (last report in this block)
ERROR:HDLParsers:851 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd Line 515. Formal f1485_i of tri_level_channel with no default value must be associated with an actual value.
ERROR:HDLParsers:851 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd Line 555. Formal f1485_i of tri_level_channel with no default value must be associated with an actual value.
--> 

Total memory usage is 52608 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd in Library work.
Architecture behavioral of Entity output_level_monitor is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latching.vhd in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk1>.
    Set property "clock_signal = yes" for signal <clk2>.
    Set property "clock_signal = yes" for signal <clk3>.
    Set property "clock_signal = yes" for signal <clk4>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 300: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 306: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 312: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 318: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 426: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 434: Unconnected output port 'use_f1485_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 467: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 475: Unconnected output port 'use_f1485_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 508: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 516: Unconnected output port 'use_f1484_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 548: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 556: Unconnected output port 'use_f1484_o' of component 'tri_level_channel'.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd line 212: Unconnected output port 'debug_o' of component 'Tri_level_timer'.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 154: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 214: The following signals are missing in the process sensitivity list:
   actual_timing, actual_system, mute.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 234: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 82: The following signals are missing in the process sensitivity list:
   interlaced_i, div10_11_i, sync_mode_lsb_i, spl_div_i, framerate_x2_i.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 140: The following signals are missing in the process sensitivity list:
   divstart_value.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 165: The following signals are missing in the process sensitivity list:
   spl_div.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 219: The following signals are missing in the process sensitivity list:
   lines_pr_frame.
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd line 117: The following signals are missing in the process sensitivity list:
   zero1_dur.
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <output_level_monitor> (Architecture <behavioral>).
Entity <output_level_monitor> analyzed. Unit <output_level_monitor> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | $n0004 (positive)                              |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <DAC_o>.
    Found 4-bit register for signal <DAC>.
    Found 1-bit register for signal <half_clk_tick>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero3                                          |
    | Power Up State     | zero1                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok_o>.
    Found 12-bit subtractor for signal <$n0039> created at line 133.
    Found 12-bit register for signal <neg_dur>.
    Found 12-bit register for signal <pos_dur>.
    Found 12-bit register for signal <state_count>.
    Found 12-bit register for signal <sync_dur>.
    Found 1-bit register for signal <sync_polarity>.
    Found 1-bit register for signal <sync_zero>.
    Found 1-bit register for signal <tsg_lvl_reclock>.
    Found 12-bit register for signal <zero1_dur>.
    Found 12-bit register for signal <zero2_dur>.
    Found 12 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  12 Multiplexer(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd.
WARNING:Xst:1305 - Output <debug_o<15:4>> is never assigned. Tied to value 000000000000.
    Found 1-bit register for signal <debug_o<1>>.
    Found 24-bit register for signal <timing_o>.
    Found 15-bit register for signal <system_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 15-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred  84 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <output_level_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd.
    Found 1-bit register for signal <output_ok_o>.
    Found 5-bit subtractor for signal <$n0009> created at line 64.
    Found 1-bit register for signal <state<0>>.
    Found 5-bit register for signal <state_count>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <output_level_monitor> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd.
WARNING:Xst:647 - Input <lpf_i> is never used.
WARNING:Xst:647 - Input <div10_11_i> is never used.
WARNING:Xst:647 - Input <spl_div_i> is never used.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 7-bit down counter for signal <extra_delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_extra_delayed>.
    Found 1-bit register for signal <sync_mask>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd.
WARNING:Xst:1305 - Output <debug_o<15>> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <debug_o<13:11>> is never assigned. Tied to value 000.
WARNING:Xst:1305 - Output <debug_o<7:6>> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <debug_o<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode_lsb> is assigned but never used.
    Found 1-bit register for signal <timing_change_o>.
    Found 4-bit subtractor for signal <$n0033> created at line 154.
    Found 10-bit subtractor for signal <$n0035> created at line 176.
    Found 10-bit comparator equal for signal <$n0036> created at line 197.
    Found 10-bit comparator equal for signal <$n0037> created at line 203.
    Found 11-bit comparator equal for signal <$n0038> created at line 227.
    Found 11-bit adder for signal <$n0039> created at line 230.
    Found 1-bit register for signal <div10_11>.
    Found 4-bit register for signal <div_count>.
    Found 1-bit register for signal <div_tick>.
    Found 1-bit register for signal <frame_end_tick>.
    Found 1-bit register for signal <frame_end_tick_delayed1>.
    Found 1-bit register for signal <frame_start>.
    Found 1-bit register for signal <framerate_x2>.
    Found 1-bit register for signal <interlaced>.
    Found 1-bit register for signal <line_begin>.
    Found 11-bit register for signal <line_count>.
    Found 1-bit register for signal <line_mid>.
    Found 11-bit register for signal <lines_pr_frame>.
    Found 1-bit register for signal <make_sync>.
    Found 1-bit register for signal <mute>.
    Found 10-bit register for signal <spl_div>.
    Found 10-bit register for signal <spl_div_count>.
    Found 1-bit register for signal <two_pulses>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   3 Comparator(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd.
WARNING:Xst:646 - Signal <debug<15:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | muted                                          |
    | Power Up State     | muted                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <spl_is_zero_o>.
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 15-bit comparator not equal for signal <$n0027> created at line 141.
    Found 8-bit subtractor for signal <$n0033> created at line 201.
    Found 15-bit register for signal <actual_system>.
    Found 15-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <new_system>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latching.vhd.
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <debug_o<15:7>> is never assigned. Tied to value 000000000.
WARNING:Xst:1305 - Output <debug_o<3>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <debug> is assigned but never used.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <use_f1484> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd.
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:1306 - Output <ext3_o> is never assigned.
WARNING:Xst:1306 - Output <ext0_o> is never assigned.
WARNING:Xst:1306 - Output <ext1_o> is never assigned.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:1306 - Output <ext2_o> is never assigned.
WARNING:Xst:1780 - Signal <f4m_clean_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_mode> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_clean_tog> is never used or assigned.
WARNING:Xst:646 - Signal <debug1> is assigned but never used.
WARNING:Xst:646 - Signal <debug2> is assigned but never used.
WARNING:Xst:646 - Signal <debug3> is assigned but never used.
WARNING:Xst:646 - Signal <debug4> is assigned but never used.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <spl_div> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync_tog> is never used or assigned.
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 24
 8-bit subtractor                  : 4
 11-bit adder                      : 4
 10-bit subtractor                 : 4
 12-bit subtractor                 : 4
 4-bit subtractor                  : 4
 5-bit subtractor                  : 4
# Counters                         : 30
 24-bit down counter               : 4
 7-bit down counter                : 4
 8-bit down counter                : 1
 21-bit down counter               : 1
 12-bit down counter               : 9
 3-bit updown counter              : 2
 13-bit down counter               : 1
 4-bit up counter                  : 4
 6-bit up counter                  : 4
# Registers                        : 574
 1-bit register                    : 482
 11-bit register                   : 12
 5-bit register                    : 4
 15-bit register                   : 12
 24-bit register                   : 16
 8-bit register                    : 4
 4-bit register                    : 12
 10-bit register                   : 8
 12-bit register                   : 24
# Comparators                      : 16
 15-bit comparator not equal       : 4
 11-bit comparator equal           : 4
 10-bit comparator equal           : 8
# Multiplexers                     : 16
 8-bit 2-to-1 multiplexer          : 4
 24-bit 2-to-1 multiplexer         : 4
 1-bit 2-to-1 multiplexer          : 4
 12-bit 2-to-1 multiplexer         : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync2398_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync24_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync30_generation>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1710 - FF/Latch  <zero1_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_0> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <tri_level_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <output_level_monitor> ...

Optimizing unit <master_reset_delay> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count0> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <serial_interface> ...

Optimizing unit <sync_statemachine> ...
WARNING:Xst:1710 - FF/Latch  <sync_dur_5> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_4> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_1> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <channel_controller> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_4_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_3_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_2_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_4 has been removed
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 105.
Optimizing block <tri_level_module> to meet ratio 100 (+ 5) of 1920 slices :
Area constraint is met for block <tri_level_module>, final ratio is 104.
FlipFlop master_reset_delaying_reset_delayed_o has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                    1920  out of   1920   100%  
 Number of Slice Flip Flops:          1714  out of   3840    44%  
 Number of 4 input LUTs:              3375  out of   3840    87%  
 Number of bonded IOBs:                 40  out of    141    28%  
 Number of GCLKs:                        8  out of      8   100%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | IBUFG+BUFG             | 1203  |
f1484_i                            | IBUFG+BUFGMUX          | 511   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.509ns (Maximum Frequency: 153.633MHz)
   Minimum input arrival time before clock: 2.320ns
   Maximum output required time after clock: 6.275ns
   Maximum combinational path delay: 2.397ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule2/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 47484 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:996bff) REAL time: 0 secs 

......
...........
Phase 3.4
..............................
Phase 3.4 (Checksum:1c9c37d) REAL time: 7 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.8
................................................................................
..........
.......................................................................................................................................................................................
......................
...............
Phase 5.8 (Checksum:bf5dff) REAL time: 57 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 57 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 57 secs 

Phase 8.18

Process interrupted by the user.
ERROR: MAP failed
Process "Map" did not complete.

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm area -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: failed


Project Navigator Auto-Make Log File
-------------------------------------



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule2/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 48508 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:996bff) REAL time: 0 secs 

......
...........
Phase 3.4
..............................
Phase 3.4 (Checksum:1c9c37d) REAL time: 7 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.8
................................................................................
..........
.......................................................................................................................................................................................
......................
...............
Phase 5.8 (Checksum:bf5dff) REAL time: 56 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 56 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 56 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 2 mins 21 secs 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:       1,681 out of   3,840   43%
  Number of 4 input LUTs:           3,246 out of   3,840   84%
Logic Distribution:
  Number of occupied Slices:                        1,854 out of   1,920   96%
Total Number 4 input LUTs:          3,338 out of   3,840   86%
  Number used as logic:              3,246
  Number used as a route-thru:          92
  Number of bonded IOBs:               40 out of     141   28%
    IOB Flip Flops:                    33
  Number of GCLKs:                     8 out of       8  100%

Total equivalent gate count for design:  36,200
Additional JTAG gate count for IOBs:  1,920
Peak Memory Usage:  131 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm area -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            40 out of 141    28%
      Number of LOCed External IOBs   40 out of 40    100%

   Number of Slices                 1854 out of 1920   96%

   Number of BUFGMUXs                  8 out of 8     100%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Phase 1.1
Phase 1.1 (Checksum:98d76b) REAL time: 3 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 3 secs 


Phase 1: 14461 unrouted;       REAL time: 5 secs 

Phase 2: 11949 unrouted;       REAL time: 6 secs 

Phase 3: 4829 unrouted;       REAL time: 8 secs 

Phase 4: 4829 unrouted; (579)      REAL time: 8 secs 

Phase 5: 4833 unrouted; (26)      REAL time: 9 secs 

Phase 6: 4833 unrouted; (0)      REAL time: 9 secs 

Phase 7: 0 unrouted; (76)      REAL time: 16 secs 

Total REAL time to Router completion: 17 secs 
Total CPU time to Router completion: 16 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX5| No   |   54 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|              clk4       |  BUFGMUX0| No   |  191 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk1       |  BUFGMUX3| No   |  195 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk3       |  BUFGMUX2| No   |  195 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk2       |  BUFGMUX1| No   |  195 |  0.037     |  0.917      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485c       |  BUFGMUX6| No   |  269 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485b       |  BUFGMUX7| No   |  280 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485a       |  BUFGMUX4| No   |   99 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 76

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485a" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 5.455ns    | 4    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "clk1" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.472ns    | 5    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk2" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.464ns    | 4    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk3" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.565ns    | 5    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk4" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.686ns    | 2    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "f1484" PERIOD =  6.700 nS   HIGH 50. | 6.700ns    | 5.729ns    | 1    
  000000 %                                  |            |            |      
--------------------------------------------------------------------------------
* NET "f1485c" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.768ns    | 3    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485b" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.621ns    | 4    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 22 secs 
Total CPU time to PAR completion: 17 secs 

Peak Memory Usage:  98 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 3 errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Aug 23 14:04:25 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd in Library work.
Architecture behavioral of Entity output_level_monitor is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latching.vhd in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd in Library work.
Architecture behavioral of Entity tri_level_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk1>.
    Set property "clock_signal = yes" for signal <clk2>.
    Set property "clock_signal = yes" for signal <clk3>.
    Set property "clock_signal = yes" for signal <clk4>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 300: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 306: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 312: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 318: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 426: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 434: Unconnected output port 'use_f1485_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 467: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 475: Unconnected output port 'use_f1485_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 508: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 516: Unconnected output port 'use_f1484_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 548: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 556: Unconnected output port 'use_f1484_o' of component 'tri_level_channel'.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd line 212: Unconnected output port 'debug_o' of component 'Tri_level_timer'.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 154: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 214: The following signals are missing in the process sensitivity list:
   actual_timing, actual_system, mute.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 234: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 82: The following signals are missing in the process sensitivity list:
   interlaced_i, div10_11_i, sync_mode_lsb_i, spl_div_i, framerate_x2_i.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 140: The following signals are missing in the process sensitivity list:
   divstart_value.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 165: The following signals are missing in the process sensitivity list:
   spl_div.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 219: The following signals are missing in the process sensitivity list:
   lines_pr_frame.
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd line 117: The following signals are missing in the process sensitivity list:
   zero1_dur.
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <output_level_monitor> (Architecture <behavioral>).
Entity <output_level_monitor> analyzed. Unit <output_level_monitor> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | $n0004 (positive)                              |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <DAC_o>.
    Found 4-bit register for signal <DAC>.
    Found 1-bit register for signal <half_clk_tick>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero3                                          |
    | Power Up State     | zero1                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok_o>.
    Found 12-bit subtractor for signal <$n0036> created at line 127.
    Found 12-bit register for signal <neg_dur>.
    Found 12-bit register for signal <pos_dur>.
    Found 12-bit register for signal <state_count>.
    Found 12-bit register for signal <sync_dur>.
    Found 1-bit register for signal <sync_polarity>.
    Found 1-bit register for signal <sync_zero>.
    Found 1-bit register for signal <tsg_lvl_reclock>.
    Found 12-bit register for signal <zero1_dur>.
    Found 12-bit register for signal <zero2_dur>.
    Found 12 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  12 Multiplexer(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd.
WARNING:Xst:1305 - Output <debug_o<15:4>> is never assigned. Tied to value 000000000000.
    Found 1-bit register for signal <debug_o<1>>.
    Found 24-bit register for signal <timing_o>.
    Found 15-bit register for signal <system_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 15-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred  84 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <output_level_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd.
    Found 1-bit register for signal <output_ok_o>.
    Found 5-bit subtractor for signal <$n0009> created at line 64.
    Found 1-bit register for signal <state<0>>.
    Found 5-bit register for signal <state_count>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <output_level_monitor> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd.
WARNING:Xst:647 - Input <lpf_i> is never used.
WARNING:Xst:647 - Input <div10_11_i> is never used.
WARNING:Xst:647 - Input <spl_div_i> is never used.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 7-bit down counter for signal <extra_delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_extra_delayed>.
    Found 1-bit register for signal <sync_mask>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd.
WARNING:Xst:1305 - Output <debug_o<15>> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <debug_o<13:11>> is never assigned. Tied to value 000.
WARNING:Xst:1305 - Output <debug_o<7:6>> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <debug_o<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode_lsb> is assigned but never used.
    Found 1-bit register for signal <timing_change_o>.
    Found 4-bit subtractor for signal <$n0033> created at line 154.
    Found 10-bit subtractor for signal <$n0035> created at line 176.
    Found 10-bit comparator equal for signal <$n0036> created at line 197.
    Found 10-bit comparator equal for signal <$n0037> created at line 203.
    Found 11-bit comparator equal for signal <$n0038> created at line 227.
    Found 11-bit adder for signal <$n0039> created at line 230.
    Found 1-bit register for signal <div10_11>.
    Found 4-bit register for signal <div_count>.
    Found 1-bit register for signal <div_tick>.
    Found 1-bit register for signal <frame_end_tick>.
    Found 1-bit register for signal <frame_end_tick_delayed1>.
    Found 1-bit register for signal <frame_start>.
    Found 1-bit register for signal <framerate_x2>.
    Found 1-bit register for signal <interlaced>.
    Found 1-bit register for signal <line_begin>.
    Found 11-bit register for signal <line_count>.
    Found 1-bit register for signal <line_mid>.
    Found 11-bit register for signal <lines_pr_frame>.
    Found 1-bit register for signal <make_sync>.
    Found 1-bit register for signal <mute>.
    Found 10-bit register for signal <spl_div>.
    Found 10-bit register for signal <spl_div_count>.
    Found 1-bit register for signal <two_pulses>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   3 Comparator(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd.
WARNING:Xst:646 - Signal <debug<15:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | muted                                          |
    | Power Up State     | muted                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <spl_is_zero_o>.
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 15-bit comparator not equal for signal <$n0028> created at line 141.
    Found 8-bit subtractor for signal <$n0032>.
    Found 15-bit register for signal <actual_system>.
    Found 15-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <new_system>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Found 24 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  24 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latching.vhd.
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <debug_o<15:7>> is never assigned. Tied to value 000000000.
WARNING:Xst:1305 - Output <debug_o<3>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <debug> is assigned but never used.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <use_f1484> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd.
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:1306 - Output <ext3_o> is never assigned.
WARNING:Xst:1306 - Output <ext0_o> is never assigned.
WARNING:Xst:1306 - Output <ext1_o> is never assigned.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:1306 - Output <ext2_o> is never assigned.
WARNING:Xst:1780 - Signal <f4m_clean_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_mode> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_clean_tog> is never used or assigned.
WARNING:Xst:646 - Signal <debug1> is assigned but never used.
WARNING:Xst:646 - Signal <debug2> is assigned but never used.
WARNING:Xst:646 - Signal <debug3> is assigned but never used.
WARNING:Xst:646 - Signal <debug4> is assigned but never used.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <spl_div> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync_tog> is never used or assigned.
Unit <tri_level_module> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 24
 8-bit subtractor                  : 4
 11-bit adder                      : 4
 10-bit subtractor                 : 4
 12-bit subtractor                 : 4
 4-bit subtractor                  : 4
 5-bit subtractor                  : 4
# Counters                         : 30
 24-bit down counter               : 4
 7-bit down counter                : 4
 8-bit down counter                : 1
 21-bit down counter               : 1
 12-bit down counter               : 9
 3-bit updown counter              : 2
 13-bit down counter               : 1
 4-bit up counter                  : 4
 6-bit up counter                  : 4
# Registers                        : 574
 1-bit register                    : 482
 11-bit register                   : 12
 5-bit register                    : 4
 15-bit register                   : 12
 24-bit register                   : 16
 8-bit register                    : 4
 4-bit register                    : 12
 10-bit register                   : 8
 12-bit register                   : 24
# Comparators                      : 16
 15-bit comparator not equal       : 4
 11-bit comparator equal           : 4
 10-bit comparator equal           : 8
# Multiplexers                     : 12
 24-bit 2-to-1 multiplexer         : 4
 1-bit 2-to-1 multiplexer          : 4
 12-bit 2-to-1 multiplexer         : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync2398_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync24_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync30_generation>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1710 - FF/Latch  <zero1_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_0> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <tri_level_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <output_level_monitor> ...

Optimizing unit <master_reset_delay> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count0> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <serial_interface> ...

Optimizing unit <sync_statemachine> ...
WARNING:Xst:1710 - FF/Latch  <sync_dur_5> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_4> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_1> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <channel_controller> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_4_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_3_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_2_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_6 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_5 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_3 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_1 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_1 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_1 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_6 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_5 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_6 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_3 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_1 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_1 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_1 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_6 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_5 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_6 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_3 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_1 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_1 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_1 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_6 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_5 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_6 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_3 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_1 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_1 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_1 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_4 has been removed
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 105.
Optimizing block <tri_level_module> to meet ratio 100 (+ 5) of 1920 slices :
Area constraint is met for block <tri_level_module>, final ratio is 104.
FlipFlop master_reset_delaying_reset_delayed_o has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                    1920  out of   1920   100%  
 Number of Slice Flip Flops:          1714  out of   3840    44%  
 Number of 4 input LUTs:              3375  out of   3840    87%  
 Number of bonded IOBs:                 40  out of    141    28%  
 Number of GCLKs:                        8  out of      8   100%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | IBUFG+BUFG             | 1203  |
f1484_i                            | IBUFG+BUFGMUX          | 511   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.509ns (Maximum Frequency: 153.633MHz)
   Minimum input arrival time before clock: 2.320ns
   Maximum output required time after clock: 6.275ns
   Maximum combinational path delay: 2.397ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule2/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 48508 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".




Project Navigator Auto-Make Log File
-------------------------------------


Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:996bff) REAL time: 0 secs 

......
...........
Phase 3.4
................................
Phase 3.4 (Checksum:1c9c37d) REAL time: 7 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.8
..................................................................................................................................................
...........
.......................................................
...............
...............
Phase 5.8 (Checksum:c4d4bf) REAL time: 36 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 36 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 36 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 2 mins 9 secs 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:       1,681 out of   3,840   43%
  Number of 4 input LUTs:           3,246 out of   3,840   84%
Logic Distribution:
  Number of occupied Slices:                        1,836 out of   1,920   95%
Total Number 4 input LUTs:          3,338 out of   3,840   86%
  Number used as logic:              3,246
  Number used as a route-thru:          92
  Number of bonded IOBs:               40 out of     141   28%
    IOB Flip Flops:                    33
  Number of GCLKs:                     8 out of       8  100%

Total equivalent gate count for design:  36,200
Additional JTAG gate count for IOBs:  1,920
Peak Memory Usage:  131 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm area -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            40 out of 141    28%
      Number of LOCed External IOBs   40 out of 40    100%

   Number of Slices                 1836 out of 1920   95%

   Number of BUFGMUXs                  8 out of 8     100%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Phase 1.1
Phase 1.1 (Checksum:98d6b7) REAL time: 4 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 3 secs 


Phase 1: 14456 unrouted;       REAL time: 5 secs 

Phase 2: 11965 unrouted;       REAL time: 7 secs 

Phase 3: 4787 unrouted;       REAL time: 9 secs 

Phase 4: 4787 unrouted; (4676)      REAL time: 9 secs 

Phase 5: 4827 unrouted; (255)      REAL time: 9 secs 

Phase 6: 4835 unrouted; (0)      REAL time: 10 secs 

Phase 7: 0 unrouted; (364)      REAL time: 18 secs 

Total REAL time to Router completion: 19 secs 
Total CPU time to Router completion: 17 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX5| No   |   53 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|              clk1       |  BUFGMUX3| No   |  191 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk4       |  BUFGMUX0| No   |  193 |  0.037     |  0.917      |
+-------------------------+----------+------+------+------------+-------------+
|              clk3       |  BUFGMUX2| No   |  194 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk2       |  BUFGMUX1| No   |  194 |  0.037     |  0.917      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485c       |  BUFGMUX6| No   |  275 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485b       |  BUFGMUX7| No   |  276 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485a       |  BUFGMUX4| No   |   96 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 364

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485a" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.386ns    | 1    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "clk1" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.663ns    | 4    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk2" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.421ns    | 5    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk3" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.567ns    | 3    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk4" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.445ns    | 5    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "f1484" PERIOD =  6.700 nS   HIGH 50. | 6.700ns    | 5.774ns    | 2    
  000000 %                                  |            |            |      
--------------------------------------------------------------------------------
* NET "f1485c" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 7.064ns    | 4    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485b" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.677ns    | 3    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 24 secs 
Total CPU time to PAR completion: 19 secs 

Peak Memory Usage:  98 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Aug 23 14:15:29 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd in Library work.
Architecture behavioral of Entity output_level_monitor is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latching.vhd in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd in Library work.
Architecture behavioral of Entity tri_level_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk1>.
    Set property "clock_signal = yes" for signal <clk2>.
    Set property "clock_signal = yes" for signal <clk3>.
    Set property "clock_signal = yes" for signal <clk4>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 300: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 306: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 312: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 318: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 426: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 434: Unconnected output port 'use_f1485_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 467: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 475: Unconnected output port 'use_f1485_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 508: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 516: Unconnected output port 'use_f1484_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 548: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 556: Unconnected output port 'use_f1484_o' of component 'tri_level_channel'.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd line 212: Unconnected output port 'debug_o' of component 'Tri_level_timer'.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 154: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 214: The following signals are missing in the process sensitivity list:
   actual_timing, actual_system, mute.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 234: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 82: The following signals are missing in the process sensitivity list:
   interlaced_i, div10_11_i, sync_mode_lsb_i, spl_div_i, framerate_x2_i.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 140: The following signals are missing in the process sensitivity list:
   divstart_value.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 165: The following signals are missing in the process sensitivity list:
   spl_div.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 219: The following signals are missing in the process sensitivity list:
   lines_pr_frame.
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd line 117: The following signals are missing in the process sensitivity list:
   zero1_dur.
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <output_level_monitor> (Architecture <behavioral>).
Entity <output_level_monitor> analyzed. Unit <output_level_monitor> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | $n0004 (positive)                              |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <DAC_o>.
    Found 4-bit register for signal <DAC>.
    Found 1-bit register for signal <half_clk_tick>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero3                                          |
    | Power Up State     | zero1                                          |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok_o>.
    Found 12-bit subtractor for signal <$n0039> created at line 133.
    Found 12-bit register for signal <neg_dur>.
    Found 12-bit register for signal <pos_dur>.
    Found 12-bit register for signal <state_count>.
    Found 12-bit register for signal <sync_dur>.
    Found 1-bit register for signal <sync_polarity>.
    Found 1-bit register for signal <sync_zero>.
    Found 1-bit register for signal <tsg_lvl_reclock>.
    Found 12-bit register for signal <zero1_dur>.
    Found 12-bit register for signal <zero2_dur>.
    Found 12 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  12 Multiplexer(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd.
WARNING:Xst:1305 - Output <debug_o<15:4>> is never assigned. Tied to value 000000000000.
    Found 1-bit register for signal <debug_o<1>>.
    Found 24-bit register for signal <timing_o>.
    Found 15-bit register for signal <system_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 15-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred  84 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <output_level_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd.
    Found 1-bit register for signal <output_ok_o>.
    Found 5-bit subtractor for signal <$n0009> created at line 64.
    Found 1-bit register for signal <state<0>>.
    Found 5-bit register for signal <state_count>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <output_level_monitor> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd.
WARNING:Xst:647 - Input <lpf_i> is never used.
WARNING:Xst:647 - Input <div10_11_i> is never used.
WARNING:Xst:647 - Input <spl_div_i> is never used.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 7-bit down counter for signal <extra_delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_extra_delayed>.
    Found 1-bit register for signal <sync_mask>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd.
WARNING:Xst:1305 - Output <debug_o<15>> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <debug_o<13:11>> is never assigned. Tied to value 000.
WARNING:Xst:1305 - Output <debug_o<7:6>> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <debug_o<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode_lsb> is assigned but never used.
    Found 1-bit register for signal <timing_change_o>.
    Found 4-bit subtractor for signal <$n0033> created at line 154.
    Found 10-bit subtractor for signal <$n0035> created at line 176.
    Found 10-bit comparator equal for signal <$n0036> created at line 197.
    Found 10-bit comparator equal for signal <$n0037> created at line 203.
    Found 11-bit comparator equal for signal <$n0038> created at line 227.
    Found 11-bit adder for signal <$n0039> created at line 230.
    Found 1-bit register for signal <div10_11>.
    Found 4-bit register for signal <div_count>.
    Found 1-bit register for signal <div_tick>.
    Found 1-bit register for signal <frame_end_tick>.
    Found 1-bit register for signal <frame_end_tick_delayed1>.
    Found 1-bit register for signal <frame_start>.
    Found 1-bit register for signal <framerate_x2>.
    Found 1-bit register for signal <interlaced>.
    Found 1-bit register for signal <line_begin>.
    Found 11-bit register for signal <line_count>.
    Found 1-bit register for signal <line_mid>.
    Found 11-bit register for signal <lines_pr_frame>.
    Found 1-bit register for signal <make_sync>.
    Found 1-bit register for signal <mute>.
    Found 10-bit register for signal <spl_div>.
    Found 10-bit register for signal <spl_div_count>.
    Found 1-bit register for signal <two_pulses>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   3 Comparator(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd.
WARNING:Xst:646 - Signal <debug<15:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | muted                                          |
    | Power Up State     | muted                                          |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <spl_is_zero_o>.
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 15-bit comparator not equal for signal <$n0027> created at line 141.
    Found 8-bit subtractor for signal <$n0033> created at line 201.
    Found 15-bit register for signal <actual_system>.
    Found 15-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <new_system>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latching.vhd.
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <debug_o<15:7>> is never assigned. Tied to value 000000000.
WARNING:Xst:1305 - Output <debug_o<3>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <debug> is assigned but never used.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <use_f1484> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd.
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:1306 - Output <ext3_o> is never assigned.
WARNING:Xst:1306 - Output <ext0_o> is never assigned.
WARNING:Xst:1306 - Output <ext1_o> is never assigned.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:1306 - Output <ext2_o> is never assigned.
WARNING:Xst:1780 - Signal <f4m_clean_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_mode> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_clean_tog> is never used or assigned.
WARNING:Xst:646 - Signal <debug1> is assigned but never used.
WARNING:Xst:646 - Signal <debug2> is assigned but never used.
WARNING:Xst:646 - Signal <debug3> is assigned but never used.
WARNING:Xst:646 - Signal <debug4> is assigned but never used.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <spl_div> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync_tog> is never used or assigned.
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 24
 8-bit subtractor                  : 4
 11-bit adder                      : 4
 10-bit subtractor                 : 4
 12-bit subtractor                 : 4
 4-bit subtractor                  : 4
 5-bit subtractor                  : 4
# Counters                         : 30
 24-bit down counter               : 4
 7-bit down counter                : 4
 8-bit down counter                : 1
 21-bit down counter               : 1
 12-bit down counter               : 9
 3-bit updown counter              : 2
 13-bit down counter               : 1
 4-bit up counter                  : 4
 6-bit up counter                  : 4
# Registers                        : 574
 1-bit register                    : 482
 11-bit register                   : 12
 5-bit register                    : 4
 15-bit register                   : 12
 24-bit register                   : 16
 8-bit register                    : 4
 4-bit register                    : 12
 10-bit register                   : 8
 12-bit register                   : 24
# Comparators                      : 16
 15-bit comparator not equal       : 4
 11-bit comparator equal           : 4
 10-bit comparator equal           : 8
# Multiplexers                     : 16
 8-bit 2-to-1 multiplexer          : 4
 24-bit 2-to-1 multiplexer         : 4
 1-bit 2-to-1 multiplexer          : 4
 12-bit 2-to-1 multiplexer         : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync2398_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync24_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync30_generation>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1710 - FF/Latch  <zero1_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_0> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <tri_level_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <output_level_monitor> ...

Optimizing unit <master_reset_delay> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count0> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <serial_interface> ...

Optimizing unit <sync_statemachine> ...
WARNING:Xst:1710 - FF/Latch  <sync_dur_5> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_4> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_1> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <channel_controller> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_4_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_3_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_2_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_4 has been removed
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 105.
Optimizing block <tri_level_module> to meet ratio 100 (+ 5) of 1920 slices :
Area constraint is met for block <tri_level_module>, final ratio is 104.
FlipFlop master_reset_delaying_reset_delayed_o has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                    1920  out of   1920   100%  
 Number of Slice Flip Flops:          1714  out of   3840    44%  
 Number of 4 input LUTs:              3375  out of   3840    87%  
 Number of bonded IOBs:                 40  out of    141    28%  
 Number of GCLKs:                        8  out of      8   100%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | IBUFG+BUFG             | 1203  |
f1484_i                            | IBUFG+BUFGMUX          | 511   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.509ns (Maximum Frequency: 153.633MHz)
   Minimum input arrival time before clock: 2.320ns
   Maximum output required time after clock: 6.275ns
   Maximum combinational path delay: 2.397ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule2/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 48508 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:996bff) REAL time: 0 secs 

......
...........
Phase 3.4
..............................
Phase 3.4 (Checksum:1c9c37d) REAL time: 7 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.8
................................................................................
..........
.......................................................................................................................................................................................
......................
...............
Phase 5.8 (Checksum:bf5dff) REAL time: 55 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 55 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 55 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 2 mins 19 secs 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:       1,681 out of   3,840   43%
  Number of 4 input LUTs:           3,246 out of   3,840   84%
Logic Distribution:
  Number of occupied Slices:                        1,854 out of   1,920   96%
Total Number 4 input LUTs:          3,338 out of   3,840   86%
  Number used as logic:              3,246
  Number used as a route-thru:          92
  Number of bonded IOBs:               40 out of     141   28%
    IOB Flip Flops:                    33
  Number of GCLKs:                     8 out of       8  100%

Total equivalent gate count for design:  36,200
Additional JTAG gate count for IOBs:  1,920
Peak Memory Usage:  131 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm balanced -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            40 out of 141    28%
      Number of LOCed External IOBs   40 out of 40    100%

   Number of Slices                 1854 out of 1920   96%

   Number of BUFGMUXs                  8 out of 8     100%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Phase 1.1
Phase 1.1 (Checksum:98d76b) REAL time: 4 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 3 secs 


Phase 1: 14461 unrouted;       REAL time: 5 secs 

Phase 2: 11949 unrouted;       REAL time: 6 secs 

Phase 3: 4829 unrouted;       REAL time: 8 secs 

Phase 4: 4829 unrouted; (579)      REAL time: 8 secs 

Phase 5: 4833 unrouted; (26)      REAL time: 9 secs 

Phase 6: 4833 unrouted; (0)      REAL time: 9 secs 

Phase 7: 0 unrouted; (76)      REAL time: 16 secs 

Total REAL time to Router completion: 17 secs 
Total CPU time to Router completion: 16 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX5| No   |   54 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|              clk4       |  BUFGMUX0| No   |  191 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk1       |  BUFGMUX3| No   |  195 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk3       |  BUFGMUX2| No   |  195 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk2       |  BUFGMUX1| No   |  195 |  0.037     |  0.917      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485c       |  BUFGMUX6| No   |  269 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485b       |  BUFGMUX7| No   |  280 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485a       |  BUFGMUX4| No   |   99 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 76

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485a" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 5.455ns    | 4    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "clk1" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.472ns    | 5    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk2" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.464ns    | 4    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk3" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.565ns    | 5    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk4" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.686ns    | 2    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "f1484" PERIOD =  6.700 nS   HIGH 50. | 6.700ns    | 5.729ns    | 1    
  000000 %                                  |            |            |      
--------------------------------------------------------------------------------
* NET "f1485c" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.768ns    | 3    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485b" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.621ns    | 4    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 22 secs 
Total CPU time to PAR completion: 17 secs 

Peak Memory Usage:  98 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 3 errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Aug 23 14:31:26 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:996bff) REAL time: 2 secs 

......
...........
Phase 3.4
..............................
Phase 3.4 (Checksum:1c9c37d) REAL time: 8 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 8 secs 

Phase 5.8
................................................................................
..........
.......................................................................................................................................................................................
......................
...............
Phase 5.8 (Checksum:bf5dff) REAL time: 56 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 56 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 57 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 2 mins 21 secs 


Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:       1,681 out of   3,840   43%
  Number of 4 input LUTs:           3,246 out of   3,840   84%
Logic Distribution:
  Number of occupied Slices:                        1,854 out of   1,920   96%
Total Number 4 input LUTs:          3,338 out of   3,840   86%
  Number used as logic:              3,246
  Number used as a route-thru:          92
  Number of bonded IOBs:               40 out of     141   28%
    IOB Flip Flops:                    33
  Number of GCLKs:                     8 out of       8  100%

Total equivalent gate count for design:  36,200
Additional JTAG gate count for IOBs:  1,920
Peak Memory Usage:  131 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm balanced -ignore_keep_hierarchy -pr b -r -k 4 -c 100 -tx off -bp -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            40 out of 141    28%
      Number of LOCed External IOBs   40 out of 40    100%

   Number of Slices                 1854 out of 1920   96%

   Number of BUFGMUXs                  8 out of 8     100%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Phase 1.1
Phase 1.1 (Checksum:98d76b) REAL time: 4 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 3 secs 


Phase 1: 14461 unrouted;       REAL time: 5 secs 

Phase 2: 11949 unrouted;       REAL time: 6 secs 

Phase 3: 4829 unrouted;       REAL time: 8 secs 

Phase 4: 4829 unrouted; (579)      REAL time: 9 secs 

Phase 5: 4833 unrouted; (26)      REAL time: 9 secs 

Phase 6: 4833 unrouted; (0)      REAL time: 9 secs 

Phase 7: 0 unrouted; (76)      REAL time: 16 secs 

Total REAL time to Router completion: 18 secs 
Total CPU time to Router completion: 16 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX5| No   |   54 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|              clk4       |  BUFGMUX0| No   |  191 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk1       |  BUFGMUX3| No   |  195 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk3       |  BUFGMUX2| No   |  195 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk2       |  BUFGMUX1| No   |  195 |  0.037     |  0.917      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485c       |  BUFGMUX6| No   |  269 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485b       |  BUFGMUX7| No   |  280 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485a       |  BUFGMUX4| No   |   99 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 76

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485a" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 5.455ns    | 4    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "clk1" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.472ns    | 5    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk2" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.464ns    | 4    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk3" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.565ns    | 5    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk4" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.686ns    | 2    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "f1484" PERIOD =  6.700 nS   HIGH 50. | 6.700ns    | 5.729ns    | 1    
  000000 %                                  |            |            |      
--------------------------------------------------------------------------------
* NET "f1485c" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.768ns    | 3    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485b" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.621ns    | 4    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 22 secs 
Total CPU time to PAR completion: 17 secs 

Peak Memory Usage:  98 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 3 errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Aug 23 14:39:51 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd in Library work.
Architecture behavioral of Entity output_level_monitor is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latching.vhd in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd in Library work.
Architecture behavioral of Entity tri_level_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk1>.
    Set property "clock_signal = yes" for signal <clk2>.
    Set property "clock_signal = yes" for signal <clk3>.
    Set property "clock_signal = yes" for signal <clk4>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 300: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 306: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 312: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 318: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 426: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 434: Unconnected output port 'use_f1485_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 467: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 475: Unconnected output port 'use_f1485_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 508: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 516: Unconnected output port 'use_f1484_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 548: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 556: Unconnected output port 'use_f1484_o' of component 'tri_level_channel'.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd line 212: Unconnected output port 'debug_o' of component 'Tri_level_timer'.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 154: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 214: The following signals are missing in the process sensitivity list:
   actual_timing, actual_system, mute.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 234: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 82: The following signals are missing in the process sensitivity list:
   interlaced_i, div10_11_i, sync_mode_lsb_i, spl_div_i, framerate_x2_i.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 140: The following signals are missing in the process sensitivity list:
   divstart_value.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 165: The following signals are missing in the process sensitivity list:
   spl_div.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 219: The following signals are missing in the process sensitivity list:
   lines_pr_frame.
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd line 117: The following signals are missing in the process sensitivity list:
   zero1_dur.
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <output_level_monitor> (Architecture <behavioral>).
Entity <output_level_monitor> analyzed. Unit <output_level_monitor> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | $n0004 (positive)                              |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <DAC_o>.
    Found 4-bit register for signal <DAC>.
    Found 1-bit register for signal <half_clk_tick>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero3                                          |
    | Power Up State     | zero1                                          |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok_o>.
    Found 12-bit subtractor for signal <$n0039> created at line 133.
    Found 12-bit register for signal <neg_dur>.
    Found 12-bit register for signal <pos_dur>.
    Found 12-bit register for signal <state_count>.
    Found 12-bit register for signal <sync_dur>.
    Found 1-bit register for signal <sync_polarity>.
    Found 1-bit register for signal <sync_zero>.
    Found 1-bit register for signal <tsg_lvl_reclock>.
    Found 12-bit register for signal <zero1_dur>.
    Found 12-bit register for signal <zero2_dur>.
    Found 12 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  12 Multiplexer(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd.
WARNING:Xst:1305 - Output <debug_o<15:4>> is never assigned. Tied to value 000000000000.
    Found 1-bit register for signal <debug_o<1>>.
    Found 24-bit register for signal <timing_o>.
    Found 15-bit register for signal <system_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 15-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred  84 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <output_level_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd.
    Found 1-bit register for signal <output_ok_o>.
    Found 5-bit subtractor for signal <$n0009> created at line 64.
    Found 1-bit register for signal <state<0>>.
    Found 5-bit register for signal <state_count>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <output_level_monitor> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd.
WARNING:Xst:647 - Input <lpf_i> is never used.
WARNING:Xst:647 - Input <div10_11_i> is never used.
WARNING:Xst:647 - Input <spl_div_i> is never used.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 7-bit down counter for signal <extra_delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_extra_delayed>.
    Found 1-bit register for signal <sync_mask>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd.
WARNING:Xst:1305 - Output <debug_o<15>> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <debug_o<13:11>> is never assigned. Tied to value 000.
WARNING:Xst:1305 - Output <debug_o<7:6>> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <debug_o<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode_lsb> is assigned but never used.
    Found 1-bit register for signal <timing_change_o>.
    Found 4-bit subtractor for signal <$n0033> created at line 154.
    Found 10-bit subtractor for signal <$n0035> created at line 176.
    Found 10-bit comparator equal for signal <$n0036> created at line 197.
    Found 10-bit comparator equal for signal <$n0037> created at line 203.
    Found 11-bit comparator equal for signal <$n0038> created at line 227.
    Found 11-bit adder for signal <$n0039> created at line 230.
    Found 1-bit register for signal <div10_11>.
    Found 4-bit register for signal <div_count>.
    Found 1-bit register for signal <div_tick>.
    Found 1-bit register for signal <frame_end_tick>.
    Found 1-bit register for signal <frame_end_tick_delayed1>.
    Found 1-bit register for signal <frame_start>.
    Found 1-bit register for signal <framerate_x2>.
    Found 1-bit register for signal <interlaced>.
    Found 1-bit register for signal <line_begin>.
    Found 11-bit register for signal <line_count>.
    Found 1-bit register for signal <line_mid>.
    Found 11-bit register for signal <lines_pr_frame>.
    Found 1-bit register for signal <make_sync>.
    Found 1-bit register for signal <mute>.
    Found 10-bit register for signal <spl_div>.
    Found 10-bit register for signal <spl_div_count>.
    Found 1-bit register for signal <two_pulses>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   3 Comparator(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd.
WARNING:Xst:646 - Signal <debug<15:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | muted                                          |
    | Power Up State     | muted                                          |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <spl_is_zero_o>.
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 15-bit comparator not equal for signal <$n0027> created at line 141.
    Found 8-bit subtractor for signal <$n0033> created at line 201.
    Found 15-bit register for signal <actual_system>.
    Found 15-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <new_system>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latching.vhd.
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <debug_o<15:7>> is never assigned. Tied to value 000000000.
WARNING:Xst:1305 - Output <debug_o<3>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <debug> is assigned but never used.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <use_f1484> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd.
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:1306 - Output <ext3_o> is never assigned.
WARNING:Xst:1306 - Output <ext0_o> is never assigned.
WARNING:Xst:1306 - Output <ext1_o> is never assigned.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:1306 - Output <ext2_o> is never assigned.
WARNING:Xst:1780 - Signal <f4m_clean_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_mode> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_clean_tog> is never used or assigned.
WARNING:Xst:646 - Signal <debug1> is assigned but never used.
WARNING:Xst:646 - Signal <debug2> is assigned but never used.
WARNING:Xst:646 - Signal <debug3> is assigned but never used.
WARNING:Xst:646 - Signal <debug4> is assigned but never used.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <spl_div> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync_tog> is never used or assigned.
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 24
 8-bit subtractor                  : 4
 11-bit adder                      : 4
 10-bit subtractor                 : 4
 12-bit subtractor                 : 4
 4-bit subtractor                  : 4
 5-bit subtractor                  : 4
# Counters                         : 30
 24-bit down counter               : 4
 7-bit down counter                : 4
 8-bit down counter                : 1
 21-bit down counter               : 1
 12-bit down counter               : 9
 3-bit updown counter              : 2
 13-bit down counter               : 1
 4-bit up counter                  : 4
 6-bit up counter                  : 4
# Registers                        : 574
 1-bit register                    : 482
 11-bit register                   : 12
 5-bit register                    : 4
 15-bit register                   : 12
 24-bit register                   : 16
 8-bit register                    : 4
 4-bit register                    : 12
 10-bit register                   : 8
 12-bit register                   : 24
# Comparators                      : 16
 15-bit comparator not equal       : 4
 11-bit comparator equal           : 4
 10-bit comparator equal           : 8
# Multiplexers                     : 16
 8-bit 2-to-1 multiplexer          : 4
 24-bit 2-to-1 multiplexer         : 4
 1-bit 2-to-1 multiplexer          : 4
 12-bit 2-to-1 multiplexer         : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync2398_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync24_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync30_generation>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1710 - FF/Latch  <zero1_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_0> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <tri_level_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <output_level_monitor> ...

Optimizing unit <master_reset_delay> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count0> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <serial_interface> ...

Optimizing unit <sync_statemachine> ...
WARNING:Xst:1710 - FF/Latch  <sync_dur_5> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_4> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_1> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <channel_controller> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_4_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_3_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_2_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_4 has been removed
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 105.
Optimizing block <tri_level_module> to meet ratio 100 (+ 5) of 1920 slices :
Area constraint is met for block <tri_level_module>, final ratio is 104.
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd4.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd4.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd4.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd4.
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_16
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_18
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_17
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_20
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_19
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_15
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_4_tri_level_timing_line_begin, Tri_Level_Channel_4_tri_level_timing_line_mid, Tri_Level_Channel_4_tri_level_timing_two_pulses.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_3_tri_level_timing_line_begin, Tri_Level_Channel_3_tri_level_timing_line_mid, Tri_Level_Channel_3_tri_level_timing_two_pulses.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_2_tri_level_timing_line_begin, Tri_Level_Channel_2_tri_level_timing_line_mid, Tri_Level_Channel_2_tri_level_timing_two_pulses.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_1_tri_level_timing_line_begin, Tri_Level_Channel_1_tri_level_timing_line_mid, Tri_Level_Channel_1_tri_level_timing_two_pulses.
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_12
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_13
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_14
Backward register balancing of flipflop sync24_generation_count2_11
Backward register balancing of flipflop sync24_generation_count2_10
Backward register balancing of flipflop sync24_generation_count1_11
Backward register balancing of flipflop sync24_generation_count1_10
Backward register balancing of flipflop sync2398_generation_count2_11
Backward register balancing of flipflop sync2398_generation_count2_10
Backward register balancing of flipflop sync2398_generation_count1_11
Backward register balancing of flipflop sync2398_generation_count1_10
Backward register balancing of flipflop sync30_generation_count2_11
Backward register balancing of flipflop sync30_generation_count2_10
Backward register balancing of flipflop sync30_generation_count1_11
Backward register balancing of flipflop sync30_generation_count1_10
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_11
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_10
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_11
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_10
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_12
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_11
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_11
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_10
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_10
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_11
Backward register balancing of flipflop sync24_generation_count2_9
Backward register balancing of flipflop sync24_generation_count1_9
Backward register balancing of flipflop sync2398_generation_count2_9
Backward register balancing of flipflop sync2398_generation_count1_9
Backward register balancing of flipflop sync30_generation_count2_9
Backward register balancing of flipflop sync30_generation_count1_9
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_9
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_9
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_10
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_9
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_9
Forward register balancing over Tri_Level_Channel_4_system_controller__n003429 of flipflops :
Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_4_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_system_controller__n003429 of flipflops :
Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_3_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_system_controller__n003429 of flipflops :
Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_2_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_system_controller__n003429 of flipflops :
Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_1_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop sync24_generation_count2_8
Backward register balancing of flipflop sync24_generation_count1_8
Backward register balancing of flipflop sync2398_generation_count2_8
Backward register balancing of flipflop sync2398_generation_count1_8
Backward register balancing of flipflop sync30_generation_count2_8
Backward register balancing of flipflop sync30_generation_count1_8
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_8
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_8
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_8
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_8
Backward register balancing of flipflop Tri_Level_Channel_4_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop Tri_Level_Channel_3_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop Tri_Level_Channel_2_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop Tri_Level_Channel_1_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop sync24_generation_count1_7
Backward register balancing of flipflop sync24_generation_count2_7
Backward register balancing of flipflop sync2398_generation_count1_7
Backward register balancing of flipflop sync2398_generation_count2_7
Backward register balancing of flipflop sync30_generation_count1_7
Backward register balancing of flipflop sync30_generation_count2_7
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_7
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_7
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_7
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_7
Backward register balancing of flipflop Tri_Level_Channel_4_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_3_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_2_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_1_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop sync24_generation_count2_6
Backward register balancing of flipflop sync24_generation_count1_6
Backward register balancing of flipflop sync2398_generation_count2_6
Backward register balancing of flipflop sync2398_generation_count1_6
Backward register balancing of flipflop sync30_generation_count2_6
Backward register balancing of flipflop sync30_generation_count1_6
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_6
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_6
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_6
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_6
Backward register balancing of flipflop Tri_Level_Channel_4_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_3_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_2_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_1_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
FlipFlop master_reset_delaying_reset_delayed_o has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                    1894  out of   1920    98%  
 Number of Slice Flip Flops:          1757  out of   3840    45%  
 Number of 4 input LUTs:              3326  out of   3840    86%  
 Number of bonded IOBs:                 40  out of    141    28%  
 Number of GCLKs:                        8  out of      8   100%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | IBUFG+BUFG             | 1232  |
f1484_i                            | IBUFG+BUFGMUX          | 525   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.509ns (Maximum Frequency: 153.633MHz)
   Minimum input arrival time before clock: 2.320ns
   Maximum output required time after clock: 6.275ns
   Maximum combinational path delay: 2.397ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule2/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 47484 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".




Project Navigator Auto-Make Log File
-------------------------------------


Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Running unrelated packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:       1,724 out of   3,840   44%
  Number of 4 input LUTs:           3,197 out of   3,840   83%
Logic Distribution:
  Number of occupied Slices:                        1,918 out of   1,920   99%
    Number of Slices containing only related logic:   1,247 out of   1,918   65%
    Number of Slices containing unrelated logic:        671 out of   1,918   34%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          3,289 out of   3,840   85%
  Number used as logic:              3,197
  Number used as a route-thru:          92
  Number of bonded IOBs:               40 out of     141   28%
    IOB Flip Flops:                    33
  Number of GCLKs:                     8 out of       8  100%

Total equivalent gate count for design:  36,250
Additional JTAG gate count for IOBs:  1,920
Peak Memory Usage:  93 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            40 out of 141    28%
      Number of LOCed External IOBs   40 out of 40    100%

   Number of Slices                 1918 out of 1920   99%

   Number of BUFGMUXs                  8 out of 8     100%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Phase 1.1
Phase 1.1 (Checksum:98da13) REAL time: 3 secs 

......
...........
Phase 3.8
.......................................................
......
......................................................................
........
........
Phase 3.8 (Checksum:b8c89c) REAL time: 21 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 21 secs 

Phase 5.18
Phase 5.18 (Checksum:2faf07b) REAL time: 33 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 34 secs 
Total CPU time to Placer completion: 32 secs 


Phase 1: 14357 unrouted;       REAL time: 34 secs 

Phase 2: 11684 unrouted;       REAL time: 35 secs 

Phase 3: 4916 unrouted;       REAL time: 38 secs 

Phase 4: 4916 unrouted; (9037)      REAL time: 38 secs 

Phase 5: 4921 unrouted; (18735)      REAL time: 39 secs 

Phase 6: 4946 unrouted; (0)      REAL time: 39 secs 

Phase 7: 0 unrouted; (12)      REAL time: 49 secs 

Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 48 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|              clk3       |  BUFGMUX0| No   |  187 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk2       |  BUFGMUX3| No   |  186 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485c       |  BUFGMUX4| No   |  266 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk4       |  BUFGMUX2| No   |  187 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX6| No   |   50 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|              clk1       |  BUFGMUX1| No   |  187 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485b       |  BUFGMUX5| No   |  265 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485a       |  BUFGMUX7| No   |   92 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 12

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485a" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.209ns    | 4    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "clk1" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.655ns    | 4    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk2" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.686ns    | 5    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk3" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.684ns    | 4    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
* NET "clk4" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.712ns    | 4    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "f1485c" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.660ns    | 3    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485b" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.692ns    | 2    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1484" PERIOD =  6.700 nS   HIGH 50. | 6.700ns    | 5.547ns    | 1    
  000000 %                                  |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 54 secs 
Total CPU time to PAR completion: 49 secs 

Peak Memory Usage:  102 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Aug 23 14:46:28 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Aug 23 14:46:33 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd in Library work.
Architecture behavioral of Entity output_level_monitor is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latching.vhd in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd in Library work.
Architecture behavioral of Entity tri_level_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk1>.
    Set property "clock_signal = yes" for signal <clk2>.
    Set property "clock_signal = yes" for signal <clk3>.
    Set property "clock_signal = yes" for signal <clk4>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 300: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 306: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 312: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 318: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 426: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 434: Unconnected output port 'use_f1485_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 467: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 475: Unconnected output port 'use_f1485_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 508: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 516: Unconnected output port 'use_f1484_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 548: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 556: Unconnected output port 'use_f1484_o' of component 'tri_level_channel'.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd line 212: Unconnected output port 'debug_o' of component 'Tri_level_timer'.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 154: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 214: The following signals are missing in the process sensitivity list:
   actual_timing, actual_system, mute.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 234: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 82: The following signals are missing in the process sensitivity list:
   interlaced_i, div10_11_i, sync_mode_lsb_i, spl_div_i, framerate_x2_i.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 140: The following signals are missing in the process sensitivity list:
   divstart_value.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 165: The following signals are missing in the process sensitivity list:
   spl_div.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 219: The following signals are missing in the process sensitivity list:
   lines_pr_frame.
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd line 117: The following signals are missing in the process sensitivity list:
   zero1_dur.
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <output_level_monitor> (Architecture <behavioral>).
Entity <output_level_monitor> analyzed. Unit <output_level_monitor> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | $n0004 (positive)                              |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <DAC_o>.
    Found 4-bit register for signal <DAC>.
    Found 1-bit register for signal <half_clk_tick>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero3                                          |
    | Power Up State     | zero1                                          |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok_o>.
    Found 12-bit subtractor for signal <$n0039> created at line 133.
    Found 12-bit register for signal <neg_dur>.
    Found 12-bit register for signal <pos_dur>.
    Found 12-bit register for signal <state_count>.
    Found 12-bit register for signal <sync_dur>.
    Found 1-bit register for signal <sync_polarity>.
    Found 1-bit register for signal <sync_zero>.
    Found 1-bit register for signal <tsg_lvl_reclock>.
    Found 12-bit register for signal <zero1_dur>.
    Found 12-bit register for signal <zero2_dur>.
    Found 12 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  12 Multiplexer(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd.
WARNING:Xst:1305 - Output <debug_o<15:4>> is never assigned. Tied to value 000000000000.
    Found 1-bit register for signal <debug_o<1>>.
    Found 24-bit register for signal <timing_o>.
    Found 15-bit register for signal <system_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 15-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred  84 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <output_level_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd.
    Found 1-bit register for signal <output_ok_o>.
    Found 5-bit subtractor for signal <$n0009> created at line 64.
    Found 1-bit register for signal <state<0>>.
    Found 5-bit register for signal <state_count>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <output_level_monitor> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd.
WARNING:Xst:647 - Input <lpf_i> is never used.
WARNING:Xst:647 - Input <div10_11_i> is never used.
WARNING:Xst:647 - Input <spl_div_i> is never used.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 7-bit down counter for signal <extra_delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_extra_delayed>.
    Found 1-bit register for signal <sync_mask>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd.
WARNING:Xst:1305 - Output <debug_o<15>> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <debug_o<13:11>> is never assigned. Tied to value 000.
WARNING:Xst:1305 - Output <debug_o<7:6>> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <debug_o<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode_lsb> is assigned but never used.
    Found 1-bit register for signal <timing_change_o>.
    Found 4-bit subtractor for signal <$n0033> created at line 154.
    Found 10-bit subtractor for signal <$n0035> created at line 176.
    Found 10-bit comparator equal for signal <$n0036> created at line 197.
    Found 10-bit comparator equal for signal <$n0037> created at line 203.
    Found 11-bit comparator equal for signal <$n0038> created at line 227.
    Found 11-bit adder for signal <$n0039> created at line 230.
    Found 1-bit register for signal <div10_11>.
    Found 4-bit register for signal <div_count>.
    Found 1-bit register for signal <div_tick>.
    Found 1-bit register for signal <frame_end_tick>.
    Found 1-bit register for signal <frame_end_tick_delayed1>.
    Found 1-bit register for signal <frame_start>.
    Found 1-bit register for signal <framerate_x2>.
    Found 1-bit register for signal <interlaced>.
    Found 1-bit register for signal <line_begin>.
    Found 11-bit register for signal <line_count>.
    Found 1-bit register for signal <line_mid>.
    Found 11-bit register for signal <lines_pr_frame>.
    Found 1-bit register for signal <make_sync>.
    Found 1-bit register for signal <mute>.
    Found 10-bit register for signal <spl_div>.
    Found 10-bit register for signal <spl_div_count>.
    Found 1-bit register for signal <two_pulses>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   3 Comparator(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd.
WARNING:Xst:646 - Signal <debug<15:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | muted                                          |
    | Power Up State     | muted                                          |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <spl_is_zero_o>.
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 15-bit comparator not equal for signal <$n0027> created at line 141.
    Found 8-bit subtractor for signal <$n0033> created at line 201.
    Found 15-bit register for signal <actual_system>.
    Found 15-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <new_system>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latching.vhd.
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <debug_o<15:7>> is never assigned. Tied to value 000000000.
WARNING:Xst:1305 - Output <debug_o<3>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <debug> is assigned but never used.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <use_f1484> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd.
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:1306 - Output <ext3_o> is never assigned.
WARNING:Xst:1306 - Output <ext0_o> is never assigned.
WARNING:Xst:1306 - Output <ext1_o> is never assigned.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:1306 - Output <ext2_o> is never assigned.
WARNING:Xst:1780 - Signal <f4m_clean_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_mode> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_clean_tog> is never used or assigned.
WARNING:Xst:646 - Signal <debug1> is assigned but never used.
WARNING:Xst:646 - Signal <debug2> is assigned but never used.
WARNING:Xst:646 - Signal <debug3> is assigned but never used.
WARNING:Xst:646 - Signal <debug4> is assigned but never used.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <spl_div> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync_tog> is never used or assigned.
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 24
 8-bit subtractor                  : 4
 11-bit adder                      : 4
 10-bit subtractor                 : 4
 12-bit subtractor                 : 4
 4-bit subtractor                  : 4
 5-bit subtractor                  : 4
# Counters                         : 30
 24-bit down counter               : 4
 7-bit down counter                : 4
 8-bit down counter                : 1
 21-bit down counter               : 1
 12-bit down counter               : 9
 3-bit updown counter              : 2
 13-bit down counter               : 1
 4-bit up counter                  : 4
 6-bit up counter                  : 4
# Registers                        : 574
 1-bit register                    : 482
 11-bit register                   : 12
 5-bit register                    : 4
 15-bit register                   : 12
 24-bit register                   : 16
 8-bit register                    : 4
 4-bit register                    : 12
 10-bit register                   : 8
 12-bit register                   : 24
# Comparators                      : 16
 15-bit comparator not equal       : 4
 11-bit comparator equal           : 4
 10-bit comparator equal           : 8
# Multiplexers                     : 16
 8-bit 2-to-1 multiplexer          : 4
 24-bit 2-to-1 multiplexer         : 4
 1-bit 2-to-1 multiplexer          : 4
 12-bit 2-to-1 multiplexer         : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync2398_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync24_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync30_generation>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1710 - FF/Latch  <zero1_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_0> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <tri_level_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <output_level_monitor> ...

Optimizing unit <master_reset_delay> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count0> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <serial_interface> ...

Optimizing unit <sync_statemachine> ...
WARNING:Xst:1710 - FF/Latch  <sync_dur_5> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_4> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_1> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <channel_controller> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_4_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_3_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_2_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_4 has been removed
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 105.
Optimizing block <tri_level_module> to meet ratio 100 (+ 5) of 1920 slices :
Area constraint is met for block <tri_level_module>, final ratio is 104.
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd4.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd4.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd4.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd4.
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_16
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_18
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_17
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_20
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_19
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_15
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_4_tri_level_timing_line_begin, Tri_Level_Channel_4_tri_level_timing_line_mid, Tri_Level_Channel_4_tri_level_timing_two_pulses.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_3_tri_level_timing_line_begin, Tri_Level_Channel_3_tri_level_timing_line_mid, Tri_Level_Channel_3_tri_level_timing_two_pulses.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_2_tri_level_timing_line_begin, Tri_Level_Channel_2_tri_level_timing_line_mid, Tri_Level_Channel_2_tri_level_timing_two_pulses.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_1_tri_level_timing_line_begin, Tri_Level_Channel_1_tri_level_timing_line_mid, Tri_Level_Channel_1_tri_level_timing_two_pulses.
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_12
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_13
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_14
Backward register balancing of flipflop sync24_generation_count2_11
Backward register balancing of flipflop sync24_generation_count2_10
Backward register balancing of flipflop sync24_generation_count1_11
Backward register balancing of flipflop sync24_generation_count1_10
Backward register balancing of flipflop sync2398_generation_count2_11
Backward register balancing of flipflop sync2398_generation_count2_10
Backward register balancing of flipflop sync2398_generation_count1_11
Backward register balancing of flipflop sync2398_generation_count1_10
Backward register balancing of flipflop sync30_generation_count2_11
Backward register balancing of flipflop sync30_generation_count2_10
Backward register balancing of flipflop sync30_generation_count1_11
Backward register balancing of flipflop sync30_generation_count1_10
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_11
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_10
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_11
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_10
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_12
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_11
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_11
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_10
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_10
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_11
Backward register balancing of flipflop sync24_generation_count2_9
Backward register balancing of flipflop sync24_generation_count1_9
Backward register balancing of flipflop sync2398_generation_count2_9
Backward register balancing of flipflop sync2398_generation_count1_9
Backward register balancing of flipflop sync30_generation_count2_9
Backward register balancing of flipflop sync30_generation_count1_9
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_9
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_9
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_10
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_9
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_9
Forward register balancing over Tri_Level_Channel_4_system_controller__n003429 of flipflops :
Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_4_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_system_controller__n003429 of flipflops :
Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_3_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_system_controller__n003429 of flipflops :
Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_2_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_system_controller__n003429 of flipflops :
Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_1_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop sync24_generation_count2_8
Backward register balancing of flipflop sync24_generation_count1_8
Backward register balancing of flipflop sync2398_generation_count2_8
Backward register balancing of flipflop sync2398_generation_count1_8
Backward register balancing of flipflop sync30_generation_count2_8
Backward register balancing of flipflop sync30_generation_count1_8
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_8
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_8
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_8
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_8
Backward register balancing of flipflop Tri_Level_Channel_4_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop Tri_Level_Channel_3_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop Tri_Level_Channel_2_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop Tri_Level_Channel_1_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop sync24_generation_count1_7
Backward register balancing of flipflop sync24_generation_count2_7
Backward register balancing of flipflop sync2398_generation_count1_7
Backward register balancing of flipflop sync2398_generation_count2_7
Backward register balancing of flipflop sync30_generation_count1_7
Backward register balancing of flipflop sync30_generation_count2_7
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_7
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_7
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_7
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_7
Backward register balancing of flipflop Tri_Level_Channel_4_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_3_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_2_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_1_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop sync24_generation_count2_6
Backward register balancing of flipflop sync24_generation_count1_6
Backward register balancing of flipflop sync2398_generation_count2_6
Backward register balancing of flipflop sync2398_generation_count1_6
Backward register balancing of flipflop sync30_generation_count2_6
Backward register balancing of flipflop sync30_generation_count1_6
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_6
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_6
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_6
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_6
Backward register balancing of flipflop Tri_Level_Channel_4_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_3_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_2_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_1_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
FlipFlop master_reset_delaying_reset_delayed_o has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                    1894  out of   1920    98%  
 Number of Slice Flip Flops:          1757  out of   3840    45%  
 Number of 4 input LUTs:              3326  out of   3840    86%  
 Number of bonded IOBs:                 40  out of    141    28%  
 Number of GCLKs:                        8  out of      8   100%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | IBUFG+BUFG             | 1232  |
f1484_i                            | IBUFG+BUFGMUX          | 525   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.509ns (Maximum Frequency: 153.633MHz)
   Minimum input arrival time before clock: 2.320ns
   Maximum output required time after clock: 6.275ns
   Maximum combinational path delay: 2.397ns

=========================================================================
Completed process "Synthesize".




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule2/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 47484 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:9977bf) REAL time: 0 secs 

......
...........
Phase 3.4
...................................
Phase 3.4 (Checksum:1c9c37d) REAL time: 7 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 7 secs 

Phase 5.8
.............................................
...........
......................................................................................................................................................................
...............
Phase 5.8 (Checksum:bf0161) REAL time: 44 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 44 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 44 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 1 mins 7 secs 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:       1,724 out of   3,840   44%
  Number of 4 input LUTs:           3,197 out of   3,840   83%
Logic Distribution:
  Number of occupied Slices:                        1,783 out of   1,920   92%
Total Number 4 input LUTs:          3,289 out of   3,840   85%
  Number used as logic:              3,197
  Number used as a route-thru:          92
  Number of bonded IOBs:               40 out of     141   28%
    IOB Flip Flops:                    33
  Number of GCLKs:                     8 out of       8  100%

Total equivalent gate count for design:  36,250
Additional JTAG gate count for IOBs:  1,920
Peak Memory Usage:  130 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol med -timing -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            40 out of 141    28%
      Number of LOCed External IOBs   40 out of 40    100%

   Number of Slices                 1783 out of 1920   92%

   Number of BUFGMUXs                  8 out of 8     100%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 


Phase 1.1
Phase 1.1 (Checksum:98d4a5) REAL time: 4 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 3 secs 


Phase 1: 14476 unrouted;       REAL time: 5 secs 

Phase 2: 11869 unrouted;       REAL time: 7 secs 

Phase 3: 5023 unrouted;       REAL time: 9 secs 

Phase 4: 5023 unrouted; (229)      REAL time: 9 secs 

Phase 5: 5025 unrouted; (0)      REAL time: 9 secs 

Phase 6: 5025 unrouted; (0)      REAL time: 9 secs 

Phase 7: 0 unrouted; (1096)      REAL time: 19 secs 

Total REAL time to Router completion: 20 secs 
Total CPU time to Router completion: 18 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX5| No   |   55 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|              clk4       |  BUFGMUX0| No   |  194 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk1       |  BUFGMUX3| No   |  196 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485a       |  BUFGMUX4| No   |   95 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk3       |  BUFGMUX2| No   |  195 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk2       |  BUFGMUX1| No   |  190 |  0.037     |  0.917      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485c       |  BUFGMUX6| No   |  267 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485b       |  BUFGMUX7| No   |  277 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 1096

WARNING:Par:62 - Timing constraints have not been met.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485a" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.483ns    | 1    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "clk1" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.273ns    | 4    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk2" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.074ns    | 4    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk3" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.657ns    | 3    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk4" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.578ns    | 5    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
* NET "f1485c" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 7.251ns    | 2    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485b" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.670ns    | 3    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1484" PERIOD =  6.700 nS   HIGH 50. | 6.700ns    | 4.811ns    | 4    
  000000 %                                  |            |            |      
--------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 24 secs 
Total CPU time to PAR completion: 19 secs 

Peak Memory Usage:  96 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 4 errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Aug 23 14:53:32 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd in Library work.
Architecture behavioral of Entity output_level_monitor is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latching.vhd in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd in Library work.
Architecture behavioral of Entity tri_level_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk1>.
    Set property "clock_signal = yes" for signal <clk2>.
    Set property "clock_signal = yes" for signal <clk3>.
    Set property "clock_signal = yes" for signal <clk4>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 300: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 306: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 312: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 318: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 426: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 434: Unconnected output port 'use_f1485_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 467: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 475: Unconnected output port 'use_f1485_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 508: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 516: Unconnected output port 'use_f1484_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 548: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 556: Unconnected output port 'use_f1484_o' of component 'tri_level_channel'.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd line 212: Unconnected output port 'debug_o' of component 'Tri_level_timer'.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 154: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 214: The following signals are missing in the process sensitivity list:
   actual_timing, actual_system, mute.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 234: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 82: The following signals are missing in the process sensitivity list:
   interlaced_i, div10_11_i, sync_mode_lsb_i, spl_div_i, framerate_x2_i.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 140: The following signals are missing in the process sensitivity list:
   divstart_value.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 165: The following signals are missing in the process sensitivity list:
   spl_div.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 219: The following signals are missing in the process sensitivity list:
   lines_pr_frame.
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd line 117: The following signals are missing in the process sensitivity list:
   zero1_dur.
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <output_level_monitor> (Architecture <behavioral>).
Entity <output_level_monitor> analyzed. Unit <output_level_monitor> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | $n0004 (positive)                              |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <DAC_o>.
    Found 4-bit register for signal <DAC>.
    Found 1-bit register for signal <half_clk_tick>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero3                                          |
    | Power Up State     | zero1                                          |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok_o>.
    Found 12-bit subtractor for signal <$n0039> created at line 133.
    Found 12-bit register for signal <neg_dur>.
    Found 12-bit register for signal <pos_dur>.
    Found 12-bit register for signal <state_count>.
    Found 12-bit register for signal <sync_dur>.
    Found 1-bit register for signal <sync_polarity>.
    Found 1-bit register for signal <sync_zero>.
    Found 1-bit register for signal <tsg_lvl_reclock>.
    Found 12-bit register for signal <zero1_dur>.
    Found 12-bit register for signal <zero2_dur>.
    Found 12 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  12 Multiplexer(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd.
WARNING:Xst:1305 - Output <debug_o<15:4>> is never assigned. Tied to value 000000000000.
    Found 1-bit register for signal <debug_o<1>>.
    Found 24-bit register for signal <timing_o>.
    Found 15-bit register for signal <system_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 15-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred  84 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <output_level_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd.
    Found 1-bit register for signal <output_ok_o>.
    Found 5-bit subtractor for signal <$n0009> created at line 64.
    Found 1-bit register for signal <state<0>>.
    Found 5-bit register for signal <state_count>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <output_level_monitor> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd.
WARNING:Xst:647 - Input <lpf_i> is never used.
WARNING:Xst:647 - Input <div10_11_i> is never used.
WARNING:Xst:647 - Input <spl_div_i> is never used.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 7-bit down counter for signal <extra_delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_extra_delayed>.
    Found 1-bit register for signal <sync_mask>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd.
WARNING:Xst:1305 - Output <debug_o<15>> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <debug_o<13:11>> is never assigned. Tied to value 000.
WARNING:Xst:1305 - Output <debug_o<7:6>> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <debug_o<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode_lsb> is assigned but never used.
    Found 1-bit register for signal <timing_change_o>.
    Found 4-bit subtractor for signal <$n0033> created at line 154.
    Found 10-bit subtractor for signal <$n0035> created at line 176.
    Found 10-bit comparator equal for signal <$n0036> created at line 197.
    Found 10-bit comparator equal for signal <$n0037> created at line 203.
    Found 11-bit comparator equal for signal <$n0038> created at line 227.
    Found 11-bit adder for signal <$n0039> created at line 230.
    Found 1-bit register for signal <div10_11>.
    Found 4-bit register for signal <div_count>.
    Found 1-bit register for signal <div_tick>.
    Found 1-bit register for signal <frame_end_tick>.
    Found 1-bit register for signal <frame_end_tick_delayed1>.
    Found 1-bit register for signal <frame_start>.
    Found 1-bit register for signal <framerate_x2>.
    Found 1-bit register for signal <interlaced>.
    Found 1-bit register for signal <line_begin>.
    Found 11-bit register for signal <line_count>.
    Found 1-bit register for signal <line_mid>.
    Found 11-bit register for signal <lines_pr_frame>.
    Found 1-bit register for signal <make_sync>.
    Found 1-bit register for signal <mute>.
    Found 10-bit register for signal <spl_div>.
    Found 10-bit register for signal <spl_div_count>.
    Found 1-bit register for signal <two_pulses>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   3 Comparator(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd.
WARNING:Xst:646 - Signal <debug<15:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | muted                                          |
    | Power Up State     | muted                                          |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <spl_is_zero_o>.
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 15-bit comparator not equal for signal <$n0027> created at line 141.
    Found 8-bit subtractor for signal <$n0033> created at line 201.
    Found 15-bit register for signal <actual_system>.
    Found 15-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <new_system>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latching.vhd.
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <debug_o<15:7>> is never assigned. Tied to value 000000000.
WARNING:Xst:1305 - Output <debug_o<3>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <debug> is assigned but never used.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <use_f1484> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd.
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:1306 - Output <ext3_o> is never assigned.
WARNING:Xst:1306 - Output <ext0_o> is never assigned.
WARNING:Xst:1306 - Output <ext1_o> is never assigned.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:1306 - Output <ext2_o> is never assigned.
WARNING:Xst:1780 - Signal <f4m_clean_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_mode> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_clean_tog> is never used or assigned.
WARNING:Xst:646 - Signal <debug1> is assigned but never used.
WARNING:Xst:646 - Signal <debug2> is assigned but never used.
WARNING:Xst:646 - Signal <debug3> is assigned but never used.
WARNING:Xst:646 - Signal <debug4> is assigned but never used.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <spl_div> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync_tog> is never used or assigned.
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 24
 8-bit subtractor                  : 4
 11-bit adder                      : 4
 10-bit subtractor                 : 4
 12-bit subtractor                 : 4
 4-bit subtractor                  : 4
 5-bit subtractor                  : 4
# Counters                         : 30
 24-bit down counter               : 4
 7-bit down counter                : 4
 8-bit down counter                : 1
 21-bit down counter               : 1
 12-bit down counter               : 9
 3-bit updown counter              : 2
 13-bit down counter               : 1
 4-bit up counter                  : 4
 6-bit up counter                  : 4
# Registers                        : 574
 1-bit register                    : 482
 11-bit register                   : 12
 5-bit register                    : 4
 15-bit register                   : 12
 24-bit register                   : 16
 8-bit register                    : 4
 4-bit register                    : 12
 10-bit register                   : 8
 12-bit register                   : 24
# Comparators                      : 16
 15-bit comparator not equal       : 4
 11-bit comparator equal           : 4
 10-bit comparator equal           : 8
# Multiplexers                     : 16
 8-bit 2-to-1 multiplexer          : 4
 24-bit 2-to-1 multiplexer         : 4
 1-bit 2-to-1 multiplexer          : 4
 12-bit 2-to-1 multiplexer         : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync2398_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync24_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync30_generation>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1710 - FF/Latch  <zero1_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_0> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <tri_level_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <output_level_monitor> ...

Optimizing unit <master_reset_delay> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count0> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <serial_interface> ...

Optimizing unit <sync_statemachine> ...
WARNING:Xst:1710 - FF/Latch  <sync_dur_5> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_4> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_1> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <channel_controller> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_4_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_3_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_2_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_4 has been removed
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 105.
Optimizing block <tri_level_module> to meet ratio 100 (+ 5) of 1920 slices :
Area constraint is met for block <tri_level_module>, final ratio is 104.
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd4.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd4.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd4.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd4.
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_16
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_18
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_17
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_20
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_19
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_15
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_4_tri_level_timing_line_begin, Tri_Level_Channel_4_tri_level_timing_line_mid, Tri_Level_Channel_4_tri_level_timing_two_pulses.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_3_tri_level_timing_line_begin, Tri_Level_Channel_3_tri_level_timing_line_mid, Tri_Level_Channel_3_tri_level_timing_two_pulses.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_2_tri_level_timing_line_begin, Tri_Level_Channel_2_tri_level_timing_line_mid, Tri_Level_Channel_2_tri_level_timing_two_pulses.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_1_tri_level_timing_line_begin, Tri_Level_Channel_1_tri_level_timing_line_mid, Tri_Level_Channel_1_tri_level_timing_two_pulses.
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_12
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_13
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_14
Backward register balancing of flipflop sync24_generation_count2_11
Backward register balancing of flipflop sync24_generation_count2_10
Backward register balancing of flipflop sync24_generation_count1_11
Backward register balancing of flipflop sync24_generation_count1_10
Backward register balancing of flipflop sync2398_generation_count2_11
Backward register balancing of flipflop sync2398_generation_count2_10
Backward register balancing of flipflop sync2398_generation_count1_11
Backward register balancing of flipflop sync2398_generation_count1_10
Backward register balancing of flipflop sync30_generation_count2_11
Backward register balancing of flipflop sync30_generation_count2_10
Backward register balancing of flipflop sync30_generation_count1_11
Backward register balancing of flipflop sync30_generation_count1_10
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_11
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_10
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_11
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_10
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_12
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_11
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_11
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_10
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_10
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_11
Backward register balancing of flipflop sync24_generation_count2_9
Backward register balancing of flipflop sync24_generation_count1_9
Backward register balancing of flipflop sync2398_generation_count2_9
Backward register balancing of flipflop sync2398_generation_count1_9
Backward register balancing of flipflop sync30_generation_count2_9
Backward register balancing of flipflop sync30_generation_count1_9
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_9
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_9
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_10
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_9
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_9
Forward register balancing over Tri_Level_Channel_4_system_controller__n003429 of flipflops :
Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_4_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_system_controller__n003429 of flipflops :
Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_3_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_system_controller__n003429 of flipflops :
Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_2_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_system_controller__n003429 of flipflops :
Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_1_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop sync24_generation_count2_8
Backward register balancing of flipflop sync24_generation_count1_8
Backward register balancing of flipflop sync2398_generation_count2_8
Backward register balancing of flipflop sync2398_generation_count1_8
Backward register balancing of flipflop sync30_generation_count2_8
Backward register balancing of flipflop sync30_generation_count1_8
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_8
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_8
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_8
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_8
Backward register balancing of flipflop Tri_Level_Channel_4_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop Tri_Level_Channel_3_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop Tri_Level_Channel_2_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop Tri_Level_Channel_1_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop sync24_generation_count1_7
Backward register balancing of flipflop sync24_generation_count2_7
Backward register balancing of flipflop sync2398_generation_count1_7
Backward register balancing of flipflop sync2398_generation_count2_7
Backward register balancing of flipflop sync30_generation_count1_7
Backward register balancing of flipflop sync30_generation_count2_7
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_7
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_7
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_7
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_7
Backward register balancing of flipflop Tri_Level_Channel_4_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_3_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_2_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_1_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop sync24_generation_count2_6
Backward register balancing of flipflop sync24_generation_count1_6
Backward register balancing of flipflop sync2398_generation_count2_6
Backward register balancing of flipflop sync2398_generation_count1_6
Backward register balancing of flipflop sync30_generation_count2_6
Backward register balancing of flipflop sync30_generation_count1_6
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_6
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_6
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_6
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_6
Backward register balancing of flipflop Tri_Level_Channel_4_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_3_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_2_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_1_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
FlipFlop master_reset_delaying_reset_delayed_o has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                    1894  out of   1920    98%  
 Number of Slice Flip Flops:          1757  out of   3840    45%  
 Number of 4 input LUTs:              3326  out of   3840    86%  
 Number of bonded IOBs:                 40  out of    141    28%  
 Number of GCLKs:                        8  out of      8   100%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1485_i                            | IBUFG+BUFG             | 1232  |
f1484_i                            | IBUFG+BUFGMUX          | 525   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.509ns (Maximum Frequency: 153.633MHz)
   Minimum input arrival time before clock: 2.320ns
   Maximum output required time after clock: 6.275ns
   Maximum combinational path delay: 2.397ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule2/_ngo -uc
Tri_level_Module.ucf -p xc3s200-pq208-5 tri_level_module.ngc
tri_level_module.ngd 

Reading NGO file
"F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/tri_level_module.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "Tri_level_Module.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 47484 kilobytes

Writing NGD file "tri_level_module.ngd" ...

Writing NGDBUILD log file "tri_level_module.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...
Starting initial Timing Analysis.  REAL time: 0 secs 
Finished initial Timing Analysis.  REAL time: 0 secs 


Phase 1.1
Phase 1.1 (Checksum:9977bf) REAL time: 0 secs 

......
...........
Phase 3.4
...................................
Phase 3.4 (Checksum:1c9c37d) REAL time: 8 secs 

Phase 4.28
Phase 4.28 (Checksum:26259fc) REAL time: 8 secs 

Phase 5.8
.....................................................................................
..........
............................................................................
...............
...............
Phase 5.8 (Checksum:c11f87) REAL time: 36 secs 

Phase 6.29
Phase 6.29 (Checksum:39386fa) REAL time: 36 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 36 secs 

Phase 8.18
Phase 8.18 (Checksum:4c4b3f8) REAL time: 2 mins 


Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:       1,724 out of   3,840   44%
  Number of 4 input LUTs:           3,197 out of   3,840   83%
Logic Distribution:
  Number of occupied Slices:                        1,843 out of   1,920   95%
Total Number 4 input LUTs:          3,289 out of   3,840   85%
  Number used as logic:              3,197
  Number used as a route-thru:          92
  Number of bonded IOBs:               40 out of     141   28%
    IOB Flip Flops:                    33
  Number of GCLKs:                     8 out of       8  100%

Total equivalent gate count for design:  36,250
Additional JTAG gate count for IOBs:  1,920
Peak Memory Usage:  133 MB

Mapping completed.
See MAP report file "tri_level_module_map.mrp" for details.
Completed process "Map".

Mapping Module tri_level_module . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm area -pr b -k 4 -c 100 -tx off -o tri_level_module_map.ncd tri_level_module.ngd tri_level_module.pcf
Mapping Module tri_level_module: DONE



Started process "Place & Route".





Constraints file: tri_level_module.pcf

Loading device database for application Par from file
"tri_level_module_map.ncd".
   "tri_level_module" is an NCD, version 2.38, device xc3s200, package pq208,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            40 out of 141    28%
      Number of LOCed External IOBs   40 out of 40    100%

   Number of Slices                 1843 out of 1920   95%

   Number of BUFGMUXs                  8 out of 8     100%



Overall effort level (-ol):   High (set by user)
Placer effort level (-pl):    High (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    High (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Phase 1.1
Phase 1.1 (Checksum:98d6fd) REAL time: 4 secs 

Writing design to file tri_level_module.ncd.

Total REAL time to Placer completion: 5 secs 
Total CPU time to Placer completion: 3 secs 


Phase 1: 14556 unrouted;       REAL time: 5 secs 

Phase 2: 12021 unrouted;       REAL time: 6 secs 

Phase 3: 4732 unrouted;       REAL time: 8 secs 

Phase 4: 4732 unrouted; (185)      REAL time: 8 secs 

Phase 5: 4738 unrouted; (0)      REAL time: 9 secs 

Phase 6: 4738 unrouted; (0)      REAL time: 9 secs 

Phase 7: 0 unrouted; (0)      REAL time: 16 secs 

Total REAL time to Router completion: 16 secs 
Total CPU time to Router completion: 15 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|             f1484       |  BUFGMUX5| No   |   56 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|              clk4       |  BUFGMUX0| No   |  197 |  0.037     |  0.917      |
+-------------------------+----------+------+------+------------+-------------+
|              clk1       |  BUFGMUX3| No   |  196 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485a       |  BUFGMUX4| No   |   97 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk3       |  BUFGMUX2| No   |  192 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|              clk2       |  BUFGMUX1| No   |  191 |  0.037     |  0.917      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485c       |  BUFGMUX6| No   |  286 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|            f1485b       |  BUFGMUX7| No   |  283 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  NET "f1485a" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 5.922ns    | 1    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "f1484_i_IBUFG" PERIOD =  6.700 nS    | N/A        | N/A        | N/A  
  HIGH 50.000000 %                          |            |            |      
--------------------------------------------------------------------------------
  NET "clk1" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.678ns    | 5    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk2" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.618ns    | 5    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk3" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.579ns    | 4    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "clk4" PERIOD =  6.700 nS   HIGH 50.0 | 6.700ns    | 6.644ns    | 4    
  00000 %                                   |            |            |      
--------------------------------------------------------------------------------
  NET "f1485c" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.664ns    | 3    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1485b" PERIOD =  6.700 nS   HIGH 50 | 6.700ns    | 6.623ns    | 1    
  .000000 %                                 |            |            |      
--------------------------------------------------------------------------------
  NET "f1484" PERIOD =  6.700 nS   HIGH 50. | 6.700ns    | 5.711ns    | 1    
  000000 %                                  |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 21 secs 
Total CPU time to PAR completion: 16 secs 

Peak Memory Usage:  98 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Writing design to file tri_level_module.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Aug 23 14:59:19 2005
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module tri_level_module . . .
PAR command line: par -w -intstyle ise -ol high -t 1 tri_level_module_map.ncd tri_level_module.ncd tri_level_module.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".


