module simple_arbiter(r_0, r_1, r_2, r_3, g_0, g_1, g_2, g_3);
  input r_0;
  input r_1;
  input r_2;
  input r_3;
  output g_0;
  output g_1;
  output g_2;
  output g_3;
  reg [1:0] state;

  assign g_0 = ((state == 0) && 1) ? 1 : 0;
  assign g_1 = ((state == 3) && 1) ? 1 : 0;
  assign g_2 = ((state == 2) && 1) ? 1 : 0;
  assign g_3 = ((state == 1) && 1) ? 1 : 0;

  initial
  begin
    state = 0;
  end
  always @($global_clock)
  begin
    case(state)
      0: 
           state = 2;

      1: 
           state = 0;

      2: 
           state = 3;

      3: 
           state = 1;

    endcase
  end
endmodule
