<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d90/Lynx_2FennixLoader_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5cf8229e9c5792902fa1c77fa56f2ade"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9d5b5986375d428da9bfc5d1e229a78e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adfe1b47d2667e5c102d5b007d3498922"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:adfe1b47d2667e5c102d5b007d3498922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d5b5986375d428da9bfc5d1e229a78e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9d5b5986375d428da9bfc5d1e229a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd1f484a197267cfcbb7f6355e8ab87c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:acd1f484a197267cfcbb7f6355e8ab87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf8229e9c5792902fa1c77fa56f2ade"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5cf8229e9c5792902fa1c77fa56f2ade">EAX</a></td></tr>
<tr class="separator:a5cf8229e9c5792902fa1c77fa56f2ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ef1084a6cbe6d9b17fc8c33b1054164"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a82de99b3c3d07733c5a9d29a74c66ff9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9af74a0add17e803097f8487a82c0445"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a9af74a0add17e803097f8487a82c0445"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a9af74a0add17e803097f8487a82c0445">More...</a><br /></td></tr>
<tr class="separator:a9af74a0add17e803097f8487a82c0445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5a19be6bdcfb5d13791ea2d767962d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:ab5a19be6bdcfb5d13791ea2d767962d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#ab5a19be6bdcfb5d13791ea2d767962d8">More...</a><br /></td></tr>
<tr class="separator:ab5a19be6bdcfb5d13791ea2d767962d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb00394d57c71b052e021b9bed9e015"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a2bb00394d57c71b052e021b9bed9e015"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a2bb00394d57c71b052e021b9bed9e015">More...</a><br /></td></tr>
<tr class="separator:a2bb00394d57c71b052e021b9bed9e015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a839e37c8a81b53b3d87c9a655695e21f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a839e37c8a81b53b3d87c9a655695e21f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a839e37c8a81b53b3d87c9a655695e21f">More...</a><br /></td></tr>
<tr class="separator:a839e37c8a81b53b3d87c9a655695e21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab252e3797cf448cbfd835b09c9a55e80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:ab252e3797cf448cbfd835b09c9a55e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#ab252e3797cf448cbfd835b09c9a55e80">More...</a><br /></td></tr>
<tr class="separator:ab252e3797cf448cbfd835b09c9a55e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0297cd88d79238ca89c376f2538b8bf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a0297cd88d79238ca89c376f2538b8bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a0297cd88d79238ca89c376f2538b8bf3">More...</a><br /></td></tr>
<tr class="separator:a0297cd88d79238ca89c376f2538b8bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a336d1b93a33b93c6ea8df39bcb2eaf47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a336d1b93a33b93c6ea8df39bcb2eaf47"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a336d1b93a33b93c6ea8df39bcb2eaf47">More...</a><br /></td></tr>
<tr class="separator:a336d1b93a33b93c6ea8df39bcb2eaf47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e0bfdc676c67e946155c1cfb6f3f53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a44e0bfdc676c67e946155c1cfb6f3f53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a44e0bfdc676c67e946155c1cfb6f3f53">More...</a><br /></td></tr>
<tr class="separator:a44e0bfdc676c67e946155c1cfb6f3f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14ee2a865485f57fc2f4c2a846f5c7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:af14ee2a865485f57fc2f4c2a846f5c7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#af14ee2a865485f57fc2f4c2a846f5c7e">More...</a><br /></td></tr>
<tr class="separator:af14ee2a865485f57fc2f4c2a846f5c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2fc77d97c3d642adba00106883576b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a7e2fc77d97c3d642adba00106883576b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a7e2fc77d97c3d642adba00106883576b">More...</a><br /></td></tr>
<tr class="separator:a7e2fc77d97c3d642adba00106883576b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6ae39a0d5c568307406e0ae9d9d725"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:afb6ae39a0d5c568307406e0ae9d9d725"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#afb6ae39a0d5c568307406e0ae9d9d725">More...</a><br /></td></tr>
<tr class="separator:afb6ae39a0d5c568307406e0ae9d9d725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3323150fd7fd23a806a521662828c74b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a3323150fd7fd23a806a521662828c74b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a3323150fd7fd23a806a521662828c74b">More...</a><br /></td></tr>
<tr class="separator:a3323150fd7fd23a806a521662828c74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd93dde09dfdab2e028e55457fcf7eab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:abd93dde09dfdab2e028e55457fcf7eab"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#abd93dde09dfdab2e028e55457fcf7eab">More...</a><br /></td></tr>
<tr class="separator:abd93dde09dfdab2e028e55457fcf7eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17778c28ef9233fb5860f8b53f3f8543"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a17778c28ef9233fb5860f8b53f3f8543"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a17778c28ef9233fb5860f8b53f3f8543">More...</a><br /></td></tr>
<tr class="separator:a17778c28ef9233fb5860f8b53f3f8543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa36097f097e722f7c5b72576e495c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a4aa36097f097e722f7c5b72576e495c8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a4aa36097f097e722f7c5b72576e495c8">More...</a><br /></td></tr>
<tr class="separator:a4aa36097f097e722f7c5b72576e495c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac18fd326d2044d1ef233ffb4ff30d837"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:ac18fd326d2044d1ef233ffb4ff30d837"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#ac18fd326d2044d1ef233ffb4ff30d837">More...</a><br /></td></tr>
<tr class="separator:ac18fd326d2044d1ef233ffb4ff30d837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33c144abc2fff70f23205d0a2203e81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:af33c144abc2fff70f23205d0a2203e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#af33c144abc2fff70f23205d0a2203e81">More...</a><br /></td></tr>
<tr class="separator:af33c144abc2fff70f23205d0a2203e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f72971afb2ce5a3f5af42a53ebb151"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a46f72971afb2ce5a3f5af42a53ebb151"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a46f72971afb2ce5a3f5af42a53ebb151">More...</a><br /></td></tr>
<tr class="separator:a46f72971afb2ce5a3f5af42a53ebb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5af85841eb91b37bc46ccf3feffe88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a5a5af85841eb91b37bc46ccf3feffe88"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a5a5af85841eb91b37bc46ccf3feffe88">More...</a><br /></td></tr>
<tr class="separator:a5a5af85841eb91b37bc46ccf3feffe88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4985bd451b846ff2f11f7204ab0d7128"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a4985bd451b846ff2f11f7204ab0d7128"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a4985bd451b846ff2f11f7204ab0d7128">More...</a><br /></td></tr>
<tr class="separator:a4985bd451b846ff2f11f7204ab0d7128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37bd9fc763da1b274e1e8a7536d382b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a37bd9fc763da1b274e1e8a7536d382b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a37bd9fc763da1b274e1e8a7536d382b3">More...</a><br /></td></tr>
<tr class="separator:a37bd9fc763da1b274e1e8a7536d382b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d7cfbf111e78b229ddc27eb4f6d70d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a3d7cfbf111e78b229ddc27eb4f6d70d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a3d7cfbf111e78b229ddc27eb4f6d70d3">More...</a><br /></td></tr>
<tr class="separator:a3d7cfbf111e78b229ddc27eb4f6d70d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168cf08a790bb5f8a0d252482595da02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a168cf08a790bb5f8a0d252482595da02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a168cf08a790bb5f8a0d252482595da02">More...</a><br /></td></tr>
<tr class="separator:a168cf08a790bb5f8a0d252482595da02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d04e1780b4db8cf5208cb78b9abc551"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a9d04e1780b4db8cf5208cb78b9abc551"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a9d04e1780b4db8cf5208cb78b9abc551">More...</a><br /></td></tr>
<tr class="separator:a9d04e1780b4db8cf5208cb78b9abc551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2749f27b22539fbef96a18102374f74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:aa2749f27b22539fbef96a18102374f74"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#aa2749f27b22539fbef96a18102374f74">More...</a><br /></td></tr>
<tr class="separator:aa2749f27b22539fbef96a18102374f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af459d02f7293d6675aa7b9a1497e0bf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:af459d02f7293d6675aa7b9a1497e0bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#af459d02f7293d6675aa7b9a1497e0bf3">More...</a><br /></td></tr>
<tr class="separator:af459d02f7293d6675aa7b9a1497e0bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7692695c40ed75bfe61273e8bb44b565"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a7692695c40ed75bfe61273e8bb44b565"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a7692695c40ed75bfe61273e8bb44b565">More...</a><br /></td></tr>
<tr class="separator:a7692695c40ed75bfe61273e8bb44b565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e326475f7724fcc55eed88670aecb54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a0e326475f7724fcc55eed88670aecb54"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a0e326475f7724fcc55eed88670aecb54">More...</a><br /></td></tr>
<tr class="separator:a0e326475f7724fcc55eed88670aecb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7b3df46ea017d0984a58c0119b36f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a8e7b3df46ea017d0984a58c0119b36f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#a8e7b3df46ea017d0984a58c0119b36f3">More...</a><br /></td></tr>
<tr class="separator:a8e7b3df46ea017d0984a58c0119b36f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ea58efa67bc3d4d5c1e177081ad32f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:ad0ea58efa67bc3d4d5c1e177081ad32f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#ad0ea58efa67bc3d4d5c1e177081ad32f">More...</a><br /></td></tr>
<tr class="separator:ad0ea58efa67bc3d4d5c1e177081ad32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0e831178ec14ec4a89c25bb4fa29b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:afa0e831178ec14ec4a89c25bb4fa29b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#afa0e831178ec14ec4a89c25bb4fa29b9">More...</a><br /></td></tr>
<tr class="separator:afa0e831178ec14ec4a89c25bb4fa29b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e75c1ba763831deb7c94bf7ea128da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:af6e75c1ba763831deb7c94bf7ea128da"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d1/dc3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d199_1_1_0d204.html#af6e75c1ba763831deb7c94bf7ea128da">More...</a><br /></td></tr>
<tr class="separator:af6e75c1ba763831deb7c94bf7ea128da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82de99b3c3d07733c5a9d29a74c66ff9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a82de99b3c3d07733c5a9d29a74c66ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe78759a773ec13c8fbcaf86d0c7775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:affe78759a773ec13c8fbcaf86d0c7775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ef1084a6cbe6d9b17fc8c33b1054164"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ef1084a6cbe6d9b17fc8c33b1054164">EBX</a></td></tr>
<tr class="separator:a6ef1084a6cbe6d9b17fc8c33b1054164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985cf5fde88f5aaf2cbbaf2c815db593"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8feccc6bab26fcd3c93b5ab859feb4dc"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9a79880057b2ca3bac57906f126c9961"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a9a79880057b2ca3bac57906f126c9961"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a9a79880057b2ca3bac57906f126c9961">More...</a><br /></td></tr>
<tr class="separator:a9a79880057b2ca3bac57906f126c9961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fbab101c8a4cec402ff9e389613cde6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a8fbab101c8a4cec402ff9e389613cde6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a8fbab101c8a4cec402ff9e389613cde6">More...</a><br /></td></tr>
<tr class="separator:a8fbab101c8a4cec402ff9e389613cde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2810d93183d02197e7a461a729236d68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a2810d93183d02197e7a461a729236d68"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a2810d93183d02197e7a461a729236d68">More...</a><br /></td></tr>
<tr class="separator:a2810d93183d02197e7a461a729236d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab36d2ea87577e3539f7bd11c2b858c3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:ab36d2ea87577e3539f7bd11c2b858c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#ab36d2ea87577e3539f7bd11c2b858c3a">More...</a><br /></td></tr>
<tr class="separator:ab36d2ea87577e3539f7bd11c2b858c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ed03586fbec373594ae9c1229af4ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a05ed03586fbec373594ae9c1229af4ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a05ed03586fbec373594ae9c1229af4ce">More...</a><br /></td></tr>
<tr class="separator:a05ed03586fbec373594ae9c1229af4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43be74c46432af8379d4f66f25082a71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a43be74c46432af8379d4f66f25082a71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a43be74c46432af8379d4f66f25082a71">More...</a><br /></td></tr>
<tr class="separator:a43be74c46432af8379d4f66f25082a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55399145dfa65461d970144530f6fad9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a55399145dfa65461d970144530f6fad9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a55399145dfa65461d970144530f6fad9">More...</a><br /></td></tr>
<tr class="separator:a55399145dfa65461d970144530f6fad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03166a269ee14b00cda1718604768507"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a03166a269ee14b00cda1718604768507"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a03166a269ee14b00cda1718604768507">More...</a><br /></td></tr>
<tr class="separator:a03166a269ee14b00cda1718604768507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd78ed32c92f7da345bf125c3131dd02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:acd78ed32c92f7da345bf125c3131dd02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#acd78ed32c92f7da345bf125c3131dd02">More...</a><br /></td></tr>
<tr class="separator:acd78ed32c92f7da345bf125c3131dd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a7b49c06141626d252a5ea7a7d064f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:ad6a7b49c06141626d252a5ea7a7d064f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#ad6a7b49c06141626d252a5ea7a7d064f">More...</a><br /></td></tr>
<tr class="separator:ad6a7b49c06141626d252a5ea7a7d064f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a1c667e058ef0763a94ec0af61a15b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a28a1c667e058ef0763a94ec0af61a15b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a28a1c667e058ef0763a94ec0af61a15b">More...</a><br /></td></tr>
<tr class="separator:a28a1c667e058ef0763a94ec0af61a15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b8d36aaff4c5fb557998242fdeb0fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:ab7b8d36aaff4c5fb557998242fdeb0fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#ab7b8d36aaff4c5fb557998242fdeb0fa">More...</a><br /></td></tr>
<tr class="separator:ab7b8d36aaff4c5fb557998242fdeb0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be87cc82c356dbffb5156adc6f0667a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a9be87cc82c356dbffb5156adc6f0667a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a9be87cc82c356dbffb5156adc6f0667a">More...</a><br /></td></tr>
<tr class="separator:a9be87cc82c356dbffb5156adc6f0667a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a7e744b600eaf378a64e645a8f8cd2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a7a7e744b600eaf378a64e645a8f8cd2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a7a7e744b600eaf378a64e645a8f8cd2c">More...</a><br /></td></tr>
<tr class="separator:a7a7e744b600eaf378a64e645a8f8cd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f458df1695edbdfa33896ec8300279b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a7f458df1695edbdfa33896ec8300279b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a7f458df1695edbdfa33896ec8300279b">More...</a><br /></td></tr>
<tr class="separator:a7f458df1695edbdfa33896ec8300279b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96540cc5ae4ec1c35cfc9aebd52f97b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a96540cc5ae4ec1c35cfc9aebd52f97b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a96540cc5ae4ec1c35cfc9aebd52f97b5">More...</a><br /></td></tr>
<tr class="separator:a96540cc5ae4ec1c35cfc9aebd52f97b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a540a7ebd16fd636077d9b17f1ba78ed3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a540a7ebd16fd636077d9b17f1ba78ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a540a7ebd16fd636077d9b17f1ba78ed3">More...</a><br /></td></tr>
<tr class="separator:a540a7ebd16fd636077d9b17f1ba78ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c3667f6c3c8cd91300e68d89ec7573"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a85c3667f6c3c8cd91300e68d89ec7573"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a85c3667f6c3c8cd91300e68d89ec7573">More...</a><br /></td></tr>
<tr class="separator:a85c3667f6c3c8cd91300e68d89ec7573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44fd3160f832e14c2394faeeff2fe91f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a44fd3160f832e14c2394faeeff2fe91f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a44fd3160f832e14c2394faeeff2fe91f">More...</a><br /></td></tr>
<tr class="separator:a44fd3160f832e14c2394faeeff2fe91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa01df463fc7200b3582ca97bb87ab7a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:aa01df463fc7200b3582ca97bb87ab7a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#aa01df463fc7200b3582ca97bb87ab7a0">More...</a><br /></td></tr>
<tr class="separator:aa01df463fc7200b3582ca97bb87ab7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a712b109b8cfc1d37a544f217de1a86e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a712b109b8cfc1d37a544f217de1a86e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a712b109b8cfc1d37a544f217de1a86e5">More...</a><br /></td></tr>
<tr class="separator:a712b109b8cfc1d37a544f217de1a86e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acffc829cd2b5e5a23c34903e6fe7902a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:acffc829cd2b5e5a23c34903e6fe7902a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#acffc829cd2b5e5a23c34903e6fe7902a">More...</a><br /></td></tr>
<tr class="separator:acffc829cd2b5e5a23c34903e6fe7902a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41aba931fb351918c9899205c82f556d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a41aba931fb351918c9899205c82f556d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a41aba931fb351918c9899205c82f556d">More...</a><br /></td></tr>
<tr class="separator:a41aba931fb351918c9899205c82f556d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc0451bf9ef07654b29ad8bb2e64d4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a8cc0451bf9ef07654b29ad8bb2e64d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a8cc0451bf9ef07654b29ad8bb2e64d4f">More...</a><br /></td></tr>
<tr class="separator:a8cc0451bf9ef07654b29ad8bb2e64d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f65d3a9a823fe80ca836dd324f9874"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:ae8f65d3a9a823fe80ca836dd324f9874"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#ae8f65d3a9a823fe80ca836dd324f9874">More...</a><br /></td></tr>
<tr class="separator:ae8f65d3a9a823fe80ca836dd324f9874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26fbab2ff48823d94245eea009b59764"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a26fbab2ff48823d94245eea009b59764"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#a26fbab2ff48823d94245eea009b59764">More...</a><br /></td></tr>
<tr class="separator:a26fbab2ff48823d94245eea009b59764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25d5b2d0bcc08b03b853d643716cd31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:ae25d5b2d0bcc08b03b853d643716cd31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d4/da5/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d206.html#ae25d5b2d0bcc08b03b853d643716cd31">More...</a><br /></td></tr>
<tr class="separator:ae25d5b2d0bcc08b03b853d643716cd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8feccc6bab26fcd3c93b5ab859feb4dc"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8feccc6bab26fcd3c93b5ab859feb4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985cf5fde88f5aaf2cbbaf2c815db593"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a985cf5fde88f5aaf2cbbaf2c815db593">ECX</a></td></tr>
<tr class="separator:a985cf5fde88f5aaf2cbbaf2c815db593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd3cd8b69161d622977fb162b4c8b52"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a36b10c757725417672c16520428990d7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae6bdb0df4e71ba3674d4fcc708b9392d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:ae6bdb0df4e71ba3674d4fcc708b9392d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#ae6bdb0df4e71ba3674d4fcc708b9392d">More...</a><br /></td></tr>
<tr class="separator:ae6bdb0df4e71ba3674d4fcc708b9392d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10fa1348af2aefc53520e2a8b4e706c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:ac10fa1348af2aefc53520e2a8b4e706c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#ac10fa1348af2aefc53520e2a8b4e706c">More...</a><br /></td></tr>
<tr class="separator:ac10fa1348af2aefc53520e2a8b4e706c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31ff56ec5d8350395727d99e4d945e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:ac31ff56ec5d8350395727d99e4d945e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#ac31ff56ec5d8350395727d99e4d945e3">More...</a><br /></td></tr>
<tr class="separator:ac31ff56ec5d8350395727d99e4d945e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a36f3381fe4bcc92a39aa74163ba2c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a9a36f3381fe4bcc92a39aa74163ba2c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a9a36f3381fe4bcc92a39aa74163ba2c3">More...</a><br /></td></tr>
<tr class="separator:a9a36f3381fe4bcc92a39aa74163ba2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8575e38e54bd8832fc348fc913e393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a0f8575e38e54bd8832fc348fc913e393"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a0f8575e38e54bd8832fc348fc913e393">More...</a><br /></td></tr>
<tr class="separator:a0f8575e38e54bd8832fc348fc913e393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae76458172ea98e47961ae906ad22b11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:aae76458172ea98e47961ae906ad22b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#aae76458172ea98e47961ae906ad22b11">More...</a><br /></td></tr>
<tr class="separator:aae76458172ea98e47961ae906ad22b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab497b5e0d2fe08724e55a72694cb3900"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:ab497b5e0d2fe08724e55a72694cb3900"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#ab497b5e0d2fe08724e55a72694cb3900">More...</a><br /></td></tr>
<tr class="separator:ab497b5e0d2fe08724e55a72694cb3900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad104ef7c77bf795cb2f22d878cc62eda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:ad104ef7c77bf795cb2f22d878cc62eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#ad104ef7c77bf795cb2f22d878cc62eda">More...</a><br /></td></tr>
<tr class="separator:ad104ef7c77bf795cb2f22d878cc62eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad18accad401accd3cbb236ccc4ae831"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:aad18accad401accd3cbb236ccc4ae831"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#aad18accad401accd3cbb236ccc4ae831">More...</a><br /></td></tr>
<tr class="separator:aad18accad401accd3cbb236ccc4ae831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb39615dfa58ad9d2d689ed58e528b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:accb39615dfa58ad9d2d689ed58e528b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#accb39615dfa58ad9d2d689ed58e528b0">More...</a><br /></td></tr>
<tr class="separator:accb39615dfa58ad9d2d689ed58e528b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9dfd7591184dd8354d186a1b72efd5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:ae9dfd7591184dd8354d186a1b72efd5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#ae9dfd7591184dd8354d186a1b72efd5f">More...</a><br /></td></tr>
<tr class="separator:ae9dfd7591184dd8354d186a1b72efd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f746e3905bbfb166ff0188a47df1b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:aa0f746e3905bbfb166ff0188a47df1b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#aa0f746e3905bbfb166ff0188a47df1b5">More...</a><br /></td></tr>
<tr class="separator:aa0f746e3905bbfb166ff0188a47df1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2904355862747f1dbffad988aec7ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a6b2904355862747f1dbffad988aec7ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a6b2904355862747f1dbffad988aec7ac">More...</a><br /></td></tr>
<tr class="separator:a6b2904355862747f1dbffad988aec7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b9e5622fde3800700efa6bb521f565c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a1b9e5622fde3800700efa6bb521f565c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a1b9e5622fde3800700efa6bb521f565c">More...</a><br /></td></tr>
<tr class="separator:a1b9e5622fde3800700efa6bb521f565c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74af2ededff706de33e90bd595b3469"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:aa74af2ededff706de33e90bd595b3469"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#aa74af2ededff706de33e90bd595b3469">More...</a><br /></td></tr>
<tr class="separator:aa74af2ededff706de33e90bd595b3469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bdabea49cf55f321cc76d7c49bf9501"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a5bdabea49cf55f321cc76d7c49bf9501"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a5bdabea49cf55f321cc76d7c49bf9501">More...</a><br /></td></tr>
<tr class="separator:a5bdabea49cf55f321cc76d7c49bf9501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f05845a6647a4dede8cc17cb07c4dd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a2f05845a6647a4dede8cc17cb07c4dd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a2f05845a6647a4dede8cc17cb07c4dd2">More...</a><br /></td></tr>
<tr class="separator:a2f05845a6647a4dede8cc17cb07c4dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac11079003e634b86f12cfd463fa29cc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:ac11079003e634b86f12cfd463fa29cc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#ac11079003e634b86f12cfd463fa29cc1">More...</a><br /></td></tr>
<tr class="separator:ac11079003e634b86f12cfd463fa29cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eaa8e6c89558f9b4b52a49a167aeb30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a9eaa8e6c89558f9b4b52a49a167aeb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a9eaa8e6c89558f9b4b52a49a167aeb30">More...</a><br /></td></tr>
<tr class="separator:a9eaa8e6c89558f9b4b52a49a167aeb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47f6de05c9ec699bde0a68254ca0dfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:ad47f6de05c9ec699bde0a68254ca0dfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#ad47f6de05c9ec699bde0a68254ca0dfb">More...</a><br /></td></tr>
<tr class="separator:ad47f6de05c9ec699bde0a68254ca0dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71298ff2e17876c130637f6c34083e85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a71298ff2e17876c130637f6c34083e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a71298ff2e17876c130637f6c34083e85">More...</a><br /></td></tr>
<tr class="separator:a71298ff2e17876c130637f6c34083e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a299552daa49c5cf824968eccab8cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a08a299552daa49c5cf824968eccab8cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a08a299552daa49c5cf824968eccab8cc">More...</a><br /></td></tr>
<tr class="separator:a08a299552daa49c5cf824968eccab8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb42f23655dc15310878715c27c84ba6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:adb42f23655dc15310878715c27c84ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#adb42f23655dc15310878715c27c84ba6">More...</a><br /></td></tr>
<tr class="separator:adb42f23655dc15310878715c27c84ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1001201c0e2c1d79572f992f016cd7ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a1001201c0e2c1d79572f992f016cd7ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a1001201c0e2c1d79572f992f016cd7ef">More...</a><br /></td></tr>
<tr class="separator:a1001201c0e2c1d79572f992f016cd7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd06b9296235f8893c4bf2d76a850dbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:afd06b9296235f8893c4bf2d76a850dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#afd06b9296235f8893c4bf2d76a850dbb">More...</a><br /></td></tr>
<tr class="separator:afd06b9296235f8893c4bf2d76a850dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a876404c08c943f339b12f7e560ece"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a45a876404c08c943f339b12f7e560ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single <a class="el" href="../../df/d03/proc_8h.html#d3/d38/structThread">Thread</a> Indirect Branch Predictor, part of IBC.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a45a876404c08c943f339b12f7e560ece">More...</a><br /></td></tr>
<tr class="separator:a45a876404c08c943f339b12f7e560ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2225e09cb1bb41f044342faf9d251689"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a2225e09cb1bb41f044342faf9d251689"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a2225e09cb1bb41f044342faf9d251689">More...</a><br /></td></tr>
<tr class="separator:a2225e09cb1bb41f044342faf9d251689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2de7852343cda481653297c79e0de1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a5b2de7852343cda481653297c79e0de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a5b2de7852343cda481653297c79e0de1">More...</a><br /></td></tr>
<tr class="separator:a5b2de7852343cda481653297c79e0de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eee1624daa58417458049c6a963101d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a3eee1624daa58417458049c6a963101d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a3eee1624daa58417458049c6a963101d">More...</a><br /></td></tr>
<tr class="separator:a3eee1624daa58417458049c6a963101d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20b4392bf2ab3e6ad4a986b6cf8a1b72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a20b4392bf2ab3e6ad4a986b6cf8a1b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d2/daf/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d208.html#a20b4392bf2ab3e6ad4a986b6cf8a1b72">More...</a><br /></td></tr>
<tr class="separator:a20b4392bf2ab3e6ad4a986b6cf8a1b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36b10c757725417672c16520428990d7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a36b10c757725417672c16520428990d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99754f19eaf2764147fdcd9e657523d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a99754f19eaf2764147fdcd9e657523d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd3cd8b69161d622977fb162b4c8b52"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3fd3cd8b69161d622977fb162b4c8b52">EDX</a></td></tr>
<tr class="separator:a3fd3cd8b69161d622977fb162b4c8b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/d90/Lynx_2FennixLoader_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5cf8229e9c5792902fa1c77fa56f2ade">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ef1084a6cbe6d9b17fc8c33b1054164">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a985cf5fde88f5aaf2cbbaf2c815db593">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3fd3cd8b69161d622977fb162b4c8b52">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a3fd3cd8b69161d622977fb162b4c8b52"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3fd3cd8b69161d622977fb162b4c8b52">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@201 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a5cf8229e9c5792902fa1c77fa56f2ade"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5cf8229e9c5792902fa1c77fa56f2ade">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@198 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a6ef1084a6cbe6d9b17fc8c33b1054164"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ef1084a6cbe6d9b17fc8c33b1054164">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@199 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a985cf5fde88f5aaf2cbbaf2c815db593"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a985cf5fde88f5aaf2cbbaf2c815db593">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@200 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5cf8229e9c5792902fa1c77fa56f2ade">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6ef1084a6cbe6d9b17fc8c33b1054164">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a985cf5fde88f5aaf2cbbaf2c815db593">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a3fd3cd8b69161d622977fb162b4c8b52">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a5cf8229e9c5792902fa1c77fa56f2ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf8229e9c5792902fa1c77fa56f2ade">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a6ef1084a6cbe6d9b17fc8c33b1054164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ef1084a6cbe6d9b17fc8c33b1054164">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a985cf5fde88f5aaf2cbbaf2c815db593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a985cf5fde88f5aaf2cbbaf2c815db593">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a3fd3cd8b69161d622977fb162b4c8b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd3cd8b69161d622977fb162b4c8b52">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
